
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//readlink_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004011e0 <.init>:
  4011e0:	stp	x29, x30, [sp, #-16]!
  4011e4:	mov	x29, sp
  4011e8:	bl	401590 <__fxstatat@plt+0x60>
  4011ec:	ldp	x29, x30, [sp], #16
  4011f0:	ret

Disassembly of section .plt:

0000000000401200 <mbrtowc@plt-0x20>:
  401200:	stp	x16, x30, [sp, #-16]!
  401204:	adrp	x16, 417000 <__fxstatat@plt+0x15ad0>
  401208:	ldr	x17, [x16, #4088]
  40120c:	add	x16, x16, #0xff8
  401210:	br	x17
  401214:	nop
  401218:	nop
  40121c:	nop

0000000000401220 <mbrtowc@plt>:
  401220:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401224:	ldr	x17, [x16]
  401228:	add	x16, x16, #0x0
  40122c:	br	x17

0000000000401230 <memcpy@plt>:
  401230:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401234:	ldr	x17, [x16, #8]
  401238:	add	x16, x16, #0x8
  40123c:	br	x17

0000000000401240 <memmove@plt>:
  401240:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401244:	ldr	x17, [x16, #16]
  401248:	add	x16, x16, #0x10
  40124c:	br	x17

0000000000401250 <_exit@plt>:
  401250:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401254:	ldr	x17, [x16, #24]
  401258:	add	x16, x16, #0x18
  40125c:	br	x17

0000000000401260 <getcwd@plt>:
  401260:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401264:	ldr	x17, [x16, #32]
  401268:	add	x16, x16, #0x20
  40126c:	br	x17

0000000000401270 <strlen@plt>:
  401270:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401274:	ldr	x17, [x16, #40]
  401278:	add	x16, x16, #0x28
  40127c:	br	x17

0000000000401280 <exit@plt>:
  401280:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401284:	ldr	x17, [x16, #48]
  401288:	add	x16, x16, #0x30
  40128c:	br	x17

0000000000401290 <error@plt>:
  401290:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401294:	ldr	x17, [x16, #56]
  401298:	add	x16, x16, #0x38
  40129c:	br	x17

00000000004012a0 <readlink@plt>:
  4012a0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4012a4:	ldr	x17, [x16, #64]
  4012a8:	add	x16, x16, #0x40
  4012ac:	br	x17

00000000004012b0 <ferror_unlocked@plt>:
  4012b0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4012b4:	ldr	x17, [x16, #72]
  4012b8:	add	x16, x16, #0x48
  4012bc:	br	x17

00000000004012c0 <__cxa_atexit@plt>:
  4012c0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4012c4:	ldr	x17, [x16, #80]
  4012c8:	add	x16, x16, #0x50
  4012cc:	br	x17

00000000004012d0 <lseek@plt>:
  4012d0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4012d4:	ldr	x17, [x16, #88]
  4012d8:	add	x16, x16, #0x58
  4012dc:	br	x17

00000000004012e0 <__fpending@plt>:
  4012e0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4012e4:	ldr	x17, [x16, #96]
  4012e8:	add	x16, x16, #0x60
  4012ec:	br	x17

00000000004012f0 <fileno@plt>:
  4012f0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4012f4:	ldr	x17, [x16, #104]
  4012f8:	add	x16, x16, #0x68
  4012fc:	br	x17

0000000000401300 <fclose@plt>:
  401300:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401304:	ldr	x17, [x16, #112]
  401308:	add	x16, x16, #0x70
  40130c:	br	x17

0000000000401310 <nl_langinfo@plt>:
  401310:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401314:	ldr	x17, [x16, #120]
  401318:	add	x16, x16, #0x78
  40131c:	br	x17

0000000000401320 <malloc@plt>:
  401320:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401324:	ldr	x17, [x16, #128]
  401328:	add	x16, x16, #0x80
  40132c:	br	x17

0000000000401330 <strncmp@plt>:
  401330:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401334:	ldr	x17, [x16, #136]
  401338:	add	x16, x16, #0x88
  40133c:	br	x17

0000000000401340 <bindtextdomain@plt>:
  401340:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401344:	ldr	x17, [x16, #144]
  401348:	add	x16, x16, #0x90
  40134c:	br	x17

0000000000401350 <__libc_start_main@plt>:
  401350:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401354:	ldr	x17, [x16, #152]
  401358:	add	x16, x16, #0x98
  40135c:	br	x17

0000000000401360 <__printf_chk@plt>:
  401360:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401364:	ldr	x17, [x16, #160]
  401368:	add	x16, x16, #0xa0
  40136c:	br	x17

0000000000401370 <memset@plt>:
  401370:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401374:	ldr	x17, [x16, #168]
  401378:	add	x16, x16, #0xa8
  40137c:	br	x17

0000000000401380 <putchar_unlocked@plt>:
  401380:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401384:	ldr	x17, [x16, #176]
  401388:	add	x16, x16, #0xb0
  40138c:	br	x17

0000000000401390 <calloc@plt>:
  401390:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401394:	ldr	x17, [x16, #184]
  401398:	add	x16, x16, #0xb8
  40139c:	br	x17

00000000004013a0 <bcmp@plt>:
  4013a0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4013a4:	ldr	x17, [x16, #192]
  4013a8:	add	x16, x16, #0xc0
  4013ac:	br	x17

00000000004013b0 <realloc@plt>:
  4013b0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4013b4:	ldr	x17, [x16, #200]
  4013b8:	add	x16, x16, #0xc8
  4013bc:	br	x17

00000000004013c0 <strrchr@plt>:
  4013c0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4013c4:	ldr	x17, [x16, #208]
  4013c8:	add	x16, x16, #0xd0
  4013cc:	br	x17

00000000004013d0 <__gmon_start__@plt>:
  4013d0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4013d4:	ldr	x17, [x16, #216]
  4013d8:	add	x16, x16, #0xd8
  4013dc:	br	x17

00000000004013e0 <abort@plt>:
  4013e0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4013e4:	ldr	x17, [x16, #224]
  4013e8:	add	x16, x16, #0xe0
  4013ec:	br	x17

00000000004013f0 <mbsinit@plt>:
  4013f0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4013f4:	ldr	x17, [x16, #232]
  4013f8:	add	x16, x16, #0xe8
  4013fc:	br	x17

0000000000401400 <textdomain@plt>:
  401400:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401404:	ldr	x17, [x16, #240]
  401408:	add	x16, x16, #0xf0
  40140c:	br	x17

0000000000401410 <getopt_long@plt>:
  401410:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401414:	ldr	x17, [x16, #248]
  401418:	add	x16, x16, #0xf8
  40141c:	br	x17

0000000000401420 <__fprintf_chk@plt>:
  401420:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401424:	ldr	x17, [x16, #256]
  401428:	add	x16, x16, #0x100
  40142c:	br	x17

0000000000401430 <strcmp@plt>:
  401430:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401434:	ldr	x17, [x16, #264]
  401438:	add	x16, x16, #0x108
  40143c:	br	x17

0000000000401440 <__ctype_b_loc@plt>:
  401440:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401444:	ldr	x17, [x16, #272]
  401448:	add	x16, x16, #0x110
  40144c:	br	x17

0000000000401450 <fseeko@plt>:
  401450:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401454:	ldr	x17, [x16, #280]
  401458:	add	x16, x16, #0x118
  40145c:	br	x17

0000000000401460 <free@plt>:
  401460:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401464:	ldr	x17, [x16, #288]
  401468:	add	x16, x16, #0x120
  40146c:	br	x17

0000000000401470 <__ctype_get_mb_cur_max@plt>:
  401470:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401474:	ldr	x17, [x16, #296]
  401478:	add	x16, x16, #0x128
  40147c:	br	x17

0000000000401480 <strspn@plt>:
  401480:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401484:	ldr	x17, [x16, #304]
  401488:	add	x16, x16, #0x130
  40148c:	br	x17

0000000000401490 <fwrite@plt>:
  401490:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401494:	ldr	x17, [x16, #312]
  401498:	add	x16, x16, #0x138
  40149c:	br	x17

00000000004014a0 <fflush@plt>:
  4014a0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4014a4:	ldr	x17, [x16, #320]
  4014a8:	add	x16, x16, #0x140
  4014ac:	br	x17

00000000004014b0 <__lxstat@plt>:
  4014b0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4014b4:	ldr	x17, [x16, #328]
  4014b8:	add	x16, x16, #0x148
  4014bc:	br	x17

00000000004014c0 <dcgettext@plt>:
  4014c0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4014c4:	ldr	x17, [x16, #336]
  4014c8:	add	x16, x16, #0x150
  4014cc:	br	x17

00000000004014d0 <fputs_unlocked@plt>:
  4014d0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4014d4:	ldr	x17, [x16, #344]
  4014d8:	add	x16, x16, #0x158
  4014dc:	br	x17

00000000004014e0 <__freading@plt>:
  4014e0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4014e4:	ldr	x17, [x16, #352]
  4014e8:	add	x16, x16, #0x160
  4014ec:	br	x17

00000000004014f0 <iswprint@plt>:
  4014f0:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  4014f4:	ldr	x17, [x16, #360]
  4014f8:	add	x16, x16, #0x168
  4014fc:	br	x17

0000000000401500 <__errno_location@plt>:
  401500:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401504:	ldr	x17, [x16, #368]
  401508:	add	x16, x16, #0x170
  40150c:	br	x17

0000000000401510 <__xstat@plt>:
  401510:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401514:	ldr	x17, [x16, #376]
  401518:	add	x16, x16, #0x178
  40151c:	br	x17

0000000000401520 <setlocale@plt>:
  401520:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401524:	ldr	x17, [x16, #384]
  401528:	add	x16, x16, #0x180
  40152c:	br	x17

0000000000401530 <__fxstatat@plt>:
  401530:	adrp	x16, 418000 <__fxstatat@plt+0x16ad0>
  401534:	ldr	x17, [x16, #392]
  401538:	add	x16, x16, #0x188
  40153c:	br	x17

Disassembly of section .text:

0000000000401540 <.text>:
  401540:	mov	x29, #0x0                   	// #0
  401544:	mov	x30, #0x0                   	// #0
  401548:	mov	x5, x0
  40154c:	ldr	x1, [sp]
  401550:	add	x2, sp, #0x8
  401554:	mov	x6, sp
  401558:	movz	x0, #0x0, lsl #48
  40155c:	movk	x0, #0x0, lsl #32
  401560:	movk	x0, #0x40, lsl #16
  401564:	movk	x0, #0x18cc
  401568:	movz	x3, #0x0, lsl #48
  40156c:	movk	x3, #0x0, lsl #32
  401570:	movk	x3, #0x40, lsl #16
  401574:	movk	x3, #0x5e60
  401578:	movz	x4, #0x0, lsl #48
  40157c:	movk	x4, #0x0, lsl #32
  401580:	movk	x4, #0x40, lsl #16
  401584:	movk	x4, #0x5ee0
  401588:	bl	401350 <__libc_start_main@plt>
  40158c:	bl	4013e0 <abort@plt>
  401590:	adrp	x0, 417000 <__fxstatat@plt+0x15ad0>
  401594:	ldr	x0, [x0, #4064]
  401598:	cbz	x0, 4015a0 <__fxstatat@plt+0x70>
  40159c:	b	4013d0 <__gmon_start__@plt>
  4015a0:	ret
  4015a4:	nop
  4015a8:	adrp	x0, 418000 <__fxstatat@plt+0x16ad0>
  4015ac:	add	x0, x0, #0x208
  4015b0:	adrp	x1, 418000 <__fxstatat@plt+0x16ad0>
  4015b4:	add	x1, x1, #0x208
  4015b8:	cmp	x1, x0
  4015bc:	b.eq	4015d4 <__fxstatat@plt+0xa4>  // b.none
  4015c0:	adrp	x1, 405000 <__fxstatat@plt+0x3ad0>
  4015c4:	ldr	x1, [x1, #3920]
  4015c8:	cbz	x1, 4015d4 <__fxstatat@plt+0xa4>
  4015cc:	mov	x16, x1
  4015d0:	br	x16
  4015d4:	ret
  4015d8:	adrp	x0, 418000 <__fxstatat@plt+0x16ad0>
  4015dc:	add	x0, x0, #0x208
  4015e0:	adrp	x1, 418000 <__fxstatat@plt+0x16ad0>
  4015e4:	add	x1, x1, #0x208
  4015e8:	sub	x1, x1, x0
  4015ec:	lsr	x2, x1, #63
  4015f0:	add	x1, x2, x1, asr #3
  4015f4:	cmp	xzr, x1, asr #1
  4015f8:	asr	x1, x1, #1
  4015fc:	b.eq	401614 <__fxstatat@plt+0xe4>  // b.none
  401600:	adrp	x2, 405000 <__fxstatat@plt+0x3ad0>
  401604:	ldr	x2, [x2, #3928]
  401608:	cbz	x2, 401614 <__fxstatat@plt+0xe4>
  40160c:	mov	x16, x2
  401610:	br	x16
  401614:	ret
  401618:	stp	x29, x30, [sp, #-32]!
  40161c:	mov	x29, sp
  401620:	str	x19, [sp, #16]
  401624:	adrp	x19, 418000 <__fxstatat@plt+0x16ad0>
  401628:	ldrb	w0, [x19, #560]
  40162c:	cbnz	w0, 40163c <__fxstatat@plt+0x10c>
  401630:	bl	4015a8 <__fxstatat@plt+0x78>
  401634:	mov	w0, #0x1                   	// #1
  401638:	strb	w0, [x19, #560]
  40163c:	ldr	x19, [sp, #16]
  401640:	ldp	x29, x30, [sp], #32
  401644:	ret
  401648:	b	4015d8 <__fxstatat@plt+0xa8>
  40164c:	stp	x29, x30, [sp, #-32]!
  401650:	stp	x20, x19, [sp, #16]
  401654:	mov	w19, w0
  401658:	mov	x29, sp
  40165c:	cbnz	w0, 401724 <__fxstatat@plt+0x1f4>
  401660:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401664:	add	x1, x1, #0x16f
  401668:	mov	w2, #0x5                   	// #5
  40166c:	mov	x0, xzr
  401670:	bl	4014c0 <dcgettext@plt>
  401674:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  401678:	ldr	x2, [x8, #584]
  40167c:	mov	x1, x0
  401680:	mov	w0, #0x1                   	// #1
  401684:	bl	401360 <__printf_chk@plt>
  401688:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  40168c:	add	x1, x1, #0x18e
  401690:	mov	w2, #0x5                   	// #5
  401694:	mov	x0, xzr
  401698:	bl	4014c0 <dcgettext@plt>
  40169c:	adrp	x20, 418000 <__fxstatat@plt+0x16ad0>
  4016a0:	ldr	x1, [x20, #544]
  4016a4:	bl	4014d0 <fputs_unlocked@plt>
  4016a8:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4016ac:	add	x1, x1, #0x1c6
  4016b0:	mov	w2, #0x5                   	// #5
  4016b4:	mov	x0, xzr
  4016b8:	bl	4014c0 <dcgettext@plt>
  4016bc:	ldr	x1, [x20, #544]
  4016c0:	bl	4014d0 <fputs_unlocked@plt>
  4016c4:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4016c8:	add	x1, x1, #0x37b
  4016cc:	mov	w2, #0x5                   	// #5
  4016d0:	mov	x0, xzr
  4016d4:	bl	4014c0 <dcgettext@plt>
  4016d8:	ldr	x1, [x20, #544]
  4016dc:	bl	4014d0 <fputs_unlocked@plt>
  4016e0:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4016e4:	add	x1, x1, #0x584
  4016e8:	mov	w2, #0x5                   	// #5
  4016ec:	mov	x0, xzr
  4016f0:	bl	4014c0 <dcgettext@plt>
  4016f4:	ldr	x1, [x20, #544]
  4016f8:	bl	4014d0 <fputs_unlocked@plt>
  4016fc:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401700:	add	x1, x1, #0x5b1
  401704:	mov	w2, #0x5                   	// #5
  401708:	mov	x0, xzr
  40170c:	bl	4014c0 <dcgettext@plt>
  401710:	ldr	x1, [x20, #544]
  401714:	bl	4014d0 <fputs_unlocked@plt>
  401718:	bl	401760 <__fxstatat@plt+0x230>
  40171c:	mov	w0, w19
  401720:	bl	401280 <exit@plt>
  401724:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  401728:	ldr	x20, [x8, #528]
  40172c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401730:	add	x1, x1, #0x148
  401734:	mov	w2, #0x5                   	// #5
  401738:	mov	x0, xzr
  40173c:	bl	4014c0 <dcgettext@plt>
  401740:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  401744:	ldr	x3, [x8, #584]
  401748:	mov	x2, x0
  40174c:	mov	w1, #0x1                   	// #1
  401750:	mov	x0, x20
  401754:	bl	401420 <__fprintf_chk@plt>
  401758:	mov	w0, w19
  40175c:	bl	401280 <exit@plt>
  401760:	sub	sp, sp, #0xa0
  401764:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  401768:	add	x8, x8, #0xd8
  40176c:	ldp	q0, q4, [x8]
  401770:	ldp	q1, q2, [x8, #48]
  401774:	stp	x20, x19, [sp, #144]
  401778:	adrp	x19, 406000 <__fxstatat@plt+0x4ad0>
  40177c:	str	q0, [sp]
  401780:	ldr	q0, [x8, #32]
  401784:	str	q1, [sp, #48]
  401788:	ldp	q3, q1, [x8, #80]
  40178c:	ldr	x1, [sp]
  401790:	str	x21, [sp, #128]
  401794:	add	x19, x19, #0x5e7
  401798:	mov	x21, sp
  40179c:	stp	x29, x30, [sp, #112]
  4017a0:	add	x29, sp, #0x70
  4017a4:	stp	q2, q3, [sp, #64]
  4017a8:	str	q1, [sp, #96]
  4017ac:	stp	q4, q0, [sp, #16]
  4017b0:	cbz	x1, 4017d0 <__fxstatat@plt+0x2a0>
  4017b4:	adrp	x20, 406000 <__fxstatat@plt+0x4ad0>
  4017b8:	add	x20, x20, #0x5e7
  4017bc:	mov	x0, x20
  4017c0:	bl	401430 <strcmp@plt>
  4017c4:	cbz	w0, 4017d0 <__fxstatat@plt+0x2a0>
  4017c8:	ldr	x1, [x21, #16]!
  4017cc:	cbnz	x1, 4017bc <__fxstatat@plt+0x28c>
  4017d0:	ldr	x8, [x21, #8]
  4017d4:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4017d8:	add	x1, x1, #0x6c6
  4017dc:	mov	w2, #0x5                   	// #5
  4017e0:	cmp	x8, #0x0
  4017e4:	mov	x0, xzr
  4017e8:	csel	x20, x19, x8, eq  // eq = none
  4017ec:	bl	4014c0 <dcgettext@plt>
  4017f0:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  4017f4:	adrp	x3, 406000 <__fxstatat@plt+0x4ad0>
  4017f8:	mov	x1, x0
  4017fc:	add	x2, x2, #0x60b
  401800:	add	x3, x3, #0x6dd
  401804:	mov	w0, #0x1                   	// #1
  401808:	bl	401360 <__printf_chk@plt>
  40180c:	mov	w0, #0x5                   	// #5
  401810:	mov	x1, xzr
  401814:	bl	401520 <setlocale@plt>
  401818:	cbz	x0, 401850 <__fxstatat@plt+0x320>
  40181c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401820:	add	x1, x1, #0x705
  401824:	mov	w2, #0x3                   	// #3
  401828:	bl	401330 <strncmp@plt>
  40182c:	cbz	w0, 401850 <__fxstatat@plt+0x320>
  401830:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401834:	add	x1, x1, #0x709
  401838:	mov	w2, #0x5                   	// #5
  40183c:	mov	x0, xzr
  401840:	bl	4014c0 <dcgettext@plt>
  401844:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  401848:	ldr	x1, [x8, #544]
  40184c:	bl	4014d0 <fputs_unlocked@plt>
  401850:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401854:	add	x1, x1, #0x750
  401858:	mov	w2, #0x5                   	// #5
  40185c:	mov	x0, xzr
  401860:	bl	4014c0 <dcgettext@plt>
  401864:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  401868:	mov	x1, x0
  40186c:	add	x2, x2, #0x6dd
  401870:	mov	w0, #0x1                   	// #1
  401874:	mov	x3, x19
  401878:	bl	401360 <__printf_chk@plt>
  40187c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401880:	add	x1, x1, #0x76b
  401884:	mov	w2, #0x5                   	// #5
  401888:	mov	x0, xzr
  40188c:	bl	4014c0 <dcgettext@plt>
  401890:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  401894:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  401898:	add	x8, x8, #0xb47
  40189c:	add	x9, x9, #0x683
  4018a0:	cmp	x20, x19
  4018a4:	mov	x1, x0
  4018a8:	csel	x3, x9, x8, eq  // eq = none
  4018ac:	mov	w0, #0x1                   	// #1
  4018b0:	mov	x2, x20
  4018b4:	bl	401360 <__printf_chk@plt>
  4018b8:	ldp	x20, x19, [sp, #144]
  4018bc:	ldr	x21, [sp, #128]
  4018c0:	ldp	x29, x30, [sp, #112]
  4018c4:	add	sp, sp, #0xa0
  4018c8:	ret
  4018cc:	stp	x29, x30, [sp, #-96]!
  4018d0:	stp	x28, x27, [sp, #16]
  4018d4:	stp	x26, x25, [sp, #32]
  4018d8:	stp	x24, x23, [sp, #48]
  4018dc:	stp	x22, x21, [sp, #64]
  4018e0:	stp	x20, x19, [sp, #80]
  4018e4:	ldr	x8, [x1]
  4018e8:	mov	w20, w0
  4018ec:	mov	x29, sp
  4018f0:	mov	x19, x1
  4018f4:	mov	x0, x8
  4018f8:	bl	4033f8 <__fxstatat@plt+0x1ec8>
  4018fc:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401900:	add	x1, x1, #0xb47
  401904:	mov	w0, #0x6                   	// #6
  401908:	bl	401520 <setlocale@plt>
  40190c:	adrp	x21, 406000 <__fxstatat@plt+0x4ad0>
  401910:	add	x21, x21, #0x60f
  401914:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401918:	add	x1, x1, #0x5f0
  40191c:	mov	x0, x21
  401920:	bl	401340 <bindtextdomain@plt>
  401924:	mov	x0, x21
  401928:	bl	401400 <textdomain@plt>
  40192c:	adrp	x0, 402000 <__fxstatat@plt+0xad0>
  401930:	add	x0, x0, #0x2bc
  401934:	bl	405ee8 <__fxstatat@plt+0x49b8>
  401938:	adrp	x22, 406000 <__fxstatat@plt+0x4ad0>
  40193c:	adrp	x23, 405000 <__fxstatat@plt+0x3ad0>
  401940:	adrp	x24, 405000 <__fxstatat@plt+0x3ad0>
  401944:	mov	w25, wzr
  401948:	mov	w21, #0xffffffff            	// #-1
  40194c:	add	x22, x22, #0x602
  401950:	add	x23, x23, #0xf78
  401954:	add	x24, x24, #0xf60
  401958:	adrp	x27, 418000 <__fxstatat@plt+0x16ad0>
  40195c:	mov	w26, #0x1                   	// #1
  401960:	mov	w0, w20
  401964:	mov	x1, x19
  401968:	mov	x2, x22
  40196c:	mov	x3, x23
  401970:	mov	x4, xzr
  401974:	bl	401410 <getopt_long@plt>
  401978:	cmp	w0, #0x64
  40197c:	b.le	4019dc <__fxstatat@plt+0x4ac>
  401980:	sub	w8, w0, #0x65
  401984:	cmp	w8, #0x15
  401988:	b.hi	401b84 <__fxstatat@plt+0x654>  // b.pmore
  40198c:	adr	x9, 40199c <__fxstatat@plt+0x46c>
  401990:	ldrb	w10, [x24, x8]
  401994:	add	x9, x9, x10, lsl #2
  401998:	br	x9
  40199c:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4019a0:	strb	wzr, [x8, #562]
  4019a4:	b	401960 <__fxstatat@plt+0x430>
  4019a8:	strb	w26, [x27, #561]
  4019ac:	b	401960 <__fxstatat@plt+0x430>
  4019b0:	mov	w25, #0x1                   	// #1
  4019b4:	b	401960 <__fxstatat@plt+0x430>
  4019b8:	mov	w21, #0x2                   	// #2
  4019bc:	b	401960 <__fxstatat@plt+0x430>
  4019c0:	mov	w21, wzr
  4019c4:	b	401960 <__fxstatat@plt+0x430>
  4019c8:	mov	w21, #0x1                   	// #1
  4019cc:	b	401960 <__fxstatat@plt+0x430>
  4019d0:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4019d4:	strb	w26, [x8, #562]
  4019d8:	b	401960 <__fxstatat@plt+0x430>
  4019dc:	cmn	w0, #0x1
  4019e0:	b.ne	401b34 <__fxstatat@plt+0x604>  // b.any
  4019e4:	adrp	x22, 418000 <__fxstatat@plt+0x16ad0>
  4019e8:	ldr	w8, [x22, #536]
  4019ec:	cmp	w8, w20
  4019f0:	b.ge	401b8c <__fxstatat@plt+0x65c>  // b.tcont
  4019f4:	sub	w8, w20, w8
  4019f8:	cmp	w8, #0x2
  4019fc:	b.lt	401a34 <__fxstatat@plt+0x504>  // b.tstop
  401a00:	ldrb	w8, [x27, #561]
  401a04:	cmp	w8, #0x1
  401a08:	b.ne	401a30 <__fxstatat@plt+0x500>  // b.any
  401a0c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401a10:	add	x1, x1, #0x639
  401a14:	mov	w2, #0x5                   	// #5
  401a18:	mov	x0, xzr
  401a1c:	bl	4014c0 <dcgettext@plt>
  401a20:	mov	x2, x0
  401a24:	mov	w0, wzr
  401a28:	mov	w1, wzr
  401a2c:	bl	401290 <error@plt>
  401a30:	strb	wzr, [x27, #561]
  401a34:	ldr	w8, [x22, #536]
  401a38:	cmp	w8, w20
  401a3c:	b.ge	401b10 <__fxstatat@plt+0x5e0>  // b.tcont
  401a40:	tst	w25, #0x1
  401a44:	mov	w9, #0xa                   	// #10
  401a48:	mov	w24, wzr
  401a4c:	csel	w23, wzr, w9, ne  // ne = any
  401a50:	adrp	x28, 418000 <__fxstatat@plt+0x16ad0>
  401a54:	b	401a74 <__fxstatat@plt+0x544>
  401a58:	mov	x0, x26
  401a5c:	bl	401460 <free@plt>
  401a60:	ldr	w8, [x22, #536]
  401a64:	add	w8, w8, #0x1
  401a68:	cmp	w8, w20
  401a6c:	str	w8, [x22, #536]
  401a70:	b.ge	401b14 <__fxstatat@plt+0x5e4>  // b.tcont
  401a74:	ldr	x25, [x19, w8, sxtw #3]
  401a78:	cmn	w21, #0x1
  401a7c:	b.eq	401ab4 <__fxstatat@plt+0x584>  // b.none
  401a80:	mov	x0, x25
  401a84:	mov	w1, w21
  401a88:	bl	401cc4 <__fxstatat@plt+0x794>
  401a8c:	mov	x26, x0
  401a90:	cbz	x0, 401ac8 <__fxstatat@plt+0x598>
  401a94:	ldr	x1, [x28, #544]
  401a98:	mov	x0, x26
  401a9c:	bl	4014d0 <fputs_unlocked@plt>
  401aa0:	ldrb	w8, [x27, #561]
  401aa4:	tbnz	w8, #0, 401a58 <__fxstatat@plt+0x528>
  401aa8:	mov	w0, w23
  401aac:	bl	401380 <putchar_unlocked@plt>
  401ab0:	b	401a58 <__fxstatat@plt+0x528>
  401ab4:	mov	w1, #0x3f                  	// #63
  401ab8:	mov	x0, x25
  401abc:	bl	401bb8 <__fxstatat@plt+0x688>
  401ac0:	mov	x26, x0
  401ac4:	cbnz	x0, 401a94 <__fxstatat@plt+0x564>
  401ac8:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  401acc:	ldrb	w8, [x8, #562]
  401ad0:	cmp	w8, #0x1
  401ad4:	b.ne	401b08 <__fxstatat@plt+0x5d8>  // b.any
  401ad8:	bl	401500 <__errno_location@plt>
  401adc:	ldr	w24, [x0]
  401ae0:	mov	w1, #0x3                   	// #3
  401ae4:	mov	w0, wzr
  401ae8:	mov	x2, x25
  401aec:	bl	404810 <__fxstatat@plt+0x32e0>
  401af0:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  401af4:	mov	x3, x0
  401af8:	mov	w0, wzr
  401afc:	mov	w1, w24
  401b00:	add	x2, x2, #0x81d
  401b04:	bl	401290 <error@plt>
  401b08:	mov	w24, #0x1                   	// #1
  401b0c:	b	401a60 <__fxstatat@plt+0x530>
  401b10:	mov	w24, wzr
  401b14:	mov	w0, w24
  401b18:	ldp	x20, x19, [sp, #80]
  401b1c:	ldp	x22, x21, [sp, #64]
  401b20:	ldp	x24, x23, [sp, #48]
  401b24:	ldp	x26, x25, [sp, #32]
  401b28:	ldp	x28, x27, [sp, #16]
  401b2c:	ldp	x29, x30, [sp], #96
  401b30:	ret
  401b34:	cmn	w0, #0x3
  401b38:	b.ne	401b74 <__fxstatat@plt+0x644>  // b.any
  401b3c:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  401b40:	adrp	x9, 418000 <__fxstatat@plt+0x16ad0>
  401b44:	ldr	x0, [x8, #544]
  401b48:	ldr	x3, [x9, #416]
  401b4c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401b50:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  401b54:	adrp	x4, 406000 <__fxstatat@plt+0x4ad0>
  401b58:	add	x1, x1, #0x5e7
  401b5c:	add	x2, x2, #0x60b
  401b60:	add	x4, x4, #0x619
  401b64:	mov	x5, xzr
  401b68:	bl	40534c <__fxstatat@plt+0x3e1c>
  401b6c:	mov	w0, wzr
  401b70:	bl	401280 <exit@plt>
  401b74:	cmn	w0, #0x2
  401b78:	b.ne	401b84 <__fxstatat@plt+0x654>  // b.any
  401b7c:	mov	w0, wzr
  401b80:	bl	40164c <__fxstatat@plt+0x11c>
  401b84:	mov	w0, #0x1                   	// #1
  401b88:	bl	40164c <__fxstatat@plt+0x11c>
  401b8c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401b90:	add	x1, x1, #0x629
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	mov	x0, xzr
  401b9c:	bl	4014c0 <dcgettext@plt>
  401ba0:	mov	x2, x0
  401ba4:	mov	w0, wzr
  401ba8:	mov	w1, wzr
  401bac:	bl	401290 <error@plt>
  401bb0:	mov	w0, #0x1                   	// #1
  401bb4:	bl	40164c <__fxstatat@plt+0x11c>
  401bb8:	stp	x29, x30, [sp, #-80]!
  401bbc:	cmp	x1, #0x401
  401bc0:	mov	w8, #0x401                 	// #1025
  401bc4:	stp	x26, x25, [sp, #16]
  401bc8:	stp	x20, x19, [sp, #64]
  401bcc:	mov	x19, x0
  401bd0:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  401bd4:	mov	w25, #0xc                   	// #12
  401bd8:	stp	x24, x23, [sp, #32]
  401bdc:	stp	x22, x21, [sp, #48]
  401be0:	mov	x29, sp
  401be4:	b	401bf4 <__fxstatat@plt+0x6c4>
  401be8:	mov	w8, wzr
  401bec:	mov	x21, xzr
  401bf0:	tbz	w8, #0, 401ca8 <__fxstatat@plt+0x778>
  401bf4:	mov	x0, x20
  401bf8:	bl	401320 <malloc@plt>
  401bfc:	cbz	x0, 401be8 <__fxstatat@plt+0x6b8>
  401c00:	mov	x22, x0
  401c04:	mov	x0, x19
  401c08:	mov	x1, x22
  401c0c:	mov	x2, x20
  401c10:	bl	4012a0 <readlink@plt>
  401c14:	mov	x23, x0
  401c18:	tbz	x0, #63, 401c2c <__fxstatat@plt+0x6fc>
  401c1c:	bl	401500 <__errno_location@plt>
  401c20:	ldr	w26, [x0]
  401c24:	cmp	w26, #0x22
  401c28:	b.ne	401c78 <__fxstatat@plt+0x748>  // b.any
  401c2c:	cmp	x23, x20
  401c30:	b.cs	401c44 <__fxstatat@plt+0x714>  // b.hs, b.nlast
  401c34:	mov	w8, wzr
  401c38:	strb	wzr, [x22, x23]
  401c3c:	mov	x21, x22
  401c40:	b	401bf0 <__fxstatat@plt+0x6c0>
  401c44:	mov	x0, x22
  401c48:	bl	401460 <free@plt>
  401c4c:	lsr	x8, x20, #62
  401c50:	cbnz	x8, 401c60 <__fxstatat@plt+0x730>
  401c54:	lsl	x20, x20, #1
  401c58:	mov	w8, #0x1                   	// #1
  401c5c:	b	401bf0 <__fxstatat@plt+0x6c0>
  401c60:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  401c64:	cmp	x20, x8
  401c68:	b.cs	401c94 <__fxstatat@plt+0x764>  // b.hs, b.nlast
  401c6c:	mov	w8, #0x1                   	// #1
  401c70:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  401c74:	b	401bf0 <__fxstatat@plt+0x6c0>
  401c78:	mov	x24, x0
  401c7c:	mov	x0, x22
  401c80:	bl	401460 <free@plt>
  401c84:	mov	w8, wzr
  401c88:	mov	x21, xzr
  401c8c:	str	w26, [x24]
  401c90:	b	401bf0 <__fxstatat@plt+0x6c0>
  401c94:	bl	401500 <__errno_location@plt>
  401c98:	mov	w8, wzr
  401c9c:	mov	x21, xzr
  401ca0:	str	w25, [x0]
  401ca4:	b	401bf0 <__fxstatat@plt+0x6c0>
  401ca8:	mov	x0, x21
  401cac:	ldp	x20, x19, [sp, #64]
  401cb0:	ldp	x22, x21, [sp, #48]
  401cb4:	ldp	x24, x23, [sp, #32]
  401cb8:	ldp	x26, x25, [sp, #16]
  401cbc:	ldp	x29, x30, [sp], #80
  401cc0:	ret
  401cc4:	sub	sp, sp, #0x120
  401cc8:	stp	x20, x19, [sp, #272]
  401ccc:	and	w20, w1, #0x3
  401cd0:	sub	w8, w20, #0x1
  401cd4:	stp	x29, x30, [sp, #192]
  401cd8:	add	x29, sp, #0xc0
  401cdc:	tst	w20, w8
  401ce0:	stp	x28, x27, [sp, #208]
  401ce4:	stp	x26, x25, [sp, #224]
  401ce8:	stp	x24, x23, [sp, #240]
  401cec:	stp	x22, x21, [sp, #256]
  401cf0:	stur	xzr, [x29, #-16]
  401cf4:	b.ne	401d20 <__fxstatat@plt+0x7f0>  // b.any
  401cf8:	mov	x25, x0
  401cfc:	cbz	x0, 401d20 <__fxstatat@plt+0x7f0>
  401d00:	ldrb	w8, [x25]
  401d04:	mov	w28, w1
  401d08:	cmp	w8, #0x2f
  401d0c:	b.eq	401d54 <__fxstatat@plt+0x824>  // b.none
  401d10:	cbnz	w8, 402128 <__fxstatat@plt+0xbf8>
  401d14:	bl	401500 <__errno_location@plt>
  401d18:	mov	w8, #0x2                   	// #2
  401d1c:	b	401d28 <__fxstatat@plt+0x7f8>
  401d20:	bl	401500 <__errno_location@plt>
  401d24:	mov	w8, #0x16                  	// #22
  401d28:	mov	x19, xzr
  401d2c:	str	w8, [x0]
  401d30:	mov	x0, x19
  401d34:	ldp	x20, x19, [sp, #272]
  401d38:	ldp	x22, x21, [sp, #256]
  401d3c:	ldp	x24, x23, [sp, #240]
  401d40:	ldp	x26, x25, [sp, #224]
  401d44:	ldp	x28, x27, [sp, #208]
  401d48:	ldp	x29, x30, [sp, #192]
  401d4c:	add	sp, sp, #0x120
  401d50:	ret
  401d54:	mov	w0, #0x1000                	// #4096
  401d58:	bl	405464 <__fxstatat@plt+0x3f34>
  401d5c:	mov	w8, #0x2f                  	// #47
  401d60:	mov	x26, x0
  401d64:	mov	x19, x0
  401d68:	add	x24, x0, #0x1, lsl #12
  401d6c:	strb	w8, [x26], #1
  401d70:	ldrb	w8, [x25]
  401d74:	cbz	w8, 40217c <__fxstatat@plt+0xc4c>
  401d78:	and	w8, w28, #0x7
  401d7c:	str	w8, [sp, #44]
  401d80:	cmp	w20, #0x2
  401d84:	mov	w8, #0xd                   	// #13
  401d88:	mov	w9, #0x4                   	// #4
  401d8c:	csel	w8, w9, w8, eq  // eq = none
  401d90:	stp	x25, xzr, [sp, #24]
  401d94:	str	xzr, [sp, #16]
  401d98:	stp	w28, w8, [sp, #8]
  401d9c:	b	401dac <__fxstatat@plt+0x87c>
  401da0:	mov	x26, x21
  401da4:	ldrb	w8, [x25]
  401da8:	cbz	w8, 402180 <__fxstatat@plt+0xc50>
  401dac:	sub	x23, x25, #0x1
  401db0:	ldrb	w8, [x23, #1]!
  401db4:	cmp	w8, #0x2f
  401db8:	b.eq	401db0 <__fxstatat@plt+0x880>  // b.none
  401dbc:	mov	x25, x23
  401dc0:	ldrb	w9, [x25]
  401dc4:	cbz	w9, 401ddc <__fxstatat@plt+0x8ac>
  401dc8:	cmp	w9, #0x2f
  401dcc:	b.eq	401ddc <__fxstatat@plt+0x8ac>  // b.none
  401dd0:	add	x25, x25, #0x1
  401dd4:	ldrb	w9, [x25]
  401dd8:	cbnz	w9, 401dc8 <__fxstatat@plt+0x898>
  401ddc:	sub	x27, x25, x23
  401de0:	cmp	x27, #0x1
  401de4:	b.eq	401df8 <__fxstatat@plt+0x8c8>  // b.none
  401de8:	cmp	x27, #0x2
  401dec:	b.eq	401e04 <__fxstatat@plt+0x8d4>  // b.none
  401df0:	cbnz	x27, 401e48 <__fxstatat@plt+0x918>
  401df4:	b	402180 <__fxstatat@plt+0xc50>
  401df8:	cmp	w8, #0x2e
  401dfc:	b.eq	401da4 <__fxstatat@plt+0x874>  // b.none
  401e00:	b	401e48 <__fxstatat@plt+0x918>
  401e04:	cmp	w8, #0x2e
  401e08:	b.ne	401e48 <__fxstatat@plt+0x918>  // b.any
  401e0c:	ldrb	w8, [x23, #1]
  401e10:	cmp	w8, #0x2e
  401e14:	b.ne	401e48 <__fxstatat@plt+0x918>  // b.any
  401e18:	add	x8, x19, #0x1
  401e1c:	cmp	x26, x8
  401e20:	b.ls	401da4 <__fxstatat@plt+0x874>  // b.plast
  401e24:	sub	x8, x26, #0x1
  401e28:	mov	x26, x8
  401e2c:	cmp	x8, x19
  401e30:	b.ls	401da4 <__fxstatat@plt+0x874>  // b.plast
  401e34:	mov	x8, x26
  401e38:	ldrb	w9, [x8, #-1]!
  401e3c:	cmp	w9, #0x2f
  401e40:	b.ne	401e28 <__fxstatat@plt+0x8f8>  // b.any
  401e44:	b	401da4 <__fxstatat@plt+0x874>
  401e48:	ldurb	w8, [x26, #-1]
  401e4c:	cmp	w8, #0x2f
  401e50:	b.eq	401e5c <__fxstatat@plt+0x92c>  // b.none
  401e54:	mov	w8, #0x2f                  	// #47
  401e58:	strb	w8, [x26], #1
  401e5c:	add	x8, x26, x27
  401e60:	cmp	x8, x24
  401e64:	b.cc	401e98 <__fxstatat@plt+0x968>  // b.lo, b.ul, b.last
  401e68:	cmp	x27, #0x1, lsl #12
  401e6c:	mov	w9, #0x1000                	// #4096
  401e70:	sub	x8, x24, x19
  401e74:	csinc	x9, x9, x27, lt  // lt = tstop
  401e78:	add	x21, x9, x8
  401e7c:	mov	x0, x19
  401e80:	mov	x1, x21
  401e84:	sub	x22, x26, x19
  401e88:	bl	4054bc <__fxstatat@plt+0x3f8c>
  401e8c:	mov	x19, x0
  401e90:	add	x24, x0, x21
  401e94:	add	x26, x0, x22
  401e98:	mov	x0, x26
  401e9c:	mov	x1, x23
  401ea0:	mov	x2, x27
  401ea4:	bl	401230 <memcpy@plt>
  401ea8:	ldr	w8, [sp, #44]
  401eac:	add	x21, x26, x27
  401eb0:	strb	wzr, [x21]
  401eb4:	cmp	w8, #0x6
  401eb8:	b.ne	401ef8 <__fxstatat@plt+0x9c8>  // b.any
  401ebc:	str	wzr, [sp, #64]
  401ec0:	ldr	w8, [sp, #64]
  401ec4:	and	w8, w8, #0xf000
  401ec8:	cmp	w8, #0xa, lsl #12
  401ecc:	b.eq	401f10 <__fxstatat@plt+0x9e0>  // b.none
  401ed0:	cmp	w8, #0x4, lsl #12
  401ed4:	b.eq	402108 <__fxstatat@plt+0xbd8>  // b.none
  401ed8:	cmp	w20, #0x2
  401edc:	b.eq	402108 <__fxstatat@plt+0xbd8>  // b.none
  401ee0:	ldrb	w8, [x25]
  401ee4:	cbz	w8, 402108 <__fxstatat@plt+0xbd8>
  401ee8:	mov	w9, #0x14                  	// #20
  401eec:	mov	w8, #0xd                   	// #13
  401ef0:	str	w9, [sp, #40]
  401ef4:	b	40210c <__fxstatat@plt+0xbdc>
  401ef8:	add	x1, sp, #0x30
  401efc:	mov	x0, x19
  401f00:	tbnz	w28, #2, 401f4c <__fxstatat@plt+0xa1c>
  401f04:	bl	405f08 <__fxstatat@plt+0x49d8>
  401f08:	cbnz	w0, 401f54 <__fxstatat@plt+0xa24>
  401f0c:	b	401ec0 <__fxstatat@plt+0x990>
  401f10:	ldr	x1, [sp, #24]
  401f14:	sub	x0, x29, #0x10
  401f18:	add	x2, sp, #0x30
  401f1c:	bl	40220c <__fxstatat@plt+0xcdc>
  401f20:	tbz	w0, #0, 401f74 <__fxstatat@plt+0xa44>
  401f24:	ldr	w8, [sp, #40]
  401f28:	cmp	w20, #0x2
  401f2c:	mov	w9, #0x28                  	// #40
  401f30:	mov	x23, x25
  401f34:	csel	w8, w8, w9, eq  // eq = none
  401f38:	str	w8, [sp, #40]
  401f3c:	ldr	w8, [sp, #12]
  401f40:	mov	x25, x23
  401f44:	cbnz	w8, 40210c <__fxstatat@plt+0xbdc>
  401f48:	b	402108 <__fxstatat@plt+0xbd8>
  401f4c:	bl	405ef8 <__fxstatat@plt+0x49c8>
  401f50:	cbz	w0, 401ec0 <__fxstatat@plt+0x990>
  401f54:	bl	401500 <__errno_location@plt>
  401f58:	ldr	w8, [x0]
  401f5c:	cmp	w20, #0x1
  401f60:	str	w8, [sp, #40]
  401f64:	b.eq	401fd8 <__fxstatat@plt+0xaa8>  // b.none
  401f68:	cbnz	w20, 401ebc <__fxstatat@plt+0x98c>
  401f6c:	mov	w8, #0xd                   	// #13
  401f70:	b	40210c <__fxstatat@plt+0xbdc>
  401f74:	ldr	x1, [sp, #96]
  401f78:	mov	x0, x19
  401f7c:	bl	401bb8 <__fxstatat@plt+0x688>
  401f80:	cbz	x0, 402024 <__fxstatat@plt+0xaf4>
  401f84:	mov	x28, x0
  401f88:	bl	401270 <strlen@plt>
  401f8c:	mov	x22, x0
  401f90:	mov	x0, x25
  401f94:	bl	401270 <strlen@plt>
  401f98:	add	x8, x0, x22
  401f9c:	str	x22, [sp, #24]
  401fa0:	add	x22, x8, #0x1
  401fa4:	ldr	x8, [sp, #16]
  401fa8:	mov	x9, x0
  401fac:	cbz	x8, 402054 <__fxstatat@plt+0xb24>
  401fb0:	cmp	x22, x8
  401fb4:	b.ls	402078 <__fxstatat@plt+0xb48>  // b.plast
  401fb8:	ldr	x0, [sp, #32]
  401fbc:	mov	x1, x22
  401fc0:	mov	x23, x9
  401fc4:	bl	4054bc <__fxstatat@plt+0x3f8c>
  401fc8:	mov	x9, x23
  401fcc:	mov	x23, x0
  401fd0:	str	x22, [sp, #16]
  401fd4:	b	40207c <__fxstatat@plt+0xb4c>
  401fd8:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  401fdc:	mov	x0, x25
  401fe0:	add	x1, x1, #0x8de
  401fe4:	bl	401480 <strspn@plt>
  401fe8:	ldrb	w8, [x25, x0]
  401fec:	ldr	w10, [sp, #40]
  401ff0:	cmp	w8, #0x0
  401ff4:	cset	w8, ne  // ne = any
  401ff8:	cmp	w10, #0x2
  401ffc:	cset	w9, ne  // ne = any
  402000:	orr	w8, w9, w8
  402004:	cmp	w8, #0x0
  402008:	mov	w8, #0x2                   	// #2
  40200c:	csel	w10, w10, w8, ne  // ne = any
  402010:	mov	w8, #0xd                   	// #13
  402014:	mov	w9, #0x4                   	// #4
  402018:	str	w10, [sp, #40]
  40201c:	csel	w8, w8, w9, ne  // ne = any
  402020:	b	40210c <__fxstatat@plt+0xbdc>
  402024:	cmp	w20, #0x2
  402028:	b.ne	40203c <__fxstatat@plt+0xb0c>  // b.any
  40202c:	bl	401500 <__errno_location@plt>
  402030:	ldr	w8, [x0]
  402034:	cmp	w8, #0xc
  402038:	b.ne	40211c <__fxstatat@plt+0xbec>  // b.any
  40203c:	bl	401500 <__errno_location@plt>
  402040:	ldr	w8, [x0]
  402044:	mov	x23, x25
  402048:	str	w8, [sp, #40]
  40204c:	mov	w8, #0xd                   	// #13
  402050:	b	4020fc <__fxstatat@plt+0xbcc>
  402054:	cmp	x22, #0x1, lsl #12
  402058:	mov	w8, #0x1000                	// #4096
  40205c:	csel	x0, x22, x8, hi  // hi = pmore
  402060:	str	x0, [sp, #16]
  402064:	mov	x22, x9
  402068:	bl	405464 <__fxstatat@plt+0x3f34>
  40206c:	mov	x9, x22
  402070:	mov	x23, x0
  402074:	b	40207c <__fxstatat@plt+0xb4c>
  402078:	ldr	x23, [sp, #32]
  40207c:	ldr	x22, [sp, #24]
  402080:	add	x2, x9, #0x1
  402084:	mov	x1, x25
  402088:	add	x0, x23, x22
  40208c:	bl	401240 <memmove@plt>
  402090:	mov	x0, x23
  402094:	mov	x1, x28
  402098:	mov	x2, x22
  40209c:	bl	401230 <memcpy@plt>
  4020a0:	ldrb	w8, [x28]
  4020a4:	cmp	w8, #0x2f
  4020a8:	add	x8, x19, #0x1
  4020ac:	b.ne	4020c0 <__fxstatat@plt+0xb90>  // b.any
  4020b0:	mov	w9, #0x2f                  	// #47
  4020b4:	strb	w9, [x19]
  4020b8:	mov	x21, x8
  4020bc:	b	4020ec <__fxstatat@plt+0xbbc>
  4020c0:	cmp	x21, x8
  4020c4:	b.ls	4020ec <__fxstatat@plt+0xbbc>  // b.plast
  4020c8:	add	x8, x26, x27
  4020cc:	sub	x8, x8, #0x1
  4020d0:	mov	x21, x8
  4020d4:	cmp	x8, x19
  4020d8:	b.ls	4020ec <__fxstatat@plt+0xbbc>  // b.plast
  4020dc:	mov	x8, x21
  4020e0:	ldrb	w9, [x8, #-1]!
  4020e4:	cmp	w9, #0x2f
  4020e8:	b.ne	4020d0 <__fxstatat@plt+0xba0>  // b.any
  4020ec:	mov	x0, x28
  4020f0:	bl	401460 <free@plt>
  4020f4:	mov	w8, wzr
  4020f8:	stp	x23, x23, [sp, #24]
  4020fc:	ldr	w28, [sp, #8]
  402100:	mov	x25, x23
  402104:	cbnz	w8, 40210c <__fxstatat@plt+0xbdc>
  402108:	mov	w8, wzr
  40210c:	cbz	w8, 401da0 <__fxstatat@plt+0x870>
  402110:	cmp	w8, #0x4
  402114:	b.eq	401da0 <__fxstatat@plt+0x870>  // b.none
  402118:	b	4021d8 <__fxstatat@plt+0xca8>
  40211c:	mov	w8, #0x4                   	// #4
  402120:	mov	x23, x25
  402124:	b	4020fc <__fxstatat@plt+0xbcc>
  402128:	bl	4056ac <__fxstatat@plt+0x417c>
  40212c:	mov	x19, x0
  402130:	cbz	x0, 401d30 <__fxstatat@plt+0x800>
  402134:	mov	x0, x19
  402138:	bl	401270 <strlen@plt>
  40213c:	mov	x21, x0
  402140:	cmp	x0, #0xfff
  402144:	b.gt	40216c <__fxstatat@plt+0xc3c>
  402148:	mov	w1, #0x1000                	// #4096
  40214c:	mov	x0, x19
  402150:	bl	4054bc <__fxstatat@plt+0x3f8c>
  402154:	mov	x19, x0
  402158:	add	x26, x0, x21
  40215c:	add	x24, x0, #0x1, lsl #12
  402160:	ldrb	w8, [x25]
  402164:	cbnz	w8, 401d78 <__fxstatat@plt+0x848>
  402168:	b	40217c <__fxstatat@plt+0xc4c>
  40216c:	add	x24, x19, x21
  402170:	mov	x26, x24
  402174:	ldrb	w8, [x25]
  402178:	cbnz	w8, 401d78 <__fxstatat@plt+0x848>
  40217c:	str	xzr, [sp, #32]
  402180:	add	x8, x19, #0x1
  402184:	cmp	x26, x8
  402188:	b.ls	40219c <__fxstatat@plt+0xc6c>  // b.plast
  40218c:	mov	x8, x26
  402190:	ldrb	w9, [x8, #-1]!
  402194:	cmp	w9, #0x2f
  402198:	csel	x26, x8, x26, eq  // eq = none
  40219c:	mov	x8, x26
  4021a0:	strb	wzr, [x8], #1
  4021a4:	cmp	x24, x8
  4021a8:	b.eq	4021c0 <__fxstatat@plt+0xc90>  // b.none
  4021ac:	sub	x8, x26, x19
  4021b0:	add	x1, x8, #0x1
  4021b4:	mov	x0, x19
  4021b8:	bl	4054bc <__fxstatat@plt+0x3f8c>
  4021bc:	mov	x19, x0
  4021c0:	ldr	x0, [sp, #32]
  4021c4:	bl	401460 <free@plt>
  4021c8:	ldur	x0, [x29, #-16]
  4021cc:	cbz	x0, 401d30 <__fxstatat@plt+0x800>
  4021d0:	bl	402b6c <__fxstatat@plt+0x163c>
  4021d4:	b	401d30 <__fxstatat@plt+0x800>
  4021d8:	cmp	w8, #0xd
  4021dc:	b.ne	402208 <__fxstatat@plt+0xcd8>  // b.any
  4021e0:	ldr	x0, [sp, #32]
  4021e4:	bl	401460 <free@plt>
  4021e8:	mov	x0, x19
  4021ec:	bl	401460 <free@plt>
  4021f0:	ldur	x0, [x29, #-16]
  4021f4:	cbz	x0, 4021fc <__fxstatat@plt+0xccc>
  4021f8:	bl	402b6c <__fxstatat@plt+0x163c>
  4021fc:	bl	401500 <__errno_location@plt>
  402200:	ldr	w8, [sp, #40]
  402204:	b	401d28 <__fxstatat@plt+0x7f8>
  402208:	b	401d30 <__fxstatat@plt+0x800>
  40220c:	stp	x29, x30, [sp, #-48]!
  402210:	stp	x20, x19, [sp, #32]
  402214:	ldr	x8, [x0]
  402218:	str	x21, [sp, #16]
  40221c:	mov	x19, x2
  402220:	mov	x21, x0
  402224:	mov	x20, x1
  402228:	mov	x29, sp
  40222c:	cbnz	x8, 40225c <__fxstatat@plt+0xd2c>
  402230:	adrp	x2, 403000 <__fxstatat@plt+0x1ad0>
  402234:	adrp	x3, 403000 <__fxstatat@plt+0x1ad0>
  402238:	adrp	x4, 403000 <__fxstatat@plt+0x1ad0>
  40223c:	add	x2, x2, #0x2ec
  402240:	add	x3, x3, #0x37c
  402244:	add	x4, x4, #0x3cc
  402248:	mov	w0, #0x7                   	// #7
  40224c:	mov	x1, xzr
  402250:	bl	4028b8 <__fxstatat@plt+0x1388>
  402254:	str	x0, [x21]
  402258:	cbz	x0, 40229c <__fxstatat@plt+0xd6c>
  40225c:	ldr	x0, [x21]
  402260:	mov	x1, x20
  402264:	mov	x2, x19
  402268:	bl	402408 <__fxstatat@plt+0xed8>
  40226c:	tbz	w0, #0, 402278 <__fxstatat@plt+0xd48>
  402270:	mov	w0, #0x1                   	// #1
  402274:	b	40228c <__fxstatat@plt+0xd5c>
  402278:	ldr	x0, [x21]
  40227c:	mov	x1, x20
  402280:	mov	x2, x19
  402284:	bl	402390 <__fxstatat@plt+0xe60>
  402288:	mov	w0, wzr
  40228c:	ldp	x20, x19, [sp, #32]
  402290:	ldr	x21, [sp, #16]
  402294:	ldp	x29, x30, [sp], #48
  402298:	ret
  40229c:	bl	405668 <__fxstatat@plt+0x4138>
  4022a0:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4022a4:	str	x0, [x8, #568]
  4022a8:	ret
  4022ac:	and	w8, w0, #0x1
  4022b0:	adrp	x9, 418000 <__fxstatat@plt+0x16ad0>
  4022b4:	strb	w8, [x9, #576]
  4022b8:	ret
  4022bc:	stp	x29, x30, [sp, #-48]!
  4022c0:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4022c4:	ldr	x0, [x8, #544]
  4022c8:	str	x21, [sp, #16]
  4022cc:	stp	x20, x19, [sp, #32]
  4022d0:	mov	x29, sp
  4022d4:	bl	405a34 <__fxstatat@plt+0x4504>
  4022d8:	cbz	w0, 4022f8 <__fxstatat@plt+0xdc8>
  4022dc:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4022e0:	ldrb	w8, [x8, #576]
  4022e4:	cbz	w8, 402318 <__fxstatat@plt+0xde8>
  4022e8:	bl	401500 <__errno_location@plt>
  4022ec:	ldr	w8, [x0]
  4022f0:	cmp	w8, #0x20
  4022f4:	b.ne	402318 <__fxstatat@plt+0xde8>  // b.any
  4022f8:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4022fc:	ldr	x0, [x8, #528]
  402300:	bl	405a34 <__fxstatat@plt+0x4504>
  402304:	cbnz	w0, 402384 <__fxstatat@plt+0xe54>
  402308:	ldp	x20, x19, [sp, #32]
  40230c:	ldr	x21, [sp, #16]
  402310:	ldp	x29, x30, [sp], #48
  402314:	ret
  402318:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  40231c:	add	x1, x1, #0x80d
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	4014c0 <dcgettext@plt>
  40232c:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  402330:	ldr	x21, [x8, #568]
  402334:	mov	x19, x0
  402338:	bl	401500 <__errno_location@plt>
  40233c:	ldr	w20, [x0]
  402340:	cbnz	x21, 402360 <__fxstatat@plt+0xe30>
  402344:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  402348:	add	x2, x2, #0x81d
  40234c:	mov	w0, wzr
  402350:	mov	w1, w20
  402354:	mov	x3, x19
  402358:	bl	401290 <error@plt>
  40235c:	b	402384 <__fxstatat@plt+0xe54>
  402360:	mov	x0, x21
  402364:	bl	4047e0 <__fxstatat@plt+0x32b0>
  402368:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  40236c:	mov	x3, x0
  402370:	add	x2, x2, #0x819
  402374:	mov	w0, wzr
  402378:	mov	w1, w20
  40237c:	mov	x4, x19
  402380:	bl	401290 <error@plt>
  402384:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  402388:	ldr	w0, [x8, #424]
  40238c:	bl	401250 <_exit@plt>
  402390:	stp	x29, x30, [sp, #-48]!
  402394:	stp	x22, x21, [sp, #16]
  402398:	stp	x20, x19, [sp, #32]
  40239c:	mov	x29, sp
  4023a0:	cbz	x0, 4023f4 <__fxstatat@plt+0xec4>
  4023a4:	mov	x20, x0
  4023a8:	mov	w0, #0x18                  	// #24
  4023ac:	mov	x21, x2
  4023b0:	mov	x22, x1
  4023b4:	bl	405464 <__fxstatat@plt+0x3f34>
  4023b8:	mov	x19, x0
  4023bc:	mov	x0, x22
  4023c0:	bl	40563c <__fxstatat@plt+0x410c>
  4023c4:	ldr	x8, [x21, #8]
  4023c8:	mov	x1, x19
  4023cc:	stp	x0, x8, [x19]
  4023d0:	ldr	x8, [x21]
  4023d4:	mov	x0, x20
  4023d8:	str	x8, [x19, #16]
  4023dc:	bl	403124 <__fxstatat@plt+0x1bf4>
  4023e0:	cbz	x0, 402404 <__fxstatat@plt+0xed4>
  4023e4:	cmp	x0, x19
  4023e8:	b.eq	4023f4 <__fxstatat@plt+0xec4>  // b.none
  4023ec:	mov	x0, x19
  4023f0:	bl	4033cc <__fxstatat@plt+0x1e9c>
  4023f4:	ldp	x20, x19, [sp, #32]
  4023f8:	ldp	x22, x21, [sp, #16]
  4023fc:	ldp	x29, x30, [sp], #48
  402400:	ret
  402404:	bl	405668 <__fxstatat@plt+0x4138>
  402408:	cbz	x0, 402440 <__fxstatat@plt+0xf10>
  40240c:	sub	sp, sp, #0x30
  402410:	stp	x29, x30, [sp, #32]
  402414:	ldr	x8, [x2, #8]
  402418:	add	x29, sp, #0x20
  40241c:	stp	x1, x8, [sp, #8]
  402420:	ldr	x8, [x2]
  402424:	add	x1, sp, #0x8
  402428:	str	x8, [sp, #24]
  40242c:	bl	4025fc <__fxstatat@plt+0x10cc>
  402430:	ldp	x29, x30, [sp, #32]
  402434:	cmp	x0, #0x0
  402438:	cset	w0, ne  // ne = any
  40243c:	add	sp, sp, #0x30
  402440:	ret
  402444:	ldr	x0, [x0, #16]
  402448:	ret
  40244c:	ldr	x0, [x0, #24]
  402450:	ret
  402454:	ldr	x0, [x0, #32]
  402458:	ret
  40245c:	ldp	x8, x9, [x0]
  402460:	cmp	x8, x9
  402464:	b.cs	4024a8 <__fxstatat@plt+0xf78>  // b.hs, b.nlast
  402468:	ldr	x9, [x0, #8]
  40246c:	mov	x0, xzr
  402470:	b	402480 <__fxstatat@plt+0xf50>
  402474:	add	x8, x8, #0x10
  402478:	cmp	x8, x9
  40247c:	b.cs	4024ac <__fxstatat@plt+0xf7c>  // b.hs, b.nlast
  402480:	ldr	x10, [x8]
  402484:	cbz	x10, 402474 <__fxstatat@plt+0xf44>
  402488:	mov	x10, xzr
  40248c:	mov	x11, x8
  402490:	ldr	x11, [x11, #8]
  402494:	add	x10, x10, #0x1
  402498:	cbnz	x11, 402490 <__fxstatat@plt+0xf60>
  40249c:	cmp	x10, x0
  4024a0:	csel	x0, x10, x0, hi  // hi = pmore
  4024a4:	b	402474 <__fxstatat@plt+0xf44>
  4024a8:	mov	x0, xzr
  4024ac:	ret
  4024b0:	ldp	x9, x8, [x0]
  4024b4:	cmp	x9, x8
  4024b8:	b.cs	4024f8 <__fxstatat@plt+0xfc8>  // b.hs, b.nlast
  4024bc:	ldr	x11, [x0, #8]
  4024c0:	mov	x8, xzr
  4024c4:	mov	x10, xzr
  4024c8:	b	4024d8 <__fxstatat@plt+0xfa8>
  4024cc:	add	x9, x9, #0x10
  4024d0:	cmp	x9, x11
  4024d4:	b.cs	402500 <__fxstatat@plt+0xfd0>  // b.hs, b.nlast
  4024d8:	ldr	x12, [x9]
  4024dc:	cbz	x12, 4024cc <__fxstatat@plt+0xf9c>
  4024e0:	mov	x12, x9
  4024e4:	ldr	x12, [x12, #8]
  4024e8:	add	x8, x8, #0x1
  4024ec:	cbnz	x12, 4024e4 <__fxstatat@plt+0xfb4>
  4024f0:	add	x10, x10, #0x1
  4024f4:	b	4024cc <__fxstatat@plt+0xf9c>
  4024f8:	mov	x10, xzr
  4024fc:	mov	x8, xzr
  402500:	ldr	x9, [x0, #24]
  402504:	cmp	x10, x9
  402508:	b.ne	402520 <__fxstatat@plt+0xff0>  // b.any
  40250c:	ldr	x9, [x0, #32]
  402510:	cmp	x8, x9
  402514:	b.ne	402520 <__fxstatat@plt+0xff0>  // b.any
  402518:	mov	w0, #0x1                   	// #1
  40251c:	ret
  402520:	mov	w0, wzr
  402524:	ret
  402528:	stp	x29, x30, [sp, #-64]!
  40252c:	str	x23, [sp, #16]
  402530:	stp	x22, x21, [sp, #32]
  402534:	stp	x20, x19, [sp, #48]
  402538:	mov	x29, sp
  40253c:	mov	x19, x1
  402540:	mov	x20, x0
  402544:	bl	402454 <__fxstatat@plt+0xf24>
  402548:	mov	x21, x0
  40254c:	mov	x0, x20
  402550:	bl	402444 <__fxstatat@plt+0xf14>
  402554:	mov	x22, x0
  402558:	mov	x0, x20
  40255c:	bl	40244c <__fxstatat@plt+0xf1c>
  402560:	mov	x23, x0
  402564:	mov	x0, x20
  402568:	bl	40245c <__fxstatat@plt+0xf2c>
  40256c:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  402570:	mov	x20, x0
  402574:	add	x2, x2, #0x820
  402578:	mov	w1, #0x1                   	// #1
  40257c:	mov	x0, x19
  402580:	mov	x3, x21
  402584:	bl	401420 <__fprintf_chk@plt>
  402588:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  40258c:	add	x2, x2, #0x838
  402590:	mov	w1, #0x1                   	// #1
  402594:	mov	x0, x19
  402598:	mov	x3, x22
  40259c:	bl	401420 <__fprintf_chk@plt>
  4025a0:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  4025a4:	ucvtf	d0, x23
  4025a8:	fmov	d1, x8
  4025ac:	fmul	d0, d0, d1
  4025b0:	ucvtf	d1, x22
  4025b4:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  4025b8:	fdiv	d0, d0, d1
  4025bc:	add	x2, x2, #0x850
  4025c0:	mov	w1, #0x1                   	// #1
  4025c4:	mov	x0, x19
  4025c8:	mov	x3, x23
  4025cc:	bl	401420 <__fprintf_chk@plt>
  4025d0:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  4025d4:	add	x2, x2, #0x871
  4025d8:	mov	w1, #0x1                   	// #1
  4025dc:	mov	x0, x19
  4025e0:	mov	x3, x20
  4025e4:	bl	401420 <__fprintf_chk@plt>
  4025e8:	ldp	x20, x19, [sp, #48]
  4025ec:	ldp	x22, x21, [sp, #32]
  4025f0:	ldr	x23, [sp, #16]
  4025f4:	ldp	x29, x30, [sp], #64
  4025f8:	ret
  4025fc:	stp	x29, x30, [sp, #-48]!
  402600:	str	x21, [sp, #16]
  402604:	stp	x20, x19, [sp, #32]
  402608:	mov	x29, sp
  40260c:	mov	x19, x1
  402610:	mov	x20, x0
  402614:	bl	40266c <__fxstatat@plt+0x113c>
  402618:	ldr	x8, [x0]
  40261c:	mov	x21, x0
  402620:	mov	x0, xzr
  402624:	cbz	x8, 40265c <__fxstatat@plt+0x112c>
  402628:	cbz	x21, 40265c <__fxstatat@plt+0x112c>
  40262c:	ldr	x1, [x21]
  402630:	cmp	x1, x19
  402634:	b.eq	402658 <__fxstatat@plt+0x1128>  // b.none
  402638:	ldr	x8, [x20, #56]
  40263c:	mov	x0, x19
  402640:	blr	x8
  402644:	tbnz	w0, #0, 402658 <__fxstatat@plt+0x1128>
  402648:	ldr	x21, [x21, #8]
  40264c:	cbnz	x21, 40262c <__fxstatat@plt+0x10fc>
  402650:	mov	x0, xzr
  402654:	b	40265c <__fxstatat@plt+0x112c>
  402658:	ldr	x0, [x21]
  40265c:	ldp	x20, x19, [sp, #32]
  402660:	ldr	x21, [sp, #16]
  402664:	ldp	x29, x30, [sp], #48
  402668:	ret
  40266c:	stp	x29, x30, [sp, #-32]!
  402670:	ldr	x8, [x0, #16]
  402674:	ldr	x9, [x0, #48]
  402678:	str	x19, [sp, #16]
  40267c:	mov	x19, x0
  402680:	mov	x0, x1
  402684:	mov	x1, x8
  402688:	mov	x29, sp
  40268c:	blr	x9
  402690:	ldr	x8, [x19, #16]
  402694:	cmp	x0, x8
  402698:	b.cs	4026b0 <__fxstatat@plt+0x1180>  // b.hs, b.nlast
  40269c:	ldr	x8, [x19]
  4026a0:	ldr	x19, [sp, #16]
  4026a4:	add	x0, x8, x0, lsl #4
  4026a8:	ldp	x29, x30, [sp], #32
  4026ac:	ret
  4026b0:	bl	4013e0 <abort@plt>
  4026b4:	stp	x29, x30, [sp, #-16]!
  4026b8:	ldr	x8, [x0, #32]
  4026bc:	mov	x29, sp
  4026c0:	cbz	x8, 4026dc <__fxstatat@plt+0x11ac>
  4026c4:	ldr	x9, [x0]
  4026c8:	ldr	x8, [x0, #8]
  4026cc:	cmp	x9, x8
  4026d0:	b.cs	4026e8 <__fxstatat@plt+0x11b8>  // b.hs, b.nlast
  4026d4:	ldr	x8, [x9], #16
  4026d8:	cbz	x8, 4026c8 <__fxstatat@plt+0x1198>
  4026dc:	mov	x0, x8
  4026e0:	ldp	x29, x30, [sp], #16
  4026e4:	ret
  4026e8:	bl	4013e0 <abort@plt>
  4026ec:	stp	x29, x30, [sp, #-32]!
  4026f0:	stp	x20, x19, [sp, #16]
  4026f4:	mov	x29, sp
  4026f8:	mov	x20, x1
  4026fc:	mov	x19, x0
  402700:	bl	40266c <__fxstatat@plt+0x113c>
  402704:	mov	x8, x0
  402708:	b	402714 <__fxstatat@plt+0x11e4>
  40270c:	ldr	x8, [x8, #8]
  402710:	cbz	x8, 402730 <__fxstatat@plt+0x1200>
  402714:	ldr	x9, [x8]
  402718:	cmp	x9, x20
  40271c:	b.ne	40270c <__fxstatat@plt+0x11dc>  // b.any
  402720:	ldr	x9, [x8, #8]
  402724:	cbz	x9, 40270c <__fxstatat@plt+0x11dc>
  402728:	ldr	x0, [x9]
  40272c:	b	402750 <__fxstatat@plt+0x1220>
  402730:	ldr	x8, [x19, #8]
  402734:	add	x9, x0, #0x10
  402738:	cmp	x9, x8
  40273c:	b.cs	40274c <__fxstatat@plt+0x121c>  // b.hs, b.nlast
  402740:	ldr	x0, [x9], #16
  402744:	cbz	x0, 402738 <__fxstatat@plt+0x1208>
  402748:	b	402750 <__fxstatat@plt+0x1220>
  40274c:	mov	x0, xzr
  402750:	ldp	x20, x19, [sp, #16]
  402754:	ldp	x29, x30, [sp], #32
  402758:	ret
  40275c:	ldp	x9, x8, [x0]
  402760:	cmp	x9, x8
  402764:	b.cs	4027c0 <__fxstatat@plt+0x1290>  // b.hs, b.nlast
  402768:	mov	x10, xzr
  40276c:	ldr	x8, [x9]
  402770:	cbz	x8, 4027a0 <__fxstatat@plt+0x1270>
  402774:	cbz	x9, 4027a0 <__fxstatat@plt+0x1270>
  402778:	mov	x11, x9
  40277c:	cmp	x10, x2
  402780:	b.cs	4027c8 <__fxstatat@plt+0x1298>  // b.hs, b.nlast
  402784:	ldr	x8, [x11]
  402788:	str	x8, [x1, x10, lsl #3]
  40278c:	ldr	x11, [x11, #8]
  402790:	add	x8, x10, #0x1
  402794:	mov	x10, x8
  402798:	cbnz	x11, 40277c <__fxstatat@plt+0x124c>
  40279c:	b	4027a4 <__fxstatat@plt+0x1274>
  4027a0:	mov	x8, x10
  4027a4:	ldr	x10, [x0, #8]
  4027a8:	add	x9, x9, #0x10
  4027ac:	cmp	x9, x10
  4027b0:	mov	x10, x8
  4027b4:	b.cc	40276c <__fxstatat@plt+0x123c>  // b.lo, b.ul, b.last
  4027b8:	mov	x0, x8
  4027bc:	ret
  4027c0:	mov	x0, xzr
  4027c4:	ret
  4027c8:	mov	x0, x10
  4027cc:	ret
  4027d0:	stp	x29, x30, [sp, #-64]!
  4027d4:	stp	x24, x23, [sp, #16]
  4027d8:	stp	x22, x21, [sp, #32]
  4027dc:	stp	x20, x19, [sp, #48]
  4027e0:	ldp	x23, x8, [x0]
  4027e4:	mov	x29, sp
  4027e8:	cmp	x23, x8
  4027ec:	b.cs	402844 <__fxstatat@plt+0x1314>  // b.hs, b.nlast
  4027f0:	mov	x19, x2
  4027f4:	mov	x20, x0
  4027f8:	mov	x22, x1
  4027fc:	mov	x21, xzr
  402800:	b	402814 <__fxstatat@plt+0x12e4>
  402804:	ldr	x8, [x20, #8]
  402808:	add	x23, x23, #0x10
  40280c:	cmp	x23, x8
  402810:	b.cs	402848 <__fxstatat@plt+0x1318>  // b.hs, b.nlast
  402814:	ldr	x8, [x23]
  402818:	cbz	x8, 402804 <__fxstatat@plt+0x12d4>
  40281c:	cbz	x23, 402804 <__fxstatat@plt+0x12d4>
  402820:	mov	x24, x23
  402824:	ldr	x0, [x24]
  402828:	mov	x1, x19
  40282c:	blr	x22
  402830:	tbz	w0, #0, 402848 <__fxstatat@plt+0x1318>
  402834:	ldr	x24, [x24, #8]
  402838:	add	x21, x21, #0x1
  40283c:	cbnz	x24, 402824 <__fxstatat@plt+0x12f4>
  402840:	b	402804 <__fxstatat@plt+0x12d4>
  402844:	mov	x21, xzr
  402848:	mov	x0, x21
  40284c:	ldp	x20, x19, [sp, #48]
  402850:	ldp	x22, x21, [sp, #32]
  402854:	ldp	x24, x23, [sp, #16]
  402858:	ldp	x29, x30, [sp], #64
  40285c:	ret
  402860:	ldrb	w9, [x0]
  402864:	cbz	w9, 402894 <__fxstatat@plt+0x1364>
  402868:	mov	x8, x0
  40286c:	mov	x0, xzr
  402870:	add	x8, x8, #0x1
  402874:	lsl	x10, x0, #5
  402878:	sub	x10, x10, x0
  40287c:	add	x10, x10, w9, uxtb
  402880:	ldrb	w9, [x8], #1
  402884:	udiv	x11, x10, x1
  402888:	msub	x0, x11, x1, x10
  40288c:	cbnz	w9, 402874 <__fxstatat@plt+0x1344>
  402890:	ret
  402894:	mov	x0, xzr
  402898:	ret
  40289c:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4028a0:	add	x8, x8, #0x88c
  4028a4:	ldr	w9, [x8, #16]
  4028a8:	ldr	q0, [x8]
  4028ac:	str	w9, [x0, #16]
  4028b0:	str	q0, [x0]
  4028b4:	ret
  4028b8:	stp	x29, x30, [sp, #-64]!
  4028bc:	adrp	x8, 402000 <__fxstatat@plt+0xad0>
  4028c0:	add	x8, x8, #0x98c
  4028c4:	cmp	x2, #0x0
  4028c8:	adrp	x9, 402000 <__fxstatat@plt+0xad0>
  4028cc:	stp	x24, x23, [sp, #16]
  4028d0:	stp	x22, x21, [sp, #32]
  4028d4:	mov	x21, x0
  4028d8:	add	x9, x9, #0x9b8
  4028dc:	csel	x23, x8, x2, eq  // eq = none
  4028e0:	cmp	x3, #0x0
  4028e4:	mov	w0, #0x50                  	// #80
  4028e8:	stp	x20, x19, [sp, #48]
  4028ec:	mov	x29, sp
  4028f0:	mov	x19, x4
  4028f4:	mov	x22, x1
  4028f8:	csel	x24, x9, x3, eq  // eq = none
  4028fc:	bl	401320 <malloc@plt>
  402900:	mov	x20, x0
  402904:	cbz	x0, 402974 <__fxstatat@plt+0x1444>
  402908:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  40290c:	add	x8, x8, #0x88c
  402910:	cmp	x22, #0x0
  402914:	csel	x22, x8, x22, eq  // eq = none
  402918:	mov	x0, x20
  40291c:	str	x22, [x20, #40]
  402920:	bl	4029c4 <__fxstatat@plt+0x1494>
  402924:	tbz	w0, #0, 402968 <__fxstatat@plt+0x1438>
  402928:	mov	x0, x21
  40292c:	mov	x1, x22
  402930:	bl	402a6c <__fxstatat@plt+0x153c>
  402934:	str	x0, [x20, #16]
  402938:	cbz	x0, 402968 <__fxstatat@plt+0x1438>
  40293c:	mov	w1, #0x10                  	// #16
  402940:	mov	x21, x0
  402944:	bl	4056f0 <__fxstatat@plt+0x41c0>
  402948:	str	x0, [x20]
  40294c:	cbz	x0, 402968 <__fxstatat@plt+0x1438>
  402950:	add	x8, x0, x21, lsl #4
  402954:	stp	xzr, xzr, [x20, #24]
  402958:	stp	x23, x24, [x20, #48]
  40295c:	str	x8, [x20, #8]
  402960:	stp	x19, xzr, [x20, #64]
  402964:	b	402974 <__fxstatat@plt+0x1444>
  402968:	mov	x0, x20
  40296c:	bl	401460 <free@plt>
  402970:	mov	x20, xzr
  402974:	mov	x0, x20
  402978:	ldp	x20, x19, [sp, #48]
  40297c:	ldp	x22, x21, [sp, #32]
  402980:	ldp	x24, x23, [sp, #16]
  402984:	ldp	x29, x30, [sp], #64
  402988:	ret
  40298c:	stp	x29, x30, [sp, #-32]!
  402990:	str	x19, [sp, #16]
  402994:	mov	x19, x1
  402998:	mov	w1, #0x3                   	// #3
  40299c:	mov	x29, sp
  4029a0:	bl	4057f8 <__fxstatat@plt+0x42c8>
  4029a4:	udiv	x8, x0, x19
  4029a8:	msub	x0, x8, x19, x0
  4029ac:	ldr	x19, [sp, #16]
  4029b0:	ldp	x29, x30, [sp], #32
  4029b4:	ret
  4029b8:	cmp	x0, x1
  4029bc:	cset	w0, eq  // eq = none
  4029c0:	ret
  4029c4:	ldr	x8, [x0, #40]
  4029c8:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  4029cc:	add	x9, x9, #0x88c
  4029d0:	cmp	x8, x9
  4029d4:	b.eq	402a64 <__fxstatat@plt+0x1534>  // b.none
  4029d8:	ldr	s0, [x8, #8]
  4029dc:	mov	w10, #0xcccd                	// #52429
  4029e0:	movk	w10, #0x3dcc, lsl #16
  4029e4:	fmov	s1, w10
  4029e8:	fcmp	s0, s1
  4029ec:	b.le	402a28 <__fxstatat@plt+0x14f8>
  4029f0:	mov	w10, #0x6666                	// #26214
  4029f4:	movk	w10, #0x3f66, lsl #16
  4029f8:	fmov	s1, w10
  4029fc:	fcmp	s0, s1
  402a00:	b.pl	402a28 <__fxstatat@plt+0x14f8>  // b.nfrst
  402a04:	ldr	s1, [x8, #12]
  402a08:	mov	w10, #0xcccd                	// #52429
  402a0c:	movk	w10, #0x3f8c, lsl #16
  402a10:	fmov	s2, w10
  402a14:	fcmp	s1, s2
  402a18:	b.le	402a28 <__fxstatat@plt+0x14f8>
  402a1c:	ldr	s1, [x8]
  402a20:	fcmp	s1, #0.0
  402a24:	b.ge	402a34 <__fxstatat@plt+0x1504>  // b.tcont
  402a28:	str	x9, [x0, #40]
  402a2c:	mov	w0, wzr
  402a30:	ret
  402a34:	mov	w10, #0xcccd                	// #52429
  402a38:	movk	w10, #0x3dcc, lsl #16
  402a3c:	fmov	s2, w10
  402a40:	fadd	s1, s1, s2
  402a44:	fcmp	s1, s0
  402a48:	b.pl	402a28 <__fxstatat@plt+0x14f8>  // b.nfrst
  402a4c:	ldr	s0, [x8, #4]
  402a50:	fmov	s2, #1.000000000000000000e+00
  402a54:	fcmp	s0, s2
  402a58:	b.hi	402a28 <__fxstatat@plt+0x14f8>  // b.pmore
  402a5c:	fcmp	s1, s0
  402a60:	b.pl	402a28 <__fxstatat@plt+0x14f8>  // b.nfrst
  402a64:	mov	w0, #0x1                   	// #1
  402a68:	ret
  402a6c:	stp	x29, x30, [sp, #-16]!
  402a70:	ldrb	w8, [x1, #16]
  402a74:	mov	x29, sp
  402a78:	cbnz	w8, 402aa0 <__fxstatat@plt+0x1570>
  402a7c:	ldr	s0, [x1, #8]
  402a80:	mov	w8, #0x5f800000            	// #1602224128
  402a84:	ucvtf	s1, x0
  402a88:	fmov	s2, w8
  402a8c:	fdiv	s0, s1, s0
  402a90:	fcvtzu	x8, s0
  402a94:	fcmp	s0, s2
  402a98:	csel	x0, x8, x0, lt  // lt = tstop
  402a9c:	b.ge	402ab8 <__fxstatat@plt+0x1588>  // b.tcont
  402aa0:	bl	403244 <__fxstatat@plt+0x1d14>
  402aa4:	lsr	x8, x0, #60
  402aa8:	cmp	x8, #0x0
  402aac:	csel	x0, xzr, x0, ne  // ne = any
  402ab0:	ldp	x29, x30, [sp], #16
  402ab4:	ret
  402ab8:	mov	x0, xzr
  402abc:	ldp	x29, x30, [sp], #16
  402ac0:	ret
  402ac4:	stp	x29, x30, [sp, #-48]!
  402ac8:	str	x21, [sp, #16]
  402acc:	stp	x20, x19, [sp, #32]
  402ad0:	ldp	x20, x8, [x0]
  402ad4:	mov	x19, x0
  402ad8:	mov	x29, sp
  402adc:	b	402aec <__fxstatat@plt+0x15bc>
  402ae0:	stp	xzr, xzr, [x20]
  402ae4:	ldr	x8, [x19, #8]
  402ae8:	add	x20, x20, #0x10
  402aec:	cmp	x20, x8
  402af0:	b.cs	402b58 <__fxstatat@plt+0x1628>  // b.hs, b.nlast
  402af4:	ldr	x8, [x20]
  402af8:	cbz	x8, 402ae4 <__fxstatat@plt+0x15b4>
  402afc:	ldr	x8, [x19, #64]
  402b00:	ldr	x21, [x20, #8]
  402b04:	cmp	x8, #0x0
  402b08:	cset	w9, ne  // ne = any
  402b0c:	cbnz	x21, 402b48 <__fxstatat@plt+0x1618>
  402b10:	cbz	w9, 402ae0 <__fxstatat@plt+0x15b0>
  402b14:	ldr	x0, [x20]
  402b18:	blr	x8
  402b1c:	b	402ae0 <__fxstatat@plt+0x15b0>
  402b20:	str	xzr, [x21]
  402b24:	ldr	x8, [x19, #72]
  402b28:	ldr	x10, [x21, #8]
  402b2c:	str	x8, [x21, #8]
  402b30:	ldr	x8, [x19, #64]
  402b34:	str	x21, [x19, #72]
  402b38:	mov	x21, x10
  402b3c:	cmp	x8, #0x0
  402b40:	cset	w9, ne  // ne = any
  402b44:	cbz	x10, 402b10 <__fxstatat@plt+0x15e0>
  402b48:	tbz	w9, #0, 402b20 <__fxstatat@plt+0x15f0>
  402b4c:	ldr	x0, [x21]
  402b50:	blr	x8
  402b54:	b	402b20 <__fxstatat@plt+0x15f0>
  402b58:	stp	xzr, xzr, [x19, #24]
  402b5c:	ldp	x20, x19, [sp, #32]
  402b60:	ldr	x21, [sp, #16]
  402b64:	ldp	x29, x30, [sp], #48
  402b68:	ret
  402b6c:	stp	x29, x30, [sp, #-48]!
  402b70:	stp	x20, x19, [sp, #32]
  402b74:	ldr	x8, [x0, #64]
  402b78:	mov	x19, x0
  402b7c:	str	x21, [sp, #16]
  402b80:	mov	x29, sp
  402b84:	cbz	x8, 402bd0 <__fxstatat@plt+0x16a0>
  402b88:	ldr	x8, [x19, #32]
  402b8c:	cbz	x8, 402bd0 <__fxstatat@plt+0x16a0>
  402b90:	ldp	x20, x8, [x19]
  402b94:	b	402ba0 <__fxstatat@plt+0x1670>
  402b98:	ldr	x8, [x19, #8]
  402b9c:	add	x20, x20, #0x10
  402ba0:	cmp	x20, x8
  402ba4:	b.cs	402bd0 <__fxstatat@plt+0x16a0>  // b.hs, b.nlast
  402ba8:	ldr	x8, [x20]
  402bac:	cbz	x8, 402b98 <__fxstatat@plt+0x1668>
  402bb0:	cbz	x20, 402b98 <__fxstatat@plt+0x1668>
  402bb4:	mov	x21, x20
  402bb8:	ldr	x8, [x19, #64]
  402bbc:	ldr	x0, [x21]
  402bc0:	blr	x8
  402bc4:	ldr	x21, [x21, #8]
  402bc8:	cbnz	x21, 402bb8 <__fxstatat@plt+0x1688>
  402bcc:	b	402b98 <__fxstatat@plt+0x1668>
  402bd0:	ldp	x20, x8, [x19]
  402bd4:	b	402be0 <__fxstatat@plt+0x16b0>
  402bd8:	ldr	x8, [x19, #8]
  402bdc:	add	x20, x20, #0x10
  402be0:	cmp	x20, x8
  402be4:	b.cs	402c04 <__fxstatat@plt+0x16d4>  // b.hs, b.nlast
  402be8:	ldr	x0, [x20, #8]
  402bec:	cbz	x0, 402bd8 <__fxstatat@plt+0x16a8>
  402bf0:	ldr	x21, [x0, #8]
  402bf4:	bl	401460 <free@plt>
  402bf8:	mov	x0, x21
  402bfc:	cbnz	x21, 402bf0 <__fxstatat@plt+0x16c0>
  402c00:	b	402bd8 <__fxstatat@plt+0x16a8>
  402c04:	ldr	x0, [x19, #72]
  402c08:	cbz	x0, 402c1c <__fxstatat@plt+0x16ec>
  402c0c:	ldr	x20, [x0, #8]
  402c10:	bl	401460 <free@plt>
  402c14:	mov	x0, x20
  402c18:	cbnz	x20, 402c0c <__fxstatat@plt+0x16dc>
  402c1c:	ldr	x0, [x19]
  402c20:	bl	401460 <free@plt>
  402c24:	mov	x0, x19
  402c28:	bl	401460 <free@plt>
  402c2c:	ldp	x20, x19, [sp, #32]
  402c30:	ldr	x21, [sp, #16]
  402c34:	ldp	x29, x30, [sp], #48
  402c38:	ret
  402c3c:	sub	sp, sp, #0x70
  402c40:	stp	x29, x30, [sp, #80]
  402c44:	stp	x20, x19, [sp, #96]
  402c48:	ldr	x8, [x0, #40]
  402c4c:	mov	x19, x0
  402c50:	mov	x0, x1
  402c54:	add	x29, sp, #0x50
  402c58:	mov	x1, x8
  402c5c:	bl	402a6c <__fxstatat@plt+0x153c>
  402c60:	cbz	x0, 402d50 <__fxstatat@plt+0x1820>
  402c64:	ldr	x8, [x19, #16]
  402c68:	mov	x20, x0
  402c6c:	cmp	x0, x8
  402c70:	b.ne	402c7c <__fxstatat@plt+0x174c>  // b.any
  402c74:	mov	w0, #0x1                   	// #1
  402c78:	b	402d50 <__fxstatat@plt+0x1820>
  402c7c:	mov	w1, #0x10                  	// #16
  402c80:	mov	x0, x20
  402c84:	bl	4056f0 <__fxstatat@plt+0x41c0>
  402c88:	str	x0, [sp]
  402c8c:	cbz	x0, 402d50 <__fxstatat@plt+0x1820>
  402c90:	ldr	x8, [sp]
  402c94:	stp	xzr, xzr, [sp, #24]
  402c98:	mov	x0, sp
  402c9c:	mov	x1, x19
  402ca0:	add	x8, x8, x20, lsl #4
  402ca4:	stp	x8, x20, [sp, #8]
  402ca8:	ldr	x8, [x19, #40]
  402cac:	mov	w2, wzr
  402cb0:	str	x8, [sp, #40]
  402cb4:	ldr	x8, [x19, #48]
  402cb8:	str	x8, [sp, #48]
  402cbc:	ldr	x8, [x19, #56]
  402cc0:	str	x8, [sp, #56]
  402cc4:	ldr	x8, [x19, #64]
  402cc8:	str	x8, [sp, #64]
  402ccc:	ldr	x8, [x19, #72]
  402cd0:	str	x8, [sp, #72]
  402cd4:	bl	402d64 <__fxstatat@plt+0x1834>
  402cd8:	tbz	w0, #0, 402d14 <__fxstatat@plt+0x17e4>
  402cdc:	ldr	x0, [x19]
  402ce0:	bl	401460 <free@plt>
  402ce4:	ldr	x8, [sp]
  402ce8:	mov	w0, #0x1                   	// #1
  402cec:	str	x8, [x19]
  402cf0:	ldr	x8, [sp, #8]
  402cf4:	str	x8, [x19, #8]
  402cf8:	ldr	x8, [sp, #16]
  402cfc:	str	x8, [x19, #16]
  402d00:	ldr	x8, [sp, #24]
  402d04:	str	x8, [x19, #24]
  402d08:	ldr	x8, [sp, #72]
  402d0c:	str	x8, [x19, #72]
  402d10:	b	402d50 <__fxstatat@plt+0x1820>
  402d14:	ldr	x8, [sp, #72]
  402d18:	mov	x1, sp
  402d1c:	mov	w2, #0x1                   	// #1
  402d20:	mov	x0, x19
  402d24:	str	x8, [x19, #72]
  402d28:	bl	402d64 <__fxstatat@plt+0x1834>
  402d2c:	tbz	w0, #0, 402d60 <__fxstatat@plt+0x1830>
  402d30:	mov	x1, sp
  402d34:	mov	x0, x19
  402d38:	mov	w2, wzr
  402d3c:	bl	402d64 <__fxstatat@plt+0x1834>
  402d40:	tbz	w0, #0, 402d60 <__fxstatat@plt+0x1830>
  402d44:	ldr	x0, [sp]
  402d48:	bl	401460 <free@plt>
  402d4c:	mov	w0, wzr
  402d50:	ldp	x20, x19, [sp, #96]
  402d54:	ldp	x29, x30, [sp, #80]
  402d58:	add	sp, sp, #0x70
  402d5c:	ret
  402d60:	bl	4013e0 <abort@plt>
  402d64:	stp	x29, x30, [sp, #-80]!
  402d68:	str	x25, [sp, #16]
  402d6c:	stp	x24, x23, [sp, #32]
  402d70:	stp	x22, x21, [sp, #48]
  402d74:	stp	x20, x19, [sp, #64]
  402d78:	ldp	x24, x8, [x1]
  402d7c:	mov	x29, sp
  402d80:	cmp	x24, x8
  402d84:	b.cs	402ea0 <__fxstatat@plt+0x1970>  // b.hs, b.nlast
  402d88:	mov	w19, w2
  402d8c:	mov	x20, x1
  402d90:	mov	x21, x0
  402d94:	b	402db8 <__fxstatat@plt+0x1888>
  402d98:	mov	w8, #0x4                   	// #4
  402d9c:	orr	w8, w8, #0x4
  402da0:	cmp	w8, #0x4
  402da4:	b.ne	402ea8 <__fxstatat@plt+0x1978>  // b.any
  402da8:	ldr	x8, [x20, #8]
  402dac:	add	x24, x24, #0x10
  402db0:	cmp	x24, x8
  402db4:	b.cs	402ea0 <__fxstatat@plt+0x1970>  // b.hs, b.nlast
  402db8:	ldr	x8, [x24]
  402dbc:	cbz	x8, 402da8 <__fxstatat@plt+0x1878>
  402dc0:	ldr	x22, [x24, #8]
  402dc4:	cbnz	x22, 402df0 <__fxstatat@plt+0x18c0>
  402dc8:	b	402e20 <__fxstatat@plt+0x18f0>
  402dcc:	str	x23, [x0]
  402dd0:	ldr	x8, [x21, #24]
  402dd4:	mov	x0, x21
  402dd8:	mov	x1, x22
  402ddc:	add	x8, x8, #0x1
  402de0:	str	x8, [x21, #24]
  402de4:	bl	4032d8 <__fxstatat@plt+0x1da8>
  402de8:	mov	x22, x25
  402dec:	cbz	x25, 402e20 <__fxstatat@plt+0x18f0>
  402df0:	ldr	x23, [x22]
  402df4:	mov	x0, x21
  402df8:	mov	x1, x23
  402dfc:	bl	40266c <__fxstatat@plt+0x113c>
  402e00:	ldr	x8, [x0]
  402e04:	ldr	x25, [x22, #8]
  402e08:	cbz	x8, 402dcc <__fxstatat@plt+0x189c>
  402e0c:	ldr	x8, [x0, #8]
  402e10:	str	x8, [x22, #8]
  402e14:	str	x22, [x0, #8]
  402e18:	mov	x22, x25
  402e1c:	cbnz	x25, 402df0 <__fxstatat@plt+0x18c0>
  402e20:	ldr	x22, [x24]
  402e24:	str	xzr, [x24, #8]
  402e28:	tbnz	w19, #0, 402d98 <__fxstatat@plt+0x1868>
  402e2c:	mov	x0, x21
  402e30:	mov	x1, x22
  402e34:	bl	40266c <__fxstatat@plt+0x113c>
  402e38:	ldr	x8, [x0]
  402e3c:	mov	x23, x0
  402e40:	cbz	x8, 402e6c <__fxstatat@plt+0x193c>
  402e44:	mov	x0, x21
  402e48:	bl	4030f0 <__fxstatat@plt+0x1bc0>
  402e4c:	cbz	x0, 402e94 <__fxstatat@plt+0x1964>
  402e50:	str	x22, [x0]
  402e54:	ldr	x9, [x23, #8]
  402e58:	mov	w8, wzr
  402e5c:	str	x9, [x0, #8]
  402e60:	str	x0, [x23, #8]
  402e64:	cbnz	wzr, 402d9c <__fxstatat@plt+0x186c>
  402e68:	b	402e7c <__fxstatat@plt+0x194c>
  402e6c:	str	x22, [x23]
  402e70:	ldr	x8, [x21, #24]
  402e74:	add	x8, x8, #0x1
  402e78:	str	x8, [x21, #24]
  402e7c:	str	xzr, [x24]
  402e80:	ldr	x9, [x20, #24]
  402e84:	mov	w8, wzr
  402e88:	sub	x9, x9, #0x1
  402e8c:	str	x9, [x20, #24]
  402e90:	b	402d9c <__fxstatat@plt+0x186c>
  402e94:	mov	w8, #0x1                   	// #1
  402e98:	cbnz	w8, 402d9c <__fxstatat@plt+0x186c>
  402e9c:	b	402e7c <__fxstatat@plt+0x194c>
  402ea0:	mov	w0, #0x1                   	// #1
  402ea4:	b	402eac <__fxstatat@plt+0x197c>
  402ea8:	mov	w0, wzr
  402eac:	ldp	x20, x19, [sp, #64]
  402eb0:	ldp	x22, x21, [sp, #48]
  402eb4:	ldp	x24, x23, [sp, #32]
  402eb8:	ldr	x25, [sp, #16]
  402ebc:	ldp	x29, x30, [sp], #80
  402ec0:	ret
  402ec4:	stp	x29, x30, [sp, #-48]!
  402ec8:	str	x21, [sp, #16]
  402ecc:	stp	x20, x19, [sp, #32]
  402ed0:	mov	x29, sp
  402ed4:	cbz	x1, 403010 <__fxstatat@plt+0x1ae0>
  402ed8:	mov	x21, x2
  402edc:	add	x2, x29, #0x18
  402ee0:	mov	w3, wzr
  402ee4:	mov	x20, x1
  402ee8:	mov	x19, x0
  402eec:	bl	403014 <__fxstatat@plt+0x1ae4>
  402ef0:	cbz	x0, 402f08 <__fxstatat@plt+0x19d8>
  402ef4:	cbz	x21, 402fd8 <__fxstatat@plt+0x1aa8>
  402ef8:	mov	x8, x0
  402efc:	mov	w0, wzr
  402f00:	str	x8, [x21]
  402f04:	b	403000 <__fxstatat@plt+0x1ad0>
  402f08:	ldr	x8, [x19, #40]
  402f0c:	ldp	x10, x9, [x19, #16]
  402f10:	ldr	s0, [x8, #8]
  402f14:	ucvtf	s2, x10
  402f18:	ucvtf	s1, x9
  402f1c:	fmul	s0, s0, s2
  402f20:	fcmp	s0, s1
  402f24:	b.pl	402fa0 <__fxstatat@plt+0x1a70>  // b.nfrst
  402f28:	mov	x0, x19
  402f2c:	bl	4029c4 <__fxstatat@plt+0x1494>
  402f30:	ldr	x8, [x19, #40]
  402f34:	ldp	x10, x9, [x19, #16]
  402f38:	ldr	s0, [x8, #8]
  402f3c:	ucvtf	s1, x10
  402f40:	ucvtf	s2, x9
  402f44:	fmul	s3, s0, s1
  402f48:	fcmp	s3, s2
  402f4c:	b.pl	402fa0 <__fxstatat@plt+0x1a70>  // b.nfrst
  402f50:	ldr	s2, [x8, #12]
  402f54:	ldrb	w8, [x8, #16]
  402f58:	fmul	s1, s2, s1
  402f5c:	cmp	w8, #0x0
  402f60:	fmul	s0, s0, s1
  402f64:	mov	w8, #0x5f800000            	// #1602224128
  402f68:	fcsel	s0, s0, s1, eq  // eq = none
  402f6c:	fmov	s1, w8
  402f70:	fcmp	s0, s1
  402f74:	b.ge	402fe0 <__fxstatat@plt+0x1ab0>  // b.tcont
  402f78:	fcvtzu	x1, s0
  402f7c:	mov	x0, x19
  402f80:	bl	402c3c <__fxstatat@plt+0x170c>
  402f84:	tbz	w0, #0, 402fe0 <__fxstatat@plt+0x1ab0>
  402f88:	add	x2, x29, #0x18
  402f8c:	mov	x0, x19
  402f90:	mov	x1, x20
  402f94:	mov	w3, wzr
  402f98:	bl	403014 <__fxstatat@plt+0x1ae4>
  402f9c:	cbnz	x0, 403010 <__fxstatat@plt+0x1ae0>
  402fa0:	ldr	x21, [x29, #24]
  402fa4:	ldr	x8, [x21]
  402fa8:	cbz	x8, 402fe8 <__fxstatat@plt+0x1ab8>
  402fac:	mov	x0, x19
  402fb0:	bl	4030f0 <__fxstatat@plt+0x1bc0>
  402fb4:	cbz	x0, 402fe0 <__fxstatat@plt+0x1ab0>
  402fb8:	str	x20, [x0]
  402fbc:	ldr	x8, [x21, #8]
  402fc0:	str	x8, [x0, #8]
  402fc4:	str	x0, [x21, #8]
  402fc8:	ldr	x8, [x19, #32]
  402fcc:	add	x8, x8, #0x1
  402fd0:	str	x8, [x19, #32]
  402fd4:	b	402ffc <__fxstatat@plt+0x1acc>
  402fd8:	mov	w0, wzr
  402fdc:	b	403000 <__fxstatat@plt+0x1ad0>
  402fe0:	mov	w0, #0xffffffff            	// #-1
  402fe4:	b	403000 <__fxstatat@plt+0x1ad0>
  402fe8:	str	x20, [x21]
  402fec:	ldp	x9, x8, [x19, #24]
  402ff0:	add	x8, x8, #0x1
  402ff4:	add	x9, x9, #0x1
  402ff8:	stp	x9, x8, [x19, #24]
  402ffc:	mov	w0, #0x1                   	// #1
  403000:	ldp	x20, x19, [sp, #32]
  403004:	ldr	x21, [sp, #16]
  403008:	ldp	x29, x30, [sp], #48
  40300c:	ret
  403010:	bl	4013e0 <abort@plt>
  403014:	stp	x29, x30, [sp, #-64]!
  403018:	str	x23, [sp, #16]
  40301c:	stp	x22, x21, [sp, #32]
  403020:	stp	x20, x19, [sp, #48]
  403024:	mov	x29, sp
  403028:	mov	w21, w3
  40302c:	mov	x23, x2
  403030:	mov	x22, x1
  403034:	mov	x19, x0
  403038:	bl	40266c <__fxstatat@plt+0x113c>
  40303c:	str	x0, [x23]
  403040:	ldr	x1, [x0]
  403044:	cbz	x1, 4030ac <__fxstatat@plt+0x1b7c>
  403048:	mov	x20, x0
  40304c:	cmp	x1, x22
  403050:	b.eq	403064 <__fxstatat@plt+0x1b34>  // b.none
  403054:	ldr	x8, [x19, #56]
  403058:	mov	x0, x22
  40305c:	blr	x8
  403060:	tbz	w0, #0, 403080 <__fxstatat@plt+0x1b50>
  403064:	ldr	x22, [x20]
  403068:	tbz	w21, #0, 4030d8 <__fxstatat@plt+0x1ba8>
  40306c:	ldr	x1, [x20, #8]
  403070:	cbz	x1, 4030d4 <__fxstatat@plt+0x1ba4>
  403074:	ldr	q0, [x1]
  403078:	str	q0, [x20]
  40307c:	b	4030c8 <__fxstatat@plt+0x1b98>
  403080:	ldr	x8, [x20, #8]!
  403084:	cbz	x8, 4030ac <__fxstatat@plt+0x1b7c>
  403088:	ldr	x1, [x8]
  40308c:	cmp	x1, x22
  403090:	b.eq	4030b4 <__fxstatat@plt+0x1b84>  // b.none
  403094:	ldr	x8, [x19, #56]
  403098:	mov	x0, x22
  40309c:	blr	x8
  4030a0:	tbnz	w0, #0, 4030b4 <__fxstatat@plt+0x1b84>
  4030a4:	ldr	x20, [x20]
  4030a8:	b	403080 <__fxstatat@plt+0x1b50>
  4030ac:	mov	x22, xzr
  4030b0:	b	4030d8 <__fxstatat@plt+0x1ba8>
  4030b4:	ldr	x1, [x20]
  4030b8:	ldr	x22, [x1]
  4030bc:	tbz	w21, #0, 4030d8 <__fxstatat@plt+0x1ba8>
  4030c0:	ldr	x8, [x1, #8]
  4030c4:	str	x8, [x20]
  4030c8:	mov	x0, x19
  4030cc:	bl	4032d8 <__fxstatat@plt+0x1da8>
  4030d0:	b	4030d8 <__fxstatat@plt+0x1ba8>
  4030d4:	str	xzr, [x20]
  4030d8:	mov	x0, x22
  4030dc:	ldp	x20, x19, [sp, #48]
  4030e0:	ldp	x22, x21, [sp, #32]
  4030e4:	ldr	x23, [sp, #16]
  4030e8:	ldp	x29, x30, [sp], #64
  4030ec:	ret
  4030f0:	stp	x29, x30, [sp, #-16]!
  4030f4:	mov	x8, x0
  4030f8:	ldr	x0, [x0, #72]
  4030fc:	mov	x29, sp
  403100:	cbz	x0, 403114 <__fxstatat@plt+0x1be4>
  403104:	ldr	x9, [x0, #8]
  403108:	str	x9, [x8, #72]
  40310c:	ldp	x29, x30, [sp], #16
  403110:	ret
  403114:	mov	w0, #0x10                  	// #16
  403118:	bl	401320 <malloc@plt>
  40311c:	ldp	x29, x30, [sp], #16
  403120:	ret
  403124:	stp	x29, x30, [sp, #-32]!
  403128:	mov	x29, sp
  40312c:	add	x2, x29, #0x18
  403130:	str	x19, [sp, #16]
  403134:	mov	x19, x1
  403138:	bl	402ec4 <__fxstatat@plt+0x1994>
  40313c:	ldr	x8, [x29, #24]
  403140:	cmp	w0, #0x0
  403144:	csel	x8, x8, x19, eq  // eq = none
  403148:	ldr	x19, [sp, #16]
  40314c:	cmn	w0, #0x1
  403150:	csel	x0, xzr, x8, eq  // eq = none
  403154:	ldp	x29, x30, [sp], #32
  403158:	ret
  40315c:	stp	x29, x30, [sp, #-48]!
  403160:	mov	x29, sp
  403164:	add	x2, x29, #0x18
  403168:	mov	w3, #0x1                   	// #1
  40316c:	str	x21, [sp, #16]
  403170:	stp	x20, x19, [sp, #32]
  403174:	mov	x20, x0
  403178:	bl	403014 <__fxstatat@plt+0x1ae4>
  40317c:	mov	x19, x0
  403180:	cbz	x0, 403230 <__fxstatat@plt+0x1d00>
  403184:	ldr	x8, [x20, #32]
  403188:	sub	x8, x8, #0x1
  40318c:	str	x8, [x20, #32]
  403190:	ldr	x8, [x29, #24]
  403194:	ldr	x8, [x8]
  403198:	cbnz	x8, 403230 <__fxstatat@plt+0x1d00>
  40319c:	ldp	x10, x8, [x20, #16]
  4031a0:	ldr	x9, [x20, #40]
  4031a4:	sub	x8, x8, #0x1
  4031a8:	str	x8, [x20, #24]
  4031ac:	ldr	s0, [x9]
  4031b0:	ucvtf	s2, x10
  4031b4:	ucvtf	s1, x8
  4031b8:	fmul	s0, s0, s2
  4031bc:	fcmp	s0, s1
  4031c0:	b.le	403230 <__fxstatat@plt+0x1d00>
  4031c4:	mov	x0, x20
  4031c8:	bl	4029c4 <__fxstatat@plt+0x1494>
  4031cc:	ldr	x8, [x20, #40]
  4031d0:	ldp	x10, x9, [x20, #16]
  4031d4:	ldr	s1, [x8]
  4031d8:	ucvtf	s0, x10
  4031dc:	ucvtf	s2, x9
  4031e0:	fmul	s1, s1, s0
  4031e4:	fcmp	s1, s2
  4031e8:	b.le	403230 <__fxstatat@plt+0x1d00>
  4031ec:	ldr	s1, [x8, #4]
  4031f0:	ldrb	w9, [x8, #16]
  4031f4:	fmul	s0, s1, s0
  4031f8:	cbnz	w9, 403204 <__fxstatat@plt+0x1cd4>
  4031fc:	ldr	s1, [x8, #8]
  403200:	fmul	s0, s0, s1
  403204:	fcvtzu	x1, s0
  403208:	mov	x0, x20
  40320c:	bl	402c3c <__fxstatat@plt+0x170c>
  403210:	tbnz	w0, #0, 403230 <__fxstatat@plt+0x1d00>
  403214:	ldr	x0, [x20, #72]
  403218:	cbz	x0, 40322c <__fxstatat@plt+0x1cfc>
  40321c:	ldr	x21, [x0, #8]
  403220:	bl	401460 <free@plt>
  403224:	mov	x0, x21
  403228:	cbnz	x21, 40321c <__fxstatat@plt+0x1cec>
  40322c:	str	xzr, [x20, #72]
  403230:	mov	x0, x19
  403234:	ldp	x20, x19, [sp, #32]
  403238:	ldr	x21, [sp, #16]
  40323c:	ldp	x29, x30, [sp], #48
  403240:	ret
  403244:	stp	x29, x30, [sp, #-32]!
  403248:	cmp	x0, #0xa
  40324c:	mov	w8, #0xa                   	// #10
  403250:	csel	x8, x0, x8, hi  // hi = pmore
  403254:	str	x19, [sp, #16]
  403258:	orr	x19, x8, #0x1
  40325c:	mov	x29, sp
  403260:	cmn	x19, #0x1
  403264:	b.eq	403280 <__fxstatat@plt+0x1d50>  // b.none
  403268:	mov	x0, x19
  40326c:	bl	403290 <__fxstatat@plt+0x1d60>
  403270:	tbnz	w0, #0, 403280 <__fxstatat@plt+0x1d50>
  403274:	add	x19, x19, #0x2
  403278:	cmn	x19, #0x1
  40327c:	b.ne	403268 <__fxstatat@plt+0x1d38>  // b.any
  403280:	mov	x0, x19
  403284:	ldr	x19, [sp, #16]
  403288:	ldp	x29, x30, [sp], #32
  40328c:	ret
  403290:	mov	w8, #0x3                   	// #3
  403294:	cmp	x0, #0xa
  403298:	b.cc	4032c4 <__fxstatat@plt+0x1d94>  // b.lo, b.ul, b.last
  40329c:	mov	w9, #0x9                   	// #9
  4032a0:	mov	w10, #0x10                  	// #16
  4032a4:	udiv	x11, x0, x8
  4032a8:	msub	x11, x11, x8, x0
  4032ac:	cbz	x11, 4032c4 <__fxstatat@plt+0x1d94>
  4032b0:	add	x9, x10, x9
  4032b4:	add	x8, x8, #0x2
  4032b8:	cmp	x9, x0
  4032bc:	add	x10, x10, #0x8
  4032c0:	b.cc	4032a4 <__fxstatat@plt+0x1d74>  // b.lo, b.ul, b.last
  4032c4:	udiv	x9, x0, x8
  4032c8:	msub	x8, x9, x8, x0
  4032cc:	cmp	x8, #0x0
  4032d0:	cset	w0, ne  // ne = any
  4032d4:	ret
  4032d8:	str	xzr, [x1]
  4032dc:	ldr	x8, [x0, #72]
  4032e0:	str	x8, [x1, #8]
  4032e4:	str	x1, [x0, #72]
  4032e8:	ret
  4032ec:	stp	x29, x30, [sp, #-32]!
  4032f0:	stp	x20, x19, [sp, #16]
  4032f4:	mov	x19, x0
  4032f8:	ldr	x0, [x0]
  4032fc:	mov	x29, sp
  403300:	mov	x20, x1
  403304:	bl	405c6c <__fxstatat@plt+0x473c>
  403308:	ldr	x8, [x19, #8]
  40330c:	eor	x8, x8, x0
  403310:	udiv	x9, x8, x20
  403314:	msub	x0, x9, x20, x8
  403318:	ldp	x20, x19, [sp, #16]
  40331c:	ldp	x29, x30, [sp], #32
  403320:	ret
  403324:	ldr	x8, [x0, #8]
  403328:	udiv	x9, x8, x1
  40332c:	msub	x0, x9, x1, x8
  403330:	ret
  403334:	stp	x29, x30, [sp, #-16]!
  403338:	ldr	x8, [x0, #8]
  40333c:	ldr	x9, [x1, #8]
  403340:	mov	x29, sp
  403344:	cmp	x8, x9
  403348:	b.ne	40336c <__fxstatat@plt+0x1e3c>  // b.any
  40334c:	ldr	x8, [x0, #16]
  403350:	ldr	x9, [x1, #16]
  403354:	cmp	x8, x9
  403358:	b.ne	40336c <__fxstatat@plt+0x1e3c>  // b.any
  40335c:	ldr	x0, [x0]
  403360:	ldr	x1, [x1]
  403364:	bl	404e98 <__fxstatat@plt+0x3968>
  403368:	b	403370 <__fxstatat@plt+0x1e40>
  40336c:	mov	w0, wzr
  403370:	and	w0, w0, #0x1
  403374:	ldp	x29, x30, [sp], #16
  403378:	ret
  40337c:	stp	x29, x30, [sp, #-16]!
  403380:	ldr	x8, [x0, #8]
  403384:	ldr	x9, [x1, #8]
  403388:	mov	x29, sp
  40338c:	cmp	x8, x9
  403390:	b.ne	4033c0 <__fxstatat@plt+0x1e90>  // b.any
  403394:	ldr	x8, [x0, #16]
  403398:	ldr	x9, [x1, #16]
  40339c:	cmp	x8, x9
  4033a0:	b.ne	4033c0 <__fxstatat@plt+0x1e90>  // b.any
  4033a4:	ldr	x0, [x0]
  4033a8:	ldr	x1, [x1]
  4033ac:	bl	401430 <strcmp@plt>
  4033b0:	cmp	w0, #0x0
  4033b4:	cset	w0, eq  // eq = none
  4033b8:	ldp	x29, x30, [sp], #16
  4033bc:	ret
  4033c0:	mov	w0, wzr
  4033c4:	ldp	x29, x30, [sp], #16
  4033c8:	ret
  4033cc:	stp	x29, x30, [sp, #-32]!
  4033d0:	str	x19, [sp, #16]
  4033d4:	mov	x19, x0
  4033d8:	ldr	x0, [x0]
  4033dc:	mov	x29, sp
  4033e0:	bl	401460 <free@plt>
  4033e4:	mov	x0, x19
  4033e8:	bl	401460 <free@plt>
  4033ec:	ldr	x19, [sp, #16]
  4033f0:	ldp	x29, x30, [sp], #32
  4033f4:	ret
  4033f8:	stp	x29, x30, [sp, #-32]!
  4033fc:	stp	x20, x19, [sp, #16]
  403400:	mov	x29, sp
  403404:	cbz	x0, 403484 <__fxstatat@plt+0x1f54>
  403408:	mov	w1, #0x2f                  	// #47
  40340c:	mov	x19, x0
  403410:	bl	4013c0 <strrchr@plt>
  403414:	cmp	x0, #0x0
  403418:	csinc	x20, x19, x0, eq  // eq = none
  40341c:	sub	x8, x20, x19
  403420:	cmp	x8, #0x7
  403424:	b.lt	403468 <__fxstatat@plt+0x1f38>  // b.tstop
  403428:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  40342c:	sub	x0, x20, #0x7
  403430:	add	x1, x1, #0x8d8
  403434:	mov	w2, #0x7                   	// #7
  403438:	bl	401330 <strncmp@plt>
  40343c:	cbnz	w0, 403468 <__fxstatat@plt+0x1f38>
  403440:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  403444:	add	x1, x1, #0x8e0
  403448:	mov	w2, #0x3                   	// #3
  40344c:	mov	x0, x20
  403450:	bl	401330 <strncmp@plt>
  403454:	mov	x19, x20
  403458:	cbnz	w0, 403468 <__fxstatat@plt+0x1f38>
  40345c:	add	x19, x20, #0x3
  403460:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  403464:	str	x19, [x8, #552]
  403468:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  40346c:	adrp	x9, 418000 <__fxstatat@plt+0x16ad0>
  403470:	str	x19, [x8, #584]
  403474:	str	x19, [x9, #520]
  403478:	ldp	x20, x19, [sp, #16]
  40347c:	ldp	x29, x30, [sp], #32
  403480:	ret
  403484:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  403488:	ldr	x3, [x8, #528]
  40348c:	adrp	x0, 406000 <__fxstatat@plt+0x4ad0>
  403490:	add	x0, x0, #0x8a0
  403494:	mov	w1, #0x37                  	// #55
  403498:	mov	w2, #0x1                   	// #1
  40349c:	bl	401490 <fwrite@plt>
  4034a0:	bl	4013e0 <abort@plt>
  4034a4:	stp	x29, x30, [sp, #-48]!
  4034a8:	str	x21, [sp, #16]
  4034ac:	stp	x20, x19, [sp, #32]
  4034b0:	mov	x29, sp
  4034b4:	mov	x19, x0
  4034b8:	bl	401500 <__errno_location@plt>
  4034bc:	ldr	w21, [x0]
  4034c0:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4034c4:	add	x8, x8, #0x250
  4034c8:	cmp	x19, #0x0
  4034cc:	mov	x20, x0
  4034d0:	csel	x0, x8, x19, eq  // eq = none
  4034d4:	mov	w1, #0x38                  	// #56
  4034d8:	bl	4055f8 <__fxstatat@plt+0x40c8>
  4034dc:	str	w21, [x20]
  4034e0:	ldp	x20, x19, [sp, #32]
  4034e4:	ldr	x21, [sp, #16]
  4034e8:	ldp	x29, x30, [sp], #48
  4034ec:	ret
  4034f0:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4034f4:	add	x8, x8, #0x250
  4034f8:	cmp	x0, #0x0
  4034fc:	csel	x8, x8, x0, eq  // eq = none
  403500:	ldr	w0, [x8]
  403504:	ret
  403508:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  40350c:	add	x8, x8, #0x250
  403510:	cmp	x0, #0x0
  403514:	csel	x8, x8, x0, eq  // eq = none
  403518:	str	w1, [x8]
  40351c:	ret
  403520:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  403524:	add	x8, x8, #0x250
  403528:	cmp	x0, #0x0
  40352c:	ubfx	w9, w1, #5, #3
  403530:	csel	x8, x8, x0, eq  // eq = none
  403534:	add	x8, x8, w9, uxtw #2
  403538:	ldr	w9, [x8, #8]
  40353c:	lsr	w10, w9, w1
  403540:	and	w0, w10, #0x1
  403544:	and	w10, w2, #0x1
  403548:	eor	w10, w0, w10
  40354c:	lsl	w10, w10, w1
  403550:	eor	w9, w10, w9
  403554:	str	w9, [x8, #8]
  403558:	ret
  40355c:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  403560:	add	x8, x8, #0x250
  403564:	cmp	x0, #0x0
  403568:	csel	x8, x8, x0, eq  // eq = none
  40356c:	ldr	w0, [x8, #4]
  403570:	str	w1, [x8, #4]
  403574:	ret
  403578:	stp	x29, x30, [sp, #-16]!
  40357c:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  403580:	add	x8, x8, #0x250
  403584:	cmp	x0, #0x0
  403588:	csel	x8, x8, x0, eq  // eq = none
  40358c:	mov	w9, #0xa                   	// #10
  403590:	mov	x29, sp
  403594:	str	w9, [x8]
  403598:	cbz	x1, 4035ac <__fxstatat@plt+0x207c>
  40359c:	cbz	x2, 4035ac <__fxstatat@plt+0x207c>
  4035a0:	stp	x1, x2, [x8, #40]
  4035a4:	ldp	x29, x30, [sp], #16
  4035a8:	ret
  4035ac:	bl	4013e0 <abort@plt>
  4035b0:	sub	sp, sp, #0x60
  4035b4:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4035b8:	add	x8, x8, #0x250
  4035bc:	cmp	x4, #0x0
  4035c0:	stp	x29, x30, [sp, #16]
  4035c4:	str	x25, [sp, #32]
  4035c8:	stp	x24, x23, [sp, #48]
  4035cc:	stp	x22, x21, [sp, #64]
  4035d0:	stp	x20, x19, [sp, #80]
  4035d4:	add	x29, sp, #0x10
  4035d8:	mov	x19, x3
  4035dc:	mov	x20, x2
  4035e0:	mov	x21, x1
  4035e4:	mov	x22, x0
  4035e8:	csel	x24, x8, x4, eq  // eq = none
  4035ec:	bl	401500 <__errno_location@plt>
  4035f0:	ldp	w4, w5, [x24]
  4035f4:	ldp	x7, x8, [x24, #40]
  4035f8:	ldr	w25, [x0]
  4035fc:	mov	x23, x0
  403600:	add	x6, x24, #0x8
  403604:	mov	x0, x22
  403608:	mov	x1, x21
  40360c:	mov	x2, x20
  403610:	mov	x3, x19
  403614:	str	x8, [sp]
  403618:	bl	40363c <__fxstatat@plt+0x210c>
  40361c:	str	w25, [x23]
  403620:	ldp	x20, x19, [sp, #80]
  403624:	ldp	x22, x21, [sp, #64]
  403628:	ldp	x24, x23, [sp, #48]
  40362c:	ldr	x25, [sp, #32]
  403630:	ldp	x29, x30, [sp, #16]
  403634:	add	sp, sp, #0x60
  403638:	ret
  40363c:	sub	sp, sp, #0x120
  403640:	stp	x29, x30, [sp, #192]
  403644:	add	x29, sp, #0xc0
  403648:	ldr	x8, [x29, #96]
  40364c:	stp	x28, x27, [sp, #208]
  403650:	stp	x26, x25, [sp, #224]
  403654:	stp	x24, x23, [sp, #240]
  403658:	stp	x22, x21, [sp, #256]
  40365c:	stp	x20, x19, [sp, #272]
  403660:	str	x7, [sp, #80]
  403664:	stur	x6, [x29, #-48]
  403668:	mov	w19, w5
  40366c:	mov	w20, w4
  403670:	mov	x23, x3
  403674:	mov	x21, x2
  403678:	mov	x27, x1
  40367c:	str	x8, [sp, #96]
  403680:	mov	x24, x0
  403684:	bl	401470 <__ctype_get_mb_cur_max@plt>
  403688:	mov	w1, w20
  40368c:	mov	x22, xzr
  403690:	mov	w8, wzr
  403694:	mov	w28, wzr
  403698:	str	w19, [sp, #64]
  40369c:	ubfx	w19, w19, #1, #1
  4036a0:	add	x9, x21, #0x1
  4036a4:	mov	w15, #0x1                   	// #1
  4036a8:	str	x0, [sp, #56]
  4036ac:	stur	xzr, [x29, #-80]
  4036b0:	stur	xzr, [x29, #-56]
  4036b4:	str	wzr, [sp, #88]
  4036b8:	stur	x9, [x29, #-72]
  4036bc:	cmp	w1, #0xa
  4036c0:	b.hi	404294 <__fxstatat@plt+0x2d64>  // b.pmore
  4036c4:	adrp	x12, 406000 <__fxstatat@plt+0x4ad0>
  4036c8:	mov	w9, w1
  4036cc:	add	x12, x12, #0x8e8
  4036d0:	adr	x10, 4036f4 <__fxstatat@plt+0x21c4>
  4036d4:	ldrb	w11, [x12, x9]
  4036d8:	add	x10, x10, x11, lsl #2
  4036dc:	mov	x26, x27
  4036e0:	mov	x20, xzr
  4036e4:	mov	w16, wzr
  4036e8:	mov	w9, #0x1                   	// #1
  4036ec:	mov	w27, w28
  4036f0:	br	x10
  4036f4:	adrp	x0, 406000 <__fxstatat@plt+0x4ad0>
  4036f8:	add	x0, x0, #0xa48
  4036fc:	mov	w20, w1
  403700:	mov	w22, w15
  403704:	bl	4049ac <__fxstatat@plt+0x347c>
  403708:	str	x0, [sp, #80]
  40370c:	adrp	x0, 406000 <__fxstatat@plt+0x4ad0>
  403710:	add	x0, x0, #0xa4a
  403714:	mov	w1, w20
  403718:	bl	4049ac <__fxstatat@plt+0x347c>
  40371c:	mov	w15, w22
  403720:	mov	w1, w20
  403724:	str	x0, [sp, #96]
  403728:	stur	w1, [x29, #-28]
  40372c:	tbnz	w19, #0, 40376c <__fxstatat@plt+0x223c>
  403730:	ldr	x8, [sp, #80]
  403734:	ldrb	w9, [x8]
  403738:	cbz	w9, 40376c <__fxstatat@plt+0x223c>
  40373c:	mov	w27, w15
  403740:	mov	x10, xzr
  403744:	add	x8, x8, #0x1
  403748:	b	40375c <__fxstatat@plt+0x222c>
  40374c:	ldrb	w9, [x8, x10]
  403750:	add	x20, x10, #0x1
  403754:	mov	x10, x20
  403758:	cbz	w9, 403774 <__fxstatat@plt+0x2244>
  40375c:	cmp	x10, x26
  403760:	b.cs	40374c <__fxstatat@plt+0x221c>  // b.hs, b.nlast
  403764:	strb	w9, [x24, x10]
  403768:	b	40374c <__fxstatat@plt+0x221c>
  40376c:	mov	w27, w15
  403770:	mov	x20, xzr
  403774:	ldr	x25, [sp, #96]
  403778:	mov	x0, x25
  40377c:	bl	401270 <strlen@plt>
  403780:	ldur	w1, [x29, #-28]
  403784:	mov	x22, x0
  403788:	stur	x25, [x29, #-56]
  40378c:	mov	w9, #0x1                   	// #1
  403790:	mov	w16, w19
  403794:	mov	w15, w27
  403798:	mov	w27, w28
  40379c:	b	403848 <__fxstatat@plt+0x2318>
  4037a0:	mov	w19, #0x1                   	// #1
  4037a4:	mov	w1, #0x5                   	// #5
  4037a8:	tbz	w19, #0, 4037d4 <__fxstatat@plt+0x22a4>
  4037ac:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4037b0:	mov	x20, xzr
  4037b4:	mov	w22, #0x1                   	// #1
  4037b8:	add	x8, x8, #0xa46
  4037bc:	stur	x8, [x29, #-56]
  4037c0:	b	4037f4 <__fxstatat@plt+0x22c4>
  4037c4:	mov	x20, xzr
  4037c8:	mov	w16, wzr
  4037cc:	mov	w9, w8
  4037d0:	b	403848 <__fxstatat@plt+0x2318>
  4037d4:	cbz	x26, 4037e0 <__fxstatat@plt+0x22b0>
  4037d8:	mov	w8, #0x22                  	// #34
  4037dc:	strb	w8, [x24]
  4037e0:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4037e4:	add	x8, x8, #0xa46
  4037e8:	mov	w20, #0x1                   	// #1
  4037ec:	stur	x8, [x29, #-56]
  4037f0:	mov	w22, #0x1                   	// #1
  4037f4:	mov	w9, #0x1                   	// #1
  4037f8:	b	403844 <__fxstatat@plt+0x2314>
  4037fc:	mov	w8, #0x1                   	// #1
  403800:	mov	w19, #0x1                   	// #1
  403804:	eor	w9, w19, #0x1
  403808:	orr	w8, w8, w9
  40380c:	tbz	w19, #0, 40381c <__fxstatat@plt+0x22ec>
  403810:	mov	x20, xzr
  403814:	mov	w1, #0x2                   	// #2
  403818:	b	403830 <__fxstatat@plt+0x2300>
  40381c:	cbz	x26, 403828 <__fxstatat@plt+0x22f8>
  403820:	mov	w9, #0x27                  	// #39
  403824:	strb	w9, [x24]
  403828:	mov	w1, #0x2                   	// #2
  40382c:	mov	w20, #0x1                   	// #1
  403830:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  403834:	add	x9, x9, #0xa4a
  403838:	stur	x9, [x29, #-56]
  40383c:	mov	w22, #0x1                   	// #1
  403840:	mov	w9, w8
  403844:	mov	w16, w19
  403848:	ldur	x8, [x29, #-48]
  40384c:	mov	w14, w9
  403850:	eor	w17, w16, #0x1
  403854:	stur	w17, [x29, #-60]
  403858:	cmp	x8, #0x0
  40385c:	cset	w8, eq  // eq = none
  403860:	cmp	x22, #0x0
  403864:	cset	w9, ne  // ne = any
  403868:	cmp	w1, #0x2
  40386c:	cset	w10, ne  // ne = any
  403870:	and	w13, w10, w14
  403874:	and	w11, w9, w16
  403878:	orr	w10, w10, w17
  40387c:	and	w17, w9, w13
  403880:	orr	w9, w13, w16
  403884:	eor	w9, w9, #0x1
  403888:	cset	w12, eq  // eq = none
  40388c:	orr	w8, w8, w9
  403890:	mov	x25, xzr
  403894:	and	w11, w14, w11
  403898:	stur	w10, [x29, #-84]
  40389c:	and	w10, w12, w16
  4038a0:	stur	w8, [x29, #-24]
  4038a4:	eor	w8, w14, #0x1
  4038a8:	str	w11, [sp, #72]
  4038ac:	str	w10, [sp, #92]
  4038b0:	stur	w14, [x29, #-64]
  4038b4:	str	w8, [sp, #76]
  4038b8:	stp	w16, w1, [x29, #-32]
  4038bc:	stur	w17, [x29, #-36]
  4038c0:	b	4038c8 <__fxstatat@plt+0x2398>
  4038c4:	add	x25, x25, #0x1
  4038c8:	cmn	x23, #0x1
  4038cc:	b.eq	4038e0 <__fxstatat@plt+0x23b0>  // b.none
  4038d0:	cmp	x25, x23
  4038d4:	cset	w8, eq  // eq = none
  4038d8:	tbz	w8, #0, 4038f0 <__fxstatat@plt+0x23c0>
  4038dc:	b	404144 <__fxstatat@plt+0x2c14>
  4038e0:	ldrb	w8, [x21, x25]
  4038e4:	cmp	w8, #0x0
  4038e8:	cset	w8, eq  // eq = none
  4038ec:	tbnz	w8, #0, 404144 <__fxstatat@plt+0x2c14>
  4038f0:	cbz	w17, 40392c <__fxstatat@plt+0x23fc>
  4038f4:	cmp	x22, #0x2
  4038f8:	add	x19, x25, x22
  4038fc:	b.cc	403924 <__fxstatat@plt+0x23f4>  // b.lo, b.ul, b.last
  403900:	cmn	x23, #0x1
  403904:	b.ne	403924 <__fxstatat@plt+0x23f4>  // b.any
  403908:	mov	x0, x21
  40390c:	mov	w23, w15
  403910:	bl	401270 <strlen@plt>
  403914:	ldp	w17, w16, [x29, #-36]
  403918:	ldur	w1, [x29, #-28]
  40391c:	mov	w15, w23
  403920:	mov	x23, x0
  403924:	cmp	x19, x23
  403928:	b.ls	403a68 <__fxstatat@plt+0x2538>  // b.plast
  40392c:	mov	w28, wzr
  403930:	ldrb	w19, [x21, x25]
  403934:	cmp	w19, #0x7e
  403938:	b.hi	403b9c <__fxstatat@plt+0x266c>  // b.pmore
  40393c:	adrp	x14, 406000 <__fxstatat@plt+0x4ad0>
  403940:	add	x14, x14, #0x8f3
  403944:	adr	x13, 403968 <__fxstatat@plt+0x2438>
  403948:	ldrb	w10, [x14, x19]
  40394c:	add	x13, x13, x10, lsl #2
  403950:	mov	w11, wzr
  403954:	mov	w9, wzr
  403958:	mov	w8, #0x1                   	// #1
  40395c:	mov	w12, #0x6e                  	// #110
  403960:	mov	w10, #0x61                  	// #97
  403964:	br	x13
  403968:	ldur	w10, [x29, #-24]
  40396c:	tbnz	w10, #0, 40398c <__fxstatat@plt+0x245c>
  403970:	ldur	x11, [x29, #-48]
  403974:	ubfx	w10, w19, #5, #3
  403978:	ldr	w10, [x11, w10, uxtw #2]
  40397c:	lsr	w10, w10, w19
  403980:	tbz	w10, #0, 40398c <__fxstatat@plt+0x245c>
  403984:	mov	w10, w19
  403988:	b	403994 <__fxstatat@plt+0x2464>
  40398c:	mov	w10, w19
  403990:	tbz	w28, #0, 403a0c <__fxstatat@plt+0x24dc>
  403994:	tbz	w16, #0, 4039a0 <__fxstatat@plt+0x2470>
  403998:	mov	w10, #0x10                  	// #16
  40399c:	b	403a58 <__fxstatat@plt+0x2528>
  4039a0:	cmp	w1, #0x2
  4039a4:	cset	w9, ne  // ne = any
  4039a8:	orr	w9, w9, w27
  4039ac:	tbnz	w9, #0, 4039f0 <__fxstatat@plt+0x24c0>
  4039b0:	cmp	x20, x26
  4039b4:	b.cs	4039c0 <__fxstatat@plt+0x2490>  // b.hs, b.nlast
  4039b8:	mov	w9, #0x27                  	// #39
  4039bc:	strb	w9, [x24, x20]
  4039c0:	add	x9, x20, #0x1
  4039c4:	cmp	x9, x26
  4039c8:	b.cs	4039d4 <__fxstatat@plt+0x24a4>  // b.hs, b.nlast
  4039cc:	mov	w11, #0x24                  	// #36
  4039d0:	strb	w11, [x24, x9]
  4039d4:	add	x9, x20, #0x2
  4039d8:	cmp	x9, x26
  4039dc:	b.cs	4039e8 <__fxstatat@plt+0x24b8>  // b.hs, b.nlast
  4039e0:	mov	w11, #0x27                  	// #39
  4039e4:	strb	w11, [x24, x9]
  4039e8:	add	x20, x20, #0x3
  4039ec:	mov	w27, #0x1                   	// #1
  4039f0:	cmp	x20, x26
  4039f4:	b.cs	403a00 <__fxstatat@plt+0x24d0>  // b.hs, b.nlast
  4039f8:	mov	w9, #0x5c                  	// #92
  4039fc:	strb	w9, [x24, x20]
  403a00:	add	x20, x20, #0x1
  403a04:	mov	w9, #0x1                   	// #1
  403a08:	mov	w19, w10
  403a0c:	tbnz	w9, #0, 403a40 <__fxstatat@plt+0x2510>
  403a10:	tbz	w27, #0, 403a40 <__fxstatat@plt+0x2510>
  403a14:	cmp	x20, x26
  403a18:	b.cs	403a24 <__fxstatat@plt+0x24f4>  // b.hs, b.nlast
  403a1c:	mov	w9, #0x27                  	// #39
  403a20:	strb	w9, [x24, x20]
  403a24:	add	x9, x20, #0x1
  403a28:	cmp	x9, x26
  403a2c:	b.cs	403a38 <__fxstatat@plt+0x2508>  // b.hs, b.nlast
  403a30:	mov	w10, #0x27                  	// #39
  403a34:	strb	w10, [x24, x9]
  403a38:	mov	w27, wzr
  403a3c:	add	x20, x20, #0x2
  403a40:	cmp	x20, x26
  403a44:	b.cs	403a4c <__fxstatat@plt+0x251c>  // b.hs, b.nlast
  403a48:	strb	w19, [x24, x20]
  403a4c:	mov	w10, wzr
  403a50:	add	x20, x20, #0x1
  403a54:	and	w15, w15, w8
  403a58:	cbz	w10, 4038c4 <__fxstatat@plt+0x2394>
  403a5c:	cmp	w10, #0xf
  403a60:	b.eq	4038c4 <__fxstatat@plt+0x2394>  // b.none
  403a64:	b	4041c8 <__fxstatat@plt+0x2c98>
  403a68:	ldur	x1, [x29, #-56]
  403a6c:	add	x0, x21, x25
  403a70:	mov	x2, x22
  403a74:	mov	w19, w15
  403a78:	bl	4013a0 <bcmp@plt>
  403a7c:	ldur	w9, [x29, #-60]
  403a80:	cmp	w0, #0x0
  403a84:	cset	w8, ne  // ne = any
  403a88:	cset	w28, eq  // eq = none
  403a8c:	orr	w8, w8, w9
  403a90:	tbz	w8, #0, 403aa4 <__fxstatat@plt+0x2574>
  403a94:	ldp	w16, w1, [x29, #-32]
  403a98:	ldur	w17, [x29, #-36]
  403a9c:	mov	w15, w19
  403aa0:	b	403930 <__fxstatat@plt+0x2400>
  403aa4:	ldp	w16, w1, [x29, #-32]
  403aa8:	ldur	w17, [x29, #-36]
  403aac:	mov	w10, #0x10                  	// #16
  403ab0:	mov	w15, w19
  403ab4:	b	403a58 <__fxstatat@plt+0x2528>
  403ab8:	cmp	x23, #0x1
  403abc:	b.eq	403ae0 <__fxstatat@plt+0x25b0>  // b.none
  403ac0:	cmn	x23, #0x1
  403ac4:	b.ne	403ae4 <__fxstatat@plt+0x25b4>  // b.any
  403ac8:	ldrb	w8, [x21, #1]
  403acc:	cbz	w8, 403ae0 <__fxstatat@plt+0x25b0>
  403ad0:	mov	w9, wzr
  403ad4:	mov	w8, wzr
  403ad8:	mov	x23, #0xffffffffffffffff    	// #-1
  403adc:	b	403968 <__fxstatat@plt+0x2438>
  403ae0:	cbz	x25, 403af0 <__fxstatat@plt+0x25c0>
  403ae4:	mov	w9, wzr
  403ae8:	mov	w8, wzr
  403aec:	b	403968 <__fxstatat@plt+0x2438>
  403af0:	mov	w11, #0x1                   	// #1
  403af4:	cmp	w1, #0x2
  403af8:	b.ne	403b00 <__fxstatat@plt+0x25d0>  // b.any
  403afc:	tbnz	w16, #0, 403998 <__fxstatat@plt+0x2468>
  403b00:	mov	w9, wzr
  403b04:	mov	w8, w11
  403b08:	b	403968 <__fxstatat@plt+0x2438>
  403b0c:	cmp	w1, #0x2
  403b10:	b.ne	403bcc <__fxstatat@plt+0x269c>  // b.any
  403b14:	tbnz	w16, #0, 403998 <__fxstatat@plt+0x2468>
  403b18:	b	403bd8 <__fxstatat@plt+0x26a8>
  403b1c:	mov	w10, #0x66                  	// #102
  403b20:	b	403bf0 <__fxstatat@plt+0x26c0>
  403b24:	mov	w12, #0x74                  	// #116
  403b28:	b	403be4 <__fxstatat@plt+0x26b4>
  403b2c:	mov	w10, #0x62                  	// #98
  403b30:	b	403bf0 <__fxstatat@plt+0x26c0>
  403b34:	mov	w12, #0x72                  	// #114
  403b38:	b	403be4 <__fxstatat@plt+0x26b4>
  403b3c:	ldur	w8, [x29, #-64]
  403b40:	tbz	w8, #0, 403c04 <__fxstatat@plt+0x26d4>
  403b44:	tbnz	w16, #0, 403998 <__fxstatat@plt+0x2468>
  403b48:	cmp	w1, #0x2
  403b4c:	cset	w8, ne  // ne = any
  403b50:	orr	w8, w8, w27
  403b54:	tbz	w8, #0, 404064 <__fxstatat@plt+0x2b34>
  403b58:	mov	x9, x20
  403b5c:	b	4040a4 <__fxstatat@plt+0x2b74>
  403b60:	cmp	w1, #0x5
  403b64:	b.eq	403d80 <__fxstatat@plt+0x2850>  // b.none
  403b68:	cmp	w1, #0x2
  403b6c:	b.ne	403ae4 <__fxstatat@plt+0x25b4>  // b.any
  403b70:	tbz	w16, #0, 403ae4 <__fxstatat@plt+0x25b4>
  403b74:	b	403998 <__fxstatat@plt+0x2468>
  403b78:	mov	w10, #0x76                  	// #118
  403b7c:	b	403bf0 <__fxstatat@plt+0x26c0>
  403b80:	cmp	w1, #0x2
  403b84:	b.ne	403c14 <__fxstatat@plt+0x26e4>  // b.any
  403b88:	tbz	w16, #0, 403e64 <__fxstatat@plt+0x2934>
  403b8c:	mov	w8, #0x1                   	// #1
  403b90:	mov	w10, #0x10                  	// #16
  403b94:	str	w8, [sp, #88]
  403b98:	b	403a58 <__fxstatat@plt+0x2528>
  403b9c:	ldr	x8, [sp, #56]
  403ba0:	str	w15, [sp, #52]
  403ba4:	str	x24, [sp, #40]
  403ba8:	cmp	x8, #0x1
  403bac:	b.ne	403c1c <__fxstatat@plt+0x26ec>  // b.any
  403bb0:	bl	401440 <__ctype_b_loc@plt>
  403bb4:	ldr	x8, [x0]
  403bb8:	ldur	w1, [x29, #-28]
  403bbc:	mov	w24, #0x1                   	// #1
  403bc0:	ldrh	w8, [x8, x19, lsl #1]
  403bc4:	ubfx	w10, w8, #14, #1
  403bc8:	b	403ee4 <__fxstatat@plt+0x29b4>
  403bcc:	ldr	w8, [sp, #72]
  403bd0:	mov	w12, w19
  403bd4:	tbz	w8, #0, 403be4 <__fxstatat@plt+0x26b4>
  403bd8:	mov	w9, wzr
  403bdc:	mov	w8, wzr
  403be0:	b	403a0c <__fxstatat@plt+0x24dc>
  403be4:	ldur	w8, [x29, #-84]
  403be8:	mov	w10, w12
  403bec:	tbz	w8, #0, 403998 <__fxstatat@plt+0x2468>
  403bf0:	ldur	w11, [x29, #-64]
  403bf4:	mov	w9, wzr
  403bf8:	mov	w8, wzr
  403bfc:	tbz	w11, #0, 403968 <__fxstatat@plt+0x2438>
  403c00:	b	403994 <__fxstatat@plt+0x2464>
  403c04:	ldr	w8, [sp, #64]
  403c08:	tbz	w8, #0, 403ae4 <__fxstatat@plt+0x25b4>
  403c0c:	mov	w10, #0xf                   	// #15
  403c10:	b	403a58 <__fxstatat@plt+0x2528>
  403c14:	mov	w9, wzr
  403c18:	b	403ed0 <__fxstatat@plt+0x29a0>
  403c1c:	cmn	x23, #0x1
  403c20:	str	x22, [sp, #16]
  403c24:	stur	xzr, [x29, #-16]
  403c28:	b.ne	403c38 <__fxstatat@plt+0x2708>  // b.any
  403c2c:	mov	x0, x21
  403c30:	bl	401270 <strlen@plt>
  403c34:	mov	x23, x0
  403c38:	sub	x8, x23, x25
  403c3c:	str	x8, [sp, #8]
  403c40:	add	x8, x21, x25
  403c44:	str	x8, [sp, #32]
  403c48:	ldur	x8, [x29, #-72]
  403c4c:	mov	x24, xzr
  403c50:	add	x8, x8, x25
  403c54:	str	x8, [sp, #24]
  403c58:	mov	w8, #0x1                   	// #1
  403c5c:	str	w8, [sp, #68]
  403c60:	add	x8, x24, x25
  403c64:	add	x1, x21, x8
  403c68:	sub	x2, x23, x8
  403c6c:	sub	x0, x29, #0x14
  403c70:	sub	x3, x29, #0x10
  403c74:	mov	w22, w27
  403c78:	bl	405748 <__fxstatat@plt+0x4218>
  403c7c:	cbz	x0, 403cd4 <__fxstatat@plt+0x27a4>
  403c80:	mov	x27, x0
  403c84:	cmn	x0, #0x1
  403c88:	b.eq	403cd0 <__fxstatat@plt+0x27a0>  // b.none
  403c8c:	cmn	x27, #0x2
  403c90:	b.ne	403cdc <__fxstatat@plt+0x27ac>  // b.any
  403c94:	add	x8, x24, x25
  403c98:	cmp	x8, x23
  403c9c:	mov	w27, w22
  403ca0:	b.cs	403cc4 <__fxstatat@plt+0x2794>  // b.hs, b.nlast
  403ca4:	ldr	x9, [sp, #32]
  403ca8:	ldrb	w8, [x9, x24]
  403cac:	cbz	w8, 403cc4 <__fxstatat@plt+0x2794>
  403cb0:	add	x24, x24, #0x1
  403cb4:	add	x8, x25, x24
  403cb8:	cmp	x8, x23
  403cbc:	b.cc	403ca8 <__fxstatat@plt+0x2778>  // b.lo, b.ul, b.last
  403cc0:	ldr	x24, [sp, #8]
  403cc4:	str	wzr, [sp, #68]
  403cc8:	mov	w10, #0x34                  	// #52
  403ccc:	b	403d6c <__fxstatat@plt+0x283c>
  403cd0:	str	wzr, [sp, #68]
  403cd4:	mov	w10, #0x34                  	// #52
  403cd8:	b	403d68 <__fxstatat@plt+0x2838>
  403cdc:	ldr	w8, [sp, #92]
  403ce0:	cbz	w8, 403d44 <__fxstatat@plt+0x2814>
  403ce4:	cmp	x27, #0x2
  403ce8:	b.cc	403d3c <__fxstatat@plt+0x280c>  // b.lo, b.ul, b.last
  403cec:	ldr	x9, [sp, #24]
  403cf0:	sub	x8, x27, #0x1
  403cf4:	add	x9, x9, x24
  403cf8:	b	403d08 <__fxstatat@plt+0x27d8>
  403cfc:	subs	x8, x8, #0x1
  403d00:	add	x9, x9, #0x1
  403d04:	b.eq	403d3c <__fxstatat@plt+0x280c>  // b.none
  403d08:	ldrb	w10, [x9]
  403d0c:	sub	w10, w10, #0x5b
  403d10:	cmp	w10, #0x21
  403d14:	b.hi	403cfc <__fxstatat@plt+0x27cc>  // b.pmore
  403d18:	mov	w11, #0x1                   	// #1
  403d1c:	lsl	x10, x11, x10
  403d20:	mov	x11, #0x2b                  	// #43
  403d24:	movk	x11, #0x2, lsl #32
  403d28:	tst	x10, x11
  403d2c:	b.eq	403cfc <__fxstatat@plt+0x27cc>  // b.none
  403d30:	mov	w10, #0x10                  	// #16
  403d34:	cbnz	w10, 403d68 <__fxstatat@plt+0x2838>
  403d38:	b	403d44 <__fxstatat@plt+0x2814>
  403d3c:	mov	w10, wzr
  403d40:	cbnz	w10, 403d68 <__fxstatat@plt+0x2838>
  403d44:	ldur	w0, [x29, #-20]
  403d48:	bl	4014f0 <iswprint@plt>
  403d4c:	ldr	w9, [sp, #68]
  403d50:	cmp	w0, #0x0
  403d54:	cset	w8, ne  // ne = any
  403d58:	mov	w10, wzr
  403d5c:	and	w9, w9, w8
  403d60:	add	x24, x27, x24
  403d64:	str	w9, [sp, #68]
  403d68:	mov	w27, w22
  403d6c:	cbnz	w10, 403e34 <__fxstatat@plt+0x2904>
  403d70:	sub	x0, x29, #0x10
  403d74:	bl	4013f0 <mbsinit@plt>
  403d78:	cbz	w0, 403c60 <__fxstatat@plt+0x2730>
  403d7c:	b	403e3c <__fxstatat@plt+0x290c>
  403d80:	ldr	w8, [sp, #64]
  403d84:	tbz	w8, #2, 403ae4 <__fxstatat@plt+0x25b4>
  403d88:	add	x10, x25, #0x2
  403d8c:	cmp	x10, x23
  403d90:	b.cs	403ae4 <__fxstatat@plt+0x25b4>  // b.hs, b.nlast
  403d94:	add	x8, x25, x21
  403d98:	ldrb	w8, [x8, #1]
  403d9c:	cmp	w8, #0x3f
  403da0:	b.ne	403ae4 <__fxstatat@plt+0x25b4>  // b.any
  403da4:	ldrb	w11, [x21, x10]
  403da8:	mov	w9, wzr
  403dac:	cmp	w11, #0x3e
  403db0:	b.hi	40413c <__fxstatat@plt+0x2c0c>  // b.pmore
  403db4:	mov	w8, #0x1                   	// #1
  403db8:	mov	x12, #0xa38200000000        	// #179778741075968
  403dbc:	lsl	x8, x8, x11
  403dc0:	movk	x12, #0x7000, lsl #48
  403dc4:	tst	x8, x12
  403dc8:	b.eq	40413c <__fxstatat@plt+0x2c0c>  // b.none
  403dcc:	tbnz	w16, #0, 403998 <__fxstatat@plt+0x2468>
  403dd0:	cmp	x20, x26
  403dd4:	b.cs	403de0 <__fxstatat@plt+0x28b0>  // b.hs, b.nlast
  403dd8:	mov	w8, #0x3f                  	// #63
  403ddc:	strb	w8, [x24, x20]
  403de0:	add	x8, x20, #0x1
  403de4:	cmp	x8, x26
  403de8:	b.cs	403df4 <__fxstatat@plt+0x28c4>  // b.hs, b.nlast
  403dec:	mov	w9, #0x22                  	// #34
  403df0:	strb	w9, [x24, x8]
  403df4:	add	x8, x20, #0x2
  403df8:	cmp	x8, x26
  403dfc:	b.cs	403e08 <__fxstatat@plt+0x28d8>  // b.hs, b.nlast
  403e00:	mov	w9, #0x22                  	// #34
  403e04:	strb	w9, [x24, x8]
  403e08:	add	x8, x20, #0x3
  403e0c:	cmp	x8, x26
  403e10:	b.cs	403e1c <__fxstatat@plt+0x28ec>  // b.hs, b.nlast
  403e14:	mov	w9, #0x3f                  	// #63
  403e18:	strb	w9, [x24, x8]
  403e1c:	mov	w9, wzr
  403e20:	mov	w8, wzr
  403e24:	add	x20, x20, #0x4
  403e28:	mov	x25, x10
  403e2c:	mov	w19, w11
  403e30:	b	403968 <__fxstatat@plt+0x2438>
  403e34:	cmp	w10, #0x34
  403e38:	b.ne	403e40 <__fxstatat@plt+0x2910>  // b.any
  403e3c:	mov	w10, wzr
  403e40:	ldp	w16, w1, [x29, #-32]
  403e44:	ldr	w15, [sp, #52]
  403e48:	ldr	x22, [sp, #16]
  403e4c:	ldur	w17, [x29, #-36]
  403e50:	cbz	w10, 403ee0 <__fxstatat@plt+0x29b0>
  403e54:	ldr	x24, [sp, #40]
  403e58:	mov	w11, wzr
  403e5c:	mov	w8, wzr
  403e60:	b	404120 <__fxstatat@plt+0x2bf0>
  403e64:	ldur	x10, [x29, #-80]
  403e68:	cmp	x26, #0x0
  403e6c:	cset	w8, eq  // eq = none
  403e70:	cmp	x10, #0x0
  403e74:	cset	w9, ne  // ne = any
  403e78:	orr	w8, w9, w8
  403e7c:	cmp	w8, #0x0
  403e80:	csel	x10, x10, x26, ne  // ne = any
  403e84:	csel	x26, x26, xzr, ne  // ne = any
  403e88:	cmp	x20, x26
  403e8c:	stur	x10, [x29, #-80]
  403e90:	b.cs	403e9c <__fxstatat@plt+0x296c>  // b.hs, b.nlast
  403e94:	mov	w8, #0x27                  	// #39
  403e98:	strb	w8, [x24, x20]
  403e9c:	add	x8, x20, #0x1
  403ea0:	cmp	x8, x26
  403ea4:	b.cs	403eb0 <__fxstatat@plt+0x2980>  // b.hs, b.nlast
  403ea8:	mov	w9, #0x5c                  	// #92
  403eac:	strb	w9, [x24, x8]
  403eb0:	add	x8, x20, #0x2
  403eb4:	cmp	x8, x26
  403eb8:	b.cs	403ec4 <__fxstatat@plt+0x2994>  // b.hs, b.nlast
  403ebc:	mov	w9, #0x27                  	// #39
  403ec0:	strb	w9, [x24, x8]
  403ec4:	mov	w27, wzr
  403ec8:	mov	w9, wzr
  403ecc:	add	x20, x20, #0x3
  403ed0:	mov	w8, #0x1                   	// #1
  403ed4:	str	w8, [sp, #88]
  403ed8:	mov	w8, #0x1                   	// #1
  403edc:	b	403968 <__fxstatat@plt+0x2438>
  403ee0:	ldr	w10, [sp, #68]
  403ee4:	ldr	w9, [sp, #76]
  403ee8:	and	w8, w10, #0x1
  403eec:	cmp	x24, #0x1
  403ef0:	orr	w9, w10, w9
  403ef4:	b.hi	403f14 <__fxstatat@plt+0x29e4>  // b.pmore
  403ef8:	tbz	w9, #0, 403f14 <__fxstatat@plt+0x29e4>
  403efc:	ldr	x24, [sp, #40]
  403f00:	ldr	w15, [sp, #52]
  403f04:	ldp	w17, w16, [x29, #-36]
  403f08:	mov	w11, wzr
  403f0c:	mov	w10, wzr
  403f10:	b	404120 <__fxstatat@plt+0x2bf0>
  403f14:	add	x10, x24, x25
  403f18:	ldr	x24, [sp, #40]
  403f1c:	ldr	w15, [sp, #52]
  403f20:	ldp	w17, w16, [x29, #-36]
  403f24:	mov	w11, wzr
  403f28:	b	403f3c <__fxstatat@plt+0x2a0c>
  403f2c:	ldur	x13, [x29, #-72]
  403f30:	add	x20, x20, #0x1
  403f34:	ldrb	w19, [x13, x25]
  403f38:	mov	x25, x12
  403f3c:	tbz	w9, #0, 403f60 <__fxstatat@plt+0x2a30>
  403f40:	tbz	w28, #0, 404008 <__fxstatat@plt+0x2ad8>
  403f44:	cmp	x20, x26
  403f48:	b.cs	403f54 <__fxstatat@plt+0x2a24>  // b.hs, b.nlast
  403f4c:	mov	w12, #0x5c                  	// #92
  403f50:	strb	w12, [x24, x20]
  403f54:	mov	w28, wzr
  403f58:	add	x20, x20, #0x1
  403f5c:	b	404008 <__fxstatat@plt+0x2ad8>
  403f60:	tbnz	w16, #0, 40411c <__fxstatat@plt+0x2bec>
  403f64:	cmp	w1, #0x2
  403f68:	cset	w11, ne  // ne = any
  403f6c:	orr	w11, w11, w27
  403f70:	tbnz	w11, #0, 403fb4 <__fxstatat@plt+0x2a84>
  403f74:	cmp	x20, x26
  403f78:	b.cs	403f84 <__fxstatat@plt+0x2a54>  // b.hs, b.nlast
  403f7c:	mov	w11, #0x27                  	// #39
  403f80:	strb	w11, [x24, x20]
  403f84:	add	x11, x20, #0x1
  403f88:	cmp	x11, x26
  403f8c:	b.cs	403f98 <__fxstatat@plt+0x2a68>  // b.hs, b.nlast
  403f90:	mov	w12, #0x24                  	// #36
  403f94:	strb	w12, [x24, x11]
  403f98:	add	x11, x20, #0x2
  403f9c:	cmp	x11, x26
  403fa0:	b.cs	403fac <__fxstatat@plt+0x2a7c>  // b.hs, b.nlast
  403fa4:	mov	w12, #0x27                  	// #39
  403fa8:	strb	w12, [x24, x11]
  403fac:	add	x20, x20, #0x3
  403fb0:	mov	w27, #0x1                   	// #1
  403fb4:	cmp	x20, x26
  403fb8:	b.cs	403fc4 <__fxstatat@plt+0x2a94>  // b.hs, b.nlast
  403fbc:	mov	w11, #0x5c                  	// #92
  403fc0:	strb	w11, [x24, x20]
  403fc4:	add	x11, x20, #0x1
  403fc8:	cmp	x11, x26
  403fcc:	b.cs	403fdc <__fxstatat@plt+0x2aac>  // b.hs, b.nlast
  403fd0:	mov	w12, #0x30                  	// #48
  403fd4:	bfxil	w12, w19, #6, #2
  403fd8:	strb	w12, [x24, x11]
  403fdc:	add	x11, x20, #0x2
  403fe0:	cmp	x11, x26
  403fe4:	b.cs	403ff4 <__fxstatat@plt+0x2ac4>  // b.hs, b.nlast
  403fe8:	mov	w12, #0x30                  	// #48
  403fec:	bfxil	w12, w19, #3, #3
  403ff0:	strb	w12, [x24, x11]
  403ff4:	mov	w12, #0x30                  	// #48
  403ff8:	bfxil	w12, w19, #0, #3
  403ffc:	add	x20, x20, #0x3
  404000:	mov	w11, #0x1                   	// #1
  404004:	mov	w19, w12
  404008:	add	x12, x25, #0x1
  40400c:	cmp	x10, x12
  404010:	b.ls	40405c <__fxstatat@plt+0x2b2c>  // b.plast
  404014:	and	w13, w11, #0x1
  404018:	orn	w13, w13, w27
  40401c:	tbnz	w13, #0, 40404c <__fxstatat@plt+0x2b1c>
  404020:	cmp	x20, x26
  404024:	b.cs	404030 <__fxstatat@plt+0x2b00>  // b.hs, b.nlast
  404028:	mov	w13, #0x27                  	// #39
  40402c:	strb	w13, [x24, x20]
  404030:	add	x13, x20, #0x1
  404034:	cmp	x13, x26
  404038:	b.cs	404044 <__fxstatat@plt+0x2b14>  // b.hs, b.nlast
  40403c:	mov	w14, #0x27                  	// #39
  404040:	strb	w14, [x24, x13]
  404044:	mov	w27, wzr
  404048:	add	x20, x20, #0x2
  40404c:	cmp	x20, x26
  404050:	b.cs	403f2c <__fxstatat@plt+0x29fc>  // b.hs, b.nlast
  404054:	strb	w19, [x24, x20]
  404058:	b	403f2c <__fxstatat@plt+0x29fc>
  40405c:	mov	w10, #0x2c                  	// #44
  404060:	b	404120 <__fxstatat@plt+0x2bf0>
  404064:	cmp	x20, x26
  404068:	b.cs	404074 <__fxstatat@plt+0x2b44>  // b.hs, b.nlast
  40406c:	mov	w8, #0x27                  	// #39
  404070:	strb	w8, [x24, x20]
  404074:	add	x8, x20, #0x1
  404078:	cmp	x8, x26
  40407c:	b.cs	404088 <__fxstatat@plt+0x2b58>  // b.hs, b.nlast
  404080:	mov	w9, #0x24                  	// #36
  404084:	strb	w9, [x24, x8]
  404088:	add	x8, x20, #0x2
  40408c:	cmp	x8, x26
  404090:	b.cs	40409c <__fxstatat@plt+0x2b6c>  // b.hs, b.nlast
  404094:	mov	w9, #0x27                  	// #39
  404098:	strb	w9, [x24, x8]
  40409c:	add	x9, x20, #0x3
  4040a0:	mov	w27, #0x1                   	// #1
  4040a4:	cmp	x9, x26
  4040a8:	b.cs	4040b4 <__fxstatat@plt+0x2b84>  // b.hs, b.nlast
  4040ac:	mov	w8, #0x5c                  	// #92
  4040b0:	strb	w8, [x24, x9]
  4040b4:	cmp	w1, #0x2
  4040b8:	add	x20, x9, #0x1
  4040bc:	b.eq	40410c <__fxstatat@plt+0x2bdc>  // b.none
  4040c0:	add	x8, x25, #0x1
  4040c4:	cmp	x8, x23
  4040c8:	b.cs	40410c <__fxstatat@plt+0x2bdc>  // b.hs, b.nlast
  4040cc:	ldrb	w8, [x21, x8]
  4040d0:	sub	w8, w8, #0x30
  4040d4:	cmp	w8, #0x9
  4040d8:	b.hi	40410c <__fxstatat@plt+0x2bdc>  // b.pmore
  4040dc:	cmp	x20, x26
  4040e0:	b.cs	4040ec <__fxstatat@plt+0x2bbc>  // b.hs, b.nlast
  4040e4:	mov	w8, #0x30                  	// #48
  4040e8:	strb	w8, [x24, x20]
  4040ec:	add	x8, x9, #0x2
  4040f0:	cmp	x8, x26
  4040f4:	b.cs	404100 <__fxstatat@plt+0x2bd0>  // b.hs, b.nlast
  4040f8:	mov	w10, #0x30                  	// #48
  4040fc:	strb	w10, [x24, x8]
  404100:	mov	w8, wzr
  404104:	add	x20, x9, #0x3
  404108:	b	404110 <__fxstatat@plt+0x2be0>
  40410c:	mov	w8, wzr
  404110:	mov	w9, #0x1                   	// #1
  404114:	mov	w19, #0x30                  	// #48
  404118:	b	403968 <__fxstatat@plt+0x2438>
  40411c:	mov	w10, #0x10                  	// #16
  404120:	cmp	w8, #0x0
  404124:	cset	w8, ne  // ne = any
  404128:	cmp	w10, #0x2c
  40412c:	and	w9, w11, #0x1
  404130:	b.eq	403a0c <__fxstatat@plt+0x24dc>  // b.none
  404134:	cbz	w10, 403968 <__fxstatat@plt+0x2438>
  404138:	b	403a58 <__fxstatat@plt+0x2528>
  40413c:	mov	w8, w9
  404140:	b	403968 <__fxstatat@plt+0x2438>
  404144:	cmp	x20, #0x0
  404148:	cset	w8, eq  // eq = none
  40414c:	cmp	w1, #0x2
  404150:	cset	w9, eq  // eq = none
  404154:	and	w8, w9, w8
  404158:	and	w8, w16, w8
  40415c:	tbnz	w8, #0, 4041d0 <__fxstatat@plt+0x2ca0>
  404160:	ldur	w9, [x29, #-64]
  404164:	cmp	w1, #0x2
  404168:	cset	w8, ne  // ne = any
  40416c:	orr	w8, w16, w8
  404170:	tbnz	w8, #0, 4041a4 <__fxstatat@plt+0x2c74>
  404174:	ldr	w8, [sp, #88]
  404178:	eor	w8, w8, #0x1
  40417c:	tbnz	w8, #0, 4041a4 <__fxstatat@plt+0x2c74>
  404180:	tbnz	w15, #0, 404270 <__fxstatat@plt+0x2d40>
  404184:	ldur	x8, [x29, #-80]
  404188:	cbz	x8, 4041a4 <__fxstatat@plt+0x2c74>
  40418c:	mov	w28, w27
  404190:	ldur	x27, [x29, #-80]
  404194:	mov	w1, #0x2                   	// #2
  404198:	mov	w8, w9
  40419c:	mov	w19, w16
  4041a0:	cbz	x26, 4036bc <__fxstatat@plt+0x218c>
  4041a4:	ldur	x10, [x29, #-56]
  4041a8:	cmp	x10, #0x0
  4041ac:	cset	w8, eq  // eq = none
  4041b0:	orr	w8, w8, w16
  4041b4:	tbnz	w8, #0, 404260 <__fxstatat@plt+0x2d30>
  4041b8:	ldrb	w9, [x10]
  4041bc:	cbz	w9, 404260 <__fxstatat@plt+0x2d30>
  4041c0:	add	x8, x10, #0x1
  4041c4:	b	40422c <__fxstatat@plt+0x2cfc>
  4041c8:	cmp	w10, #0x10
  4041cc:	b.ne	40423c <__fxstatat@plt+0x2d0c>  // b.any
  4041d0:	ldur	w8, [x29, #-64]
  4041d4:	mov	w9, #0x4                   	// #4
  4041d8:	mov	x0, x24
  4041dc:	mov	x2, x21
  4041e0:	tst	w8, #0x1
  4041e4:	mov	w8, #0x2                   	// #2
  4041e8:	csel	w8, w9, w8, ne  // ne = any
  4041ec:	cmp	w1, #0x2
  4041f0:	csel	w4, w8, w1, eq  // eq = none
  4041f4:	ldr	w8, [sp, #64]
  4041f8:	mov	x1, x26
  4041fc:	mov	x3, x23
  404200:	mov	x6, xzr
  404204:	and	w5, w8, #0xfffffffd
  404208:	ldr	x8, [sp, #96]
  40420c:	str	x8, [sp]
  404210:	ldr	x7, [sp, #80]
  404214:	bl	40363c <__fxstatat@plt+0x210c>
  404218:	mov	x20, x0
  40421c:	b	40423c <__fxstatat@plt+0x2d0c>
  404220:	ldrb	w9, [x8], #1
  404224:	add	x20, x20, #0x1
  404228:	cbz	w9, 404260 <__fxstatat@plt+0x2d30>
  40422c:	cmp	x20, x26
  404230:	b.cs	404220 <__fxstatat@plt+0x2cf0>  // b.hs, b.nlast
  404234:	strb	w9, [x24, x20]
  404238:	b	404220 <__fxstatat@plt+0x2cf0>
  40423c:	mov	x0, x20
  404240:	ldp	x20, x19, [sp, #272]
  404244:	ldp	x22, x21, [sp, #256]
  404248:	ldp	x24, x23, [sp, #240]
  40424c:	ldp	x26, x25, [sp, #224]
  404250:	ldp	x28, x27, [sp, #208]
  404254:	ldp	x29, x30, [sp, #192]
  404258:	add	sp, sp, #0x120
  40425c:	ret
  404260:	cmp	x20, x26
  404264:	b.cs	40423c <__fxstatat@plt+0x2d0c>  // b.hs, b.nlast
  404268:	strb	wzr, [x24, x20]
  40426c:	b	40423c <__fxstatat@plt+0x2d0c>
  404270:	ldr	x8, [sp, #96]
  404274:	ldur	x1, [x29, #-80]
  404278:	ldr	w5, [sp, #64]
  40427c:	ldur	x6, [x29, #-48]
  404280:	mov	w4, #0x5                   	// #5
  404284:	mov	x0, x24
  404288:	mov	x2, x21
  40428c:	mov	x3, x23
  404290:	b	40420c <__fxstatat@plt+0x2cdc>
  404294:	bl	4013e0 <abort@plt>
  404298:	stp	x29, x30, [sp, #-16]!
  40429c:	mov	x3, x2
  4042a0:	mov	x2, xzr
  4042a4:	mov	x29, sp
  4042a8:	bl	4042b4 <__fxstatat@plt+0x2d84>
  4042ac:	ldp	x29, x30, [sp], #16
  4042b0:	ret
  4042b4:	sub	sp, sp, #0x70
  4042b8:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  4042bc:	add	x8, x8, #0x250
  4042c0:	cmp	x3, #0x0
  4042c4:	stp	x29, x30, [sp, #16]
  4042c8:	stp	x28, x27, [sp, #32]
  4042cc:	stp	x26, x25, [sp, #48]
  4042d0:	stp	x24, x23, [sp, #64]
  4042d4:	stp	x22, x21, [sp, #80]
  4042d8:	stp	x20, x19, [sp, #96]
  4042dc:	add	x29, sp, #0x10
  4042e0:	mov	x19, x2
  4042e4:	mov	x22, x1
  4042e8:	mov	x23, x0
  4042ec:	csel	x21, x8, x3, eq  // eq = none
  4042f0:	bl	401500 <__errno_location@plt>
  4042f4:	ldp	w4, w8, [x21]
  4042f8:	cmp	x19, #0x0
  4042fc:	ldp	x7, x9, [x21, #40]
  404300:	ldr	w28, [x0]
  404304:	cset	w10, eq  // eq = none
  404308:	orr	w25, w8, w10
  40430c:	add	x26, x21, #0x8
  404310:	mov	x24, x0
  404314:	mov	x0, xzr
  404318:	mov	x1, xzr
  40431c:	mov	x2, x23
  404320:	mov	x3, x22
  404324:	mov	w5, w25
  404328:	mov	x6, x26
  40432c:	str	x9, [sp]
  404330:	bl	40363c <__fxstatat@plt+0x210c>
  404334:	add	x27, x0, #0x1
  404338:	mov	x20, x0
  40433c:	mov	x0, x27
  404340:	bl	40556c <__fxstatat@plt+0x403c>
  404344:	ldr	w4, [x21]
  404348:	ldp	x7, x8, [x21, #40]
  40434c:	mov	x1, x27
  404350:	mov	x2, x23
  404354:	mov	x3, x22
  404358:	mov	w5, w25
  40435c:	mov	x6, x26
  404360:	mov	x21, x0
  404364:	str	x8, [sp]
  404368:	bl	40363c <__fxstatat@plt+0x210c>
  40436c:	str	w28, [x24]
  404370:	cbz	x19, 404378 <__fxstatat@plt+0x2e48>
  404374:	str	x20, [x19]
  404378:	mov	x0, x21
  40437c:	ldp	x20, x19, [sp, #96]
  404380:	ldp	x22, x21, [sp, #80]
  404384:	ldp	x24, x23, [sp, #64]
  404388:	ldp	x26, x25, [sp, #48]
  40438c:	ldp	x28, x27, [sp, #32]
  404390:	ldp	x29, x30, [sp, #16]
  404394:	add	sp, sp, #0x70
  404398:	ret
  40439c:	stp	x29, x30, [sp, #-64]!
  4043a0:	stp	x20, x19, [sp, #48]
  4043a4:	adrp	x20, 418000 <__fxstatat@plt+0x16ad0>
  4043a8:	stp	x22, x21, [sp, #32]
  4043ac:	ldr	w8, [x20, #440]
  4043b0:	adrp	x21, 418000 <__fxstatat@plt+0x16ad0>
  4043b4:	ldr	x19, [x21, #432]
  4043b8:	str	x23, [sp, #16]
  4043bc:	cmp	w8, #0x2
  4043c0:	mov	x29, sp
  4043c4:	b.lt	4043e8 <__fxstatat@plt+0x2eb8>  // b.tstop
  4043c8:	add	x22, x19, #0x18
  4043cc:	mov	w23, #0x1                   	// #1
  4043d0:	ldr	x0, [x22], #16
  4043d4:	bl	401460 <free@plt>
  4043d8:	ldrsw	x8, [x20, #440]
  4043dc:	add	x23, x23, #0x1
  4043e0:	cmp	x23, x8
  4043e4:	b.lt	4043d0 <__fxstatat@plt+0x2ea0>  // b.tstop
  4043e8:	ldr	x0, [x19, #8]
  4043ec:	adrp	x23, 418000 <__fxstatat@plt+0x16ad0>
  4043f0:	add	x23, x23, #0x288
  4043f4:	adrp	x22, 418000 <__fxstatat@plt+0x16ad0>
  4043f8:	cmp	x0, x23
  4043fc:	add	x22, x22, #0x1c0
  404400:	b.eq	404410 <__fxstatat@plt+0x2ee0>  // b.none
  404404:	bl	401460 <free@plt>
  404408:	mov	w8, #0x100                 	// #256
  40440c:	stp	x8, x23, [x22]
  404410:	cmp	x19, x22
  404414:	b.eq	404424 <__fxstatat@plt+0x2ef4>  // b.none
  404418:	mov	x0, x19
  40441c:	bl	401460 <free@plt>
  404420:	str	x22, [x21, #432]
  404424:	mov	w8, #0x1                   	// #1
  404428:	str	w8, [x20, #440]
  40442c:	ldp	x20, x19, [sp, #48]
  404430:	ldp	x22, x21, [sp, #32]
  404434:	ldr	x23, [sp, #16]
  404438:	ldp	x29, x30, [sp], #64
  40443c:	ret
  404440:	stp	x29, x30, [sp, #-16]!
  404444:	adrp	x3, 418000 <__fxstatat@plt+0x16ad0>
  404448:	add	x3, x3, #0x250
  40444c:	mov	x2, #0xffffffffffffffff    	// #-1
  404450:	mov	x29, sp
  404454:	bl	404460 <__fxstatat@plt+0x2f30>
  404458:	ldp	x29, x30, [sp], #16
  40445c:	ret
  404460:	sub	sp, sp, #0x80
  404464:	stp	x29, x30, [sp, #32]
  404468:	add	x29, sp, #0x20
  40446c:	stp	x28, x27, [sp, #48]
  404470:	stp	x26, x25, [sp, #64]
  404474:	stp	x24, x23, [sp, #80]
  404478:	stp	x22, x21, [sp, #96]
  40447c:	stp	x20, x19, [sp, #112]
  404480:	mov	x22, x3
  404484:	stur	x2, [x29, #-8]
  404488:	mov	x21, x1
  40448c:	mov	w23, w0
  404490:	bl	401500 <__errno_location@plt>
  404494:	tbnz	w23, #31, 4045e4 <__fxstatat@plt+0x30b4>
  404498:	adrp	x25, 418000 <__fxstatat@plt+0x16ad0>
  40449c:	ldr	w8, [x25, #440]
  4044a0:	adrp	x28, 418000 <__fxstatat@plt+0x16ad0>
  4044a4:	ldr	w20, [x0]
  4044a8:	ldr	x27, [x28, #432]
  4044ac:	mov	x19, x0
  4044b0:	cmp	w8, w23
  4044b4:	b.gt	404520 <__fxstatat@plt+0x2ff0>
  4044b8:	mov	w8, #0x7fffffff            	// #2147483647
  4044bc:	cmp	w23, w8
  4044c0:	stur	w20, [x29, #-12]
  4044c4:	b.eq	4045e8 <__fxstatat@plt+0x30b8>  // b.none
  4044c8:	adrp	x20, 418000 <__fxstatat@plt+0x16ad0>
  4044cc:	add	x20, x20, #0x1c0
  4044d0:	add	w26, w23, #0x1
  4044d4:	cmp	x27, x20
  4044d8:	csel	x0, xzr, x27, eq  // eq = none
  4044dc:	sbfiz	x1, x26, #4, #32
  4044e0:	bl	4054bc <__fxstatat@plt+0x3f8c>
  4044e4:	mov	x24, x0
  4044e8:	cmp	x27, x20
  4044ec:	str	x0, [x28, #432]
  4044f0:	b.ne	4044fc <__fxstatat@plt+0x2fcc>  // b.any
  4044f4:	ldr	q0, [x20]
  4044f8:	str	q0, [x24]
  4044fc:	ldrsw	x8, [x25, #440]
  404500:	mov	w1, wzr
  404504:	add	x0, x24, x8, lsl #4
  404508:	sub	w8, w26, w8
  40450c:	sbfiz	x2, x8, #4, #32
  404510:	bl	401370 <memset@plt>
  404514:	ldur	w20, [x29, #-12]
  404518:	mov	x27, x24
  40451c:	str	w26, [x25, #440]
  404520:	add	x28, x27, w23, sxtw #4
  404524:	mov	x27, x28
  404528:	ldr	x26, [x28]
  40452c:	ldr	x23, [x27, #8]!
  404530:	ldp	w4, w8, [x22]
  404534:	ldp	x7, x9, [x22, #40]
  404538:	ldur	x3, [x29, #-8]
  40453c:	add	x24, x22, #0x8
  404540:	orr	w25, w8, #0x1
  404544:	mov	x0, x23
  404548:	mov	x1, x26
  40454c:	mov	x2, x21
  404550:	mov	w5, w25
  404554:	mov	x6, x24
  404558:	str	x9, [sp]
  40455c:	bl	40363c <__fxstatat@plt+0x210c>
  404560:	cmp	x26, x0
  404564:	b.hi	4045bc <__fxstatat@plt+0x308c>  // b.pmore
  404568:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  40456c:	add	x8, x8, #0x288
  404570:	add	x26, x0, #0x1
  404574:	cmp	x23, x8
  404578:	str	x26, [x28]
  40457c:	b.eq	404588 <__fxstatat@plt+0x3058>  // b.none
  404580:	mov	x0, x23
  404584:	bl	401460 <free@plt>
  404588:	mov	x0, x26
  40458c:	bl	40556c <__fxstatat@plt+0x403c>
  404590:	str	x0, [x27]
  404594:	ldr	w4, [x22]
  404598:	ldp	x7, x8, [x22, #40]
  40459c:	ldur	x3, [x29, #-8]
  4045a0:	mov	x1, x26
  4045a4:	mov	x2, x21
  4045a8:	mov	w5, w25
  4045ac:	mov	x6, x24
  4045b0:	mov	x23, x0
  4045b4:	str	x8, [sp]
  4045b8:	bl	40363c <__fxstatat@plt+0x210c>
  4045bc:	str	w20, [x19]
  4045c0:	mov	x0, x23
  4045c4:	ldp	x20, x19, [sp, #112]
  4045c8:	ldp	x22, x21, [sp, #96]
  4045cc:	ldp	x24, x23, [sp, #80]
  4045d0:	ldp	x26, x25, [sp, #64]
  4045d4:	ldp	x28, x27, [sp, #48]
  4045d8:	ldp	x29, x30, [sp, #32]
  4045dc:	add	sp, sp, #0x80
  4045e0:	ret
  4045e4:	bl	4013e0 <abort@plt>
  4045e8:	bl	405668 <__fxstatat@plt+0x4138>
  4045ec:	stp	x29, x30, [sp, #-16]!
  4045f0:	adrp	x3, 418000 <__fxstatat@plt+0x16ad0>
  4045f4:	add	x3, x3, #0x250
  4045f8:	mov	x29, sp
  4045fc:	bl	404460 <__fxstatat@plt+0x2f30>
  404600:	ldp	x29, x30, [sp], #16
  404604:	ret
  404608:	stp	x29, x30, [sp, #-16]!
  40460c:	mov	x1, x0
  404610:	mov	w0, wzr
  404614:	mov	x29, sp
  404618:	bl	404440 <__fxstatat@plt+0x2f10>
  40461c:	ldp	x29, x30, [sp], #16
  404620:	ret
  404624:	stp	x29, x30, [sp, #-16]!
  404628:	mov	x2, x1
  40462c:	mov	x1, x0
  404630:	mov	w0, wzr
  404634:	mov	x29, sp
  404638:	bl	4045ec <__fxstatat@plt+0x30bc>
  40463c:	ldp	x29, x30, [sp], #16
  404640:	ret
  404644:	sub	sp, sp, #0x60
  404648:	stp	x20, x19, [sp, #80]
  40464c:	mov	w20, w0
  404650:	add	x8, sp, #0x8
  404654:	mov	w0, w1
  404658:	stp	x29, x30, [sp, #64]
  40465c:	add	x29, sp, #0x40
  404660:	mov	x19, x2
  404664:	bl	40468c <__fxstatat@plt+0x315c>
  404668:	add	x3, sp, #0x8
  40466c:	mov	x2, #0xffffffffffffffff    	// #-1
  404670:	mov	w0, w20
  404674:	mov	x1, x19
  404678:	bl	404460 <__fxstatat@plt+0x2f30>
  40467c:	ldp	x20, x19, [sp, #80]
  404680:	ldp	x29, x30, [sp, #64]
  404684:	add	sp, sp, #0x60
  404688:	ret
  40468c:	stp	x29, x30, [sp, #-16]!
  404690:	movi	v0.2d, #0x0
  404694:	cmp	w0, #0xa
  404698:	mov	x29, sp
  40469c:	str	xzr, [x8, #48]
  4046a0:	stp	q0, q0, [x8, #16]
  4046a4:	str	q0, [x8]
  4046a8:	b.eq	4046b8 <__fxstatat@plt+0x3188>  // b.none
  4046ac:	str	w0, [x8]
  4046b0:	ldp	x29, x30, [sp], #16
  4046b4:	ret
  4046b8:	bl	4013e0 <abort@plt>
  4046bc:	sub	sp, sp, #0x70
  4046c0:	str	x21, [sp, #80]
  4046c4:	mov	w21, w0
  4046c8:	add	x8, sp, #0x8
  4046cc:	mov	w0, w1
  4046d0:	stp	x29, x30, [sp, #64]
  4046d4:	stp	x20, x19, [sp, #96]
  4046d8:	add	x29, sp, #0x40
  4046dc:	mov	x19, x3
  4046e0:	mov	x20, x2
  4046e4:	bl	40468c <__fxstatat@plt+0x315c>
  4046e8:	add	x3, sp, #0x8
  4046ec:	mov	w0, w21
  4046f0:	mov	x1, x20
  4046f4:	mov	x2, x19
  4046f8:	bl	404460 <__fxstatat@plt+0x2f30>
  4046fc:	ldp	x20, x19, [sp, #96]
  404700:	ldr	x21, [sp, #80]
  404704:	ldp	x29, x30, [sp, #64]
  404708:	add	sp, sp, #0x70
  40470c:	ret
  404710:	stp	x29, x30, [sp, #-16]!
  404714:	mov	x2, x1
  404718:	mov	w1, w0
  40471c:	mov	w0, wzr
  404720:	mov	x29, sp
  404724:	bl	404644 <__fxstatat@plt+0x3114>
  404728:	ldp	x29, x30, [sp], #16
  40472c:	ret
  404730:	stp	x29, x30, [sp, #-16]!
  404734:	mov	x3, x2
  404738:	mov	x2, x1
  40473c:	mov	w1, w0
  404740:	mov	w0, wzr
  404744:	mov	x29, sp
  404748:	bl	4046bc <__fxstatat@plt+0x318c>
  40474c:	ldp	x29, x30, [sp], #16
  404750:	ret
  404754:	sub	sp, sp, #0x60
  404758:	adrp	x9, 418000 <__fxstatat@plt+0x16ad0>
  40475c:	add	x9, x9, #0x250
  404760:	ldp	q0, q1, [x9]
  404764:	ldr	q2, [x9, #32]
  404768:	ldr	x9, [x9, #48]
  40476c:	mov	w8, w2
  404770:	stp	x20, x19, [sp, #80]
  404774:	mov	x19, x1
  404778:	mov	x20, x0
  40477c:	mov	x0, sp
  404780:	mov	w2, #0x1                   	// #1
  404784:	mov	w1, w8
  404788:	stp	x29, x30, [sp, #64]
  40478c:	add	x29, sp, #0x40
  404790:	stp	q0, q1, [sp]
  404794:	str	q2, [sp, #32]
  404798:	str	x9, [sp, #48]
  40479c:	bl	403520 <__fxstatat@plt+0x1ff0>
  4047a0:	mov	x3, sp
  4047a4:	mov	w0, wzr
  4047a8:	mov	x1, x20
  4047ac:	mov	x2, x19
  4047b0:	bl	404460 <__fxstatat@plt+0x2f30>
  4047b4:	ldp	x20, x19, [sp, #80]
  4047b8:	ldp	x29, x30, [sp, #64]
  4047bc:	add	sp, sp, #0x60
  4047c0:	ret
  4047c4:	stp	x29, x30, [sp, #-16]!
  4047c8:	mov	w2, w1
  4047cc:	mov	x1, #0xffffffffffffffff    	// #-1
  4047d0:	mov	x29, sp
  4047d4:	bl	404754 <__fxstatat@plt+0x3224>
  4047d8:	ldp	x29, x30, [sp], #16
  4047dc:	ret
  4047e0:	stp	x29, x30, [sp, #-16]!
  4047e4:	mov	w1, #0x3a                  	// #58
  4047e8:	mov	x29, sp
  4047ec:	bl	4047c4 <__fxstatat@plt+0x3294>
  4047f0:	ldp	x29, x30, [sp], #16
  4047f4:	ret
  4047f8:	stp	x29, x30, [sp, #-16]!
  4047fc:	mov	w2, #0x3a                  	// #58
  404800:	mov	x29, sp
  404804:	bl	404754 <__fxstatat@plt+0x3224>
  404808:	ldp	x29, x30, [sp], #16
  40480c:	ret
  404810:	sub	sp, sp, #0x60
  404814:	stp	x20, x19, [sp, #80]
  404818:	mov	w20, w0
  40481c:	add	x8, sp, #0x8
  404820:	mov	w0, w1
  404824:	stp	x29, x30, [sp, #64]
  404828:	add	x29, sp, #0x40
  40482c:	mov	x19, x2
  404830:	bl	40468c <__fxstatat@plt+0x315c>
  404834:	add	x0, sp, #0x8
  404838:	mov	w1, #0x3a                  	// #58
  40483c:	mov	w2, #0x1                   	// #1
  404840:	bl	403520 <__fxstatat@plt+0x1ff0>
  404844:	add	x3, sp, #0x8
  404848:	mov	x2, #0xffffffffffffffff    	// #-1
  40484c:	mov	w0, w20
  404850:	mov	x1, x19
  404854:	bl	404460 <__fxstatat@plt+0x2f30>
  404858:	ldp	x20, x19, [sp, #80]
  40485c:	ldp	x29, x30, [sp, #64]
  404860:	add	sp, sp, #0x60
  404864:	ret
  404868:	stp	x29, x30, [sp, #-16]!
  40486c:	mov	x4, #0xffffffffffffffff    	// #-1
  404870:	mov	x29, sp
  404874:	bl	404880 <__fxstatat@plt+0x3350>
  404878:	ldp	x29, x30, [sp], #16
  40487c:	ret
  404880:	sub	sp, sp, #0x70
  404884:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  404888:	add	x8, x8, #0x250
  40488c:	ldp	q0, q1, [x8]
  404890:	ldr	q2, [x8, #32]
  404894:	ldr	x8, [x8, #48]
  404898:	str	x21, [sp, #80]
  40489c:	mov	w21, w0
  4048a0:	mov	x0, sp
  4048a4:	stp	x29, x30, [sp, #64]
  4048a8:	stp	x20, x19, [sp, #96]
  4048ac:	add	x29, sp, #0x40
  4048b0:	mov	x19, x4
  4048b4:	mov	x20, x3
  4048b8:	stp	q0, q1, [sp]
  4048bc:	str	q2, [sp, #32]
  4048c0:	str	x8, [sp, #48]
  4048c4:	bl	403578 <__fxstatat@plt+0x2048>
  4048c8:	mov	x3, sp
  4048cc:	mov	w0, w21
  4048d0:	mov	x1, x20
  4048d4:	mov	x2, x19
  4048d8:	bl	404460 <__fxstatat@plt+0x2f30>
  4048dc:	ldp	x20, x19, [sp, #96]
  4048e0:	ldr	x21, [sp, #80]
  4048e4:	ldp	x29, x30, [sp, #64]
  4048e8:	add	sp, sp, #0x70
  4048ec:	ret
  4048f0:	stp	x29, x30, [sp, #-16]!
  4048f4:	mov	x3, x2
  4048f8:	mov	x2, x1
  4048fc:	mov	x1, x0
  404900:	mov	w0, wzr
  404904:	mov	x29, sp
  404908:	bl	404868 <__fxstatat@plt+0x3338>
  40490c:	ldp	x29, x30, [sp], #16
  404910:	ret
  404914:	stp	x29, x30, [sp, #-16]!
  404918:	mov	x4, x3
  40491c:	mov	x3, x2
  404920:	mov	x2, x1
  404924:	mov	x1, x0
  404928:	mov	w0, wzr
  40492c:	mov	x29, sp
  404930:	bl	404880 <__fxstatat@plt+0x3350>
  404934:	ldp	x29, x30, [sp], #16
  404938:	ret
  40493c:	stp	x29, x30, [sp, #-16]!
  404940:	adrp	x3, 418000 <__fxstatat@plt+0x16ad0>
  404944:	add	x3, x3, #0x1d0
  404948:	mov	x29, sp
  40494c:	bl	404460 <__fxstatat@plt+0x2f30>
  404950:	ldp	x29, x30, [sp], #16
  404954:	ret
  404958:	stp	x29, x30, [sp, #-16]!
  40495c:	mov	x2, x1
  404960:	mov	x1, x0
  404964:	mov	w0, wzr
  404968:	mov	x29, sp
  40496c:	bl	40493c <__fxstatat@plt+0x340c>
  404970:	ldp	x29, x30, [sp], #16
  404974:	ret
  404978:	stp	x29, x30, [sp, #-16]!
  40497c:	mov	x2, #0xffffffffffffffff    	// #-1
  404980:	mov	x29, sp
  404984:	bl	40493c <__fxstatat@plt+0x340c>
  404988:	ldp	x29, x30, [sp], #16
  40498c:	ret
  404990:	stp	x29, x30, [sp, #-16]!
  404994:	mov	x1, x0
  404998:	mov	w0, wzr
  40499c:	mov	x29, sp
  4049a0:	bl	404978 <__fxstatat@plt+0x3448>
  4049a4:	ldp	x29, x30, [sp], #16
  4049a8:	ret
  4049ac:	stp	x29, x30, [sp, #-48]!
  4049b0:	stp	x20, x19, [sp, #32]
  4049b4:	mov	x20, x0
  4049b8:	mov	w19, w1
  4049bc:	mov	w2, #0x5                   	// #5
  4049c0:	mov	x0, xzr
  4049c4:	mov	x1, x20
  4049c8:	str	x21, [sp, #16]
  4049cc:	mov	x29, sp
  4049d0:	bl	4014c0 <dcgettext@plt>
  4049d4:	cmp	x0, x20
  4049d8:	b.ne	404a64 <__fxstatat@plt+0x3534>  // b.any
  4049dc:	bl	405ca0 <__fxstatat@plt+0x4770>
  4049e0:	mov	w1, #0x55                  	// #85
  4049e4:	mov	w2, #0x54                  	// #84
  4049e8:	mov	w3, #0x46                  	// #70
  4049ec:	mov	w4, #0x2d                  	// #45
  4049f0:	mov	w5, #0x38                  	// #56
  4049f4:	mov	w6, wzr
  4049f8:	mov	w7, wzr
  4049fc:	mov	x21, x0
  404a00:	bl	404a90 <__fxstatat@plt+0x3560>
  404a04:	cbz	w0, 404a20 <__fxstatat@plt+0x34f0>
  404a08:	ldrb	w8, [x20]
  404a0c:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  404a10:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  404a14:	add	x9, x9, #0xa50
  404a18:	add	x10, x10, #0xa4c
  404a1c:	b	404a5c <__fxstatat@plt+0x352c>
  404a20:	mov	w1, #0x47                  	// #71
  404a24:	mov	w2, #0x42                  	// #66
  404a28:	mov	w3, #0x31                  	// #49
  404a2c:	mov	w4, #0x38                  	// #56
  404a30:	mov	w5, #0x30                  	// #48
  404a34:	mov	w6, #0x33                  	// #51
  404a38:	mov	w7, #0x30                  	// #48
  404a3c:	mov	x0, x21
  404a40:	bl	404a90 <__fxstatat@plt+0x3560>
  404a44:	cbz	w0, 404a74 <__fxstatat@plt+0x3544>
  404a48:	ldrb	w8, [x20]
  404a4c:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  404a50:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  404a54:	add	x9, x9, #0xa58
  404a58:	add	x10, x10, #0xa54
  404a5c:	cmp	w8, #0x60
  404a60:	csel	x0, x10, x9, eq  // eq = none
  404a64:	ldp	x20, x19, [sp, #32]
  404a68:	ldr	x21, [sp, #16]
  404a6c:	ldp	x29, x30, [sp], #48
  404a70:	ret
  404a74:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  404a78:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  404a7c:	add	x8, x8, #0xa4a
  404a80:	add	x9, x9, #0xa46
  404a84:	cmp	w19, #0x9
  404a88:	csel	x0, x9, x8, eq  // eq = none
  404a8c:	b	404a64 <__fxstatat@plt+0x3534>
  404a90:	stp	x29, x30, [sp, #-80]!
  404a94:	stp	x26, x25, [sp, #16]
  404a98:	mov	x25, x0
  404a9c:	and	w0, w1, #0xff
  404aa0:	stp	x24, x23, [sp, #32]
  404aa4:	stp	x22, x21, [sp, #48]
  404aa8:	stp	x20, x19, [sp, #64]
  404aac:	mov	x29, sp
  404ab0:	mov	w19, w7
  404ab4:	mov	w20, w6
  404ab8:	mov	w21, w5
  404abc:	mov	w22, w4
  404ac0:	mov	w23, w3
  404ac4:	mov	w24, w2
  404ac8:	mov	w26, w1
  404acc:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404ad0:	ldrb	w8, [x25]
  404ad4:	tbz	w0, #0, 404aec <__fxstatat@plt+0x35bc>
  404ad8:	and	w8, w8, #0xffffffdf
  404adc:	cmp	w8, w26, uxtb
  404ae0:	b.eq	404af4 <__fxstatat@plt+0x35c4>  // b.none
  404ae4:	mov	w0, wzr
  404ae8:	b	404b24 <__fxstatat@plt+0x35f4>
  404aec:	cmp	w8, w26, uxtb
  404af0:	b.ne	404ae4 <__fxstatat@plt+0x35b4>  // b.any
  404af4:	tst	w26, #0xff
  404af8:	b.eq	404b20 <__fxstatat@plt+0x35f0>  // b.none
  404afc:	mov	x0, x25
  404b00:	mov	w1, w24
  404b04:	mov	w2, w23
  404b08:	mov	w3, w22
  404b0c:	mov	w4, w21
  404b10:	mov	w5, w20
  404b14:	mov	w6, w19
  404b18:	bl	404b3c <__fxstatat@plt+0x360c>
  404b1c:	b	404b24 <__fxstatat@plt+0x35f4>
  404b20:	mov	w0, #0x1                   	// #1
  404b24:	ldp	x20, x19, [sp, #64]
  404b28:	ldp	x22, x21, [sp, #48]
  404b2c:	ldp	x24, x23, [sp, #32]
  404b30:	ldp	x26, x25, [sp, #16]
  404b34:	ldp	x29, x30, [sp], #80
  404b38:	ret
  404b3c:	stp	x29, x30, [sp, #-80]!
  404b40:	stp	x24, x23, [sp, #32]
  404b44:	mov	x24, x0
  404b48:	and	w0, w1, #0xff
  404b4c:	str	x25, [sp, #16]
  404b50:	stp	x22, x21, [sp, #48]
  404b54:	stp	x20, x19, [sp, #64]
  404b58:	mov	x29, sp
  404b5c:	mov	w19, w6
  404b60:	mov	w20, w5
  404b64:	mov	w21, w4
  404b68:	mov	w22, w3
  404b6c:	mov	w23, w2
  404b70:	mov	w25, w1
  404b74:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404b78:	ldrb	w8, [x24, #1]
  404b7c:	tbz	w0, #0, 404b94 <__fxstatat@plt+0x3664>
  404b80:	and	w8, w8, #0xffffffdf
  404b84:	cmp	w8, w25, uxtb
  404b88:	b.eq	404b9c <__fxstatat@plt+0x366c>  // b.none
  404b8c:	mov	w0, wzr
  404b90:	b	404bc8 <__fxstatat@plt+0x3698>
  404b94:	cmp	w8, w25, uxtb
  404b98:	b.ne	404b8c <__fxstatat@plt+0x365c>  // b.any
  404b9c:	tst	w25, #0xff
  404ba0:	b.eq	404bc4 <__fxstatat@plt+0x3694>  // b.none
  404ba4:	mov	x0, x24
  404ba8:	mov	w1, w23
  404bac:	mov	w2, w22
  404bb0:	mov	w3, w21
  404bb4:	mov	w4, w20
  404bb8:	mov	w5, w19
  404bbc:	bl	404be0 <__fxstatat@plt+0x36b0>
  404bc0:	b	404bc8 <__fxstatat@plt+0x3698>
  404bc4:	mov	w0, #0x1                   	// #1
  404bc8:	ldp	x20, x19, [sp, #64]
  404bcc:	ldp	x22, x21, [sp, #48]
  404bd0:	ldp	x24, x23, [sp, #32]
  404bd4:	ldr	x25, [sp, #16]
  404bd8:	ldp	x29, x30, [sp], #80
  404bdc:	ret
  404be0:	stp	x29, x30, [sp, #-64]!
  404be4:	stp	x24, x23, [sp, #16]
  404be8:	mov	x23, x0
  404bec:	and	w0, w1, #0xff
  404bf0:	stp	x22, x21, [sp, #32]
  404bf4:	stp	x20, x19, [sp, #48]
  404bf8:	mov	x29, sp
  404bfc:	mov	w19, w5
  404c00:	mov	w20, w4
  404c04:	mov	w21, w3
  404c08:	mov	w22, w2
  404c0c:	mov	w24, w1
  404c10:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404c14:	ldrb	w8, [x23, #2]
  404c18:	tbz	w0, #0, 404c30 <__fxstatat@plt+0x3700>
  404c1c:	and	w8, w8, #0xffffffdf
  404c20:	cmp	w8, w24, uxtb
  404c24:	b.eq	404c38 <__fxstatat@plt+0x3708>  // b.none
  404c28:	mov	w0, wzr
  404c2c:	b	404c60 <__fxstatat@plt+0x3730>
  404c30:	cmp	w8, w24, uxtb
  404c34:	b.ne	404c28 <__fxstatat@plt+0x36f8>  // b.any
  404c38:	tst	w24, #0xff
  404c3c:	b.eq	404c5c <__fxstatat@plt+0x372c>  // b.none
  404c40:	mov	x0, x23
  404c44:	mov	w1, w22
  404c48:	mov	w2, w21
  404c4c:	mov	w3, w20
  404c50:	mov	w4, w19
  404c54:	bl	404c74 <__fxstatat@plt+0x3744>
  404c58:	b	404c60 <__fxstatat@plt+0x3730>
  404c5c:	mov	w0, #0x1                   	// #1
  404c60:	ldp	x20, x19, [sp, #48]
  404c64:	ldp	x22, x21, [sp, #32]
  404c68:	ldp	x24, x23, [sp, #16]
  404c6c:	ldp	x29, x30, [sp], #64
  404c70:	ret
  404c74:	stp	x29, x30, [sp, #-64]!
  404c78:	stp	x22, x21, [sp, #32]
  404c7c:	mov	x22, x0
  404c80:	and	w0, w1, #0xff
  404c84:	str	x23, [sp, #16]
  404c88:	stp	x20, x19, [sp, #48]
  404c8c:	mov	x29, sp
  404c90:	mov	w19, w4
  404c94:	mov	w20, w3
  404c98:	mov	w21, w2
  404c9c:	mov	w23, w1
  404ca0:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404ca4:	ldrb	w8, [x22, #3]
  404ca8:	tbz	w0, #0, 404cc0 <__fxstatat@plt+0x3790>
  404cac:	and	w8, w8, #0xffffffdf
  404cb0:	cmp	w8, w23, uxtb
  404cb4:	b.eq	404cc8 <__fxstatat@plt+0x3798>  // b.none
  404cb8:	mov	w0, wzr
  404cbc:	b	404cec <__fxstatat@plt+0x37bc>
  404cc0:	cmp	w8, w23, uxtb
  404cc4:	b.ne	404cb8 <__fxstatat@plt+0x3788>  // b.any
  404cc8:	tst	w23, #0xff
  404ccc:	b.eq	404ce8 <__fxstatat@plt+0x37b8>  // b.none
  404cd0:	mov	x0, x22
  404cd4:	mov	w1, w21
  404cd8:	mov	w2, w20
  404cdc:	mov	w3, w19
  404ce0:	bl	404d00 <__fxstatat@plt+0x37d0>
  404ce4:	b	404cec <__fxstatat@plt+0x37bc>
  404ce8:	mov	w0, #0x1                   	// #1
  404cec:	ldp	x20, x19, [sp, #48]
  404cf0:	ldp	x22, x21, [sp, #32]
  404cf4:	ldr	x23, [sp, #16]
  404cf8:	ldp	x29, x30, [sp], #64
  404cfc:	ret
  404d00:	stp	x29, x30, [sp, #-48]!
  404d04:	stp	x22, x21, [sp, #16]
  404d08:	mov	x21, x0
  404d0c:	and	w0, w1, #0xff
  404d10:	stp	x20, x19, [sp, #32]
  404d14:	mov	x29, sp
  404d18:	mov	w19, w3
  404d1c:	mov	w20, w2
  404d20:	mov	w22, w1
  404d24:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404d28:	ldrb	w8, [x21, #4]
  404d2c:	tbz	w0, #0, 404d44 <__fxstatat@plt+0x3814>
  404d30:	and	w8, w8, #0xffffffdf
  404d34:	cmp	w8, w22, uxtb
  404d38:	b.eq	404d4c <__fxstatat@plt+0x381c>  // b.none
  404d3c:	mov	w0, wzr
  404d40:	b	404d6c <__fxstatat@plt+0x383c>
  404d44:	cmp	w8, w22, uxtb
  404d48:	b.ne	404d3c <__fxstatat@plt+0x380c>  // b.any
  404d4c:	tst	w22, #0xff
  404d50:	b.eq	404d68 <__fxstatat@plt+0x3838>  // b.none
  404d54:	mov	x0, x21
  404d58:	mov	w1, w20
  404d5c:	mov	w2, w19
  404d60:	bl	404d7c <__fxstatat@plt+0x384c>
  404d64:	b	404d6c <__fxstatat@plt+0x383c>
  404d68:	mov	w0, #0x1                   	// #1
  404d6c:	ldp	x20, x19, [sp, #32]
  404d70:	ldp	x22, x21, [sp, #16]
  404d74:	ldp	x29, x30, [sp], #48
  404d78:	ret
  404d7c:	stp	x29, x30, [sp, #-48]!
  404d80:	stp	x20, x19, [sp, #32]
  404d84:	mov	x20, x0
  404d88:	and	w0, w1, #0xff
  404d8c:	str	x21, [sp, #16]
  404d90:	mov	x29, sp
  404d94:	mov	w19, w2
  404d98:	mov	w21, w1
  404d9c:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404da0:	ldrb	w8, [x20, #5]
  404da4:	tbz	w0, #0, 404dbc <__fxstatat@plt+0x388c>
  404da8:	and	w8, w8, #0xffffffdf
  404dac:	cmp	w8, w21, uxtb
  404db0:	b.eq	404dc4 <__fxstatat@plt+0x3894>  // b.none
  404db4:	mov	w0, wzr
  404db8:	b	404de0 <__fxstatat@plt+0x38b0>
  404dbc:	cmp	w8, w21, uxtb
  404dc0:	b.ne	404db4 <__fxstatat@plt+0x3884>  // b.any
  404dc4:	tst	w21, #0xff
  404dc8:	b.eq	404ddc <__fxstatat@plt+0x38ac>  // b.none
  404dcc:	mov	x0, x20
  404dd0:	mov	w1, w19
  404dd4:	bl	404df0 <__fxstatat@plt+0x38c0>
  404dd8:	b	404de0 <__fxstatat@plt+0x38b0>
  404ddc:	mov	w0, #0x1                   	// #1
  404de0:	ldp	x20, x19, [sp, #32]
  404de4:	ldr	x21, [sp, #16]
  404de8:	ldp	x29, x30, [sp], #48
  404dec:	ret
  404df0:	stp	x29, x30, [sp, #-32]!
  404df4:	stp	x20, x19, [sp, #16]
  404df8:	mov	x19, x0
  404dfc:	and	w0, w1, #0xff
  404e00:	mov	x29, sp
  404e04:	mov	w20, w1
  404e08:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404e0c:	ldrb	w8, [x19, #6]
  404e10:	tbz	w0, #0, 404e28 <__fxstatat@plt+0x38f8>
  404e14:	and	w8, w8, #0xffffffdf
  404e18:	cmp	w8, w20, uxtb
  404e1c:	b.eq	404e30 <__fxstatat@plt+0x3900>  // b.none
  404e20:	mov	w0, wzr
  404e24:	b	404e48 <__fxstatat@plt+0x3918>
  404e28:	cmp	w8, w20, uxtb
  404e2c:	b.ne	404e20 <__fxstatat@plt+0x38f0>  // b.any
  404e30:	tst	w20, #0xff
  404e34:	b.eq	404e44 <__fxstatat@plt+0x3914>  // b.none
  404e38:	mov	x0, x19
  404e3c:	bl	404e54 <__fxstatat@plt+0x3924>
  404e40:	b	404e48 <__fxstatat@plt+0x3918>
  404e44:	mov	w0, #0x1                   	// #1
  404e48:	ldp	x20, x19, [sp, #16]
  404e4c:	ldp	x29, x30, [sp], #32
  404e50:	ret
  404e54:	stp	x29, x30, [sp, #-32]!
  404e58:	str	x19, [sp, #16]
  404e5c:	mov	x19, x0
  404e60:	mov	w0, wzr
  404e64:	mov	x29, sp
  404e68:	bl	4059d4 <__fxstatat@plt+0x44a4>
  404e6c:	ldrb	w8, [x19, #7]
  404e70:	tbz	w0, #0, 404e84 <__fxstatat@plt+0x3954>
  404e74:	tst	w8, #0xffffffdf
  404e78:	b.eq	404e88 <__fxstatat@plt+0x3958>  // b.none
  404e7c:	mov	w0, wzr
  404e80:	b	404e8c <__fxstatat@plt+0x395c>
  404e84:	cbnz	w8, 404e7c <__fxstatat@plt+0x394c>
  404e88:	mov	w0, #0x1                   	// #1
  404e8c:	ldr	x19, [sp, #16]
  404e90:	ldp	x29, x30, [sp], #32
  404e94:	ret
  404e98:	stp	x29, x30, [sp, #-16]!
  404e9c:	mov	x3, x1
  404ea0:	mov	x1, x0
  404ea4:	mov	w0, #0xffffff9c            	// #-100
  404ea8:	mov	w2, #0xffffff9c            	// #-100
  404eac:	mov	x29, sp
  404eb0:	bl	404ec0 <__fxstatat@plt+0x3990>
  404eb4:	and	w0, w0, #0x1
  404eb8:	ldp	x29, x30, [sp], #16
  404ebc:	ret
  404ec0:	sub	sp, sp, #0x150
  404ec4:	stp	x22, x21, [sp, #304]
  404ec8:	mov	w21, w0
  404ecc:	mov	x0, x1
  404ed0:	stp	x29, x30, [sp, #256]
  404ed4:	stp	x28, x25, [sp, #272]
  404ed8:	stp	x24, x23, [sp, #288]
  404edc:	stp	x20, x19, [sp, #320]
  404ee0:	add	x29, sp, #0x100
  404ee4:	mov	x20, x3
  404ee8:	mov	w19, w2
  404eec:	mov	x22, x1
  404ef0:	bl	405b84 <__fxstatat@plt+0x4654>
  404ef4:	mov	x23, x0
  404ef8:	mov	x0, x20
  404efc:	bl	405b84 <__fxstatat@plt+0x4654>
  404f00:	mov	x24, x0
  404f04:	mov	x0, x23
  404f08:	bl	405bd0 <__fxstatat@plt+0x46a0>
  404f0c:	mov	x25, x0
  404f10:	mov	x0, x24
  404f14:	bl	405bd0 <__fxstatat@plt+0x46a0>
  404f18:	cmp	x25, x0
  404f1c:	b.ne	404f34 <__fxstatat@plt+0x3a04>  // b.any
  404f20:	mov	x2, x0
  404f24:	mov	x0, x23
  404f28:	mov	x1, x24
  404f2c:	bl	4013a0 <bcmp@plt>
  404f30:	cbz	w0, 404f58 <__fxstatat@plt+0x3a28>
  404f34:	mov	w19, wzr
  404f38:	mov	w0, w19
  404f3c:	ldp	x20, x19, [sp, #320]
  404f40:	ldp	x22, x21, [sp, #304]
  404f44:	ldp	x24, x23, [sp, #288]
  404f48:	ldp	x28, x25, [sp, #272]
  404f4c:	ldp	x29, x30, [sp, #256]
  404f50:	add	sp, sp, #0x150
  404f54:	ret
  404f58:	mov	x0, x22
  404f5c:	bl	405aa4 <__fxstatat@plt+0x4574>
  404f60:	mov	x22, x0
  404f64:	add	x2, sp, #0x80
  404f68:	mov	w3, #0x100                 	// #256
  404f6c:	mov	w0, w21
  404f70:	mov	x1, x22
  404f74:	bl	405f18 <__fxstatat@plt+0x49e8>
  404f78:	cbz	w0, 404f98 <__fxstatat@plt+0x3a68>
  404f7c:	bl	401500 <__errno_location@plt>
  404f80:	ldr	w1, [x0]
  404f84:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  404f88:	add	x2, x2, #0x81d
  404f8c:	mov	w0, #0x1                   	// #1
  404f90:	mov	x3, x22
  404f94:	bl	401290 <error@plt>
  404f98:	mov	x0, x22
  404f9c:	bl	401460 <free@plt>
  404fa0:	mov	x0, x20
  404fa4:	bl	405aa4 <__fxstatat@plt+0x4574>
  404fa8:	mov	x20, x0
  404fac:	mov	x2, sp
  404fb0:	mov	w3, #0x100                 	// #256
  404fb4:	mov	w0, w19
  404fb8:	mov	x1, x20
  404fbc:	bl	405f18 <__fxstatat@plt+0x49e8>
  404fc0:	cbz	w0, 404fe0 <__fxstatat@plt+0x3ab0>
  404fc4:	bl	401500 <__errno_location@plt>
  404fc8:	ldr	w1, [x0]
  404fcc:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  404fd0:	add	x2, x2, #0x81d
  404fd4:	mov	w0, #0x1                   	// #1
  404fd8:	mov	x3, x20
  404fdc:	bl	401290 <error@plt>
  404fe0:	ldp	x11, x8, [sp]
  404fe4:	ldp	x10, x9, [sp, #128]
  404fe8:	mov	x0, x20
  404fec:	cmp	x9, x8
  404ff0:	cset	w8, eq  // eq = none
  404ff4:	cmp	x10, x11
  404ff8:	cset	w9, eq  // eq = none
  404ffc:	and	w19, w8, w9
  405000:	bl	401460 <free@plt>
  405004:	b	404f38 <__fxstatat@plt+0x3a08>
  405008:	sub	sp, sp, #0x50
  40500c:	str	x21, [sp, #48]
  405010:	stp	x20, x19, [sp, #64]
  405014:	mov	x21, x5
  405018:	mov	x20, x4
  40501c:	mov	x5, x3
  405020:	mov	x4, x2
  405024:	mov	x19, x0
  405028:	stp	x29, x30, [sp, #32]
  40502c:	add	x29, sp, #0x20
  405030:	cbz	x1, 405050 <__fxstatat@plt+0x3b20>
  405034:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  405038:	mov	x3, x1
  40503c:	add	x2, x2, #0xa65
  405040:	mov	w1, #0x1                   	// #1
  405044:	mov	x0, x19
  405048:	bl	401420 <__fprintf_chk@plt>
  40504c:	b	40506c <__fxstatat@plt+0x3b3c>
  405050:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  405054:	add	x2, x2, #0xa71
  405058:	mov	w1, #0x1                   	// #1
  40505c:	mov	x0, x19
  405060:	mov	x3, x4
  405064:	mov	x4, x5
  405068:	bl	401420 <__fprintf_chk@plt>
  40506c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405070:	add	x1, x1, #0xa78
  405074:	mov	w2, #0x5                   	// #5
  405078:	mov	x0, xzr
  40507c:	bl	4014c0 <dcgettext@plt>
  405080:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  405084:	mov	x3, x0
  405088:	add	x2, x2, #0xd43
  40508c:	mov	w1, #0x1                   	// #1
  405090:	mov	w4, #0x7e3                 	// #2019
  405094:	mov	x0, x19
  405098:	bl	401420 <__fprintf_chk@plt>
  40509c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4050a0:	add	x1, x1, #0xa7c
  4050a4:	mov	w2, #0x5                   	// #5
  4050a8:	mov	x0, xzr
  4050ac:	bl	4014c0 <dcgettext@plt>
  4050b0:	mov	x1, x19
  4050b4:	bl	4014d0 <fputs_unlocked@plt>
  4050b8:	cmp	x21, #0x9
  4050bc:	b.hi	405104 <__fxstatat@plt+0x3bd4>  // b.pmore
  4050c0:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  4050c4:	add	x8, x8, #0xa5b
  4050c8:	adr	x9, 4050d8 <__fxstatat@plt+0x3ba8>
  4050cc:	ldrb	w10, [x8, x21]
  4050d0:	add	x9, x9, x10, lsl #2
  4050d4:	br	x9
  4050d8:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4050dc:	add	x1, x1, #0xb48
  4050e0:	mov	w2, #0x5                   	// #5
  4050e4:	mov	x0, xzr
  4050e8:	bl	4014c0 <dcgettext@plt>
  4050ec:	ldr	x3, [x20]
  4050f0:	mov	x2, x0
  4050f4:	mov	w1, #0x1                   	// #1
  4050f8:	mov	x0, x19
  4050fc:	bl	401420 <__fprintf_chk@plt>
  405100:	b	40529c <__fxstatat@plt+0x3d6c>
  405104:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405108:	add	x1, x1, #0xc87
  40510c:	b	405230 <__fxstatat@plt+0x3d00>
  405110:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405114:	add	x1, x1, #0xb58
  405118:	mov	w2, #0x5                   	// #5
  40511c:	mov	x0, xzr
  405120:	bl	4014c0 <dcgettext@plt>
  405124:	ldp	x3, x4, [x20]
  405128:	mov	x2, x0
  40512c:	mov	w1, #0x1                   	// #1
  405130:	mov	x0, x19
  405134:	bl	401420 <__fprintf_chk@plt>
  405138:	b	40529c <__fxstatat@plt+0x3d6c>
  40513c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405140:	add	x1, x1, #0xb6f
  405144:	mov	w2, #0x5                   	// #5
  405148:	mov	x0, xzr
  40514c:	bl	4014c0 <dcgettext@plt>
  405150:	ldp	x3, x4, [x20]
  405154:	ldr	x5, [x20, #16]
  405158:	mov	x2, x0
  40515c:	mov	w1, #0x1                   	// #1
  405160:	mov	x0, x19
  405164:	bl	401420 <__fprintf_chk@plt>
  405168:	b	40529c <__fxstatat@plt+0x3d6c>
  40516c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405170:	add	x1, x1, #0xb8b
  405174:	mov	w2, #0x5                   	// #5
  405178:	mov	x0, xzr
  40517c:	bl	4014c0 <dcgettext@plt>
  405180:	ldp	x3, x4, [x20]
  405184:	ldp	x5, x6, [x20, #16]
  405188:	mov	x2, x0
  40518c:	mov	w1, #0x1                   	// #1
  405190:	mov	x0, x19
  405194:	bl	401420 <__fprintf_chk@plt>
  405198:	b	40529c <__fxstatat@plt+0x3d6c>
  40519c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4051a0:	add	x1, x1, #0xbab
  4051a4:	mov	w2, #0x5                   	// #5
  4051a8:	mov	x0, xzr
  4051ac:	bl	4014c0 <dcgettext@plt>
  4051b0:	ldp	x3, x4, [x20]
  4051b4:	ldp	x5, x6, [x20, #16]
  4051b8:	ldr	x7, [x20, #32]
  4051bc:	mov	x2, x0
  4051c0:	mov	w1, #0x1                   	// #1
  4051c4:	b	405294 <__fxstatat@plt+0x3d64>
  4051c8:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4051cc:	add	x1, x1, #0xbcf
  4051d0:	mov	w2, #0x5                   	// #5
  4051d4:	mov	x0, xzr
  4051d8:	bl	4014c0 <dcgettext@plt>
  4051dc:	ldp	x3, x4, [x20]
  4051e0:	ldp	x5, x6, [x20, #16]
  4051e4:	ldp	x7, x8, [x20, #32]
  4051e8:	mov	x2, x0
  4051ec:	b	40521c <__fxstatat@plt+0x3cec>
  4051f0:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4051f4:	add	x1, x1, #0xbf7
  4051f8:	mov	w2, #0x5                   	// #5
  4051fc:	mov	x0, xzr
  405200:	bl	4014c0 <dcgettext@plt>
  405204:	ldr	x9, [x20, #48]
  405208:	ldp	x3, x4, [x20]
  40520c:	ldp	x5, x6, [x20, #16]
  405210:	ldp	x7, x8, [x20, #32]
  405214:	mov	x2, x0
  405218:	str	x9, [sp, #8]
  40521c:	mov	w1, #0x1                   	// #1
  405220:	str	x8, [sp]
  405224:	b	405294 <__fxstatat@plt+0x3d64>
  405228:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  40522c:	add	x1, x1, #0xc53
  405230:	mov	w2, #0x5                   	// #5
  405234:	mov	x0, xzr
  405238:	bl	4014c0 <dcgettext@plt>
  40523c:	ldp	x3, x4, [x20]
  405240:	ldp	x5, x6, [x20, #16]
  405244:	ldr	x7, [x20, #32]
  405248:	ldur	q0, [x20, #40]
  40524c:	ldp	x8, x9, [x20, #56]
  405250:	mov	x2, x0
  405254:	str	x9, [sp, #24]
  405258:	b	405288 <__fxstatat@plt+0x3d58>
  40525c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405260:	add	x1, x1, #0xc23
  405264:	mov	w2, #0x5                   	// #5
  405268:	mov	x0, xzr
  40526c:	bl	4014c0 <dcgettext@plt>
  405270:	ldp	x3, x4, [x20]
  405274:	ldp	x5, x6, [x20, #16]
  405278:	ldr	x7, [x20, #32]
  40527c:	ldur	q0, [x20, #40]
  405280:	ldr	x8, [x20, #56]
  405284:	mov	x2, x0
  405288:	mov	w1, #0x1                   	// #1
  40528c:	str	x8, [sp, #16]
  405290:	str	q0, [sp]
  405294:	mov	x0, x19
  405298:	bl	401420 <__fprintf_chk@plt>
  40529c:	ldp	x20, x19, [sp, #64]
  4052a0:	ldr	x21, [sp, #48]
  4052a4:	ldp	x29, x30, [sp, #32]
  4052a8:	add	sp, sp, #0x50
  4052ac:	ret
  4052b0:	stp	x29, x30, [sp, #-16]!
  4052b4:	mov	x8, xzr
  4052b8:	mov	x29, sp
  4052bc:	ldr	x9, [x4, x8, lsl #3]
  4052c0:	add	x8, x8, #0x1
  4052c4:	cbnz	x9, 4052bc <__fxstatat@plt+0x3d8c>
  4052c8:	sub	x5, x8, #0x1
  4052cc:	bl	405008 <__fxstatat@plt+0x3ad8>
  4052d0:	ldp	x29, x30, [sp], #16
  4052d4:	ret
  4052d8:	sub	sp, sp, #0x60
  4052dc:	mov	x5, xzr
  4052e0:	mov	x8, sp
  4052e4:	stp	x29, x30, [sp, #80]
  4052e8:	add	x29, sp, #0x50
  4052ec:	ldrsw	x9, [x4, #24]
  4052f0:	tbz	w9, #31, 405304 <__fxstatat@plt+0x3dd4>
  4052f4:	add	w10, w9, #0x8
  4052f8:	cmp	w10, #0x0
  4052fc:	str	w10, [x4, #24]
  405300:	b.le	40532c <__fxstatat@plt+0x3dfc>
  405304:	ldr	x9, [x4]
  405308:	add	x10, x9, #0x8
  40530c:	str	x10, [x4]
  405310:	ldr	x9, [x9]
  405314:	str	x9, [x8, x5, lsl #3]
  405318:	cbz	x9, 405338 <__fxstatat@plt+0x3e08>
  40531c:	add	x5, x5, #0x1
  405320:	cmp	x5, #0xa
  405324:	b.ne	4052ec <__fxstatat@plt+0x3dbc>  // b.any
  405328:	b	405338 <__fxstatat@plt+0x3e08>
  40532c:	ldr	x10, [x4, #8]
  405330:	add	x9, x10, x9
  405334:	b	405310 <__fxstatat@plt+0x3de0>
  405338:	mov	x4, sp
  40533c:	bl	405008 <__fxstatat@plt+0x3ad8>
  405340:	ldp	x29, x30, [sp, #80]
  405344:	add	sp, sp, #0x60
  405348:	ret
  40534c:	sub	sp, sp, #0xf0
  405350:	stp	x29, x30, [sp, #224]
  405354:	add	x29, sp, #0xe0
  405358:	mov	x8, #0xffffffffffffffe0    	// #-32
  40535c:	mov	x9, sp
  405360:	sub	x10, x29, #0x60
  405364:	movk	x8, #0xff80, lsl #32
  405368:	add	x11, x29, #0x10
  40536c:	add	x9, x9, #0x80
  405370:	add	x10, x10, #0x20
  405374:	stp	x9, x8, [x29, #-16]
  405378:	stp	x11, x10, [x29, #-32]
  40537c:	stp	x4, x5, [x29, #-96]
  405380:	stp	x6, x7, [x29, #-80]
  405384:	stp	q0, q1, [sp]
  405388:	ldp	q0, q1, [x29, #-32]
  40538c:	sub	x4, x29, #0x40
  405390:	stp	q2, q3, [sp, #32]
  405394:	stp	q4, q5, [sp, #64]
  405398:	stp	q6, q7, [sp, #96]
  40539c:	stp	q0, q1, [x29, #-64]
  4053a0:	bl	4052d8 <__fxstatat@plt+0x3da8>
  4053a4:	ldp	x29, x30, [sp, #224]
  4053a8:	add	sp, sp, #0xf0
  4053ac:	ret
  4053b0:	stp	x29, x30, [sp, #-16]!
  4053b4:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4053b8:	add	x1, x1, #0xcc3
  4053bc:	mov	w2, #0x5                   	// #5
  4053c0:	mov	x0, xzr
  4053c4:	mov	x29, sp
  4053c8:	bl	4014c0 <dcgettext@plt>
  4053cc:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  4053d0:	mov	x1, x0
  4053d4:	add	x2, x2, #0xcd8
  4053d8:	mov	w0, #0x1                   	// #1
  4053dc:	bl	401360 <__printf_chk@plt>
  4053e0:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  4053e4:	add	x1, x1, #0xcee
  4053e8:	mov	w2, #0x5                   	// #5
  4053ec:	mov	x0, xzr
  4053f0:	bl	4014c0 <dcgettext@plt>
  4053f4:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  4053f8:	adrp	x3, 406000 <__fxstatat@plt+0x4ad0>
  4053fc:	mov	x1, x0
  405400:	add	x2, x2, #0x60b
  405404:	add	x3, x3, #0x6dd
  405408:	mov	w0, #0x1                   	// #1
  40540c:	bl	401360 <__printf_chk@plt>
  405410:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405414:	add	x1, x1, #0xd02
  405418:	mov	w2, #0x5                   	// #5
  40541c:	mov	x0, xzr
  405420:	bl	4014c0 <dcgettext@plt>
  405424:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  405428:	ldr	x1, [x8, #544]
  40542c:	bl	4014d0 <fputs_unlocked@plt>
  405430:	ldp	x29, x30, [sp], #16
  405434:	ret
  405438:	stp	x29, x30, [sp, #-16]!
  40543c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405440:	udiv	x8, x8, x1
  405444:	cmp	x8, x0
  405448:	mov	x29, sp
  40544c:	b.cc	405460 <__fxstatat@plt+0x3f30>  // b.lo, b.ul, b.last
  405450:	mul	x0, x1, x0
  405454:	bl	405464 <__fxstatat@plt+0x3f34>
  405458:	ldp	x29, x30, [sp], #16
  40545c:	ret
  405460:	bl	405668 <__fxstatat@plt+0x4138>
  405464:	stp	x29, x30, [sp, #-32]!
  405468:	str	x19, [sp, #16]
  40546c:	mov	x29, sp
  405470:	mov	x19, x0
  405474:	bl	401320 <malloc@plt>
  405478:	cbz	x19, 405480 <__fxstatat@plt+0x3f50>
  40547c:	cbz	x0, 40548c <__fxstatat@plt+0x3f5c>
  405480:	ldr	x19, [sp, #16]
  405484:	ldp	x29, x30, [sp], #32
  405488:	ret
  40548c:	bl	405668 <__fxstatat@plt+0x4138>
  405490:	stp	x29, x30, [sp, #-16]!
  405494:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  405498:	udiv	x8, x8, x2
  40549c:	cmp	x8, x1
  4054a0:	mov	x29, sp
  4054a4:	b.cc	4054b8 <__fxstatat@plt+0x3f88>  // b.lo, b.ul, b.last
  4054a8:	mul	x1, x2, x1
  4054ac:	bl	4054bc <__fxstatat@plt+0x3f8c>
  4054b0:	ldp	x29, x30, [sp], #16
  4054b4:	ret
  4054b8:	bl	405668 <__fxstatat@plt+0x4138>
  4054bc:	stp	x29, x30, [sp, #-32]!
  4054c0:	str	x19, [sp, #16]
  4054c4:	mov	x19, x1
  4054c8:	mov	x29, sp
  4054cc:	cbz	x0, 4054e0 <__fxstatat@plt+0x3fb0>
  4054d0:	cbnz	x19, 4054e0 <__fxstatat@plt+0x3fb0>
  4054d4:	bl	401460 <free@plt>
  4054d8:	mov	x0, xzr
  4054dc:	b	4054f0 <__fxstatat@plt+0x3fc0>
  4054e0:	mov	x1, x19
  4054e4:	bl	4013b0 <realloc@plt>
  4054e8:	cbz	x19, 4054f0 <__fxstatat@plt+0x3fc0>
  4054ec:	cbz	x0, 4054fc <__fxstatat@plt+0x3fcc>
  4054f0:	ldr	x19, [sp, #16]
  4054f4:	ldp	x29, x30, [sp], #32
  4054f8:	ret
  4054fc:	bl	405668 <__fxstatat@plt+0x4138>
  405500:	stp	x29, x30, [sp, #-16]!
  405504:	ldr	x8, [x1]
  405508:	mov	x29, sp
  40550c:	cbz	x0, 405530 <__fxstatat@plt+0x4000>
  405510:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  405514:	movk	x9, #0x5554
  405518:	udiv	x9, x9, x2
  40551c:	cmp	x9, x8
  405520:	b.ls	405568 <__fxstatat@plt+0x4038>  // b.plast
  405524:	add	x8, x8, x8, lsr #1
  405528:	add	x8, x8, #0x1
  40552c:	b	405554 <__fxstatat@plt+0x4024>
  405530:	cbnz	x8, 405544 <__fxstatat@plt+0x4014>
  405534:	mov	w8, #0x80                  	// #128
  405538:	udiv	x8, x8, x2
  40553c:	cmp	x2, #0x80
  405540:	cinc	x8, x8, hi  // hi = pmore
  405544:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  405548:	udiv	x9, x9, x2
  40554c:	cmp	x9, x8
  405550:	b.cc	405568 <__fxstatat@plt+0x4038>  // b.lo, b.ul, b.last
  405554:	str	x8, [x1]
  405558:	mul	x1, x8, x2
  40555c:	bl	4054bc <__fxstatat@plt+0x3f8c>
  405560:	ldp	x29, x30, [sp], #16
  405564:	ret
  405568:	bl	405668 <__fxstatat@plt+0x4138>
  40556c:	stp	x29, x30, [sp, #-16]!
  405570:	mov	x29, sp
  405574:	bl	405464 <__fxstatat@plt+0x3f34>
  405578:	ldp	x29, x30, [sp], #16
  40557c:	ret
  405580:	stp	x29, x30, [sp, #-16]!
  405584:	mov	w2, #0x1                   	// #1
  405588:	mov	x29, sp
  40558c:	bl	405500 <__fxstatat@plt+0x3fd0>
  405590:	ldp	x29, x30, [sp], #16
  405594:	ret
  405598:	stp	x29, x30, [sp, #-32]!
  40559c:	stp	x20, x19, [sp, #16]
  4055a0:	mov	x29, sp
  4055a4:	mov	x19, x0
  4055a8:	bl	405464 <__fxstatat@plt+0x3f34>
  4055ac:	mov	w1, wzr
  4055b0:	mov	x2, x19
  4055b4:	mov	x20, x0
  4055b8:	bl	401370 <memset@plt>
  4055bc:	mov	x0, x20
  4055c0:	ldp	x20, x19, [sp, #16]
  4055c4:	ldp	x29, x30, [sp], #32
  4055c8:	ret
  4055cc:	stp	x29, x30, [sp, #-16]!
  4055d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4055d4:	udiv	x8, x8, x1
  4055d8:	cmp	x8, x0
  4055dc:	mov	x29, sp
  4055e0:	b.cc	4055f4 <__fxstatat@plt+0x40c4>  // b.lo, b.ul, b.last
  4055e4:	bl	4056f0 <__fxstatat@plt+0x41c0>
  4055e8:	cbz	x0, 4055f4 <__fxstatat@plt+0x40c4>
  4055ec:	ldp	x29, x30, [sp], #16
  4055f0:	ret
  4055f4:	bl	405668 <__fxstatat@plt+0x4138>
  4055f8:	stp	x29, x30, [sp, #-48]!
  4055fc:	stp	x20, x19, [sp, #32]
  405600:	mov	x20, x0
  405604:	mov	x0, x1
  405608:	str	x21, [sp, #16]
  40560c:	mov	x29, sp
  405610:	mov	x19, x1
  405614:	bl	405464 <__fxstatat@plt+0x3f34>
  405618:	mov	x1, x20
  40561c:	mov	x2, x19
  405620:	mov	x21, x0
  405624:	bl	401230 <memcpy@plt>
  405628:	mov	x0, x21
  40562c:	ldp	x20, x19, [sp, #32]
  405630:	ldr	x21, [sp, #16]
  405634:	ldp	x29, x30, [sp], #48
  405638:	ret
  40563c:	stp	x29, x30, [sp, #-32]!
  405640:	str	x19, [sp, #16]
  405644:	mov	x29, sp
  405648:	mov	x19, x0
  40564c:	bl	401270 <strlen@plt>
  405650:	add	x1, x0, #0x1
  405654:	mov	x0, x19
  405658:	bl	4055f8 <__fxstatat@plt+0x40c8>
  40565c:	ldr	x19, [sp, #16]
  405660:	ldp	x29, x30, [sp], #32
  405664:	ret
  405668:	stp	x29, x30, [sp, #-32]!
  40566c:	str	x19, [sp, #16]
  405670:	adrp	x8, 418000 <__fxstatat@plt+0x16ad0>
  405674:	ldr	w19, [x8, #424]
  405678:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  40567c:	add	x1, x1, #0xd72
  405680:	mov	w2, #0x5                   	// #5
  405684:	mov	x0, xzr
  405688:	mov	x29, sp
  40568c:	bl	4014c0 <dcgettext@plt>
  405690:	adrp	x2, 406000 <__fxstatat@plt+0x4ad0>
  405694:	mov	x3, x0
  405698:	add	x2, x2, #0x81d
  40569c:	mov	w0, w19
  4056a0:	mov	w1, wzr
  4056a4:	bl	401290 <error@plt>
  4056a8:	bl	4013e0 <abort@plt>
  4056ac:	stp	x29, x30, [sp, #-32]!
  4056b0:	mov	x0, xzr
  4056b4:	mov	x1, xzr
  4056b8:	str	x19, [sp, #16]
  4056bc:	mov	x29, sp
  4056c0:	bl	401260 <getcwd@plt>
  4056c4:	mov	x19, x0
  4056c8:	cbnz	x0, 4056dc <__fxstatat@plt+0x41ac>
  4056cc:	bl	401500 <__errno_location@plt>
  4056d0:	ldr	w8, [x0]
  4056d4:	cmp	w8, #0xc
  4056d8:	b.eq	4056ec <__fxstatat@plt+0x41bc>  // b.none
  4056dc:	mov	x0, x19
  4056e0:	ldr	x19, [sp, #16]
  4056e4:	ldp	x29, x30, [sp], #32
  4056e8:	ret
  4056ec:	bl	405668 <__fxstatat@plt+0x4138>
  4056f0:	stp	x29, x30, [sp, #-16]!
  4056f4:	mov	x8, x1
  4056f8:	mov	w1, #0x1                   	// #1
  4056fc:	mov	w9, #0x1                   	// #1
  405700:	mov	x29, sp
  405704:	cbz	x0, 405738 <__fxstatat@plt+0x4208>
  405708:	cbz	x8, 405738 <__fxstatat@plt+0x4208>
  40570c:	umulh	x10, x8, x0
  405710:	mov	x1, x8
  405714:	mov	x9, x0
  405718:	cbz	x10, 405738 <__fxstatat@plt+0x4208>
  40571c:	bl	401500 <__errno_location@plt>
  405720:	mov	x8, x0
  405724:	mov	w9, #0xc                   	// #12
  405728:	mov	x0, xzr
  40572c:	str	w9, [x8]
  405730:	ldp	x29, x30, [sp], #16
  405734:	ret
  405738:	mov	x0, x9
  40573c:	bl	401390 <calloc@plt>
  405740:	ldp	x29, x30, [sp], #16
  405744:	ret
  405748:	sub	sp, sp, #0x40
  40574c:	stp	x29, x30, [sp, #16]
  405750:	add	x29, sp, #0x10
  405754:	cmp	x0, #0x0
  405758:	sub	x8, x29, #0x4
  40575c:	stp	x20, x19, [sp, #48]
  405760:	csel	x20, x8, x0, eq  // eq = none
  405764:	mov	x0, x20
  405768:	stp	x22, x21, [sp, #32]
  40576c:	mov	x22, x2
  405770:	mov	x19, x1
  405774:	bl	401220 <mbrtowc@plt>
  405778:	mov	x21, x0
  40577c:	cbz	x22, 4057a0 <__fxstatat@plt+0x4270>
  405780:	cmn	x21, #0x2
  405784:	b.cc	4057a0 <__fxstatat@plt+0x4270>  // b.lo, b.ul, b.last
  405788:	mov	w0, wzr
  40578c:	bl	405c14 <__fxstatat@plt+0x46e4>
  405790:	tbnz	w0, #0, 4057a0 <__fxstatat@plt+0x4270>
  405794:	ldrb	w8, [x19]
  405798:	mov	w21, #0x1                   	// #1
  40579c:	str	w8, [x20]
  4057a0:	mov	x0, x21
  4057a4:	ldp	x20, x19, [sp, #48]
  4057a8:	ldp	x22, x21, [sp, #32]
  4057ac:	ldp	x29, x30, [sp, #16]
  4057b0:	add	sp, sp, #0x40
  4057b4:	ret
  4057b8:	neg	w8, w1
  4057bc:	ror	x0, x0, x8
  4057c0:	ret
  4057c4:	ror	x0, x0, x1
  4057c8:	ret
  4057cc:	neg	w8, w1
  4057d0:	ror	w0, w0, w8
  4057d4:	ret
  4057d8:	ror	w0, w0, w1
  4057dc:	ret
  4057e0:	sxtw	x9, w1
  4057e4:	neg	x9, x9
  4057e8:	lsl	x8, x0, x1
  4057ec:	lsr	x9, x0, x9
  4057f0:	orr	x0, x9, x8
  4057f4:	ret
  4057f8:	sxtw	x9, w1
  4057fc:	neg	x9, x9
  405800:	lsr	x8, x0, x1
  405804:	lsl	x9, x0, x9
  405808:	orr	x0, x9, x8
  40580c:	ret
  405810:	neg	w10, w1
  405814:	and	w8, w0, #0xffff
  405818:	and	w9, w1, #0xf
  40581c:	and	w10, w10, #0xf
  405820:	lsl	w9, w0, w9
  405824:	lsr	w8, w8, w10
  405828:	orr	w0, w9, w8
  40582c:	ret
  405830:	and	w8, w0, #0xffff
  405834:	and	w9, w1, #0xf
  405838:	neg	w10, w1
  40583c:	lsr	w8, w8, w9
  405840:	and	w9, w10, #0xf
  405844:	lsl	w9, w0, w9
  405848:	orr	w0, w9, w8
  40584c:	ret
  405850:	neg	w10, w1
  405854:	and	w8, w0, #0xff
  405858:	and	w9, w1, #0x7
  40585c:	and	w10, w10, #0x7
  405860:	lsl	w9, w0, w9
  405864:	lsr	w8, w8, w10
  405868:	orr	w0, w9, w8
  40586c:	ret
  405870:	and	w8, w0, #0xff
  405874:	and	w9, w1, #0x7
  405878:	neg	w10, w1
  40587c:	lsr	w8, w8, w9
  405880:	and	w9, w10, #0x7
  405884:	lsl	w9, w0, w9
  405888:	orr	w0, w9, w8
  40588c:	ret
  405890:	sub	w9, w0, #0x41
  405894:	mov	w8, w0
  405898:	cmp	w9, #0x39
  40589c:	mov	w0, #0x1                   	// #1
  4058a0:	b.hi	4058b8 <__fxstatat@plt+0x4388>  // b.pmore
  4058a4:	mov	w10, #0x1                   	// #1
  4058a8:	lsl	x9, x10, x9
  4058ac:	tst	x9, #0x3ffffff03ffffff
  4058b0:	b.eq	4058b8 <__fxstatat@plt+0x4388>  // b.none
  4058b4:	ret
  4058b8:	sub	w8, w8, #0x30
  4058bc:	cmp	w8, #0xa
  4058c0:	b.cc	4058b4 <__fxstatat@plt+0x4384>  // b.lo, b.ul, b.last
  4058c4:	mov	w0, wzr
  4058c8:	ret
  4058cc:	sub	w8, w0, #0x41
  4058d0:	cmp	w8, #0x39
  4058d4:	b.hi	4058e8 <__fxstatat@plt+0x43b8>  // b.pmore
  4058d8:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  4058dc:	lsr	x8, x9, x8
  4058e0:	and	w0, w8, #0x1
  4058e4:	ret
  4058e8:	mov	w0, wzr
  4058ec:	ret
  4058f0:	cmp	w0, #0x80
  4058f4:	cset	w0, cc  // cc = lo, ul, last
  4058f8:	ret
  4058fc:	cmp	w0, #0x20
  405900:	cset	w8, eq  // eq = none
  405904:	cmp	w0, #0x9
  405908:	cset	w9, eq  // eq = none
  40590c:	orr	w0, w8, w9
  405910:	ret
  405914:	mov	w8, w0
  405918:	cmp	w0, #0x20
  40591c:	mov	w0, #0x1                   	// #1
  405920:	b.cs	405928 <__fxstatat@plt+0x43f8>  // b.hs, b.nlast
  405924:	ret
  405928:	cmp	w8, #0x7f
  40592c:	b.eq	405924 <__fxstatat@plt+0x43f4>  // b.none
  405930:	mov	w0, wzr
  405934:	ret
  405938:	sub	w8, w0, #0x30
  40593c:	cmp	w8, #0xa
  405940:	cset	w0, cc  // cc = lo, ul, last
  405944:	ret
  405948:	sub	w8, w0, #0x21
  40594c:	cmp	w8, #0x5e
  405950:	cset	w0, cc  // cc = lo, ul, last
  405954:	ret
  405958:	sub	w8, w0, #0x61
  40595c:	cmp	w8, #0x1a
  405960:	cset	w0, cc  // cc = lo, ul, last
  405964:	ret
  405968:	sub	w8, w0, #0x20
  40596c:	cmp	w8, #0x5f
  405970:	cset	w0, cc  // cc = lo, ul, last
  405974:	ret
  405978:	sub	w8, w0, #0x21
  40597c:	cmp	w8, #0x5d
  405980:	b.hi	4059a4 <__fxstatat@plt+0x4474>  // b.pmore
  405984:	adrp	x9, 406000 <__fxstatat@plt+0x4ad0>
  405988:	add	x9, x9, #0xd83
  40598c:	adr	x10, 4059a0 <__fxstatat@plt+0x4470>
  405990:	ldrb	w11, [x9, x8]
  405994:	add	x10, x10, x11, lsl #2
  405998:	mov	w0, #0x1                   	// #1
  40599c:	br	x10
  4059a0:	ret
  4059a4:	mov	w0, wzr
  4059a8:	ret
  4059ac:	sub	w8, w0, #0x9
  4059b0:	cmp	w8, #0x17
  4059b4:	b.hi	4059cc <__fxstatat@plt+0x449c>  // b.pmore
  4059b8:	mov	w9, #0x1f                  	// #31
  4059bc:	movk	w9, #0x80, lsl #16
  4059c0:	lsr	w8, w9, w8
  4059c4:	and	w0, w8, #0x1
  4059c8:	ret
  4059cc:	mov	w0, wzr
  4059d0:	ret
  4059d4:	sub	w8, w0, #0x41
  4059d8:	cmp	w8, #0x1a
  4059dc:	cset	w0, cc  // cc = lo, ul, last
  4059e0:	ret
  4059e4:	sub	w8, w0, #0x30
  4059e8:	cmp	w8, #0x36
  4059ec:	b.hi	405a04 <__fxstatat@plt+0x44d4>  // b.pmore
  4059f0:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  4059f4:	movk	x9, #0x3ff
  4059f8:	lsr	x8, x9, x8
  4059fc:	and	w0, w8, #0x1
  405a00:	ret
  405a04:	mov	w0, wzr
  405a08:	ret
  405a0c:	sub	w8, w0, #0x41
  405a10:	add	w9, w0, #0x20
  405a14:	cmp	w8, #0x1a
  405a18:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  405a1c:	ret
  405a20:	sub	w8, w0, #0x61
  405a24:	sub	w9, w0, #0x20
  405a28:	cmp	w8, #0x1a
  405a2c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  405a30:	ret
  405a34:	stp	x29, x30, [sp, #-48]!
  405a38:	str	x21, [sp, #16]
  405a3c:	stp	x20, x19, [sp, #32]
  405a40:	mov	x29, sp
  405a44:	mov	x20, x0
  405a48:	bl	4012e0 <__fpending@plt>
  405a4c:	mov	x19, x0
  405a50:	mov	x0, x20
  405a54:	bl	4012b0 <ferror_unlocked@plt>
  405a58:	mov	w21, w0
  405a5c:	mov	x0, x20
  405a60:	bl	405cdc <__fxstatat@plt+0x47ac>
  405a64:	cbz	w21, 405a88 <__fxstatat@plt+0x4558>
  405a68:	cbnz	w0, 405a74 <__fxstatat@plt+0x4544>
  405a6c:	bl	401500 <__errno_location@plt>
  405a70:	str	wzr, [x0]
  405a74:	mov	w0, #0xffffffff            	// #-1
  405a78:	ldp	x20, x19, [sp, #32]
  405a7c:	ldr	x21, [sp, #16]
  405a80:	ldp	x29, x30, [sp], #48
  405a84:	ret
  405a88:	cbz	w0, 405a78 <__fxstatat@plt+0x4548>
  405a8c:	cbnz	x19, 405a68 <__fxstatat@plt+0x4538>
  405a90:	bl	401500 <__errno_location@plt>
  405a94:	ldr	w8, [x0]
  405a98:	cmp	w8, #0x9
  405a9c:	csetm	w0, ne  // ne = any
  405aa0:	b	405a78 <__fxstatat@plt+0x4548>
  405aa4:	stp	x29, x30, [sp, #-16]!
  405aa8:	mov	x29, sp
  405aac:	bl	405b18 <__fxstatat@plt+0x45e8>
  405ab0:	cbz	x0, 405abc <__fxstatat@plt+0x458c>
  405ab4:	ldp	x29, x30, [sp], #16
  405ab8:	ret
  405abc:	bl	405668 <__fxstatat@plt+0x4138>
  405ac0:	stp	x29, x30, [sp, #-48]!
  405ac4:	str	x21, [sp, #16]
  405ac8:	stp	x20, x19, [sp, #32]
  405acc:	mov	x20, x0
  405ad0:	ldrb	w8, [x20], #-1
  405ad4:	mov	x29, sp
  405ad8:	mov	x19, x0
  405adc:	cmp	w8, #0x2f
  405ae0:	cset	w21, eq  // eq = none
  405ae4:	bl	405b84 <__fxstatat@plt+0x4654>
  405ae8:	sub	x8, x0, x19
  405aec:	mov	x0, x8
  405af0:	cmp	x8, x21
  405af4:	b.ls	405b08 <__fxstatat@plt+0x45d8>  // b.plast
  405af8:	ldrb	w8, [x20, x0]
  405afc:	cmp	w8, #0x2f
  405b00:	sub	x8, x0, #0x1
  405b04:	b.eq	405aec <__fxstatat@plt+0x45bc>  // b.none
  405b08:	ldp	x20, x19, [sp, #32]
  405b0c:	ldr	x21, [sp, #16]
  405b10:	ldp	x29, x30, [sp], #48
  405b14:	ret
  405b18:	stp	x29, x30, [sp, #-48]!
  405b1c:	str	x21, [sp, #16]
  405b20:	stp	x20, x19, [sp, #32]
  405b24:	mov	x29, sp
  405b28:	mov	x21, x0
  405b2c:	bl	405ac0 <__fxstatat@plt+0x4590>
  405b30:	cmp	x0, #0x0
  405b34:	cinc	x8, x0, eq  // eq = none
  405b38:	mov	x20, x0
  405b3c:	add	x0, x8, #0x1
  405b40:	bl	401320 <malloc@plt>
  405b44:	mov	x19, x0
  405b48:	cbz	x0, 405b70 <__fxstatat@plt+0x4640>
  405b4c:	mov	x0, x19
  405b50:	mov	x1, x21
  405b54:	mov	x2, x20
  405b58:	bl	401230 <memcpy@plt>
  405b5c:	cbnz	x20, 405b6c <__fxstatat@plt+0x463c>
  405b60:	mov	w8, #0x2e                  	// #46
  405b64:	mov	w20, #0x1                   	// #1
  405b68:	strb	w8, [x19]
  405b6c:	strb	wzr, [x19, x20]
  405b70:	mov	x0, x19
  405b74:	ldp	x20, x19, [sp, #32]
  405b78:	ldr	x21, [sp, #16]
  405b7c:	ldp	x29, x30, [sp], #48
  405b80:	ret
  405b84:	sub	x0, x0, #0x1
  405b88:	ldrb	w8, [x0, #1]!
  405b8c:	cmp	w8, #0x2f
  405b90:	b.eq	405b88 <__fxstatat@plt+0x4658>  // b.none
  405b94:	mov	w8, wzr
  405b98:	mov	x9, x0
  405b9c:	b	405ba8 <__fxstatat@plt+0x4678>
  405ba0:	mov	w8, #0x1                   	// #1
  405ba4:	add	x9, x9, #0x1
  405ba8:	ldrb	w10, [x9]
  405bac:	cmp	w10, #0x2f
  405bb0:	b.eq	405ba0 <__fxstatat@plt+0x4670>  // b.none
  405bb4:	cbz	w10, 405bcc <__fxstatat@plt+0x469c>
  405bb8:	tst	w8, #0x1
  405bbc:	mov	w8, wzr
  405bc0:	csel	x0, x9, x0, ne  // ne = any
  405bc4:	add	x9, x9, #0x1
  405bc8:	b	405ba8 <__fxstatat@plt+0x4678>
  405bcc:	ret
  405bd0:	stp	x29, x30, [sp, #-32]!
  405bd4:	str	x19, [sp, #16]
  405bd8:	mov	x29, sp
  405bdc:	mov	x19, x0
  405be0:	bl	401270 <strlen@plt>
  405be4:	mov	x8, x0
  405be8:	sub	x9, x19, #0x1
  405bec:	mov	x0, x8
  405bf0:	cmp	x8, #0x2
  405bf4:	b.cc	405c08 <__fxstatat@plt+0x46d8>  // b.lo, b.ul, b.last
  405bf8:	ldrb	w8, [x9, x0]
  405bfc:	cmp	w8, #0x2f
  405c00:	sub	x8, x0, #0x1
  405c04:	b.eq	405bec <__fxstatat@plt+0x46bc>  // b.none
  405c08:	ldr	x19, [sp, #16]
  405c0c:	ldp	x29, x30, [sp], #32
  405c10:	ret
  405c14:	stp	x29, x30, [sp, #-32]!
  405c18:	mov	x1, xzr
  405c1c:	str	x19, [sp, #16]
  405c20:	mov	x29, sp
  405c24:	bl	401520 <setlocale@plt>
  405c28:	cbz	x0, 405c54 <__fxstatat@plt+0x4724>
  405c2c:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405c30:	add	x1, x1, #0xde1
  405c34:	mov	x19, x0
  405c38:	bl	401430 <strcmp@plt>
  405c3c:	cbz	w0, 405c5c <__fxstatat@plt+0x472c>
  405c40:	adrp	x1, 406000 <__fxstatat@plt+0x4ad0>
  405c44:	add	x1, x1, #0xde3
  405c48:	mov	x0, x19
  405c4c:	bl	401430 <strcmp@plt>
  405c50:	cbz	w0, 405c5c <__fxstatat@plt+0x472c>
  405c54:	mov	w0, #0x1                   	// #1
  405c58:	b	405c60 <__fxstatat@plt+0x4730>
  405c5c:	mov	w0, wzr
  405c60:	ldr	x19, [sp, #16]
  405c64:	ldp	x29, x30, [sp], #32
  405c68:	ret
  405c6c:	ldrb	w9, [x0]
  405c70:	cbz	w9, 405c90 <__fxstatat@plt+0x4760>
  405c74:	mov	x8, xzr
  405c78:	add	x10, x0, #0x1
  405c7c:	ror	x8, x8, #55
  405c80:	add	x8, x8, w9, uxtb
  405c84:	ldrb	w9, [x10], #1
  405c88:	cbnz	w9, 405c7c <__fxstatat@plt+0x474c>
  405c8c:	b	405c94 <__fxstatat@plt+0x4764>
  405c90:	mov	x8, xzr
  405c94:	udiv	x9, x8, x1
  405c98:	msub	x0, x9, x1, x8
  405c9c:	ret
  405ca0:	stp	x29, x30, [sp, #-16]!
  405ca4:	mov	w0, #0xe                   	// #14
  405ca8:	mov	x29, sp
  405cac:	bl	401310 <nl_langinfo@plt>
  405cb0:	adrp	x8, 406000 <__fxstatat@plt+0x4ad0>
  405cb4:	add	x8, x8, #0xb47
  405cb8:	cmp	x0, #0x0
  405cbc:	csel	x8, x8, x0, eq  // eq = none
  405cc0:	ldrb	w9, [x8]
  405cc4:	adrp	x10, 406000 <__fxstatat@plt+0x4ad0>
  405cc8:	add	x10, x10, #0xde9
  405ccc:	cmp	w9, #0x0
  405cd0:	csel	x0, x10, x8, eq  // eq = none
  405cd4:	ldp	x29, x30, [sp], #16
  405cd8:	ret
  405cdc:	stp	x29, x30, [sp, #-32]!
  405ce0:	stp	x20, x19, [sp, #16]
  405ce4:	mov	x29, sp
  405ce8:	mov	x19, x0
  405cec:	bl	4012f0 <fileno@plt>
  405cf0:	tbnz	w0, #31, 405d34 <__fxstatat@plt+0x4804>
  405cf4:	mov	x0, x19
  405cf8:	bl	4014e0 <__freading@plt>
  405cfc:	cbz	w0, 405d1c <__fxstatat@plt+0x47ec>
  405d00:	mov	x0, x19
  405d04:	bl	4012f0 <fileno@plt>
  405d08:	mov	w2, #0x1                   	// #1
  405d0c:	mov	x1, xzr
  405d10:	bl	4012d0 <lseek@plt>
  405d14:	cmn	x0, #0x1
  405d18:	b.eq	405d40 <__fxstatat@plt+0x4810>  // b.none
  405d1c:	mov	x0, x19
  405d20:	bl	405d68 <__fxstatat@plt+0x4838>
  405d24:	cbz	w0, 405d40 <__fxstatat@plt+0x4810>
  405d28:	bl	401500 <__errno_location@plt>
  405d2c:	ldr	w20, [x0]
  405d30:	b	405d44 <__fxstatat@plt+0x4814>
  405d34:	mov	x0, x19
  405d38:	bl	401300 <fclose@plt>
  405d3c:	b	405d5c <__fxstatat@plt+0x482c>
  405d40:	mov	w20, wzr
  405d44:	mov	x0, x19
  405d48:	bl	401300 <fclose@plt>
  405d4c:	cbz	w20, 405d5c <__fxstatat@plt+0x482c>
  405d50:	bl	401500 <__errno_location@plt>
  405d54:	str	w20, [x0]
  405d58:	mov	w0, #0xffffffff            	// #-1
  405d5c:	ldp	x20, x19, [sp, #16]
  405d60:	ldp	x29, x30, [sp], #32
  405d64:	ret
  405d68:	stp	x29, x30, [sp, #-32]!
  405d6c:	str	x19, [sp, #16]
  405d70:	mov	x19, x0
  405d74:	mov	x29, sp
  405d78:	cbz	x0, 405d90 <__fxstatat@plt+0x4860>
  405d7c:	mov	x0, x19
  405d80:	bl	4014e0 <__freading@plt>
  405d84:	cbz	w0, 405d90 <__fxstatat@plt+0x4860>
  405d88:	mov	x0, x19
  405d8c:	bl	405da4 <__fxstatat@plt+0x4874>
  405d90:	mov	x0, x19
  405d94:	bl	4014a0 <fflush@plt>
  405d98:	ldr	x19, [sp, #16]
  405d9c:	ldp	x29, x30, [sp], #32
  405da0:	ret
  405da4:	stp	x29, x30, [sp, #-16]!
  405da8:	ldrb	w8, [x0, #1]
  405dac:	mov	x29, sp
  405db0:	tbz	w8, #0, 405dc0 <__fxstatat@plt+0x4890>
  405db4:	mov	w2, #0x1                   	// #1
  405db8:	mov	x1, xzr
  405dbc:	bl	405dc8 <__fxstatat@plt+0x4898>
  405dc0:	ldp	x29, x30, [sp], #16
  405dc4:	ret
  405dc8:	stp	x29, x30, [sp, #-48]!
  405dcc:	str	x21, [sp, #16]
  405dd0:	stp	x20, x19, [sp, #32]
  405dd4:	ldp	x9, x8, [x0, #8]
  405dd8:	mov	w20, w2
  405ddc:	mov	x19, x0
  405de0:	mov	x21, x1
  405de4:	cmp	x8, x9
  405de8:	mov	x29, sp
  405dec:	b.ne	405e04 <__fxstatat@plt+0x48d4>  // b.any
  405df0:	ldp	x9, x8, [x19, #32]
  405df4:	cmp	x8, x9
  405df8:	b.ne	405e04 <__fxstatat@plt+0x48d4>  // b.any
  405dfc:	ldr	x8, [x19, #72]
  405e00:	cbz	x8, 405e24 <__fxstatat@plt+0x48f4>
  405e04:	mov	x0, x19
  405e08:	mov	x1, x21
  405e0c:	mov	w2, w20
  405e10:	bl	401450 <fseeko@plt>
  405e14:	ldp	x20, x19, [sp, #32]
  405e18:	ldr	x21, [sp, #16]
  405e1c:	ldp	x29, x30, [sp], #48
  405e20:	ret
  405e24:	mov	x0, x19
  405e28:	bl	4012f0 <fileno@plt>
  405e2c:	mov	x1, x21
  405e30:	mov	w2, w20
  405e34:	bl	4012d0 <lseek@plt>
  405e38:	cmn	x0, #0x1
  405e3c:	b.eq	405e14 <__fxstatat@plt+0x48e4>  // b.none
  405e40:	ldr	w9, [x19]
  405e44:	mov	x8, x0
  405e48:	mov	w0, wzr
  405e4c:	str	x8, [x19, #144]
  405e50:	and	w9, w9, #0xffffffef
  405e54:	str	w9, [x19]
  405e58:	b	405e14 <__fxstatat@plt+0x48e4>
  405e5c:	nop
  405e60:	stp	x29, x30, [sp, #-64]!
  405e64:	mov	x29, sp
  405e68:	stp	x19, x20, [sp, #16]
  405e6c:	adrp	x20, 417000 <__fxstatat@plt+0x15ad0>
  405e70:	add	x20, x20, #0xdf0
  405e74:	stp	x21, x22, [sp, #32]
  405e78:	adrp	x21, 417000 <__fxstatat@plt+0x15ad0>
  405e7c:	add	x21, x21, #0xde8
  405e80:	sub	x20, x20, x21
  405e84:	mov	w22, w0
  405e88:	stp	x23, x24, [sp, #48]
  405e8c:	mov	x23, x1
  405e90:	mov	x24, x2
  405e94:	bl	4011e0 <mbrtowc@plt-0x40>
  405e98:	cmp	xzr, x20, asr #3
  405e9c:	b.eq	405ec8 <__fxstatat@plt+0x4998>  // b.none
  405ea0:	asr	x20, x20, #3
  405ea4:	mov	x19, #0x0                   	// #0
  405ea8:	ldr	x3, [x21, x19, lsl #3]
  405eac:	mov	x2, x24
  405eb0:	add	x19, x19, #0x1
  405eb4:	mov	x1, x23
  405eb8:	mov	w0, w22
  405ebc:	blr	x3
  405ec0:	cmp	x20, x19
  405ec4:	b.ne	405ea8 <__fxstatat@plt+0x4978>  // b.any
  405ec8:	ldp	x19, x20, [sp, #16]
  405ecc:	ldp	x21, x22, [sp, #32]
  405ed0:	ldp	x23, x24, [sp, #48]
  405ed4:	ldp	x29, x30, [sp], #64
  405ed8:	ret
  405edc:	nop
  405ee0:	ret
  405ee4:	nop
  405ee8:	adrp	x2, 418000 <__fxstatat@plt+0x16ad0>
  405eec:	mov	x1, #0x0                   	// #0
  405ef0:	ldr	x2, [x2, #408]
  405ef4:	b	4012c0 <__cxa_atexit@plt>
  405ef8:	mov	x2, x1
  405efc:	mov	x1, x0
  405f00:	mov	w0, #0x0                   	// #0
  405f04:	b	401510 <__xstat@plt>
  405f08:	mov	x2, x1
  405f0c:	mov	x1, x0
  405f10:	mov	w0, #0x0                   	// #0
  405f14:	b	4014b0 <__lxstat@plt>
  405f18:	mov	x4, x1
  405f1c:	mov	x5, x2
  405f20:	mov	w1, w0
  405f24:	mov	x2, x4
  405f28:	mov	w0, #0x0                   	// #0
  405f2c:	mov	w4, w3
  405f30:	mov	x3, x5
  405f34:	b	401530 <__fxstatat@plt>

Disassembly of section .fini:

0000000000405f38 <.fini>:
  405f38:	stp	x29, x30, [sp, #-16]!
  405f3c:	mov	x29, sp
  405f40:	ldp	x29, x30, [sp], #16
  405f44:	ret
