#### Verilog HDL

<img width="1058" height="452" alt="image" src="https://github.com/user-attachments/assets/7fa5337d-af8c-4bae-b6d0-7eca68fbb3d3" />
