[{"name": "\u9ad8\u5805\u5fd7", "email": "jjkao488@ms17.hinet.net", "latestUpdate": "2009-04-02 23:45:17", "objective": "1\u3001Mealy\u8207Moore\u72c0\u614b\u6a5f\u6a21\u578b\r\n2\u3001\u4f7f\u7528CAD\u5de5\u5177\u8a2d\u8a08\u6709\u9650\u72c0\u614b\u6a5f\r\n3\u3001\u72c0\u614b\u6700\u5c0f\u5316\r\n4\u3001\u540c\u6b65\u9806\u5e8f\u96fb\u8def\u7684\u5206\u6790\r\n5\u3001\u6f14\u7b97\u6cd5\u72c0\u614b\u5716\u8207\u9806\u5e8f\u96fb\u8def\u7684\u6b63\u5f0f\u6a21\u578b\r\n6\u3001\u5340\u584a\u96fb\u8def\u7684\u5efa\u7acb\r\n7\u3001\u8a2d\u8a08\u7bc4\u4f8b", "schedule": "1\u3001Mealy\u8207Moore\u72c0\u614b\u6a5f\u6a21\u578b(1\u30012\u9031)\r\n2\u3001\u4f7f\u7528CAD\u5de5\u5177\u8a2d\u8a08\u6709\u9650\u72c0\u614b\u6a5f(3\u30014\u9031)\r\n3\u3001\u72c0\u614b\u6700\u5c0f\u5316(5\u9031)\r\n4\u3001\u540c\u6b65\u9806\u5e8f\u96fb\u8def\u7684\u5206\u6790(6~8\u9031)\r\n5\u3001\u6f14\u7b97\u6cd5\u72c0\u614b\u5716\u8207\u9806\u5e8f\u96fb\u8def\u7684\u6b63\u5f0f\u6a21\u578b(9~12\u9031)\r\n6\u3001\u5340\u584a\u96fb\u8def\u7684\u5efa\u7acb(13~15\u9031)\r\n7\u3001\u8a2d\u8a08\u7bc4\u4f8b(16\u9031~)", "scorePolicy": "\u5e73\u6642\u4f5c\u696d\uff1a40%    \u671f\u4e2d\uff1a30%   \u671f\u672b\uff1a30%", "materials": "(1)Fundamental of Digital Logic with VHDL Design (Brown)(\u6ec4\u6d77)\r\n(2)\u5fae\u96fb\u5b50\u7cfb\u7d71\u4e4b\u5feb\u901f\u96db\u5f62\u88fd\u4f5c(P&L)\r\n(3)\u7cfb\u7d71\u6676\u7247\u8a2d\u8a08(\u5ed6\u88d5\u8a55)(\u5168\u83ef)\r\n(4)VHDL\u6578\u4f4d\u96fb\u8def\u8a2d\u8a08\u5be6\u52d9\u6559\u672c(\u9673\u6176\u9038)(\u5112\u6797)", "foreignLanguageTextbooks": false}]