==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.674 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.807 seconds; current allocated memory: 0.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.732 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.544 seconds; current allocated memory: 0.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.817 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 210.629 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.109 seconds; current allocated memory: 212.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,004 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>)' (hart.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.925 seconds; current allocated memory: 215.137 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 215.137 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.711 seconds; current allocated memory: 221.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 224.742 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:14:21) to (OP_AL_32I.cpp:81:1) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 247.684 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 250.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 255.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 256.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 257.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 257.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 259.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.781 seconds; current allocated memory: 262.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.739 seconds; current allocated memory: 267.367 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 271.895 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 152.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 38.553 seconds; current allocated memory: 61.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 41.746 seconds; current allocated memory: 9.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 211.133 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
ERROR: [HLS 207-3344] no viable overloaded '=' (hart.cpp:55:10)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'arith_type' to 'const ap_int<32>' for 1st argument (E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\ap_int.h:152:11)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'arith_type' to 'const volatile ap_int<32> &' for 1st argument (E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\ap_int.h:161:74)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'arith_type' to 'const ap_int<32>' for 1st argument (E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\ap_int.h:167:71)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'arith_type' to 'const volatile ap_int<32> &' for 1st argument (E:/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot\ap_int.h:171:71)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.703 seconds; current allocated memory: 2.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 210.625 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.566 seconds; current allocated memory: 212.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,242 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>)' (hart.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.009 seconds; current allocated memory: 214.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 221.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 224.684 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hart.cpp:39:57) to (hart.cpp:39:127) in function 'hart'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:14:21) to (OP_AL_32I.cpp:81:1) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:6:1)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 247.066 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 250.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 254.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 255.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 257.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.035 seconds; current allocated memory: 257.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 259.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 263.418 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.518 seconds; current allocated memory: 269.121 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 273.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 169.84 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 30.557 seconds; current allocated memory: 63.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 211.145 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.875 seconds; current allocated memory: 213.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,004 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.088 seconds; current allocated memory: 215.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 215.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 220.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 222.629 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:13:21) to (OP_AL_32I.cpp:80:1) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 244.746 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 247.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 252.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 253.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 254.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 254.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 256.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 259.680 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.812 seconds; current allocated memory: 264.500 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.457 seconds; current allocated memory: 269.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 152.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 29.204 seconds; current allocated memory: 58.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 39.978 seconds; current allocated memory: 10.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 210.801 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
ERROR: [HLS 207-812] 'gmp.h' file not found (./parameters.hpp:1:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 0.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 210.238 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.141 seconds; current allocated memory: 212.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,004 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.977 seconds; current allocated memory: 214.379 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.379 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 219.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 221.902 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:13:21) to (OP_AL_32I.cpp:80:1) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 244.023 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 246.957 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 251.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 252.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 253.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 253.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 255.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 259.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.153 seconds; current allocated memory: 264.172 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 268.461 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 152.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 26.52 seconds; current allocated memory: 58.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 93.319 seconds; current allocated memory: 10.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7vx550tffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 210.051 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.847 seconds; current allocated memory: 212.402 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,004 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 515 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.065 seconds; current allocated memory: 214.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.449 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 219.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 222.301 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:13:21) to (OP_AL_32I.cpp:80:1) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 244.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 247.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 251.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 253.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 254.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 254.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 256.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.895 seconds; current allocated memory: 260.082 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 264.742 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 269.645 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 150.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.759 seconds; current allocated memory: 59.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7vx550tffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 39.949 seconds; current allocated memory: 10.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./assignment/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 237.836 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.355 seconds; current allocated memory: 240.109 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,972 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 512 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 354 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 379 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/assignment/assignment/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.064 seconds; current allocated memory: 242.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 242.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 247.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 249.750 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:13:21) to (OP_AL_32I.cpp:80:1) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 271.879 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 274.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.966 seconds; current allocated memory: 279.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 280.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.248 seconds; current allocated memory: 281.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 281.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 283.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [RTMG 210-278] Implementing memory 'hart_rf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 287.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.726 seconds; current allocated memory: 291.727 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 296.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hart.
INFO: [VLOG 209-307] Generating Verilog RTL for hart.
INFO: [HLS 200-789] **** Estimated Fmax: 150.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 37.646 seconds; current allocated memory: 58.973 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./assignment/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 48.68 seconds; current allocated memory: 10.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 750.316 MB.
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.19 seconds. CPU system time: 1.97 seconds. Elapsed time: 12.18 seconds; current allocated memory: 750.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ4hart6ap_intILi32EES0_E2rf': Complete partitioning on dimension 1. (hart.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.45 seconds; current allocated memory: 751.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 751.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 763.145 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 774.430 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:87:1) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 807.094 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 833.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hart' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 835.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 837.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 842.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 855.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 871.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/inst' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hart/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hart' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hart_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ4hart6ap_intILi32EES0_E2rf_21' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.656 MB.
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
WARNING: [HLS 207-4675] switch condition has boolean value (top_module.cpp:23:3)
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.32 seconds. CPU system time: 3.06 seconds. Elapsed time: 19.42 seconds; current allocated memory: 757.113 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:6:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:13:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:13:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:28:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:38:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:58:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.6 seconds; current allocated memory: 758.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 770.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 783.906 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:21:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 820.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 866.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.18 seconds; current allocated memory: 869.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 871.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 872.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 873.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.57 seconds; current allocated memory: 901.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 901.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 772.496 MB.
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
WARNING: [HLS 207-4675] switch condition has boolean value (top_module.cpp:25:3)
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.62 seconds. CPU system time: 3.01 seconds. Elapsed time: 19.68 seconds; current allocated memory: 772.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:6:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:28:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:30:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:40:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:60:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.92 seconds; current allocated memory: 774.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 774.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 786.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 799.844 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:23:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 836.309 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 882.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 885.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 887.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 888.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 889.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.71 seconds; current allocated memory: 917.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 917.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 772.496 MB.
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
WARNING: [HLS 207-4675] switch condition has boolean value (top_module.cpp:25:3)
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.63 seconds. CPU system time: 3.22 seconds. Elapsed time: 19.91 seconds; current allocated memory: 772.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:6:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:28:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:30:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:40:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:60:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.66 seconds. Elapsed time: 5 seconds; current allocated memory: 774.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 774.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 786.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 799.863 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:23:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 836.320 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 882.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 885.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 887.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 888.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 889.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.61 seconds; current allocated memory: 917.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 917.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 772.496 MB.
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
WARNING: [HLS 207-4675] switch condition has boolean value (top_module.cpp:25:3)
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.62 seconds. CPU system time: 3.08 seconds. Elapsed time: 19.74 seconds; current allocated memory: 772.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:6:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:28:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:30:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:40:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:60:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.06 seconds; current allocated memory: 774.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 774.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 786.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 799.809 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:23:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 836.273 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 882.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 885.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 887.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 888.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 889.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.64 seconds; current allocated memory: 917.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 917.648 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.656 MB.
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.7 seconds. CPU system time: 3.22 seconds. Elapsed time: 20.02 seconds; current allocated memory: 757.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:6:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:12:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:27:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:29:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:39:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:55:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.98 seconds; current allocated memory: 758.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.230 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 770.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 783.938 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:23:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 820.402 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 866.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 869.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 872.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 872.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 873.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.67 seconds; current allocated memory: 901.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 901.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 227.250 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.692 seconds; current allocated memory: 229.434 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,941 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,197 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 843 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 903 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 707 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,163 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,034 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,029 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,029 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 939 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 943 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 931 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:8:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:32:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:34:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:44:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:51:44)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:60:42)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.612 seconds; current allocated memory: 232.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 232.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 239.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 242.938 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:28:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:13:21) in function 'OP_AL_32I'... converting 42 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 267.562 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 295.367 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 298.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 300.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 300.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 300.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.688 seconds; current allocated memory: 335.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.202 seconds; current allocated memory: 335.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 335.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 335.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dh_reg' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.064 seconds; current allocated memory: 377.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.564 seconds; current allocated memory: 414.066 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 416.516 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 44.799 seconds; current allocated memory: 189.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.674 seconds; current allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.945 seconds; current allocated memory: 0.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.07 seconds; current allocated memory: 0.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.032 seconds; current allocated memory: 0.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.053 seconds; current allocated memory: 0.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.379 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.302 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.488 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.969 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.288 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.738 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.864 seconds; current allocated memory: 0.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.884 seconds; current allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.347 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.383 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.334 seconds; current allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.031 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.167 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.9 seconds; current allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.687 seconds; current allocated memory: 0.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 199.074 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'cout' (top_module.cpp:35:11)
ERROR: [HLS 207-3776] use of undeclared identifier 'endl' (top_module.cpp:35:50)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 17.961 seconds; current allocated memory: 2.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.284 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 199.125 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.746 seconds; current allocated memory: 201.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,795 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 769 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:7:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:25:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.739 seconds; current allocated memory: 204.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 204.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 210.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 213.047 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:25:6) in function 'top_module'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top_module.cpp:27:2) to (top_module.cpp:44:1) in function 'top_module'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:10:23) in function 'OP_AL_32I'... converting 40 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top_module' (top_module.cpp:5:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 236.676 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 256.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 260.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 261.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 262.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 262.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.196 seconds; current allocated memory: 278.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 278.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 279.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 280.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_haz' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 306.824 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 322.703 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.661 seconds; current allocated memory: 327.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 37.265 seconds; current allocated memory: 128.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 507.813 seconds; current allocated memory: 10.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 198.496 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.426 seconds; current allocated memory: 201.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,795 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 769 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:7:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:25:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.266 seconds; current allocated memory: 203.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 203.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 209.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 212.109 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:25:6) in function 'top_module'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top_module.cpp:27:2) to (top_module.cpp:44:1) in function 'top_module'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:10:23) in function 'OP_AL_32I'... converting 40 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top_module' (top_module.cpp:5:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 235.941 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 256.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 259.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 261.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 261.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 262.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.626 seconds; current allocated memory: 277.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 277.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 278.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 279.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_haz' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 305.895 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.899 seconds; current allocated memory: 322.289 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 327.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 35.988 seconds; current allocated memory: 129.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 1572.18 seconds; current allocated memory: 11.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 198.836 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.529 seconds; current allocated memory: 201.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,795 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 769 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:7:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:25:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.219 seconds; current allocated memory: 203.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 203.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 210.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 212.453 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:25:6) in function 'top_module'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top_module.cpp:27:2) to (top_module.cpp:44:1) in function 'top_module'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:10:23) in function 'OP_AL_32I'... converting 40 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top_module' (top_module.cpp:5:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 236.285 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 256.539 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 260.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 261.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 262.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 262.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.324 seconds; current allocated memory: 278.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 278.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 279.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 280.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_haz' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 306.398 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 322.215 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.645 seconds; current allocated memory: 327.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 36.549 seconds; current allocated memory: 128.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 526.945 seconds; current allocated memory: 10.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 199.758 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.773 seconds; current allocated memory: 201.703 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,795 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 769 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:7:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:25:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.734 seconds; current allocated memory: 204.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 204.031 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 209.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 212.543 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:25:6) in function 'top_module'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top_module.cpp:27:2) to (top_module.cpp:44:1) in function 'top_module'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:10:23) in function 'OP_AL_32I'... converting 40 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top_module' (top_module.cpp:5:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 236.102 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 256.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 260.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 261.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 262.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 262.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.322 seconds; current allocated memory: 277.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 277.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 279.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_haz' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.494 seconds; current allocated memory: 306.367 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 322.020 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 327.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 35.844 seconds; current allocated memory: 127.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 464.589 seconds; current allocated memory: 10.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 194.191 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 19.274 seconds; current allocated memory: 195.707 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,795 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 769 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:7:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:25:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.079 seconds; current allocated memory: 198.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 198.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 204.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 206.879 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:25:6) in function 'top_module'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top_module.cpp:27:2) to (top_module.cpp:44:1) in function 'top_module'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:10:23) in function 'OP_AL_32I'... converting 40 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top_module' (top_module.cpp:5:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 230.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 250.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 254.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 255.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 256.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 256.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.372 seconds; current allocated memory: 271.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 272.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 273.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.204 seconds; current allocated memory: 274.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_haz' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 300.066 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 315.941 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 321.164 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 36.203 seconds; current allocated memory: 127.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3568.67 seconds; current allocated memory: 10.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 193.359 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.699 seconds; current allocated memory: 195.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,795 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 769 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:7:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:25:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.059 seconds; current allocated memory: 198.234 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 198.234 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 203.961 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 206.707 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:25:6) in function 'top_module'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top_module.cpp:27:2) to (top_module.cpp:44:1) in function 'top_module'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:10:23) in function 'OP_AL_32I'... converting 40 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top_module' (top_module.cpp:5:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 230.594 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 250.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 254.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 255.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 256.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 256.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.405 seconds; current allocated memory: 272.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.67 seconds; current allocated memory: 272.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 273.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 274.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_haz' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 300.539 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 316.594 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 321.527 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 36.712 seconds; current allocated memory: 128.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 110.996 seconds; current allocated memory: 11.098 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 192.996 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'OP_AL_B.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hazard_detector.cpp' ... 
WARNING: [HLS 207-4947] '&&' within '||' (hazard_detector.cpp:43:85)
INFO: [HLS 207-4428] place parentheses around the '&&' expression to silence this warning (hazard_detector.cpp:43:85)
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.617 seconds; current allocated memory: 195.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14,795 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,261 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 989 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 721 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 863 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 769 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (hart.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'hazard_detector(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'top_module(ap_int<32>, ap_int<32>, ap_int<32>)' (top_module.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_S0_E2rf': Complete partitioning on dimension 1. (top_module.cpp:7:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:14:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:45)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:16:70)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:25:25)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (top_module.cpp:26:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.075 seconds; current allocated memory: 198.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 198.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 204.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 206.691 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:25:6) in function 'top_module'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top_module.cpp:27:2) to (top_module.cpp:44:1) in function 'top_module'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:10:23) in function 'OP_AL_32I'... converting 40 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'top_module' (top_module.cpp:5:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 230.316 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 250.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 254.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 255.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 256.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 256.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.357 seconds; current allocated memory: 272.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 272.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 273.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 274.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_int_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_S0_E2rf_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'd_haz' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.434 seconds; current allocated memory: 300.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 316.168 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 321.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 140.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 36.134 seconds; current allocated memory: 128.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 75.941 seconds; current allocated memory: 10.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./Project/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.796 seconds; current allocated memory: 0.383 MB.
