Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 17:41:37 2024
| Host         : eecs-digital-05 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 encryptorator/vote_1_caster/n_m_bram_A_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            encryptorator/vote_1_caster/product_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 4.588ns (47.076%)  route 5.158ns (52.924%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5615, estimated)     1.634     5.142    encryptorator/vote_1_caster/CLK
    SLICE_X7Y11          FDRE                                         r  encryptorator/vote_1_caster/n_m_bram_A_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  encryptorator/vote_1_caster/n_m_bram_A_addr_reg[5]/Q
                         net (fo=7, estimated)        1.115     6.713    encryptorator/vote_1_caster/n_m_bram_A_addr_reg_n_0_[5]
    SLICE_X8Y11          LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  encryptorator/vote_1_caster/product0_i_16__2/O
                         net (fo=33, estimated)       0.788     7.625    encryptorator/vote_1_caster/n_m_bram/product_reg
    SLICE_X9Y14          LUT4 (Prop_lut4_I2_O)        0.150     7.775 r  encryptorator/vote_1_caster/n_m_bram/product0_i_7__2/O
                         net (fo=2, estimated)        1.420     9.195    encryptorator/vote_1_caster/n_m_bram_A_read_data_block[25]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_B[8]_P[1])
                                                      3.858    13.053 r  encryptorator/vote_1_caster/product0/P[1]
                         net (fo=1, estimated)        1.835    14.888    encryptorator/vote_1_caster/product0_n_104
    SLICE_X11Y10         FDRE                                         r  encryptorator/vote_1_caster/product_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5615, estimated)     1.452    14.787    encryptorator/vote_1_caster/CLK
    SLICE_X11Y10         FDRE                                         r  encryptorator/vote_1_caster/product_reg[1]/C
                         clock pessimism              0.253    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)       -0.103    14.901    encryptorator/vote_1_caster/product_reg[1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -14.888    
  -------------------------------------------------------------------
                         slack                                  0.013    




