Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 434935aeb9fc4e94bb5a2b76b1abe323 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dwe_in [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port di_in [D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ClockDivider [clockdivider_default]
Compiling architecture behavioral of entity xil_defaultlib.dac [dac_default]
Compiling architecture behavioral of entity xil_defaultlib.transferFunction [transferfunction_default]
Compiling module unisims_ver.XADC(INIT_41=16'b010000110101111...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
