###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        23970   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        19939   # Number of read row buffer hits
num_read_cmds                  =        23970   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4035   # Number of ACT commands
num_pre_cmds                   =         4023   # Number of PRE commands
num_ondemand_pres              =          475   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2879256   # Cyles of rank active rank.0
rank_active_cycles.1           =      2190364   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7120744   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7809636   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        21914   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          363   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           55   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           18   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           13   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           22   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1550   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9307   # Read request latency (cycles)
read_latency[40-59]            =         4856   # Read request latency (cycles)
read_latency[60-79]            =         1741   # Read request latency (cycles)
read_latency[80-99]            =          742   # Read request latency (cycles)
read_latency[100-119]          =          583   # Read request latency (cycles)
read_latency[120-139]          =          433   # Read request latency (cycles)
read_latency[140-159]          =          437   # Read request latency (cycles)
read_latency[160-179]          =          408   # Read request latency (cycles)
read_latency[180-199]          =          345   # Read request latency (cycles)
read_latency[200-]             =         5118   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   9.6647e+07   # Read energy
act_energy                     =  1.10398e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.41796e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.74863e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.79666e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.36679e+09   # Active standby energy rank.1
average_read_latency           =      153.858   # Average read request latency (cycles)
average_interarrival           =      417.139   # Average request interarrival latency (cycles)
total_energy                   =  1.11424e+10   # Total energy (pJ)
average_power                  =      1114.24   # Average power (mW)
average_bandwidth              =     0.204544   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        20221   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        16987   # Number of read row buffer hits
num_read_cmds                  =        20221   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3244   # Number of ACT commands
num_pre_cmds                   =         3233   # Number of PRE commands
num_ondemand_pres              =           50   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2348096   # Cyles of rank active rank.0
rank_active_cycles.1           =      2404718   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7651904   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7595282   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        18020   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          435   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          136   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           20   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           23   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1514   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9734   # Read request latency (cycles)
read_latency[40-59]            =         4725   # Read request latency (cycles)
read_latency[60-79]            =         1469   # Read request latency (cycles)
read_latency[80-99]            =          718   # Read request latency (cycles)
read_latency[100-119]          =          466   # Read request latency (cycles)
read_latency[120-139]          =          414   # Read request latency (cycles)
read_latency[140-159]          =          322   # Read request latency (cycles)
read_latency[160-179]          =          256   # Read request latency (cycles)
read_latency[180-199]          =          191   # Read request latency (cycles)
read_latency[200-]             =         1926   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.15311e+07   # Read energy
act_energy                     =  8.87558e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.67291e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64574e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.46521e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50054e+09   # Active standby energy rank.1
average_read_latency           =      84.0324   # Average read request latency (cycles)
average_interarrival           =      494.477   # Average request interarrival latency (cycles)
total_energy                   =  1.10795e+10   # Total energy (pJ)
average_power                  =      1107.95   # Average power (mW)
average_bandwidth              =     0.172553   # Average bandwidth
