Information: Updating design information... (UID-85)
Warning: Design 'conv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
        -sort_by slack
Design : conv
Version: K-2015.06
Date   : Sat Nov 23 09:00:13 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_v1p08_125c   Library: scc55nll_vhs_rvt_ss_v1p08_125c_basic
Wire Load Model Mode: top

  Startpoint: cnt2_reg_7_
              (rising edge-triggered flip-flop)
  Endpoint: ovalid (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  cnt2_reg_7_/CK (DVHSV1)                  0.00       0.00 r
  cnt2_reg_7_/Q (DVHSV1)                   0.21       0.21 f
  U1527/ZN (NOR4VHSV1)                     0.17       0.38 r
  U1529/ZN (NAND4VHSV1)                    0.10       0.48 f
  U1487/Z (AO21VHSV1)                      0.39       0.87 f
  U1482/ZN (LVT_INVHSV64)                  1.28       2.16 r
  ovalid (out)                             0.00       2.16 r
  data arrival time                                   2.16
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sum_valid_reg
              (rising edge-triggered flip-flop)
  Endpoint: done (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  sum_valid_reg/CK (EDQVHSV1)              0.00       0.00 r
  sum_valid_reg/Q (EDQVHSV1)               0.27       0.27 f
  U1408/ZN (NOR2BVHSV1)                    0.08       0.35 r
  U1488/ZN (INVHSV1)                       0.29       0.64 f
  U1480/ZN (LVT_INVHSV64)                  1.30       1.94 r
  done (out)                               0.00       1.94 r
  data arrival time                                   1.94
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_15_
              (rising edge-triggered flip-flop)
  Endpoint: dout[15] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_15_/CK (DVHSV1)              0.00 #     0.00 r
  wt_data_reg_15_/QN (DVHSV1)              0.44       0.44 f
  U1464/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[15] (out)                           0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_14_
              (rising edge-triggered flip-flop)
  Endpoint: dout[14] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_14_/CK (DVHSV1)              0.00 #     0.00 r
  wt_data_reg_14_/QN (DVHSV1)              0.44       0.44 f
  U1467/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[14] (out)                           0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_13_
              (rising edge-triggered flip-flop)
  Endpoint: dout[13] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_13_/CK (DVHSV1)              0.00 #     0.00 r
  wt_data_reg_13_/QN (DVHSV1)              0.44       0.44 f
  U1466/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[13] (out)                           0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_12_
              (rising edge-triggered flip-flop)
  Endpoint: dout[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_12_/CK (DVHSV1)              0.00 #     0.00 r
  wt_data_reg_12_/QN (DVHSV1)              0.44       0.44 f
  U1469/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[12] (out)                           0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_11_
              (rising edge-triggered flip-flop)
  Endpoint: dout[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_11_/CK (DVHSV1)              0.00 #     0.00 r
  wt_data_reg_11_/QN (DVHSV1)              0.44       0.44 f
  U1468/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[11] (out)                           0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_10_
              (rising edge-triggered flip-flop)
  Endpoint: dout[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_10_/CK (DVHSV1)              0.00 #     0.00 r
  wt_data_reg_10_/QN (DVHSV1)              0.44       0.44 f
  U1471/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[10] (out)                           0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_9_
              (rising edge-triggered flip-flop)
  Endpoint: dout[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_9_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_9_/QN (DVHSV1)               0.44       0.44 f
  U1470/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[9] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_8_
              (rising edge-triggered flip-flop)
  Endpoint: dout[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_8_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_8_/QN (DVHSV1)               0.44       0.44 f
  U1473/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[8] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_7_
              (rising edge-triggered flip-flop)
  Endpoint: dout[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_7_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_7_/QN (DVHSV1)               0.44       0.44 f
  U1472/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[7] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_6_
              (rising edge-triggered flip-flop)
  Endpoint: dout[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_6_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_6_/QN (DVHSV1)               0.44       0.44 f
  U1475/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[6] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_5_
              (rising edge-triggered flip-flop)
  Endpoint: dout[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_5_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_5_/QN (DVHSV1)               0.44       0.44 f
  U1474/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[5] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: dout[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_4_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_4_/QN (DVHSV1)               0.44       0.44 f
  U1477/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[4] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_3_
              (rising edge-triggered flip-flop)
  Endpoint: dout[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_3_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_3_/QN (DVHSV1)               0.44       0.44 f
  U1476/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[3] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_2_
              (rising edge-triggered flip-flop)
  Endpoint: dout[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_2_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_2_/QN (DVHSV1)               0.44       0.44 f
  U1479/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[2] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_1_
              (rising edge-triggered flip-flop)
  Endpoint: dout[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_1_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_1_/QN (DVHSV1)               0.44       0.44 f
  U1478/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[1] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wt_data_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: dout[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  wt_data_reg_0_/CK (DVHSV1)               0.00 #     0.00 r
  wt_data_reg_0_/QN (DVHSV1)               0.44       0.44 f
  U1481/ZN (LVT_INVHSV64)                  1.27       1.71 r
  dout[0] (out)                            0.00       1.71 r
  data arrival time                                   1.71
  -----------------------------------------------------------
  (Path is unconstrained)


1
