-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arg1_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_5_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg2_r_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_6_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_7_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_8_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    arg1_r_9_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out_ap_vld : OUT STD_LOGIC;
    p_out1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out1_ap_vld : OUT STD_LOGIC;
    add71_1_4_2324_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add71_1_4_2324_out_ap_vld : OUT STD_LOGIC;
    p_out2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out2_ap_vld : OUT STD_LOGIC;
    p_out3 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out3_ap_vld : OUT STD_LOGIC;
    p_out4 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out4_ap_vld : OUT STD_LOGIC;
    p_out5 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out5_ap_vld : OUT STD_LOGIC;
    p_out6 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out6_ap_vld : OUT STD_LOGIC;
    p_out7 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_out7_ap_vld : OUT STD_LOGIC;
    add71297_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add71297_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln35_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln35_fu_722_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln35_reg_2180 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln35_2_fu_734_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln35_2_reg_2186 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_744_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_2195 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_778_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_reg_2200 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_fu_809_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_reg_2205 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_824_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_reg_2210 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_854_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_2217 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_1_fu_880_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_1_reg_2222 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_895_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_2227 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_fu_972_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_reg_2234 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_1_fu_980_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_1_reg_2239 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_2_fu_1020_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_2_reg_2244 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_3_fu_1054_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_3_reg_2249 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_4_fu_1126_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_4_reg_2254 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_5_fu_1148_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_5_reg_2259 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_6_fu_1218_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_6_reg_2264 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_7_fu_1280_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_7_reg_2269 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_8_fu_1302_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_8_reg_2274 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_9_fu_1310_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln49_9_reg_2279 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_13_fu_598_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_13_reg_2284 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_15_fu_633_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_15_reg_2289 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_17_fu_638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_17_reg_2294 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_20_fu_643_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_20_reg_2299 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_22_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_22_reg_2304 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_26_fu_648_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_26_reg_2309 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_28_fu_653_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_28_reg_2314 : STD_LOGIC_VECTOR (31 downto 0);
    signal add71297_fu_142 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_4_fu_1595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_init : STD_LOGIC;
    signal empty_fu_146 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_9_fu_1625_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_22_fu_150 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_14_fu_1655_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_23_fu_154 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_19_fu_1691_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_24_fu_158 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_24_fu_1727_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_25_fu_162 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_29_fu_1796_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_26_fu_166 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_4_fu_1826_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add71_1_4_2324_fu_170 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_9_fu_1856_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_27_fu_174 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_14_fu_1890_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_28_fu_178 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_19_fu_1924_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i1_fu_182 : STD_LOGIC_VECTOR (3 downto 0);
    signal i1_3_fu_913_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i1_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_ln51_1_fu_376_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln51_fu_925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_4_fu_381_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln51_1_fu_1028_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_7_fu_386_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_10_fu_1080_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_9_fu_390_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_fu_1238_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_11_fu_394_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_fu_1174_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_fu_398_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_5_fu_1396_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_fu_398_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_fu_1364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_1_fu_402_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_4_fu_1391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_1_fu_402_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_2_fu_406_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_6_fu_1413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_2_fu_406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_10_fu_1463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_3_fu_410_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_11_fu_1480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_3_fu_410_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_3_fu_1386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_4_fu_414_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_4_fu_414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_5_fu_418_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_5_fu_418_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_6_fu_422_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_6_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_7_fu_426_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_7_fu_426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_8_fu_430_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_8_fu_430_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_9_fu_434_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_9_fu_434_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_10_fu_438_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_10_fu_438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_11_fu_442_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_11_fu_442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_9_fu_1447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_12_fu_446_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_12_fu_1494_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_12_fu_446_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_13_fu_450_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_13_fu_1500_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_13_fu_450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_3_fu_454_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_fu_1505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_3_fu_454_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_14_fu_458_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_14_fu_1522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_14_fu_458_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_15_fu_462_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_15_fu_462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_16_fu_466_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_16_fu_466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_17_fu_470_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_15_fu_1536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_17_fu_470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_6_fu_474_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_1_fu_1541_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_6_fu_474_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_18_fu_478_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_16_fu_1557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_18_fu_478_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_19_fu_482_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_19_fu_482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_20_fu_486_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_20_fu_486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_21_fu_490_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_17_fu_1661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_21_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_22_fu_494_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_18_fu_1697_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_22_fu_494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_23_fu_498_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_23_fu_498_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_24_fu_502_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_24_fu_502_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_25_fu_506_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_25_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_26_fu_510_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_26_fu_510_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_10_fu_514_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_2_fu_1733_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_10_fu_514_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_27_fu_518_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_27_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_28_fu_522_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_28_fu_522_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_29_fu_526_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_19_fu_1739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_29_fu_526_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_30_fu_530_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln55_20_fu_1744_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_30_fu_530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_14_fu_534_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_14_fu_534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_3_fu_1749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_31_fu_538_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_31_fu_538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_32_fu_542_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_32_fu_542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_33_fu_546_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_33_fu_546_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_16_fu_550_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_16_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_4_fu_1754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_18_fu_554_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_18_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_5_fu_1759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_34_fu_558_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_34_fu_558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_19_fu_562_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_19_fu_562_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_21_fu_566_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_21_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_23_fu_570_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_23_fu_570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_35_fu_574_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_35_fu_574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_36_fu_578_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_36_fu_578_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_24_fu_582_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_24_fu_582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_25_fu_586_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_25_fu_586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_27_fu_590_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_27_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_29_fu_594_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_29_fu_594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_13_fu_598_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln51_22_fu_602_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln51_fu_606_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_2_fu_612_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_5_fu_618_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_8_fu_623_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_12_fu_628_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_15_fu_633_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_17_fu_638_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_17_fu_638_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_20_fu_643_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_26_fu_648_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln51_28_fu_653_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_28_fu_653_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_744_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_778_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln55_fu_803_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_824_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_4_fu_854_p8 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln55_1_fu_874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_895_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_942_p6 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_942_p7 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_4_fu_958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_fu_606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_1_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_4_fu_964_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_1_fu_988_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln35_1_fu_730_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_1006_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln49_1_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_2_fu_612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_1006_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_5_fu_1040_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_4_fu_381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_5_fu_1046_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln35_fu_726_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln49_2_fu_1062_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_10_fu_1080_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_1114_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln49_2_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_5_fu_618_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1114_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_6_fu_1134_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_7_fu_386_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_6_fu_1140_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_3_fu_1156_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_13_fu_1174_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_1208_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_3_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_8_fu_623_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1208_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1238_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln55_7_fu_1266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_4_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln51_9_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_7_fu_1272_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_8_fu_1288_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_11_fu_394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_8_fu_1294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln51_12_fu_628_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1353_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1402_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_2_fu_1431_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_2_fu_1436_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln55_3_fu_1452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln55_3_fu_1457_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_1469_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1511_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_1546_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln55_4_fu_414_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_5_fu_418_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_14_fu_458_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_18_fu_478_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_1_fu_1577_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_3_fu_410_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_2_fu_1583_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_fu_1571_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_3_fu_1589_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_7_fu_426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_8_fu_430_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_15_fu_462_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_19_fu_482_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_6_fu_1607_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_6_fu_422_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_7_fu_1613_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_5_fu_1601_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_8_fu_1619_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_10_fu_438_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_11_fu_442_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_16_fu_466_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_20_fu_486_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_11_fu_1637_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_9_fu_434_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_12_fu_1643_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_10_fu_1631_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_13_fu_1649_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_1_fu_402_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_2_fu_406_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_17_fu_470_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_21_fu_490_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_16_fu_1673_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_12_fu_446_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_17_fu_1679_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_15_fu_1667_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_18_fu_1685_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_fu_398_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_13_fu_450_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_6_fu_474_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_22_fu_494_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_21_fu_1709_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_3_fu_454_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_22_fu_1715_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_20_fu_1703_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_23_fu_1721_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_23_fu_498_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_27_fu_518_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_34_fu_558_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_35_fu_574_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_26_fu_1778_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_31_fu_538_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_27_fu_1784_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_25_fu_1772_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln55_28_fu_1790_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_24_fu_582_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_24_fu_502_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_32_fu_542_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_36_fu_578_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_1_fu_1808_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_28_fu_522_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_2_fu_1814_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_fu_1802_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_3_fu_1820_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_19_fu_562_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_25_fu_586_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_29_fu_526_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_33_fu_546_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_6_fu_1838_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_25_fu_506_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_7_fu_1844_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_5_fu_1832_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_8_fu_1850_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_16_fu_550_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_21_fu_566_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_26_fu_510_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_30_fu_530_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_11_fu_1872_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_27_fu_590_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_12_fu_1878_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_10_fu_1866_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_13_fu_1884_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_14_fu_534_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_18_fu_554_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_29_fu_594_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_10_fu_514_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_16_fu_1906_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_23_fu_570_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_17_fu_1912_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_15_fu_1900_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln51_18_fu_1918_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal mul_ln51_21_fu_566_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_23_fu_570_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_27_fu_590_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln51_29_fu_594_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_4_fu_414_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_5_fu_418_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_7_fu_426_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln55_8_fu_430_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_mul_mul_7s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32s_7s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mul_32s_6ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_10_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_9_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_8_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_7_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_6_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_5_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_4_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_3_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_mux_2_1_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_7s_32s_32_1_1_U25 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_1_fu_376_p0,
        din1 => arg2_r_9_reload,
        dout => mul_ln51_1_fu_376_p2);

    mul_7s_32s_32_1_1_U26 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_4_fu_381_p0,
        din1 => arg2_r_8_reload,
        dout => mul_ln51_4_fu_381_p2);

    mul_7s_32s_32_1_1_U27 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_7_fu_386_p0,
        din1 => tmp_10_fu_1080_p12,
        dout => mul_ln51_7_fu_386_p2);

    mul_7s_32s_32_1_1_U28 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_9_fu_390_p0,
        din1 => tmp_15_fu_1238_p12,
        dout => mul_ln51_9_fu_390_p2);

    mul_7s_32s_32_1_1_U29 : component fiat_25519_carry_mul_mul_7s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_11_fu_394_p0,
        din1 => tmp_13_fu_1174_p12,
        dout => mul_ln51_11_fu_394_p2);

    mul_32ns_32ns_64_1_1_U30 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_fu_398_p0,
        din1 => mul_ln55_fu_398_p1,
        dout => mul_ln55_fu_398_p2);

    mul_32ns_32ns_64_1_1_U31 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_1_fu_402_p0,
        din1 => mul_ln55_1_fu_402_p1,
        dout => mul_ln55_1_fu_402_p2);

    mul_32ns_32ns_64_1_1_U32 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_2_fu_406_p0,
        din1 => mul_ln55_2_fu_406_p1,
        dout => mul_ln55_2_fu_406_p2);

    mul_32ns_32ns_64_1_1_U33 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_3_fu_410_p0,
        din1 => mul_ln55_3_fu_410_p1,
        dout => mul_ln55_3_fu_410_p2);

    mul_32ns_32ns_64_1_1_U34 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_4_fu_414_p0,
        din1 => mul_ln55_4_fu_414_p1,
        dout => mul_ln55_4_fu_414_p2);

    mul_32ns_32ns_64_1_1_U35 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_5_fu_418_p0,
        din1 => mul_ln55_5_fu_418_p1,
        dout => mul_ln55_5_fu_418_p2);

    mul_32ns_32ns_64_1_1_U36 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_6_fu_422_p0,
        din1 => mul_ln55_6_fu_422_p1,
        dout => mul_ln55_6_fu_422_p2);

    mul_32ns_32ns_64_1_1_U37 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_7_fu_426_p0,
        din1 => mul_ln55_7_fu_426_p1,
        dout => mul_ln55_7_fu_426_p2);

    mul_32ns_32ns_64_1_1_U38 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_8_fu_430_p0,
        din1 => mul_ln55_8_fu_430_p1,
        dout => mul_ln55_8_fu_430_p2);

    mul_32ns_32ns_64_1_1_U39 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_9_fu_434_p0,
        din1 => mul_ln55_9_fu_434_p1,
        dout => mul_ln55_9_fu_434_p2);

    mul_32ns_32ns_64_1_1_U40 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_10_fu_438_p0,
        din1 => mul_ln55_10_fu_438_p1,
        dout => mul_ln55_10_fu_438_p2);

    mul_32ns_32ns_64_1_1_U41 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_11_fu_442_p0,
        din1 => mul_ln55_11_fu_442_p1,
        dout => mul_ln55_11_fu_442_p2);

    mul_32ns_32ns_64_1_1_U42 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_12_fu_446_p0,
        din1 => mul_ln55_12_fu_446_p1,
        dout => mul_ln55_12_fu_446_p2);

    mul_32ns_32ns_64_1_1_U43 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_13_fu_450_p0,
        din1 => mul_ln55_13_fu_450_p1,
        dout => mul_ln55_13_fu_450_p2);

    mul_32ns_32ns_64_1_1_U44 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_3_fu_454_p0,
        din1 => mul_ln51_3_fu_454_p1,
        dout => mul_ln51_3_fu_454_p2);

    mul_32ns_32ns_64_1_1_U45 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_14_fu_458_p0,
        din1 => mul_ln55_14_fu_458_p1,
        dout => mul_ln55_14_fu_458_p2);

    mul_32ns_32ns_64_1_1_U46 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_15_fu_462_p0,
        din1 => mul_ln55_15_fu_462_p1,
        dout => mul_ln55_15_fu_462_p2);

    mul_32ns_32ns_64_1_1_U47 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_16_fu_466_p0,
        din1 => mul_ln55_16_fu_466_p1,
        dout => mul_ln55_16_fu_466_p2);

    mul_32ns_32ns_64_1_1_U48 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_17_fu_470_p0,
        din1 => mul_ln55_17_fu_470_p1,
        dout => mul_ln55_17_fu_470_p2);

    mul_32ns_32ns_64_1_1_U49 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_6_fu_474_p0,
        din1 => mul_ln51_6_fu_474_p1,
        dout => mul_ln51_6_fu_474_p2);

    mul_32ns_32ns_64_1_1_U50 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_18_fu_478_p0,
        din1 => mul_ln55_18_fu_478_p1,
        dout => mul_ln55_18_fu_478_p2);

    mul_32ns_32ns_64_1_1_U51 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_19_fu_482_p0,
        din1 => mul_ln55_19_fu_482_p1,
        dout => mul_ln55_19_fu_482_p2);

    mul_32ns_32ns_64_1_1_U52 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_20_fu_486_p0,
        din1 => mul_ln55_20_fu_486_p1,
        dout => mul_ln55_20_fu_486_p2);

    mul_32ns_32ns_64_1_1_U53 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_21_fu_490_p0,
        din1 => mul_ln55_21_fu_490_p1,
        dout => mul_ln55_21_fu_490_p2);

    mul_32ns_32ns_64_1_1_U54 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_22_fu_494_p0,
        din1 => mul_ln55_22_fu_494_p1,
        dout => mul_ln55_22_fu_494_p2);

    mul_32ns_32ns_64_1_1_U55 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_23_fu_498_p0,
        din1 => mul_ln55_23_fu_498_p1,
        dout => mul_ln55_23_fu_498_p2);

    mul_32ns_32ns_64_1_1_U56 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_24_fu_502_p0,
        din1 => mul_ln55_24_fu_502_p1,
        dout => mul_ln55_24_fu_502_p2);

    mul_32ns_32ns_64_1_1_U57 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_25_fu_506_p0,
        din1 => mul_ln55_25_fu_506_p1,
        dout => mul_ln55_25_fu_506_p2);

    mul_32ns_32ns_64_1_1_U58 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_26_fu_510_p0,
        din1 => mul_ln55_26_fu_510_p1,
        dout => mul_ln55_26_fu_510_p2);

    mul_32ns_32ns_64_1_1_U59 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_10_fu_514_p0,
        din1 => mul_ln51_10_fu_514_p1,
        dout => mul_ln51_10_fu_514_p2);

    mul_32ns_32ns_64_1_1_U60 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_27_fu_518_p0,
        din1 => mul_ln55_27_fu_518_p1,
        dout => mul_ln55_27_fu_518_p2);

    mul_32ns_32ns_64_1_1_U61 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_28_fu_522_p0,
        din1 => mul_ln55_28_fu_522_p1,
        dout => mul_ln55_28_fu_522_p2);

    mul_32ns_32ns_64_1_1_U62 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_29_fu_526_p0,
        din1 => mul_ln55_29_fu_526_p1,
        dout => mul_ln55_29_fu_526_p2);

    mul_32ns_32ns_64_1_1_U63 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_30_fu_530_p0,
        din1 => mul_ln55_30_fu_530_p1,
        dout => mul_ln55_30_fu_530_p2);

    mul_32ns_32ns_64_1_1_U64 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_14_fu_534_p0,
        din1 => mul_ln51_14_fu_534_p1,
        dout => mul_ln51_14_fu_534_p2);

    mul_32ns_32ns_64_1_1_U65 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_31_fu_538_p0,
        din1 => mul_ln55_31_fu_538_p1,
        dout => mul_ln55_31_fu_538_p2);

    mul_32ns_32ns_64_1_1_U66 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_32_fu_542_p0,
        din1 => mul_ln55_32_fu_542_p1,
        dout => mul_ln55_32_fu_542_p2);

    mul_32ns_32ns_64_1_1_U67 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_33_fu_546_p0,
        din1 => mul_ln55_33_fu_546_p1,
        dout => mul_ln55_33_fu_546_p2);

    mul_32ns_32ns_64_1_1_U68 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_16_fu_550_p0,
        din1 => mul_ln51_16_fu_550_p1,
        dout => mul_ln51_16_fu_550_p2);

    mul_32ns_32ns_64_1_1_U69 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_18_fu_554_p0,
        din1 => mul_ln51_18_fu_554_p1,
        dout => mul_ln51_18_fu_554_p2);

    mul_32ns_32ns_64_1_1_U70 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_34_fu_558_p0,
        din1 => mul_ln55_34_fu_558_p1,
        dout => mul_ln55_34_fu_558_p2);

    mul_32ns_32ns_64_1_1_U71 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_19_fu_562_p0,
        din1 => mul_ln51_19_fu_562_p1,
        dout => mul_ln51_19_fu_562_p2);

    mul_32ns_32ns_64_1_1_U72 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_21_fu_566_p0,
        din1 => mul_ln51_21_fu_566_p1,
        dout => mul_ln51_21_fu_566_p2);

    mul_32ns_32ns_64_1_1_U73 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_23_fu_570_p0,
        din1 => mul_ln51_23_fu_570_p1,
        dout => mul_ln51_23_fu_570_p2);

    mul_32ns_32ns_64_1_1_U74 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_35_fu_574_p0,
        din1 => mul_ln55_35_fu_574_p1,
        dout => mul_ln55_35_fu_574_p2);

    mul_32ns_32ns_64_1_1_U75 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln55_36_fu_578_p0,
        din1 => mul_ln55_36_fu_578_p1,
        dout => mul_ln55_36_fu_578_p2);

    mul_32ns_32ns_64_1_1_U76 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_24_fu_582_p0,
        din1 => mul_ln51_24_fu_582_p1,
        dout => mul_ln51_24_fu_582_p2);

    mul_32ns_32ns_64_1_1_U77 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_25_fu_586_p0,
        din1 => mul_ln51_25_fu_586_p1,
        dout => mul_ln51_25_fu_586_p2);

    mul_32ns_32ns_64_1_1_U78 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_27_fu_590_p0,
        din1 => mul_ln51_27_fu_590_p1,
        dout => mul_ln51_27_fu_590_p2);

    mul_32ns_32ns_64_1_1_U79 : component fiat_25519_carry_mul_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln51_29_fu_594_p0,
        din1 => mul_ln51_29_fu_594_p1,
        dout => mul_ln51_29_fu_594_p2);

    mul_32s_7s_32_1_1_U80 : component fiat_25519_carry_mul_mul_32s_7s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_1_fu_744_p12,
        din1 => mul_ln51_13_fu_598_p1,
        dout => mul_ln51_13_fu_598_p2);

    mul_32s_7s_32_1_1_U81 : component fiat_25519_carry_mul_mul_32s_7s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_3_fu_824_p10,
        din1 => mul_ln51_22_fu_602_p1,
        dout => mul_ln51_22_fu_602_p2);

    mul_32s_6ns_32_1_1_U82 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_9_reload,
        din1 => mul_ln51_fu_606_p1,
        dout => mul_ln51_fu_606_p2);

    mul_32s_6ns_32_1_1_U83 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_8_reload,
        din1 => mul_ln51_2_fu_612_p1,
        dout => mul_ln51_2_fu_612_p2);

    mul_32s_6ns_32_1_1_U84 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_10_fu_1080_p12,
        din1 => mul_ln51_5_fu_618_p1,
        dout => mul_ln51_5_fu_618_p2);

    mul_32s_6ns_32_1_1_U85 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_13_fu_1174_p12,
        din1 => mul_ln51_8_fu_623_p1,
        dout => mul_ln51_8_fu_623_p2);

    mul_32s_6ns_32_1_1_U86 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_15_fu_1238_p12,
        din1 => mul_ln51_12_fu_628_p1,
        dout => mul_ln51_12_fu_628_p2);

    mul_32s_6ns_32_1_1_U87 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_1_fu_744_p12,
        din1 => mul_ln51_15_fu_633_p1,
        dout => mul_ln51_15_fu_633_p2);

    mul_32s_6ns_32_1_1_U88 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_17_fu_638_p0,
        din1 => mul_ln51_17_fu_638_p1,
        dout => mul_ln51_17_fu_638_p2);

    mul_32s_6ns_32_1_1_U89 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_2_fu_778_p11,
        din1 => mul_ln51_20_fu_643_p1,
        dout => mul_ln51_20_fu_643_p2);

    mul_32s_6ns_32_1_1_U90 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_3_fu_824_p10,
        din1 => mul_ln51_26_fu_648_p1,
        dout => mul_ln51_26_fu_648_p2);

    mul_32s_6ns_32_1_1_U91 : component fiat_25519_carry_mul_mul_32s_6ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln51_28_fu_653_p0,
        din1 => mul_ln51_28_fu_653_p1,
        dout => mul_ln51_28_fu_653_p2);

    mux_10_4_32_1_1_U92 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_1_fu_744_p11,
        dout => tmp_1_fu_744_p12);

    mux_9_4_32_1_1_U93 : component fiat_25519_carry_mul_mux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => tmp_2_fu_778_p10,
        dout => tmp_2_fu_778_p11);

    mux_8_3_32_1_1_U94 : component fiat_25519_carry_mul_mux_8_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => tmp_3_fu_824_p9,
        dout => tmp_3_fu_824_p10);

    mux_7_3_32_1_1_U95 : component fiat_25519_carry_mul_mux_7_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => tmp_4_fu_854_p8,
        dout => tmp_4_fu_854_p9);

    mux_6_3_32_1_1_U96 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => arg2_r_5_reload,
        din6 => tmp_5_fu_895_p7,
        dout => tmp_5_fu_895_p8);

    mux_5_3_32_1_1_U97 : component fiat_25519_carry_mul_mux_5_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => arg2_r_4_reload,
        din5 => tmp_9_fu_942_p6,
        dout => tmp_9_fu_942_p7);

    mux_4_2_32_1_1_U98 : component fiat_25519_carry_mul_mux_4_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => arg2_r_3_reload,
        din4 => tmp_8_fu_1006_p5,
        dout => tmp_8_fu_1006_p6);

    mux_10_4_32_1_1_U99 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => ap_const_lv32_0,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_10_fu_1080_p11,
        dout => tmp_10_fu_1080_p12);

    mux_3_2_32_1_1_U100 : component fiat_25519_carry_mul_mux_3_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => arg2_r_2_reload,
        din3 => tmp_11_fu_1114_p4,
        dout => tmp_11_fu_1114_p5);

    mux_10_4_32_1_1_U101 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => ap_const_lv32_0,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_13_fu_1174_p11,
        dout => tmp_13_fu_1174_p12);

    mux_2_1_32_1_1_U102 : component fiat_25519_carry_mul_mux_2_1_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 1,
        dout_WIDTH => 32)
    port map (
        din0 => arg2_r_reload,
        din1 => arg2_r_1_reload,
        din2 => tmp_14_fu_1208_p3,
        dout => tmp_14_fu_1208_p4);

    mux_10_4_32_1_1_U103 : component fiat_25519_carry_mul_mux_10_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => ap_const_lv32_0,
        din2 => ap_const_lv32_0,
        din3 => ap_const_lv32_0,
        din4 => ap_const_lv32_0,
        din5 => arg2_r_5_reload,
        din6 => arg2_r_6_reload,
        din7 => arg2_r_7_reload,
        din8 => arg2_r_8_reload,
        din9 => arg2_r_9_reload,
        din10 => tmp_15_fu_1238_p11,
        dout => tmp_15_fu_1238_p12);

    mux_6_3_32_1_1_U104 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_reload,
        din1 => arg1_r_1_reload,
        din2 => arg1_r_2_reload,
        din3 => arg1_r_3_reload,
        din4 => arg1_r_4_reload,
        din5 => arg1_r_5_reload,
        din6 => trunc_ln35_2_reg_2186,
        dout => tmp_fu_1353_p8);

    mux_6_3_32_1_1_U105 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_1_reload,
        din1 => arg1_r_2_reload,
        din2 => arg1_r_3_reload,
        din3 => arg1_r_4_reload,
        din4 => arg1_r_5_reload,
        din5 => arg1_r_6_reload,
        din6 => trunc_ln35_2_reg_2186,
        dout => tmp_6_fu_1402_p8);

    mux_6_3_32_1_1_U106 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_2_reload,
        din1 => arg1_r_3_reload,
        din2 => arg1_r_4_reload,
        din3 => arg1_r_5_reload,
        din4 => arg1_r_6_reload,
        din5 => arg1_r_7_reload,
        din6 => trunc_ln35_2_reg_2186,
        dout => tmp_7_fu_1469_p8);

    mux_6_3_32_1_1_U107 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_3_reload,
        din1 => arg1_r_4_reload,
        din2 => arg1_r_5_reload,
        din3 => arg1_r_6_reload,
        din4 => arg1_r_7_reload,
        din5 => arg1_r_8_reload,
        din6 => trunc_ln35_2_reg_2186,
        dout => tmp_s_fu_1511_p8);

    mux_6_3_32_1_1_U108 : component fiat_25519_carry_mul_mux_6_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => arg1_r_4_reload,
        din1 => arg1_r_5_reload,
        din2 => arg1_r_6_reload,
        din3 => arg1_r_7_reload,
        din4 => arg1_r_8_reload,
        din5 => arg1_r_9_reload,
        din6 => trunc_ln35_2_reg_2186,
        dout => tmp_12_fu_1546_p8);

    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    add71297_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add71297_fu_142 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add71297_fu_142 <= add_ln55_4_fu_1595_p2;
                end if;
            end if; 
        end if;
    end process;

    add71_1_4_2324_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add71_1_4_2324_fu_170 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    add71_1_4_2324_fu_170 <= add_ln51_9_fu_1856_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_22_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_22_fu_150 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_22_fu_150 <= add_ln55_14_fu_1655_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_23_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_23_fu_154 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_23_fu_154 <= add_ln55_19_fu_1691_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_24_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_24_fu_158 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_24_fu_158 <= add_ln55_24_fu_1727_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_25_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_25_fu_162 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_25_fu_162 <= add_ln55_29_fu_1796_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_26_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_26_fu_166 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_26_fu_166 <= add_ln51_4_fu_1826_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_27_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_27_fu_174 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_27_fu_174 <= add_ln51_14_fu_1890_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_28_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_28_fu_178 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_28_fu_178 <= add_ln51_19_fu_1924_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    empty_fu_146 <= ap_const_lv64_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    empty_fu_146 <= add_ln55_9_fu_1625_p2;
                end if;
            end if; 
        end if;
    end process;

    i1_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln35_fu_716_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i1_fu_182 <= i1_3_fu_913_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i1_fu_182 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln35_fu_716_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul_ln51_13_reg_2284 <= mul_ln51_13_fu_598_p2;
                mul_ln51_15_reg_2289 <= mul_ln51_15_fu_633_p2;
                mul_ln51_17_reg_2294 <= mul_ln51_17_fu_638_p2;
                mul_ln51_20_reg_2299 <= mul_ln51_20_fu_643_p2;
                mul_ln51_22_reg_2304 <= mul_ln51_22_fu_602_p2;
                mul_ln51_26_reg_2309 <= mul_ln51_26_fu_648_p2;
                mul_ln51_28_reg_2314 <= mul_ln51_28_fu_653_p2;
                select_ln49_1_reg_2239 <= select_ln49_1_fu_980_p3;
                select_ln49_2_reg_2244 <= select_ln49_2_fu_1020_p3;
                select_ln49_3_reg_2249 <= select_ln49_3_fu_1054_p3;
                select_ln49_4_reg_2254 <= select_ln49_4_fu_1126_p3;
                select_ln49_5_reg_2259 <= select_ln49_5_fu_1148_p3;
                select_ln49_6_reg_2264 <= select_ln49_6_fu_1218_p3;
                select_ln49_7_reg_2269 <= select_ln49_7_fu_1280_p3;
                select_ln49_8_reg_2274 <= select_ln49_8_fu_1302_p3;
                select_ln49_9_reg_2279 <= select_ln49_9_fu_1310_p3;
                select_ln49_reg_2234 <= select_ln49_fu_972_p3;
                select_ln55_1_reg_2222 <= select_ln55_1_fu_880_p3;
                select_ln55_reg_2205 <= select_ln55_fu_809_p3;
                tmp_1_reg_2195 <= tmp_1_fu_744_p12;
                tmp_2_reg_2200 <= tmp_2_fu_778_p11;
                tmp_3_reg_2210 <= tmp_3_fu_824_p10;
                tmp_4_reg_2217 <= tmp_4_fu_854_p9;
                tmp_5_reg_2227 <= tmp_5_fu_895_p8;
                trunc_ln35_2_reg_2186 <= trunc_ln35_2_fu_734_p1;
                trunc_ln35_reg_2180 <= trunc_ln35_fu_722_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add71297_out <= add71297_fu_142;

    add71297_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add71297_out_ap_vld <= ap_const_logic_1;
        else 
            add71297_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add71_1_4_2324_out <= add71_1_4_2324_fu_170;

    add71_1_4_2324_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add71_1_4_2324_out_ap_vld <= ap_const_logic_1;
        else 
            add71_1_4_2324_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln49_1_fu_988_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_2) + unsigned(ap_const_lv4_6));
    add_ln49_2_fu_1062_p2 <= std_logic_vector(unsigned(zext_ln35_fu_726_p1) + unsigned(ap_const_lv5_7));
    add_ln49_3_fu_1156_p2 <= std_logic_vector(unsigned(zext_ln35_fu_726_p1) + unsigned(ap_const_lv5_8));
    add_ln51_10_fu_1866_p2 <= std_logic_vector(unsigned(mul_ln51_16_fu_550_p2) + unsigned(mul_ln51_21_fu_566_p2));
    add_ln51_11_fu_1872_p2 <= std_logic_vector(unsigned(mul_ln55_26_fu_510_p2) + unsigned(mul_ln55_30_fu_530_p2));
    add_ln51_12_fu_1878_p2 <= std_logic_vector(unsigned(add_ln51_11_fu_1872_p2) + unsigned(mul_ln51_27_fu_590_p2));
    add_ln51_13_fu_1884_p2 <= std_logic_vector(unsigned(add_ln51_12_fu_1878_p2) + unsigned(add_ln51_10_fu_1866_p2));
    add_ln51_14_fu_1890_p2 <= std_logic_vector(unsigned(empty_27_fu_174) + unsigned(add_ln51_13_fu_1884_p2));
    add_ln51_15_fu_1900_p2 <= std_logic_vector(unsigned(mul_ln51_14_fu_534_p2) + unsigned(mul_ln51_18_fu_554_p2));
    add_ln51_16_fu_1906_p2 <= std_logic_vector(unsigned(mul_ln51_29_fu_594_p2) + unsigned(mul_ln51_10_fu_514_p2));
    add_ln51_17_fu_1912_p2 <= std_logic_vector(unsigned(add_ln51_16_fu_1906_p2) + unsigned(mul_ln51_23_fu_570_p2));
    add_ln51_18_fu_1918_p2 <= std_logic_vector(unsigned(add_ln51_17_fu_1912_p2) + unsigned(add_ln51_15_fu_1900_p2));
    add_ln51_19_fu_1924_p2 <= std_logic_vector(unsigned(empty_28_fu_178) + unsigned(add_ln51_18_fu_1918_p2));
    add_ln51_1_fu_1808_p2 <= std_logic_vector(unsigned(mul_ln55_32_fu_542_p2) + unsigned(mul_ln55_36_fu_578_p2));
    add_ln51_2_fu_1814_p2 <= std_logic_vector(unsigned(add_ln51_1_fu_1808_p2) + unsigned(mul_ln55_28_fu_522_p2));
    add_ln51_3_fu_1820_p2 <= std_logic_vector(unsigned(add_ln51_2_fu_1814_p2) + unsigned(add_ln51_fu_1802_p2));
    add_ln51_4_fu_1826_p2 <= std_logic_vector(unsigned(empty_26_fu_166) + unsigned(add_ln51_3_fu_1820_p2));
    add_ln51_5_fu_1832_p2 <= std_logic_vector(unsigned(mul_ln51_19_fu_562_p2) + unsigned(mul_ln51_25_fu_586_p2));
    add_ln51_6_fu_1838_p2 <= std_logic_vector(unsigned(mul_ln55_29_fu_526_p2) + unsigned(mul_ln55_33_fu_546_p2));
    add_ln51_7_fu_1844_p2 <= std_logic_vector(unsigned(add_ln51_6_fu_1838_p2) + unsigned(mul_ln55_25_fu_506_p2));
    add_ln51_8_fu_1850_p2 <= std_logic_vector(unsigned(add_ln51_7_fu_1844_p2) + unsigned(add_ln51_5_fu_1832_p2));
    add_ln51_9_fu_1856_p2 <= std_logic_vector(unsigned(add71_1_4_2324_fu_170) + unsigned(add_ln51_8_fu_1850_p2));
    add_ln51_fu_1802_p2 <= std_logic_vector(unsigned(mul_ln51_24_fu_582_p2) + unsigned(mul_ln55_24_fu_502_p2));
    add_ln55_10_fu_1631_p2 <= std_logic_vector(unsigned(mul_ln55_10_fu_438_p2) + unsigned(mul_ln55_11_fu_442_p2));
    add_ln55_11_fu_1637_p2 <= std_logic_vector(unsigned(mul_ln55_16_fu_466_p2) + unsigned(mul_ln55_20_fu_486_p2));
    add_ln55_12_fu_1643_p2 <= std_logic_vector(unsigned(add_ln55_11_fu_1637_p2) + unsigned(mul_ln55_9_fu_434_p2));
    add_ln55_13_fu_1649_p2 <= std_logic_vector(unsigned(add_ln55_12_fu_1643_p2) + unsigned(add_ln55_10_fu_1631_p2));
    add_ln55_14_fu_1655_p2 <= std_logic_vector(unsigned(empty_22_fu_150) + unsigned(add_ln55_13_fu_1649_p2));
    add_ln55_15_fu_1667_p2 <= std_logic_vector(unsigned(mul_ln55_1_fu_402_p2) + unsigned(mul_ln55_2_fu_406_p2));
    add_ln55_16_fu_1673_p2 <= std_logic_vector(unsigned(mul_ln55_17_fu_470_p2) + unsigned(mul_ln55_21_fu_490_p2));
    add_ln55_17_fu_1679_p2 <= std_logic_vector(unsigned(add_ln55_16_fu_1673_p2) + unsigned(mul_ln55_12_fu_446_p2));
    add_ln55_18_fu_1685_p2 <= std_logic_vector(unsigned(add_ln55_17_fu_1679_p2) + unsigned(add_ln55_15_fu_1667_p2));
    add_ln55_19_fu_1691_p2 <= std_logic_vector(unsigned(empty_23_fu_154) + unsigned(add_ln55_18_fu_1685_p2));
    add_ln55_1_fu_1577_p2 <= std_logic_vector(unsigned(mul_ln55_14_fu_458_p2) + unsigned(mul_ln55_18_fu_478_p2));
    add_ln55_20_fu_1703_p2 <= std_logic_vector(unsigned(mul_ln55_fu_398_p2) + unsigned(mul_ln55_13_fu_450_p2));
    add_ln55_21_fu_1709_p2 <= std_logic_vector(unsigned(mul_ln51_6_fu_474_p2) + unsigned(mul_ln55_22_fu_494_p2));
    add_ln55_22_fu_1715_p2 <= std_logic_vector(unsigned(add_ln55_21_fu_1709_p2) + unsigned(mul_ln51_3_fu_454_p2));
    add_ln55_23_fu_1721_p2 <= std_logic_vector(unsigned(add_ln55_22_fu_1715_p2) + unsigned(add_ln55_20_fu_1703_p2));
    add_ln55_24_fu_1727_p2 <= std_logic_vector(unsigned(empty_24_fu_158) + unsigned(add_ln55_23_fu_1721_p2));
    add_ln55_25_fu_1772_p2 <= std_logic_vector(unsigned(mul_ln55_23_fu_498_p2) + unsigned(mul_ln55_27_fu_518_p2));
    add_ln55_26_fu_1778_p2 <= std_logic_vector(unsigned(mul_ln55_34_fu_558_p2) + unsigned(mul_ln55_35_fu_574_p2));
    add_ln55_27_fu_1784_p2 <= std_logic_vector(unsigned(add_ln55_26_fu_1778_p2) + unsigned(mul_ln55_31_fu_538_p2));
    add_ln55_28_fu_1790_p2 <= std_logic_vector(unsigned(add_ln55_27_fu_1784_p2) + unsigned(add_ln55_25_fu_1772_p2));
    add_ln55_29_fu_1796_p2 <= std_logic_vector(unsigned(empty_25_fu_162) + unsigned(add_ln55_28_fu_1790_p2));
    add_ln55_2_fu_1583_p2 <= std_logic_vector(unsigned(add_ln55_1_fu_1577_p2) + unsigned(mul_ln55_3_fu_410_p2));
    add_ln55_3_fu_1589_p2 <= std_logic_vector(unsigned(add_ln55_2_fu_1583_p2) + unsigned(add_ln55_fu_1571_p2));
    add_ln55_4_fu_1595_p2 <= std_logic_vector(unsigned(add71297_fu_142) + unsigned(add_ln55_3_fu_1589_p2));
    add_ln55_5_fu_1601_p2 <= std_logic_vector(unsigned(mul_ln55_7_fu_426_p2) + unsigned(mul_ln55_8_fu_430_p2));
    add_ln55_6_fu_1607_p2 <= std_logic_vector(unsigned(mul_ln55_15_fu_462_p2) + unsigned(mul_ln55_19_fu_482_p2));
    add_ln55_7_fu_1613_p2 <= std_logic_vector(unsigned(add_ln55_6_fu_1607_p2) + unsigned(mul_ln55_6_fu_422_p2));
    add_ln55_8_fu_1619_p2 <= std_logic_vector(unsigned(add_ln55_7_fu_1613_p2) + unsigned(add_ln55_5_fu_1601_p2));
    add_ln55_9_fu_1625_p2 <= std_logic_vector(unsigned(empty_fu_146) + unsigned(add_ln55_8_fu_1619_p2));
    add_ln55_fu_1571_p2 <= std_logic_vector(unsigned(mul_ln55_4_fu_414_p2) + unsigned(mul_ln55_5_fu_418_p2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln35_fu_716_p2)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i1_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i1_fu_182)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i1_2 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i1_2 <= i1_fu_182;
        end if; 
    end process;

    i1_3_fu_913_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i1_2) + unsigned(ap_const_lv4_5));
    icmp_ln35_fu_716_p2 <= "1" when (unsigned(ap_sig_allocacmp_i1_2) < unsigned(ap_const_lv4_A)) else "0";
    icmp_ln49_1_fu_994_p2 <= "1" when (unsigned(add_ln49_1_fu_988_p2) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln49_2_fu_1068_p2 <= "1" when (unsigned(add_ln49_2_fu_1062_p2) > unsigned(ap_const_lv5_9)) else "0";
    icmp_ln49_3_fu_1162_p2 <= "1" when (unsigned(add_ln49_3_fu_1156_p2) > unsigned(ap_const_lv5_9)) else "0";
    icmp_ln49_4_fu_1226_p2 <= "0" when (ap_sig_allocacmp_i1_2 = ap_const_lv4_0) else "1";
    icmp_ln49_fu_919_p2 <= "1" when (unsigned(i1_3_fu_913_p2) > unsigned(ap_const_lv4_9)) else "0";
    mul_ln51_10_fu_514_p0 <= zext_ln51_2_fu_1733_p1(32 - 1 downto 0);
    mul_ln51_10_fu_514_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln51_11_fu_394_p0 <= select_ln51_1_fu_1028_p3(7 - 1 downto 0);
    mul_ln51_12_fu_628_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_13_fu_598_p1 <= select_ln51_1_fu_1028_p3(7 - 1 downto 0);
    mul_ln51_14_fu_534_p0 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln51_14_fu_534_p1 <= zext_ln51_3_fu_1749_p1(32 - 1 downto 0);
    mul_ln51_15_fu_633_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_16_fu_550_p0 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln51_16_fu_550_p1 <= zext_ln51_4_fu_1754_p1(32 - 1 downto 0);
    mul_ln51_17_fu_638_p0 <= 
        shl_ln55_fu_803_p2 when (trunc_ln35_fu_722_p1(0) = '1') else 
        tmp_2_fu_778_p11;
    mul_ln51_17_fu_638_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_18_fu_554_p0 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln51_18_fu_554_p1 <= zext_ln51_5_fu_1759_p1(32 - 1 downto 0);
    mul_ln51_19_fu_562_p0 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln51_19_fu_562_p1 <= zext_ln51_3_fu_1749_p1(32 - 1 downto 0);
    mul_ln51_1_fu_376_p0 <= select_ln51_fu_925_p3(7 - 1 downto 0);
    mul_ln51_20_fu_643_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_21_fu_566_p0 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln51_21_fu_566_p1 <= mul_ln51_21_fu_566_p10(32 - 1 downto 0);
    mul_ln51_21_fu_566_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_20_reg_2299),64));
    mul_ln51_22_fu_602_p1 <= select_ln51_1_fu_1028_p3(7 - 1 downto 0);
    mul_ln51_23_fu_570_p0 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln51_23_fu_570_p1 <= mul_ln51_23_fu_570_p10(32 - 1 downto 0);
    mul_ln51_23_fu_570_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_22_reg_2304),64));
    mul_ln51_24_fu_582_p0 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln51_24_fu_582_p1 <= zext_ln51_4_fu_1754_p1(32 - 1 downto 0);
    mul_ln51_25_fu_586_p0 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln51_25_fu_586_p1 <= zext_ln51_5_fu_1759_p1(32 - 1 downto 0);
    mul_ln51_26_fu_648_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_27_fu_590_p0 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln51_27_fu_590_p1 <= mul_ln51_27_fu_590_p10(32 - 1 downto 0);
    mul_ln51_27_fu_590_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_26_reg_2309),64));
    mul_ln51_28_fu_653_p0 <= 
        shl_ln55_1_fu_874_p2 when (trunc_ln35_fu_722_p1(0) = '1') else 
        tmp_4_fu_854_p9;
    mul_ln51_28_fu_653_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_29_fu_594_p0 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln51_29_fu_594_p1 <= mul_ln51_29_fu_594_p10(32 - 1 downto 0);
    mul_ln51_29_fu_594_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_28_reg_2314),64));
    mul_ln51_2_fu_612_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_3_fu_454_p0 <= zext_ln51_fu_1505_p1(32 - 1 downto 0);
    mul_ln51_3_fu_454_p1 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln51_4_fu_381_p0 <= select_ln51_1_fu_1028_p3(7 - 1 downto 0);
    mul_ln51_5_fu_618_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_6_fu_474_p0 <= zext_ln51_1_fu_1541_p1(32 - 1 downto 0);
    mul_ln51_6_fu_474_p1 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln51_7_fu_386_p0 <= select_ln51_fu_925_p3(7 - 1 downto 0);
    mul_ln51_8_fu_623_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln51_9_fu_390_p0 <= select_ln51_fu_925_p3(7 - 1 downto 0);
    mul_ln51_fu_606_p1 <= ap_const_lv32_13(6 - 1 downto 0);
    mul_ln55_10_fu_438_p0 <= zext_ln55_3_fu_1386_p1(32 - 1 downto 0);
    mul_ln55_10_fu_438_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_11_fu_442_p0 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_11_fu_442_p1 <= zext_ln55_9_fu_1447_p1(32 - 1 downto 0);
    mul_ln55_12_fu_446_p0 <= zext_ln55_12_fu_1494_p1(32 - 1 downto 0);
    mul_ln55_12_fu_446_p1 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln55_13_fu_450_p0 <= zext_ln55_13_fu_1500_p1(32 - 1 downto 0);
    mul_ln55_13_fu_450_p1 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_14_fu_458_p0 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln55_14_fu_458_p1 <= zext_ln55_9_fu_1447_p1(32 - 1 downto 0);
    mul_ln55_15_fu_462_p0 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln55_15_fu_462_p1 <= zext_ln55_10_fu_1463_p1(32 - 1 downto 0);
    mul_ln55_16_fu_466_p0 <= zext_ln55_13_fu_1500_p1(32 - 1 downto 0);
    mul_ln55_16_fu_466_p1 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln55_17_fu_470_p0 <= zext_ln55_15_fu_1536_p1(32 - 1 downto 0);
    mul_ln55_17_fu_470_p1 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln55_18_fu_478_p0 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln55_18_fu_478_p1 <= zext_ln55_5_fu_1396_p1(32 - 1 downto 0);
    mul_ln55_19_fu_482_p0 <= zext_ln55_12_fu_1494_p1(32 - 1 downto 0);
    mul_ln55_19_fu_482_p1 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln55_1_fu_402_p0 <= zext_ln55_4_fu_1391_p1(32 - 1 downto 0);
    mul_ln55_1_fu_402_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_20_fu_486_p0 <= zext_ln51_fu_1505_p1(32 - 1 downto 0);
    mul_ln55_20_fu_486_p1 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln55_21_fu_490_p0 <= zext_ln55_17_fu_1661_p1(32 - 1 downto 0);
    mul_ln55_21_fu_490_p1 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln55_22_fu_494_p0 <= zext_ln55_18_fu_1697_p1(32 - 1 downto 0);
    mul_ln55_22_fu_494_p1 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln55_23_fu_498_p0 <= zext_ln55_12_fu_1494_p1(32 - 1 downto 0);
    mul_ln55_23_fu_498_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_24_fu_502_p0 <= zext_ln51_fu_1505_p1(32 - 1 downto 0);
    mul_ln55_24_fu_502_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_25_fu_506_p0 <= zext_ln55_17_fu_1661_p1(32 - 1 downto 0);
    mul_ln55_25_fu_506_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_26_fu_510_p0 <= zext_ln55_18_fu_1697_p1(32 - 1 downto 0);
    mul_ln55_26_fu_510_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_27_fu_518_p0 <= zext_ln55_15_fu_1536_p1(32 - 1 downto 0);
    mul_ln55_27_fu_518_p1 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_28_fu_522_p0 <= zext_ln51_1_fu_1541_p1(32 - 1 downto 0);
    mul_ln55_28_fu_522_p1 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_29_fu_526_p0 <= zext_ln55_19_fu_1739_p1(32 - 1 downto 0);
    mul_ln55_29_fu_526_p1 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_2_fu_406_p0 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_2_fu_406_p1 <= zext_ln55_10_fu_1463_p1(32 - 1 downto 0);
    mul_ln55_30_fu_530_p0 <= zext_ln55_20_fu_1744_p1(32 - 1 downto 0);
    mul_ln55_30_fu_530_p1 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_31_fu_538_p0 <= zext_ln55_17_fu_1661_p1(32 - 1 downto 0);
    mul_ln55_31_fu_538_p1 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln55_32_fu_542_p0 <= zext_ln55_18_fu_1697_p1(32 - 1 downto 0);
    mul_ln55_32_fu_542_p1 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln55_33_fu_546_p0 <= zext_ln51_2_fu_1733_p1(32 - 1 downto 0);
    mul_ln55_33_fu_546_p1 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln55_34_fu_558_p0 <= zext_ln55_19_fu_1739_p1(32 - 1 downto 0);
    mul_ln55_34_fu_558_p1 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln55_35_fu_574_p0 <= zext_ln51_2_fu_1733_p1(32 - 1 downto 0);
    mul_ln55_35_fu_574_p1 <= zext_ln55_16_fu_1557_p1(32 - 1 downto 0);
    mul_ln55_36_fu_578_p0 <= zext_ln55_20_fu_1744_p1(32 - 1 downto 0);
    mul_ln55_36_fu_578_p1 <= zext_ln55_14_fu_1522_p1(32 - 1 downto 0);
    mul_ln55_3_fu_410_p0 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln55_3_fu_410_p1 <= zext_ln55_3_fu_1386_p1(32 - 1 downto 0);
    mul_ln55_4_fu_414_p0 <= mul_ln55_4_fu_414_p00(32 - 1 downto 0);
    mul_ln55_4_fu_414_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_reg_2195),64));
    mul_ln55_4_fu_414_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_5_fu_418_p0 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_5_fu_418_p1 <= mul_ln55_5_fu_418_p10(32 - 1 downto 0);
    mul_ln55_5_fu_418_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_reg_2200),64));
    mul_ln55_6_fu_422_p0 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln55_6_fu_422_p1 <= zext_ln55_4_fu_1391_p1(32 - 1 downto 0);
    mul_ln55_7_fu_426_p0 <= mul_ln55_7_fu_426_p00(32 - 1 downto 0);
    mul_ln55_7_fu_426_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln55_reg_2205),64));
    mul_ln55_7_fu_426_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    mul_ln55_8_fu_430_p0 <= zext_ln55_6_fu_1413_p1(32 - 1 downto 0);
    mul_ln55_8_fu_430_p1 <= mul_ln55_8_fu_430_p10(32 - 1 downto 0);
    mul_ln55_8_fu_430_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln55_2_fu_1436_p3),64));
    mul_ln55_9_fu_434_p0 <= zext_ln55_11_fu_1480_p1(32 - 1 downto 0);
    mul_ln55_9_fu_434_p1 <= zext_ln55_5_fu_1396_p1(32 - 1 downto 0);
    mul_ln55_fu_398_p0 <= zext_ln55_5_fu_1396_p1(32 - 1 downto 0);
    mul_ln55_fu_398_p1 <= zext_ln55_fu_1364_p1(32 - 1 downto 0);
    p_out <= empty_28_fu_178;
    p_out1 <= empty_27_fu_174;

    p_out1_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out1_ap_vld <= ap_const_logic_1;
        else 
            p_out1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out2 <= empty_26_fu_166;

    p_out2_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out2_ap_vld <= ap_const_logic_1;
        else 
            p_out2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out3 <= empty_25_fu_162;

    p_out3_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out3_ap_vld <= ap_const_logic_1;
        else 
            p_out3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out4 <= empty_24_fu_158;

    p_out4_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out4_ap_vld <= ap_const_logic_1;
        else 
            p_out4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out5 <= empty_23_fu_154;

    p_out5_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out5_ap_vld <= ap_const_logic_1;
        else 
            p_out5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out6 <= empty_22_fu_150;

    p_out6_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out6_ap_vld <= ap_const_logic_1;
        else 
            p_out6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_out7 <= empty_fu_146;

    p_out7_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out7_ap_vld <= ap_const_logic_1;
        else 
            p_out7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_fu_716_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln35_fu_716_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln49_1_fu_980_p3 <= 
        mul_ln51_1_fu_376_p2 when (icmp_ln49_fu_919_p2(0) = '1') else 
        select_ln55_4_fu_964_p3;
    select_ln49_2_fu_1020_p3 <= 
        mul_ln51_2_fu_612_p2 when (icmp_ln49_1_fu_994_p2(0) = '1') else 
        tmp_8_fu_1006_p6;
    select_ln49_3_fu_1054_p3 <= 
        mul_ln51_4_fu_381_p2 when (icmp_ln49_1_fu_994_p2(0) = '1') else 
        select_ln55_5_fu_1046_p3;
    select_ln49_4_fu_1126_p3 <= 
        mul_ln51_5_fu_618_p2 when (icmp_ln49_2_fu_1068_p2(0) = '1') else 
        tmp_11_fu_1114_p5;
    select_ln49_5_fu_1148_p3 <= 
        mul_ln51_7_fu_386_p2 when (icmp_ln49_2_fu_1068_p2(0) = '1') else 
        select_ln55_6_fu_1140_p3;
    select_ln49_6_fu_1218_p3 <= 
        mul_ln51_8_fu_623_p2 when (icmp_ln49_3_fu_1162_p2(0) = '1') else 
        tmp_14_fu_1208_p4;
    select_ln49_7_fu_1280_p3 <= 
        mul_ln51_9_fu_390_p2 when (icmp_ln49_4_fu_1226_p2(0) = '1') else 
        select_ln55_7_fu_1272_p3;
    select_ln49_8_fu_1302_p3 <= 
        mul_ln51_11_fu_394_p2 when (icmp_ln49_3_fu_1162_p2(0) = '1') else 
        select_ln55_8_fu_1294_p3;
    select_ln49_9_fu_1310_p3 <= 
        mul_ln51_12_fu_628_p2 when (icmp_ln49_4_fu_1226_p2(0) = '1') else 
        arg2_r_reload;
    select_ln49_fu_972_p3 <= 
        mul_ln51_fu_606_p2 when (icmp_ln49_fu_919_p2(0) = '1') else 
        tmp_9_fu_942_p7;
    select_ln51_1_fu_1028_p3 <= 
        ap_const_lv32_13 when (trunc_ln35_fu_722_p1(0) = '1') else 
        ap_const_lv32_26;
    select_ln51_fu_925_p3 <= 
        ap_const_lv32_26 when (trunc_ln35_fu_722_p1(0) = '1') else 
        ap_const_lv32_13;
    select_ln55_1_fu_880_p3 <= 
        shl_ln55_1_fu_874_p2 when (trunc_ln35_fu_722_p1(0) = '1') else 
        tmp_4_fu_854_p9;
    select_ln55_2_fu_1436_p3 <= 
        tmp_3_reg_2210 when (trunc_ln35_reg_2180(0) = '1') else 
        shl_ln55_2_fu_1431_p2;
    select_ln55_3_fu_1457_p3 <= 
        tmp_5_reg_2227 when (trunc_ln35_reg_2180(0) = '1') else 
        shl_ln55_3_fu_1452_p2;
    select_ln55_4_fu_964_p3 <= 
        shl_ln55_4_fu_958_p2 when (trunc_ln35_fu_722_p1(0) = '1') else 
        tmp_9_fu_942_p7;
    select_ln55_5_fu_1046_p3 <= 
        tmp_8_fu_1006_p6 when (trunc_ln35_fu_722_p1(0) = '1') else 
        shl_ln55_5_fu_1040_p2;
    select_ln55_6_fu_1140_p3 <= 
        shl_ln55_6_fu_1134_p2 when (trunc_ln35_fu_722_p1(0) = '1') else 
        tmp_11_fu_1114_p5;
    select_ln55_7_fu_1272_p3 <= 
        shl_ln55_7_fu_1266_p2 when (trunc_ln35_fu_722_p1(0) = '1') else 
        arg2_r_reload;
    select_ln55_8_fu_1294_p3 <= 
        tmp_14_fu_1208_p4 when (trunc_ln35_fu_722_p1(0) = '1') else 
        shl_ln55_8_fu_1288_p2;
    select_ln55_fu_809_p3 <= 
        shl_ln55_fu_803_p2 when (trunc_ln35_fu_722_p1(0) = '1') else 
        tmp_2_fu_778_p11;
    shl_ln55_1_fu_874_p2 <= std_logic_vector(shift_left(unsigned(tmp_4_fu_854_p9),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_2_fu_1431_p2 <= std_logic_vector(shift_left(unsigned(tmp_3_reg_2210),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_3_fu_1452_p2 <= std_logic_vector(shift_left(unsigned(tmp_5_reg_2227),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_4_fu_958_p2 <= std_logic_vector(shift_left(unsigned(tmp_9_fu_942_p7),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_5_fu_1040_p2 <= std_logic_vector(shift_left(unsigned(tmp_8_fu_1006_p6),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_6_fu_1134_p2 <= std_logic_vector(shift_left(unsigned(tmp_11_fu_1114_p5),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_7_fu_1266_p2 <= std_logic_vector(shift_left(unsigned(arg2_r_reload),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_8_fu_1288_p2 <= std_logic_vector(shift_left(unsigned(tmp_14_fu_1208_p4),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln55_fu_803_p2 <= std_logic_vector(shift_left(unsigned(tmp_2_fu_778_p11),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_10_fu_1080_p11 <= std_logic_vector(signed(ap_const_lv4_C) - signed(ap_sig_allocacmp_i1_2));
    tmp_11_fu_1114_p4 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln35_1_fu_730_p1));
    tmp_13_fu_1174_p11 <= std_logic_vector(signed(ap_const_lv4_B) - signed(ap_sig_allocacmp_i1_2));
    tmp_14_fu_1208_p3 <= (trunc_ln35_fu_722_p1 xor ap_const_lv1_1);
    tmp_15_fu_1238_p11 <= std_logic_vector(signed(ap_const_lv4_A) - signed(ap_sig_allocacmp_i1_2));
    tmp_1_fu_744_p11 <= std_logic_vector(signed(ap_const_lv4_9) - signed(ap_sig_allocacmp_i1_2));
    tmp_2_fu_778_p10 <= std_logic_vector(signed(ap_const_lv4_8) - signed(ap_sig_allocacmp_i1_2));
    tmp_3_fu_824_p9 <= (trunc_ln35_2_fu_734_p1 xor ap_const_lv3_7);
    tmp_4_fu_854_p8 <= std_logic_vector(signed(ap_const_lv3_6) - signed(trunc_ln35_2_fu_734_p1));
    tmp_5_fu_895_p7 <= std_logic_vector(signed(ap_const_lv3_5) - signed(trunc_ln35_2_fu_734_p1));
    tmp_8_fu_1006_p5 <= (trunc_ln35_1_fu_730_p1 xor ap_const_lv2_3);
    tmp_9_fu_942_p6 <= std_logic_vector(signed(ap_const_lv3_4) - signed(trunc_ln35_2_fu_734_p1));
    trunc_ln35_1_fu_730_p1 <= ap_sig_allocacmp_i1_2(2 - 1 downto 0);
    trunc_ln35_2_fu_734_p1 <= ap_sig_allocacmp_i1_2(3 - 1 downto 0);
    trunc_ln35_fu_722_p1 <= ap_sig_allocacmp_i1_2(1 - 1 downto 0);
    zext_ln35_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i1_2),5));
    zext_ln51_1_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_4_reg_2254),64));
    zext_ln51_2_fu_1733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_7_reg_2269),64));
    zext_ln51_3_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_13_reg_2284),64));
    zext_ln51_4_fu_1754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_15_reg_2289),64));
    zext_ln51_5_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln51_17_reg_2294),64));
    zext_ln51_fu_1505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_2_reg_2244),64));
    zext_ln55_10_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln55_3_fu_1457_p3),64));
    zext_ln55_11_fu_1480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_1469_p8),64));
    zext_ln55_12_fu_1494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_1_reg_2239),64));
    zext_ln55_13_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_reg_2234),64));
    zext_ln55_14_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1511_p8),64));
    zext_ln55_15_fu_1536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_3_reg_2249),64));
    zext_ln55_16_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1546_p8),64));
    zext_ln55_17_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_5_reg_2259),64));
    zext_ln55_18_fu_1697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_6_reg_2264),64));
    zext_ln55_19_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_8_reg_2274),64));
    zext_ln55_20_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln49_9_reg_2279),64));
    zext_ln55_3_fu_1386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_2210),64));
    zext_ln55_4_fu_1391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln55_1_reg_2222),64));
    zext_ln55_5_fu_1396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_reg_2227),64));
    zext_ln55_6_fu_1413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1402_p8),64));
    zext_ln55_9_fu_1447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_reg_2217),64));
    zext_ln55_fu_1364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1353_p8),64));
end behav;
