;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 271, @60
	ADD 271, @60
	ADD @136, 89
	SLT #0, -7
	ADD -1, <-20
	ADD 271, @60
	SUB @136, 89
	SUB <0, @2
	SUB #91, 2
	JMP <121, #106
	ADD @136, 89
	ADD 210, 30
	SPL <-127, 100
	DJN -1, @-20
	DAT #300, #91
	ADD #210, 30
	SLT 210, 60
	SUB -100, -600
	SPL <6, <-22
	SUB 100, -100
	SPL <6, <-22
	SPL <6, <-22
	SPL <-121, 103
	SPL 12, #10
	JMP <1, 2
	SUB <0, @2
	SLT #0, -7
	SUB @850, <-2
	SUB 172, @200
	SUB #12, @200
	SUB #12, @200
	JMZ 0, #2
	ADD 10, -25
	DJN -1, @-20
	CMP -207, <-120
	SUB #12, @200
	DJN -1, @-20
	CMP -277, <-125
	MOV 117, <-20
	SUB #12, @200
	ADD 10, 4
	CMP -207, <-120
	SUB <0, @2
	SUB #12, @200
	SPL 0, <-12
	CMP -207, <-120
	CMP -207, <-120
