#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000020f9743e920 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v0000020f974b3f90_0 .var "CLK", 0 0;
v0000020f974b3e50_0 .net "INSTRUCTION", 31 0, L_0000020f974b8870;  1 drivers
v0000020f974b43f0_0 .net "PC", 31 0, v0000020f974ad7f0_0;  1 drivers
v0000020f974b4030_0 .var "RESET", 0 0;
v0000020f974b4530_0 .net *"_ivl_0", 7 0, L_0000020f974b8c30;  1 drivers
v0000020f974b47b0_0 .net *"_ivl_10", 31 0, L_0000020f974b87d0;  1 drivers
v0000020f974b4a30_0 .net *"_ivl_12", 7 0, L_0000020f974b7ab0;  1 drivers
L_0000020f974c15b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020f974b7c90_0 .net/2u *"_ivl_14", 31 0, L_0000020f974c15b0;  1 drivers
v0000020f974b8ff0_0 .net *"_ivl_16", 31 0, L_0000020f974b7b50;  1 drivers
v0000020f974b7d30_0 .net *"_ivl_18", 7 0, L_0000020f974b8730;  1 drivers
L_0000020f974c1520 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020f974b8370_0 .net/2u *"_ivl_2", 31 0, L_0000020f974c1520;  1 drivers
v0000020f974b7fb0_0 .net *"_ivl_4", 31 0, L_0000020f974b8e10;  1 drivers
v0000020f974b7e70_0 .net *"_ivl_6", 7 0, L_0000020f974b7a10;  1 drivers
L_0000020f974c1568 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000020f974b89b0_0 .net/2u *"_ivl_8", 31 0, L_0000020f974c1568;  1 drivers
v0000020f974b91d0_0 .var/i "i", 31 0;
v0000020f974b7650 .array "instr_mem", 1023 0, 7 0;
L_0000020f974b8c30 .array/port v0000020f974b7650, L_0000020f974b8e10;
L_0000020f974b8e10 .arith/sum 32, v0000020f974ad7f0_0, L_0000020f974c1520;
L_0000020f974b7a10 .array/port v0000020f974b7650, L_0000020f974b87d0;
L_0000020f974b87d0 .arith/sum 32, v0000020f974ad7f0_0, L_0000020f974c1568;
L_0000020f974b7ab0 .array/port v0000020f974b7650, L_0000020f974b7b50;
L_0000020f974b7b50 .arith/sum 32, v0000020f974ad7f0_0, L_0000020f974c15b0;
L_0000020f974b8730 .array/port v0000020f974b7650, v0000020f974ad7f0_0;
L_0000020f974b8870 .delay 32 (2,2,2) L_0000020f974b8870/d;
L_0000020f974b8870/d .concat [ 8 8 8 8], L_0000020f974b8730, L_0000020f974b7ab0, L_0000020f974b7a10, L_0000020f974b8c30;
S_0000020f9738b160 .scope module, "mycpu" "cpu" 2 15, 3 16 0, S_0000020f9743e920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_data";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000020f974b4710_0 .net "ALUop", 2 0, v0000020f974af190_0;  1 drivers
v0000020f974b4d50_0 .net "CLK", 0 0, v0000020f974b3f90_0;  1 drivers
v0000020f974b4f30_0 .net "I12", 7 0, v0000020f974ad750_0;  1 drivers
v0000020f974b4fd0_0 .net "INSTRUCTION", 31 0, L_0000020f974b8870;  alias, 1 drivers
v0000020f974b3d10_0 .net "PC_data", 31 0, v0000020f974ad7f0_0;  alias, 1 drivers
v0000020f974b48f0_0 .net "RESET", 0 0, v0000020f974b4030_0;  1 drivers
v0000020f974b4210_0 .net "beq", 0 0, v0000020f974aee70_0;  1 drivers
v0000020f974b4490_0 .net "bne", 0 0, v0000020f974ad6b0_0;  1 drivers
v0000020f974b51b0_0 .net "extendedvalue", 31 0, v0000020f974b4cb0_0;  1 drivers
v0000020f974b4ad0_0 .net "immediate", 7 0, v0000020f974aefb0_0;  1 drivers
v0000020f974b5070_0 .net "islogicalorisleft", 1 0, v0000020f974ade30_0;  1 drivers
v0000020f974b3bd0_0 .net "isregout", 0 0, v0000020f974ad9d0_0;  1 drivers
v0000020f974b4350_0 .net "istwoscomp", 0 0, v0000020f974aec90_0;  1 drivers
v0000020f974b52f0_0 .net "jump", 0 0, v0000020f974af0f0_0;  1 drivers
v0000020f974b3450_0 .net "jumpOrbranch", 7 0, v0000020f974ad570_0;  1 drivers
v0000020f974b3810_0 .net "leftshiftout", 31 0, L_0000020f974b7bf0;  1 drivers
v0000020f974b4990_0 .net "muxcontrol", 0 0, v0000020f974aebf0_0;  1 drivers
v0000020f974b4b70_0 .net "opcode", 7 0, v0000020f974aed30_0;  1 drivers
v0000020f974b3590_0 .net "readreg1", 2 0, v0000020f974ae5b0_0;  1 drivers
v0000020f974b3ef0_0 .net "readreg2", 2 0, v0000020f974ae3d0_0;  1 drivers
v0000020f974b40d0_0 .net "regout1", 7 0, L_0000020f97452900;  1 drivers
v0000020f974b3630_0 .net "regout2", 7 0, L_0000020f974522e0;  1 drivers
v0000020f974b36d0_0 .net "regout2ORimmediate", 7 0, v0000020f974aeb50_0;  1 drivers
v0000020f974b3770_0 .net "twoscompout", 7 0, v0000020f974b4850_0;  1 drivers
v0000020f974b38b0_0 .net "writeanable", 0 0, v0000020f974aef10_0;  1 drivers
v0000020f974b3c70_0 .net "writedata", 7 0, v0000020f974a1260_0;  1 drivers
v0000020f974b3db0_0 .net "writereg", 2 0, v0000020f974aedd0_0;  1 drivers
v0000020f974b45d0_0 .net "zero", 0 0, v0000020f974ae830_0;  1 drivers
S_0000020f9739b950 .scope module, "alu" "ALUUnit" 3 48, 4 212 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /INPUT 2 "islogicalorisleft";
v0000020f974aa160_0 .net "Ii1", 7 0, L_0000020f97452890;  1 drivers
v0000020f974aa200_0 .net "Ii2", 7 0, L_0000020f974b8f50;  1 drivers
v0000020f974a8680_0 .net "Ii3", 7 0, L_0000020f974525f0;  1 drivers
v0000020f974a9440_0 .net "Ii4", 7 0, L_0000020f97452190;  1 drivers
v0000020f974a94e0_0 .net "Ii5", 7 0, v0000020f974a3740_0;  1 drivers
v0000020f974a87c0_0 .net "Ii6", 7 0, v0000020f974a4000_0;  1 drivers
v0000020f974a96c0_0 .net "Ii7", 7 0, L_0000020f974b8690;  1 drivers
v0000020f974a98a0_0 .net "data1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f974a9940_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f974a99e0_0 .net "islogicalorisleft", 1 0, v0000020f974ade30_0;  alias, 1 drivers
v0000020f974adbb0_0 .net "result", 7 0, v0000020f974a1260_0;  alias, 1 drivers
v0000020f974ae290_0 .net "select", 2 0, v0000020f974af190_0;  alias, 1 drivers
v0000020f974ae830_0 .var "zero", 0 0;
E_0000020f97447c00 .event anyedge, v0000020f974a1260_0;
L_0000020f974b7790 .part v0000020f974ade30_0, 0, 1;
S_0000020f9739bae0 .scope module, "add" "AddUnit" 4 232, 4 10 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v0000020f97434cd0_0 .net "data1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f97434eb0_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f97434ff0_0 .net "result", 7 0, L_0000020f974b8f50;  alias, 1 drivers
L_0000020f974b8f50 .delay 8 (2,2,2) L_0000020f974b8f50/d;
L_0000020f974b8f50/d .arith/sum 8, L_0000020f97452900, v0000020f974aeb50_0;
S_0000020f973bae00 .scope module, "and1" "AndUnit" 4 233, 4 16 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_0000020f974525f0/d .functor AND 8, L_0000020f97452900, v0000020f974aeb50_0, C4<11111111>, C4<11111111>;
L_0000020f974525f0 .delay 8 (1,1,1) L_0000020f974525f0/d;
v0000020f97435090_0 .net "data1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f97435130_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f9742ba20_0 .net "result", 7 0, L_0000020f974525f0;  alias, 1 drivers
S_0000020f973baf90 .scope module, "forward" "ForwardUnit" 4 231, 4 4 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data2";
    .port_info 1 /OUTPUT 8 "result";
L_0000020f97452890/d .functor BUFZ 8, v0000020f974aeb50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020f97452890 .delay 8 (1,1,1) L_0000020f97452890/d;
v0000020f9742bb60_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f974a1080_0 .net "result", 7 0, L_0000020f97452890;  alias, 1 drivers
S_0000020f973dbbf0 .scope module, "multiply" "multiplication" 4 237, 4 164 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v0000020f974a00e0_0 .net *"_ivl_0", 7 0, L_0000020f974b9310;  1 drivers
v0000020f974a11c0_0 .net *"_ivl_10", 7 0, L_0000020f974b8b90;  1 drivers
v0000020f9749fbe0_0 .net *"_ivl_2", 7 0, L_0000020f974b82d0;  1 drivers
v0000020f9749fa00_0 .net *"_ivl_4", 7 0, L_0000020f974b85f0;  1 drivers
v0000020f9749faa0_0 .net *"_ivl_6", 7 0, L_0000020f974b7830;  1 drivers
v0000020f974a0360_0 .net *"_ivl_8", 7 0, L_0000020f974b80f0;  1 drivers
v0000020f974a0040_0 .net "data1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f974a0cc0_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f974a0180_0 .net "result", 7 0, L_0000020f974b8690;  alias, 1 drivers
v0000020f9749fc80_0 .var "temp0", 7 0;
v0000020f9749fe60_0 .var "temp1", 7 0;
v0000020f974a0f40_0 .var "temp2", 7 0;
v0000020f9749ff00_0 .var "temp3", 7 0;
v0000020f9749ffa0_0 .var "temp4", 7 0;
v0000020f9749fdc0_0 .var "temp5", 7 0;
v0000020f974a07c0_0 .var "temp6", 7 0;
v0000020f974a0720_0 .var "temp7", 7 0;
E_0000020f97447d00 .event anyedge, v0000020f97434eb0_0, v0000020f97434cd0_0;
L_0000020f974b9310 .arith/sum 8, v0000020f9749fc80_0, v0000020f9749fe60_0;
L_0000020f974b82d0 .arith/sum 8, L_0000020f974b9310, v0000020f974a0f40_0;
L_0000020f974b85f0 .arith/sum 8, L_0000020f974b82d0, v0000020f9749ff00_0;
L_0000020f974b7830 .arith/sum 8, L_0000020f974b85f0, v0000020f9749ffa0_0;
L_0000020f974b80f0 .arith/sum 8, L_0000020f974b7830, v0000020f9749fdc0_0;
L_0000020f974b8b90 .arith/sum 8, L_0000020f974b80f0, v0000020f974a07c0_0;
L_0000020f974b8690 .delay 8 (3,3,3) L_0000020f974b8690/d;
L_0000020f974b8690/d .arith/sum 8, L_0000020f974b8b90, v0000020f974a0720_0;
S_0000020f973dbd80 .scope module, "mux" "MuxUnit" 4 238, 4 192 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 8 "I5";
    .port_info 5 /INPUT 8 "I6";
    .port_info 6 /INPUT 8 "I7";
    .port_info 7 /INPUT 3 "select";
    .port_info 8 /OUTPUT 8 "result";
v0000020f9749f8c0_0 .net "I1", 7 0, L_0000020f97452890;  alias, 1 drivers
v0000020f9749f500_0 .net "I2", 7 0, L_0000020f974b8f50;  alias, 1 drivers
v0000020f974a0540_0 .net "I3", 7 0, L_0000020f974525f0;  alias, 1 drivers
v0000020f974a0900_0 .net "I4", 7 0, L_0000020f97452190;  alias, 1 drivers
v0000020f974a0a40_0 .net "I5", 7 0, v0000020f974a3740_0;  alias, 1 drivers
v0000020f974a1120_0 .net "I6", 7 0, v0000020f974a4000_0;  alias, 1 drivers
v0000020f974a0220_0 .net "I7", 7 0, L_0000020f974b8690;  alias, 1 drivers
v0000020f974a1260_0 .var "result", 7 0;
v0000020f974a02c0_0 .net "select", 2 0, v0000020f974af190_0;  alias, 1 drivers
E_0000020f97447d40/0 .event anyedge, v0000020f974a02c0_0, v0000020f974a1080_0, v0000020f97434ff0_0, v0000020f9742ba20_0;
E_0000020f97447d40/1 .event anyedge, v0000020f974a0900_0, v0000020f974a0a40_0, v0000020f974a1120_0, v0000020f974a0180_0;
E_0000020f97447d40 .event/or E_0000020f97447d40/0, E_0000020f97447d40/1;
S_0000020f973db6f0 .scope module, "or1" "OrUnit" 4 234, 4 22 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_0000020f97452190/d .functor OR 8, L_0000020f97452900, v0000020f974aeb50_0, C4<00000000>, C4<00000000>;
L_0000020f97452190 .delay 8 (1,1,1) L_0000020f97452190/d;
v0000020f9749fd20_0 .net "data1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f974a0400_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f974a0c20_0 .net "result", 7 0, L_0000020f97452190;  alias, 1 drivers
S_0000020f973db880 .scope module, "rotate" "rotation" 4 236, 4 112 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 1 "isleft";
v0000020f974a3ba0_0 .var *"_ivl_6", 2 0; Local signal
v0000020f974a2d40_0 .var "control", 2 0;
v0000020f974a28e0_0 .net "data1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f974a3600_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f974a3880_0 .net "isleft", 0 0, L_0000020f974b7790;  1 drivers
v0000020f974a3f60_0 .net "result", 7 0, v0000020f974a4000_0;  alias, 1 drivers
v0000020f974a3b00_0 .net "result1", 7 0, v0000020f9749f640_0;  1 drivers
v0000020f974a2e80_0 .net "result2", 7 0, v0000020f9749f960_0;  1 drivers
v0000020f974a2ac0_0 .net "rotation1", 7 0, v0000020f9749f460_0;  1 drivers
v0000020f974a3c40_0 .net "rotation2", 7 0, v0000020f974a09a0_0;  1 drivers
v0000020f974a25c0_0 .net "rotation4", 7 0, v0000020f974a0b80_0;  1 drivers
v0000020f974a2840_0 .var "rotationLeft1", 7 0;
v0000020f974a41e0_0 .var "rotationLeft2", 7 0;
v0000020f974a3ce0_0 .var "rotationLeft4", 7 0;
v0000020f974a32e0_0 .var "rotationRight1", 7 0;
v0000020f974a2480_0 .var "rotationRight2", 7 0;
v0000020f974a2de0_0 .var "rotationRight4", 7 0;
E_0000020f97447280 .event anyedge, v0000020f9749f960_0;
E_0000020f97447d80 .event anyedge, v0000020f9749f640_0;
E_0000020f97447f80 .event anyedge, v0000020f97434cd0_0;
E_0000020f97447e80 .event anyedge, v0000020f97434eb0_0;
L_0000020f974b8910 .part v0000020f974a2d40_0, 0, 1;
L_0000020f974b8cd0 .part v0000020f974a2d40_0, 1, 1;
L_0000020f974b8230 .part v0000020f974a2d40_0, 2, 1;
S_0000020f973a19d0 .scope module, "mux1" "mux2x1" 4 134, 5 1 0, S_0000020f973db880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974a04a0_0 .net "input1", 7 0, v0000020f974a32e0_0;  1 drivers
v0000020f9749f780_0 .net "input2", 7 0, v0000020f974a2840_0;  1 drivers
v0000020f9749f460_0 .var "out", 7 0;
v0000020f974a05e0_0 .net "select", 0 0, L_0000020f974b7790;  alias, 1 drivers
E_0000020f97447fc0 .event anyedge, v0000020f974a05e0_0, v0000020f9749f780_0, v0000020f974a04a0_0;
S_0000020f973a1b60 .scope module, "mux2" "mux2x1" 4 146, 5 1 0, S_0000020f973db880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f9749fb40_0 .net "input1", 7 0, v0000020f974a2480_0;  1 drivers
v0000020f974a0860_0 .net "input2", 7 0, v0000020f974a41e0_0;  1 drivers
v0000020f974a09a0_0 .var "out", 7 0;
v0000020f974a0ae0_0 .net "select", 0 0, L_0000020f974b7790;  alias, 1 drivers
E_0000020f97448000 .event anyedge, v0000020f974a05e0_0, v0000020f974a0860_0, v0000020f9749fb40_0;
S_0000020f973dd890 .scope module, "mux4" "mux2x1" 4 158, 5 1 0, S_0000020f973db880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f9749f5a0_0 .net "input1", 7 0, v0000020f974a2de0_0;  1 drivers
v0000020f974a0e00_0 .net "input2", 7 0, v0000020f974a3ce0_0;  1 drivers
v0000020f974a0b80_0 .var "out", 7 0;
v0000020f974a0fe0_0 .net "select", 0 0, L_0000020f974b7790;  alias, 1 drivers
E_0000020f974480c0 .event anyedge, v0000020f974a05e0_0, v0000020f974a0e00_0, v0000020f9749f5a0_0;
S_0000020f973dda20 .scope module, "resultmux1" "mux2x1" 4 136, 5 1 0, S_0000020f973db880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974a0d60_0 .net "input1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f9749f820_0 .net "input2", 7 0, v0000020f9749f460_0;  alias, 1 drivers
v0000020f9749f640_0 .var "out", 7 0;
v0000020f974a0ea0_0 .net "select", 0 0, L_0000020f974b8910;  1 drivers
E_0000020f97448100 .event anyedge, v0000020f974a0ea0_0, v0000020f9749f460_0, v0000020f97434cd0_0;
S_0000020f974a1ba0 .scope module, "resultmux2" "mux2x1" 4 148, 5 1 0, S_0000020f973db880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f9749f3c0_0 .net "input1", 7 0, v0000020f9749f640_0;  alias, 1 drivers
v0000020f9749f6e0_0 .net "input2", 7 0, v0000020f974a09a0_0;  alias, 1 drivers
v0000020f9749f960_0 .var "out", 7 0;
v0000020f974a2ca0_0 .net "select", 0 0, L_0000020f974b8cd0;  1 drivers
E_0000020f974471c0 .event anyedge, v0000020f974a2ca0_0, v0000020f974a09a0_0, v0000020f9749f640_0;
S_0000020f974a1560 .scope module, "resultmux4" "mux2x1" 4 160, 5 1 0, S_0000020f973db880;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974a2980_0 .net "input1", 7 0, v0000020f9749f960_0;  alias, 1 drivers
v0000020f974a3380_0 .net "input2", 7 0, v0000020f974a0b80_0;  alias, 1 drivers
v0000020f974a4000_0 .var "out", 7 0;
v0000020f974a2fc0_0 .net "select", 0 0, L_0000020f974b8230;  1 drivers
E_0000020f97449080 .event anyedge, v0000020f974a2fc0_0, v0000020f974a0b80_0, v0000020f9749f960_0;
S_0000020f974a2050 .scope module, "shift" "shiftUnit" 4 235, 4 28 0, S_0000020f9739b950;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
    .port_info 3 /INPUT 2 "islogicalorisleft";
v0000020f974a9f80_0 .var *"_ivl_8", 3 0; Local signal
v0000020f974a8ae0_0 .var/2u *"_ivl_9", 3 0; Local signal
v0000020f974aa020_0 .var "arithmeticexception", 7 0;
v0000020f974a91c0_0 .var "control", 3 0;
v0000020f974a8e00_0 .net "data1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f974a9c60_0 .net "data2", 7 0, v0000020f974aeb50_0;  alias, 1 drivers
v0000020f974a9da0_0 .net "exception", 7 0, v0000020f974a2700_0;  1 drivers
v0000020f974a8a40_0 .net "islogicalorisleft", 1 0, v0000020f974ade30_0;  alias, 1 drivers
v0000020f974a89a0_0 .var "logicalexception", 7 0;
v0000020f974a9800_0 .net "result", 7 0, v0000020f974a3740_0;  alias, 1 drivers
v0000020f974aa0c0_0 .net "result1", 7 0, v0000020f974a9d00_0;  1 drivers
v0000020f974a9bc0_0 .net "result2", 7 0, v0000020f974a9b20_0;  1 drivers
v0000020f974a8f40_0 .net "result4", 7 0, v0000020f974a8900_0;  1 drivers
v0000020f974a8b80_0 .net "shift1", 7 0, v0000020f974a4140_0;  1 drivers
v0000020f974a9260_0 .var "shift1ArithmeticLeft", 7 0;
v0000020f974a9a80_0 .var "shift1ArithmeticRight", 7 0;
v0000020f974a9300_0 .var "shift1LogicalLeft", 7 0;
v0000020f974a84a0_0 .var "shift1LogicalRight", 7 0;
v0000020f974a9e40_0 .net "shift2", 7 0, v0000020f974a3240_0;  1 drivers
v0000020f974a9580_0 .var "shift2ArithmeticLeft", 7 0;
v0000020f974a8720_0 .var "shift2ArithmeticRight", 7 0;
v0000020f974a9080_0 .var "shift2LogicalLeft", 7 0;
v0000020f974a9620_0 .var "shift2LogicalRight", 7 0;
v0000020f974a93a0_0 .net "shift4", 7 0, v0000020f974a3d80_0;  1 drivers
v0000020f974a9ee0_0 .var "shift4ArithmeticLeft", 7 0;
v0000020f974a8860_0 .var "shift4ArithmeticRight", 7 0;
v0000020f974a8ea0_0 .var "shift4LogicalLeft", 7 0;
v0000020f974a9120_0 .var "shift4LogicalRight", 7 0;
E_0000020f97448b80 .event anyedge, v0000020f974a9b20_0;
E_0000020f97448880 .event anyedge, v0000020f974a9d00_0;
L_0000020f974b7970 .part v0000020f974a91c0_0, 0, 1;
L_0000020f974b7f10 .part v0000020f974a91c0_0, 1, 1;
L_0000020f974b9270 .part v0000020f974a91c0_0, 2, 1;
L_0000020f974b78d0 .part v0000020f974a91c0_0, 3, 1;
S_0000020f974a1880 .scope module, "exceptionmux5" "mux2x1" 4 108, 5 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974a2b60_0 .net "input1", 7 0, v0000020f974a8900_0;  alias, 1 drivers
v0000020f974a2f20_0 .net "input2", 7 0, v0000020f974a2700_0;  alias, 1 drivers
v0000020f974a3740_0 .var "out", 7 0;
v0000020f974a3100_0 .net "select", 0 0, L_0000020f974b78d0;  1 drivers
E_0000020f97448980 .event anyedge, v0000020f974a3100_0, v0000020f974a2f20_0, v0000020f974a2b60_0;
S_0000020f974a1d30 .scope module, "mux1" "MuxUnit4" 4 65, 6 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000020f974a2520_0 .net "I1", 7 0, v0000020f974a9a80_0;  1 drivers
v0000020f974a3560_0 .net "I2", 7 0, v0000020f974a9260_0;  1 drivers
v0000020f974a3920_0 .net "I3", 7 0, v0000020f974a84a0_0;  1 drivers
v0000020f974a3060_0 .net "I4", 7 0, v0000020f974a9300_0;  1 drivers
v0000020f974a4140_0 .var "result", 7 0;
v0000020f974a3e20_0 .net "select", 1 0, v0000020f974ade30_0;  alias, 1 drivers
E_0000020f97448f40/0 .event anyedge, v0000020f974a3e20_0, v0000020f974a2520_0, v0000020f974a3560_0, v0000020f974a3920_0;
E_0000020f97448f40/1 .event anyedge, v0000020f974a3060_0;
E_0000020f97448f40 .event/or E_0000020f97448f40/0, E_0000020f97448f40/1;
S_0000020f974a16f0 .scope module, "mux2" "MuxUnit4" 4 82, 6 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000020f974a3ec0_0 .net "I1", 7 0, v0000020f974a8720_0;  1 drivers
v0000020f974a31a0_0 .net "I2", 7 0, v0000020f974a9580_0;  1 drivers
v0000020f974a36a0_0 .net "I3", 7 0, v0000020f974a9620_0;  1 drivers
v0000020f974a37e0_0 .net "I4", 7 0, v0000020f974a9080_0;  1 drivers
v0000020f974a3240_0 .var "result", 7 0;
v0000020f974a2c00_0 .net "select", 1 0, v0000020f974ade30_0;  alias, 1 drivers
E_0000020f97448ac0/0 .event anyedge, v0000020f974a3e20_0, v0000020f974a3ec0_0, v0000020f974a31a0_0, v0000020f974a36a0_0;
E_0000020f97448ac0/1 .event anyedge, v0000020f974a37e0_0;
E_0000020f97448ac0 .event/or E_0000020f97448ac0/0, E_0000020f97448ac0/1;
S_0000020f974a21e0 .scope module, "mux4" "MuxUnit4" 4 99, 6 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000020f974a39c0_0 .net "I1", 7 0, v0000020f974a8860_0;  1 drivers
v0000020f974a40a0_0 .net "I2", 7 0, v0000020f974a9ee0_0;  1 drivers
v0000020f974a3a60_0 .net "I3", 7 0, v0000020f974a9120_0;  1 drivers
v0000020f974a2660_0 .net "I4", 7 0, v0000020f974a8ea0_0;  1 drivers
v0000020f974a3d80_0 .var "result", 7 0;
v0000020f974a4280_0 .net "select", 1 0, v0000020f974ade30_0;  alias, 1 drivers
E_0000020f97448bc0/0 .event anyedge, v0000020f974a3e20_0, v0000020f974a39c0_0, v0000020f974a40a0_0, v0000020f974a3a60_0;
E_0000020f97448bc0/1 .event anyedge, v0000020f974a2660_0;
E_0000020f97448bc0 .event/or E_0000020f97448bc0/0, E_0000020f97448bc0/1;
S_0000020f974a13d0 .scope module, "mux5" "MuxUnit4" 4 106, 6 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 2 "select";
    .port_info 5 /OUTPUT 8 "result";
v0000020f974a2a20_0 .net "I1", 7 0, v0000020f974aa020_0;  1 drivers
v0000020f974a3420_0 .net "I2", 7 0, v0000020f974aa020_0;  alias, 1 drivers
v0000020f974a34c0_0 .net "I3", 7 0, v0000020f974a89a0_0;  1 drivers
v0000020f974a23e0_0 .net "I4", 7 0, v0000020f974a89a0_0;  alias, 1 drivers
v0000020f974a2700_0 .var "result", 7 0;
v0000020f974a27a0_0 .net "select", 1 0, v0000020f974ade30_0;  alias, 1 drivers
E_0000020f974488c0/0 .event anyedge, v0000020f974a3e20_0, v0000020f974a2a20_0, v0000020f974a2a20_0, v0000020f974a34c0_0;
E_0000020f974488c0/1 .event anyedge, v0000020f974a34c0_0;
E_0000020f974488c0 .event/or E_0000020f974488c0/0, E_0000020f974488c0/1;
S_0000020f974a1ec0 .scope module, "resultmux1" "mux2x1" 4 67, 5 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974aa2a0_0 .net "input1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f974a8540_0 .net "input2", 7 0, v0000020f974a4140_0;  alias, 1 drivers
v0000020f974a9d00_0 .var "out", 7 0;
v0000020f974a85e0_0 .net "select", 0 0, L_0000020f974b7970;  1 drivers
E_0000020f974482c0 .event anyedge, v0000020f974a85e0_0, v0000020f974a4140_0, v0000020f97434cd0_0;
S_0000020f974a1a10 .scope module, "resultmux2" "mux2x1" 4 84, 5 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974a8fe0_0 .net "input1", 7 0, v0000020f974a9d00_0;  alias, 1 drivers
v0000020f974a8400_0 .net "input2", 7 0, v0000020f974a3240_0;  alias, 1 drivers
v0000020f974a9b20_0 .var "out", 7 0;
v0000020f974a9760_0 .net "select", 0 0, L_0000020f974b7f10;  1 drivers
E_0000020f97448f80 .event anyedge, v0000020f974a9760_0, v0000020f974a3240_0, v0000020f974a9d00_0;
S_0000020f974ab6d0 .scope module, "resultmux4" "mux2x1" 4 101, 5 1 0, S_0000020f974a2050;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974a8c20_0 .net "input1", 7 0, v0000020f974a9b20_0;  alias, 1 drivers
v0000020f974a8d60_0 .net "input2", 7 0, v0000020f974a3d80_0;  alias, 1 drivers
v0000020f974a8900_0 .var "out", 7 0;
v0000020f974a8cc0_0 .net "select", 0 0, L_0000020f974b9270;  1 drivers
E_0000020f974483c0 .event anyedge, v0000020f974a8cc0_0, v0000020f974a3d80_0, v0000020f974a9b20_0;
S_0000020f974ac1c0 .scope module, "controlUnit1" "controlunit" 3 43, 7 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 1 "writeanable";
    .port_info 2 /OUTPUT 1 "istwoscomp";
    .port_info 3 /OUTPUT 1 "isregout";
    .port_info 4 /OUTPUT 3 "ALUop";
    .port_info 5 /OUTPUT 1 "beq";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 2 "islogicalorisleft";
    .port_info 8 /OUTPUT 1 "bne";
v0000020f974af190_0 .var "ALUop", 2 0;
v0000020f974aee70_0 .var "beq", 0 0;
v0000020f974ad6b0_0 .var "bne", 0 0;
v0000020f974ade30_0 .var "islogicalorisleft", 1 0;
v0000020f974ad9d0_0 .var "isregout", 0 0;
v0000020f974aec90_0 .var "istwoscomp", 0 0;
v0000020f974af0f0_0 .var "jump", 0 0;
v0000020f974ae6f0_0 .net "opcode", 7 0, v0000020f974aed30_0;  alias, 1 drivers
v0000020f974aef10_0 .var "writeanable", 0 0;
E_0000020f97447ec0 .event anyedge, v0000020f974ae6f0_0;
S_0000020f974ab860 .scope module, "dec" "decoder" 3 41, 8 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 8 "opcode";
    .port_info 2 /OUTPUT 8 "immediate";
    .port_info 3 /OUTPUT 3 "readreg2";
    .port_info 4 /OUTPUT 3 "readreg1";
    .port_info 5 /OUTPUT 3 "writereg";
    .port_info 6 /OUTPUT 8 "jumpOrbranch";
v0000020f974aefb0_0 .var "immediate", 7 0;
v0000020f974ae510_0 .net "instruction", 31 0, L_0000020f974b8870;  alias, 1 drivers
v0000020f974ad570_0 .var "jumpOrbranch", 7 0;
v0000020f974aed30_0 .var "opcode", 7 0;
v0000020f974ae5b0_0 .var "readreg1", 2 0;
v0000020f974ae3d0_0 .var "readreg2", 2 0;
v0000020f974aedd0_0 .var "writereg", 2 0;
E_0000020f97448680 .event anyedge, v0000020f974ae510_0;
S_0000020f974ab540 .scope module, "leftshift1" "leftshift" 3 51, 9 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /OUTPUT 32 "result";
v0000020f974aded0_0 .net *"_ivl_2", 29 0, L_0000020f974b9090;  1 drivers
L_0000020f974c14d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f974ad610_0 .net *"_ivl_4", 1 0, L_0000020f974c14d8;  1 drivers
v0000020f974af050_0 .net "data1", 31 0, v0000020f974b4cb0_0;  alias, 1 drivers
v0000020f974af230_0 .net "result", 31 0, L_0000020f974b7bf0;  alias, 1 drivers
L_0000020f974b9090 .part v0000020f974b4cb0_0, 0, 30;
L_0000020f974b7bf0 .concat [ 2 30 0 0], L_0000020f974c14d8, L_0000020f974b9090;
S_0000020f974ab9f0 .scope module, "mux11" "mux2x1" 3 46, 5 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974add90_0 .net "input1", 7 0, L_0000020f974522e0;  alias, 1 drivers
v0000020f974ae470_0 .net "input2", 7 0, v0000020f974b4850_0;  alias, 1 drivers
v0000020f974ad750_0 .var "out", 7 0;
v0000020f974ada70_0 .net "select", 0 0, v0000020f974aec90_0;  alias, 1 drivers
E_0000020f97448500 .event anyedge, v0000020f974aec90_0, v0000020f974ae470_0, v0000020f974add90_0;
S_0000020f974ac030 .scope module, "mux22" "mux2x1" 3 47, 5 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v0000020f974af2d0_0 .net "input1", 7 0, v0000020f974aefb0_0;  alias, 1 drivers
v0000020f974ad430_0 .net "input2", 7 0, v0000020f974ad750_0;  alias, 1 drivers
v0000020f974aeb50_0 .var "out", 7 0;
v0000020f974ae650_0 .net "select", 0 0, v0000020f974ad9d0_0;  alias, 1 drivers
E_0000020f97448300 .event anyedge, v0000020f974ad9d0_0, v0000020f974ad750_0, v0000020f974aefb0_0;
S_0000020f974abd10 .scope module, "mux32bit_control1" "mux32bit_control" 3 55, 10 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "bne";
    .port_info 4 /OUTPUT 1 "result";
v0000020f974adf70_0 .net "bne", 0 0, v0000020f974ad6b0_0;  alias, 1 drivers
v0000020f974adc50_0 .net "branch", 0 0, v0000020f974aee70_0;  alias, 1 drivers
v0000020f974ad4d0_0 .net "jump", 0 0, v0000020f974af0f0_0;  alias, 1 drivers
v0000020f974aebf0_0 .var "result", 0 0;
v0000020f974ae790_0 .net "zero", 0 0, v0000020f974ae830_0;  alias, 1 drivers
E_0000020f97448d40 .event anyedge, v0000020f974ae830_0, v0000020f974aee70_0, v0000020f974af0f0_0, v0000020f974ad6b0_0;
S_0000020f974ab090 .scope module, "pc1" "pc" 3 42, 11 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 32 "leftshiftout";
    .port_info 3 /INPUT 1 "muxcontrol";
    .port_info 4 /OUTPUT 32 "PC_data";
v0000020f974ae1f0_0 .net "CLK", 0 0, v0000020f974b3f90_0;  alias, 1 drivers
v0000020f974ae8d0_0 .var "PC", 31 0;
v0000020f974ad7f0_0 .var "PC_data", 31 0;
v0000020f974ad890_0 .net "RESET", 0 0, v0000020f974b4030_0;  alias, 1 drivers
v0000020f974ad930_0 .net "leftshiftout", 31 0, L_0000020f974b7bf0;  alias, 1 drivers
v0000020f974ae970_0 .net "muxcontrol", 0 0, v0000020f974aebf0_0;  alias, 1 drivers
E_0000020f974481c0 .event posedge, v0000020f974ae1f0_0;
S_0000020f974aa8c0 .scope module, "regfile" "reg_file" 3 44, 12 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OUT2ADDRESS";
    .port_info 1 /INPUT 3 "OUT1ADDRESS";
    .port_info 2 /INPUT 3 "INADDRESS";
    .port_info 3 /INPUT 8 "IN";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /OUTPUT 8 "OUT2";
L_0000020f97452900/d .functor BUFZ 8, L_0000020f974b8a50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020f97452900 .delay 8 (2,2,2) L_0000020f97452900/d;
L_0000020f974522e0/d .functor BUFZ 8, L_0000020f974b84b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000020f974522e0 .delay 8 (2,2,2) L_0000020f974522e0/d;
v0000020f974adcf0_0 .net "CLOCK", 0 0, v0000020f974b3f90_0;  alias, 1 drivers
v0000020f974ae010_0 .net "IN", 7 0, v0000020f974a1260_0;  alias, 1 drivers
v0000020f974ae0b0_0 .net "INADDRESS", 2 0, v0000020f974aedd0_0;  alias, 1 drivers
v0000020f974aea10_0 .net "OUT1", 7 0, L_0000020f97452900;  alias, 1 drivers
v0000020f974ae150_0 .net "OUT1ADDRESS", 2 0, v0000020f974ae5b0_0;  alias, 1 drivers
v0000020f974ae330_0 .net "OUT2", 7 0, L_0000020f974522e0;  alias, 1 drivers
v0000020f974b4df0_0 .net "OUT2ADDRESS", 2 0, v0000020f974ae3d0_0;  alias, 1 drivers
v0000020f974b3a90 .array "REGISTER", 0 7, 7 0;
v0000020f974b34f0_0 .net "RESET", 0 0, v0000020f974b4030_0;  alias, 1 drivers
v0000020f974b4170_0 .net "WRITE", 0 0, v0000020f974aef10_0;  alias, 1 drivers
v0000020f974b3b30_0 .net *"_ivl_0", 7 0, L_0000020f974b8a50;  1 drivers
v0000020f974b5110_0 .net *"_ivl_10", 4 0, L_0000020f974b76f0;  1 drivers
L_0000020f974c1490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f974b4c10_0 .net *"_ivl_13", 1 0, L_0000020f974c1490;  1 drivers
v0000020f974b39f0_0 .net *"_ivl_2", 4 0, L_0000020f974b8550;  1 drivers
L_0000020f974c1448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020f974b3950_0 .net *"_ivl_5", 1 0, L_0000020f974c1448;  1 drivers
v0000020f974b4670_0 .net *"_ivl_8", 7 0, L_0000020f974b84b0;  1 drivers
v0000020f974b4e90_0 .var/i "i", 31 0;
L_0000020f974b8a50 .array/port v0000020f974b3a90, L_0000020f974b8550;
L_0000020f974b8550 .concat [ 3 2 0 0], v0000020f974ae5b0_0, L_0000020f974c1448;
L_0000020f974b84b0 .array/port v0000020f974b3a90, L_0000020f974b76f0;
L_0000020f974b76f0 .concat [ 3 2 0 0], v0000020f974ae3d0_0, L_0000020f974c1490;
S_0000020f974abb80 .scope module, "signextend1" "signextend" 3 50, 13 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /OUTPUT 32 "result";
v0000020f974b42b0_0 .net "data", 7 0, v0000020f974ad570_0;  alias, 1 drivers
v0000020f974b4cb0_0 .var "result", 31 0;
E_0000020f97448840 .event anyedge, v0000020f974ad570_0;
S_0000020f974aad70 .scope module, "twoscom" "twocomp" 3 45, 14 1 0, S_0000020f9738b160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input_nupm";
    .port_info 1 /OUTPUT 8 "output_nupm";
v0000020f974b5250_0 .net "input_nupm", 7 0, L_0000020f974522e0;  alias, 1 drivers
v0000020f974b4850_0 .var/s "output_nupm", 7 0;
E_0000020f97449040 .event anyedge, v0000020f974add90_0;
S_0000020f9743ec80 .scope module, "adder32bit" "adder32bit" 15 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /OUTPUT 32 "result";
o0000020f97456568 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020f974b7510_0 .net "data1", 31 0, o0000020f97456568;  0 drivers
o0000020f97456598 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020f974b75b0_0 .net "data2", 31 0, o0000020f97456598;  0 drivers
v0000020f974b8050_0 .net "result", 31 0, L_0000020f974b8d70;  1 drivers
L_0000020f974b8d70 .delay 32 (2,2,2) L_0000020f974b8d70/d;
L_0000020f974b8d70/d .arith/sum 32, o0000020f97456568, o0000020f97456598;
S_0000020f9743ee10 .scope module, "mux32bit" "mux32bit" 16 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0";
    .port_info 1 /INPUT 32 "I1";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "result";
o0000020f97456688 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020f974b9130_0 .net "I0", 31 0, o0000020f97456688;  0 drivers
o0000020f974566b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000020f974b8af0_0 .net "I1", 31 0, o0000020f974566b8;  0 drivers
v0000020f974b8410_0 .var "result", 31 0;
o0000020f97456718 .functor BUFZ 1, C4<z>; HiZ drive
v0000020f974b7470_0 .net "select", 0 0, o0000020f97456718;  0 drivers
E_0000020f97448480 .event anyedge, v0000020f974b7470_0, v0000020f974b8af0_0, v0000020f974b9130_0;
S_0000020f9738afd0 .scope module, "zero_out" "zero_out" 17 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "result";
    .port_info 1 /OUTPUT 1 "data";
v0000020f974b8190_0 .var "data", 0 0;
o0000020f97456838 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020f974b7dd0_0 .net "result", 7 0, o0000020f97456838;  0 drivers
E_0000020f97448d80 .event anyedge, v0000020f974b7dd0_0;
    .scope S_0000020f974ab860;
T_0 ;
    %wait E_0000020f97448680;
    %load/vec4 v0000020f974ae510_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0000020f974aed30_0, 0, 8;
    %load/vec4 v0000020f974ae510_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0000020f974aedd0_0, 0, 3;
    %load/vec4 v0000020f974ae510_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0000020f974ae5b0_0, 0, 3;
    %load/vec4 v0000020f974ae510_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000020f974ae3d0_0, 0, 3;
    %load/vec4 v0000020f974ae510_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000020f974aefb0_0, 0, 8;
    %load/vec4 v0000020f974ae510_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000020f974ad570_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020f974ab090;
T_1 ;
    %wait E_0000020f974481c0;
    %load/vec4 v0000020f974ad890_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020f974ad7f0_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020f974ae970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000020f974ad7f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000020f974ad7f0_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020f974ad930_0;
    %load/vec4 v0000020f974ad7f0_0;
    %add;
    %addi 4, 0, 32;
    %assign/vec4 v0000020f974ad7f0_0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020f974ac1c0;
T_2 ;
    %wait E_0000020f97447ec0;
    %load/vec4 v0000020f974ae6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aef10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aec90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ad9d0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000020f974af190_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974af0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ad6b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020f974ade30_0, 0, 2;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020f974aa8c0;
T_3 ;
    %wait E_0000020f974481c0;
    %load/vec4 v0000020f974b34f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f974b4e90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000020f974b4e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000020f974b4e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f974b3a90, 0, 4;
    %load/vec4 v0000020f974b4e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f974b4e90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020f974b4170_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %delay 1, 0;
    %load/vec4 v0000020f974ae010_0;
    %load/vec4 v0000020f974ae0b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020f974b3a90, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020f974aad70;
T_4 ;
    %wait E_0000020f97449040;
    %delay 1, 0;
    %load/vec4 v0000020f974b5250_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000020f974b4850_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000020f974ab9f0;
T_5 ;
    %wait E_0000020f97448500;
    %load/vec4 v0000020f974ada70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000020f974add90_0;
    %store/vec4 v0000020f974ad750_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020f974ae470_0;
    %store/vec4 v0000020f974ad750_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020f974ac030;
T_6 ;
    %wait E_0000020f97448300;
    %load/vec4 v0000020f974ae650_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0000020f974af2d0_0;
    %store/vec4 v0000020f974aeb50_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020f974ad430_0;
    %store/vec4 v0000020f974aeb50_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020f974a1d30;
T_7 ;
    %wait E_0000020f97448f40;
    %load/vec4 v0000020f974a3e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000020f974a4140_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000020f974a2520_0;
    %assign/vec4 v0000020f974a4140_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000020f974a3560_0;
    %assign/vec4 v0000020f974a4140_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000020f974a3920_0;
    %assign/vec4 v0000020f974a4140_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000020f974a3060_0;
    %assign/vec4 v0000020f974a4140_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000020f974a1ec0;
T_8 ;
    %wait E_0000020f974482c0;
    %load/vec4 v0000020f974a85e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000020f974aa2a0_0;
    %store/vec4 v0000020f974a9d00_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020f974a8540_0;
    %store/vec4 v0000020f974a9d00_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000020f974a16f0;
T_9 ;
    %wait E_0000020f97448ac0;
    %load/vec4 v0000020f974a2c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000020f974a3240_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0000020f974a3ec0_0;
    %assign/vec4 v0000020f974a3240_0, 0;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0000020f974a31a0_0;
    %assign/vec4 v0000020f974a3240_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0000020f974a36a0_0;
    %assign/vec4 v0000020f974a3240_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0000020f974a37e0_0;
    %assign/vec4 v0000020f974a3240_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020f974a1a10;
T_10 ;
    %wait E_0000020f97448f80;
    %load/vec4 v0000020f974a9760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000020f974a8fe0_0;
    %store/vec4 v0000020f974a9b20_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020f974a8400_0;
    %store/vec4 v0000020f974a9b20_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000020f974a21e0;
T_11 ;
    %wait E_0000020f97448bc0;
    %load/vec4 v0000020f974a4280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000020f974a3d80_0, 0, 8;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000020f974a39c0_0;
    %assign/vec4 v0000020f974a3d80_0, 0;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000020f974a40a0_0;
    %assign/vec4 v0000020f974a3d80_0, 0;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000020f974a3a60_0;
    %assign/vec4 v0000020f974a3d80_0, 0;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000020f974a2660_0;
    %assign/vec4 v0000020f974a3d80_0, 0;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000020f974ab6d0;
T_12 ;
    %wait E_0000020f974483c0;
    %load/vec4 v0000020f974a8cc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000020f974a8c20_0;
    %store/vec4 v0000020f974a8900_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020f974a8d60_0;
    %store/vec4 v0000020f974a8900_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000020f974a13d0;
T_13 ;
    %wait E_0000020f974488c0;
    %load/vec4 v0000020f974a27a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000020f974a2700_0, 0, 8;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0000020f974a2a20_0;
    %assign/vec4 v0000020f974a2700_0, 0;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0000020f974a3420_0;
    %assign/vec4 v0000020f974a2700_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0000020f974a34c0_0;
    %assign/vec4 v0000020f974a2700_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0000020f974a23e0_0;
    %assign/vec4 v0000020f974a2700_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000020f974a1880;
T_14 ;
    %wait E_0000020f97448980;
    %load/vec4 v0000020f974a3100_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000020f974a2b60_0;
    %store/vec4 v0000020f974a3740_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020f974a2f20_0;
    %store/vec4 v0000020f974a3740_0, 0, 8;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000020f974a2050;
T_15 ;
    %wait E_0000020f97447e80;
    %load/vec4 v0000020f974a9c60_0;
    %parti/s 4, 0, 2;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v0000020f974a9c60_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000020f974a9f80_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000020f974a9f80_0;
    %store/vec4 v0000020f974a91c0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000020f974a8ae0_0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000020f974a8ae0_0;
    %store/vec4 v0000020f974a91c0_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000020f974a2050;
T_16 ;
    %wait E_0000020f97447f80;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020f974a89a0_0, 0, 8;
    %load/vec4 v0000020f974a8e00_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000020f974a9300_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020f974a8e00_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a84a0_0, 0, 8;
    %load/vec4 v0000020f974a8e00_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0000020f974aa020_0, 0, 8;
    %load/vec4 v0000020f974a8e00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000020f974a8e00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000020f974a9260_0, 0, 8;
    %load/vec4 v0000020f974a8e00_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000020f974a8e00_0;
    %parti/s 6, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a9a80_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000020f974a2050;
T_17 ;
    %wait E_0000020f97448880;
    %load/vec4 v0000020f974aa0c0_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000020f974a9080_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000020f974aa0c0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a9620_0, 0, 8;
    %load/vec4 v0000020f974aa0c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000020f974aa0c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000020f974a9580_0, 0, 8;
    %load/vec4 v0000020f974aa0c0_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0000020f974aa0c0_0;
    %parti/s 5, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a8720_0, 0, 8;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000020f974a2050;
T_18 ;
    %wait E_0000020f97448b80;
    %load/vec4 v0000020f974a9bc0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000020f974a8ea0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000020f974a9bc0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a9120_0, 0, 8;
    %load/vec4 v0000020f974a9bc0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000020f974a9bc0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000020f974a9ee0_0, 0, 8;
    %load/vec4 v0000020f974a9bc0_0;
    %parti/s 1, 7, 4;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0000020f974a9bc0_0;
    %parti/s 3, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a8860_0, 0, 8;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000020f973a19d0;
T_19 ;
    %wait E_0000020f97447fc0;
    %load/vec4 v0000020f974a05e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000020f974a04a0_0;
    %store/vec4 v0000020f9749f460_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000020f9749f780_0;
    %store/vec4 v0000020f9749f460_0, 0, 8;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000020f973dda20;
T_20 ;
    %wait E_0000020f97448100;
    %load/vec4 v0000020f974a0ea0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0000020f974a0d60_0;
    %store/vec4 v0000020f9749f640_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000020f9749f820_0;
    %store/vec4 v0000020f9749f640_0, 0, 8;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000020f973a1b60;
T_21 ;
    %wait E_0000020f97448000;
    %load/vec4 v0000020f974a0ae0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0000020f9749fb40_0;
    %store/vec4 v0000020f974a09a0_0, 0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000020f974a0860_0;
    %store/vec4 v0000020f974a09a0_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000020f974a1ba0;
T_22 ;
    %wait E_0000020f974471c0;
    %load/vec4 v0000020f974a2ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0000020f9749f3c0_0;
    %store/vec4 v0000020f9749f960_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000020f9749f6e0_0;
    %store/vec4 v0000020f9749f960_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000020f973dd890;
T_23 ;
    %wait E_0000020f974480c0;
    %load/vec4 v0000020f974a0fe0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0000020f9749f5a0_0;
    %store/vec4 v0000020f974a0b80_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000020f974a0e00_0;
    %store/vec4 v0000020f974a0b80_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000020f974a1560;
T_24 ;
    %wait E_0000020f97449080;
    %load/vec4 v0000020f974a2fc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000020f974a2980_0;
    %store/vec4 v0000020f974a4000_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000020f974a3380_0;
    %store/vec4 v0000020f974a4000_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000020f973db880;
T_25 ;
    %wait E_0000020f97447e80;
    %load/vec4 v0000020f974a3600_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000020f974a3ba0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000020f974a3ba0_0;
    %store/vec4 v0000020f974a2d40_0, 0, 3;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000020f973db880;
T_26 ;
    %wait E_0000020f97447f80;
    %load/vec4 v0000020f974a28e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000020f974a28e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a2840_0, 0, 8;
    %load/vec4 v0000020f974a28e0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000020f974a28e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a32e0_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000020f973db880;
T_27 ;
    %wait E_0000020f97447d80;
    %load/vec4 v0000020f974a3b00_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0000020f974a3b00_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a41e0_0, 0, 8;
    %load/vec4 v0000020f974a3b00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000020f974a3b00_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a2480_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000020f973db880;
T_28 ;
    %wait E_0000020f97447280;
    %load/vec4 v0000020f974a2e80_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000020f974a2e80_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a3ce0_0, 0, 8;
    %load/vec4 v0000020f974a2e80_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000020f974a2e80_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974a2de0_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000020f973dbbf0;
T_29 ;
    %wait E_0000020f97447d00;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f9749fc80_0, 0, 8;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f9749fe60_0, 0, 8;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f974a0f40_0, 0, 8;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f9749ff00_0, 0, 8;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f9749ffa0_0, 0, 8;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f9749fdc0_0, 0, 8;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f974a07c0_0, 0, 8;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0040_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020f974a0cc0_0;
    %and;
    %store/vec4 v0000020f974a0720_0, 0, 8;
    %load/vec4 v0000020f9749fe60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000020f9749fe60_0, 0, 8;
    %load/vec4 v0000020f974a0f40_0;
    %parti/s 6, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000020f974a0f40_0, 0, 8;
    %load/vec4 v0000020f9749ff00_0;
    %parti/s 5, 0, 2;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0000020f9749ff00_0, 0, 8;
    %load/vec4 v0000020f9749ffa0_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0000020f9749ffa0_0, 0, 8;
    %load/vec4 v0000020f9749fdc0_0;
    %parti/s 3, 0, 2;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0000020f9749fdc0_0, 0, 8;
    %load/vec4 v0000020f974a07c0_0;
    %parti/s 2, 0, 2;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0000020f974a07c0_0, 0, 8;
    %load/vec4 v0000020f974a0720_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 7;
    %store/vec4 v0000020f974a0720_0, 0, 8;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000020f973dbd80;
T_30 ;
    %wait E_0000020f97447d40;
    %load/vec4 v0000020f974a02c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000020f974a1260_0, 0, 8;
    %jmp T_30.8;
T_30.0 ;
    %load/vec4 v0000020f9749f8c0_0;
    %assign/vec4 v0000020f974a1260_0, 0;
    %jmp T_30.8;
T_30.1 ;
    %load/vec4 v0000020f9749f500_0;
    %assign/vec4 v0000020f974a1260_0, 0;
    %jmp T_30.8;
T_30.2 ;
    %load/vec4 v0000020f974a0540_0;
    %assign/vec4 v0000020f974a1260_0, 0;
    %jmp T_30.8;
T_30.3 ;
    %load/vec4 v0000020f974a0900_0;
    %assign/vec4 v0000020f974a1260_0, 0;
    %jmp T_30.8;
T_30.4 ;
    %load/vec4 v0000020f974a0a40_0;
    %assign/vec4 v0000020f974a1260_0, 0;
    %jmp T_30.8;
T_30.5 ;
    %load/vec4 v0000020f974a1120_0;
    %assign/vec4 v0000020f974a1260_0, 0;
    %jmp T_30.8;
T_30.6 ;
    %load/vec4 v0000020f974a0220_0;
    %assign/vec4 v0000020f974a1260_0, 0;
    %jmp T_30.8;
T_30.8 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000020f9739b950;
T_31 ;
    %wait E_0000020f97447c00;
    %load/vec4 v0000020f974adbb0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974ae830_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974ae830_0, 0, 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000020f974abb80;
T_32 ;
    %wait E_0000020f97448840;
    %load/vec4 v0000020f974b42b0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v0000020f974b42b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974b4cb0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000020f974b42b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020f974b4cb0_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000020f974abd10;
T_33 ;
    %wait E_0000020f97448d40;
    %load/vec4 v0000020f974ae790_0;
    %load/vec4 v0000020f974adc50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aebf0_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000020f974ad4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aebf0_0, 0, 1;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0000020f974ae790_0;
    %inv;
    %load/vec4 v0000020f974adf70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974aebf0_0, 0, 1;
    %jmp T_33.5;
T_33.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974aebf0_0, 0, 1;
T_33.5 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000020f9743e920;
T_34 ;
    %vpi_call 2 21 "$readmemb", "instr_mem.mem", v0000020f974b7650 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000020f9743e920;
T_35 ;
    %vpi_call 2 92 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020f9743e920 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020f974b91d0_0, 0, 32;
T_35.0 ;
    %load/vec4 v0000020f974b91d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_35.1, 5;
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000020f974b3a90, v0000020f974b91d0_0 > {0 0 0};
    %load/vec4 v0000020f974b91d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020f974b91d0_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974b4030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974b3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974b4030_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974b4030_0, 0, 1;
    %delay 350, 0;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000020f9743e920;
T_36 ;
    %delay 4, 0;
    %load/vec4 v0000020f974b3f90_0;
    %inv;
    %store/vec4 v0000020f974b3f90_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0000020f9743ee10;
T_37 ;
    %wait E_0000020f97448480;
    %load/vec4 v0000020f974b7470_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v0000020f974b8af0_0;
    %store/vec4 v0000020f974b8410_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000020f974b9130_0;
    %store/vec4 v0000020f974b8410_0, 0, 32;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000020f9738afd0;
T_38 ;
    %wait E_0000020f97448d80;
    %load/vec4 v0000020f974b7dd0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020f974b8190_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020f974b8190_0, 0, 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./mux2x1.v";
    "./MuxUnit4.v";
    "./controlunit.v";
    "./decoder.v";
    "./leftshift.v";
    "./32bitmux_control.v";
    "./pc.v";
    "./reg_file.v";
    "./signextend.v";
    "./2scompement.v";
    "./32bitadder.v";
    "./32bitmux.v";
    "./zero.v";
