Analysis & Synthesis report for quartus
Mon Aug 26 18:35:03 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state
 11. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state
 12. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state
 13. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state
 14. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state
 15. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state
 16. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state
 17. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state
 18. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state
 19. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state
 20. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state
 21. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state
 22. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state
 23. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state
 24. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state
 25. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state
 26. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state
 27. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state
 28. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state
 29. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state
 30. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state
 31. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state
 32. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state
 33. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state
 34. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state
 35. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state
 36. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state
 37. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state
 38. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state
 39. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state
 40. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state
 41. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state
 42. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state
 43. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state
 44. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state
 45. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state
 46. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state
 47. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state
 48. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state
 49. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state
 50. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state
 51. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state
 52. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state
 53. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state
 54. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state
 55. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state
 56. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state
 57. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state
 58. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state
 59. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state
 60. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state
 61. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state
 62. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state
 63. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state
 64. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state
 65. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state
 66. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state
 67. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state
 68. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state
 69. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state
 70. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state
 71. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state
 72. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state
 73. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state
 74. State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state
 75. State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state
 76. Registers Removed During Synthesis
 77. Removed Registers Triggering Further Register Optimizations
 78. General Register Statistics
 79. Inverted Register Statistics
 80. Registers Packed Into Inferred Megafunctions
 81. Multiplexer Restructuring Statistics (Restructuring Performed)
 82. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated
 83. Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated
 84. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 85. Source assignments for vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated
 86. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 87. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 88. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 89. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 90. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 91. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 92. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 93. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 94. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 95. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 96. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 97. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 98. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
 99. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
100. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
101. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
102. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
103. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
104. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
105. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
106. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
107. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
108. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
109. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
110. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
111. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
112. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
113. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
114. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
115. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
116. Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated
117. Parameter Settings for User Entity Instance: Top-level Entity: |top_ms
118. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb
119. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec
120. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb
121. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb
122. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb
123. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb
124. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo
125. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst
126. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo
127. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo
128. Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0
129. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb
130. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb
131. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb
132. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags
133. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb
134. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb
135. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb
136. Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon
137. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1
138. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu
139. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
140. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
141. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec
142. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs
143. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu
144. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1
145. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu
146. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
147. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
148. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec
149. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs
150. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu
151. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1
152. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu
153. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
154. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
155. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec
156. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs
157. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu
158. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1
159. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu
160. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
161. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
162. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec
163. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs
164. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu
165. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1
166. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu
167. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
168. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
169. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec
170. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs
171. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu
172. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1
173. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu
174. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
175. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
176. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec
177. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs
178. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu
179. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1
180. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu
181. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
182. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
183. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec
184. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs
185. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu
186. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1
187. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu
188. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
189. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
190. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec
191. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs
192. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu
193. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1
194. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu
195. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
196. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
197. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec
198. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs
199. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu
200. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1
201. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu
202. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
203. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
204. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec
205. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs
206. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu
207. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1
208. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu
209. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
210. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
211. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec
212. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs
213. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu
214. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1
215. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu
216. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
217. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
218. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec
219. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs
220. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu
221. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1
222. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu
223. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
224. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
225. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec
226. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs
227. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu
228. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1
229. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu
230. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
231. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
232. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec
233. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs
234. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu
235. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1
236. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu
237. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
238. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
239. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec
240. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs
241. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu
242. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1
243. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu
244. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
245. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
246. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec
247. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs
248. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu
249. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1
250. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu
251. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
252. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
253. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec
254. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs
255. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu
256. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1
257. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu
258. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
259. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
260. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec
261. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs
262. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu
263. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1
264. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu
265. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
266. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
267. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec
268. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs
269. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu
270. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1
271. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu
272. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
273. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
274. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec
275. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs
276. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu
277. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1
278. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu
279. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
280. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
281. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec
282. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs
283. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu
284. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1
285. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu
286. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
287. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
288. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec
289. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs
290. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu
291. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1
292. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu
293. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
294. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
295. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec
296. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs
297. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu
298. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1
299. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu
300. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
301. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
302. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec
303. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs
304. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu
305. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1
306. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu
307. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
308. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
309. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec
310. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs
311. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu
312. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1
313. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu
314. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
315. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
316. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec
317. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs
318. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu
319. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1
320. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu
321. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
322. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
323. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec
324. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs
325. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu
326. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1
327. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu
328. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
329. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
330. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec
331. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs
332. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu
333. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1
334. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu
335. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
336. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
337. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec
338. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs
339. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu
340. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1
341. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu
342. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
343. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
344. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec
345. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs
346. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu
347. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1
348. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu
349. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
350. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
351. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec
352. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs
353. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu
354. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1
355. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu
356. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr
357. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0
358. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec
359. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs
360. Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu
361. Parameter Settings for User Entity Instance: seven_display:ssd_0
362. Parameter Settings for User Entity Instance: seven_display:ssd_1
363. Parameter Settings for User Entity Instance: seven_display:ssd_2
364. Parameter Settings for User Entity Instance: seven_display:ssd_3
365. Parameter Settings for User Entity Instance: seven_display:ssd_4
366. Parameter Settings for User Entity Instance: seven_display:ssd_5
367. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
368. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0
369. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
370. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0
371. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
372. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
373. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
374. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
375. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
376. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
377. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
378. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
379. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
380. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
381. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
382. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
383. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
384. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
385. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
386. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
387. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
388. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
389. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
390. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
391. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
392. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
393. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
394. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
395. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
396. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
397. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
398. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
399. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
400. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
401. Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0
402. altsyncram Parameter Settings by Entity Instance
403. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"
404. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
405. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
406. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"
407. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"
408. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"
409. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
410. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
411. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"
412. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"
413. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"
414. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
415. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
416. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"
417. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"
418. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"
419. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
420. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
421. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"
422. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"
423. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"
424. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
425. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
426. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"
427. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"
428. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"
429. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
430. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
431. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"
432. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"
433. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"
434. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
435. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
436. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"
437. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"
438. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"
439. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
440. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
441. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"
442. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"
443. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"
444. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
445. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
446. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"
447. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"
448. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"
449. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
450. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
451. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"
452. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"
453. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"
454. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
455. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
456. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"
457. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"
458. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"
459. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
460. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
461. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"
462. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"
463. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"
464. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
465. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
466. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"
467. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"
468. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"
469. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
470. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
471. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"
472. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"
473. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"
474. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
475. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
476. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"
477. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"
478. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"
479. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
480. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
481. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"
482. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"
483. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"
484. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
485. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
486. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"
487. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"
488. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"
489. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
490. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
491. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"
492. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"
493. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"
494. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
495. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
496. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"
497. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"
498. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"
499. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
500. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
501. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"
502. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"
503. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"
504. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
505. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
506. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"
507. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"
508. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"
509. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
510. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
511. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"
512. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"
513. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"
514. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
515. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
516. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"
517. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"
518. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"
519. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
520. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
521. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"
522. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"
523. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"
524. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
525. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
526. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"
527. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"
528. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"
529. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
530. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
531. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"
532. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"
533. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"
534. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
535. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
536. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"
537. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"
538. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"
539. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
540. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
541. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"
542. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"
543. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"
544. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
545. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
546. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"
547. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"
548. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"
549. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
550. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
551. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"
552. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"
553. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"
554. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
555. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
556. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"
557. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"
558. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"
559. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"
560. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr"
561. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"
562. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"
563. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon"
564. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb"
565. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb"
566. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"
567. Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"
568. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo"
569. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo"
570. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"
571. Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"
572. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"
573. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"
574. Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"
575. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"
576. Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb"
577. Port Connectivity Checks: "vmicro16_soc:soc"
578. Post-Synthesis Netlist Statistics for Top Partition
579. Elapsed Time Per Partition
580. Analysis & Synthesis Messages
581. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Aug 26 18:35:02 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; quartus                                     ;
; Top-level Entity Name           ; top_ms                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 13641                                       ;
; Total pins                      ; 58                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 188,416                                     ;
; Total DSP Blocks                ; 34                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top_ms             ; quartus            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.82        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  27.8%      ;
;     Processor 3            ;  27.7%      ;
;     Processor 4            ;  26.9%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../../vmicro16_periph.v                        ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v                                           ;         ;
; ../../uart/uart.v                              ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/uart.v                                                 ;         ;
; ../../uart/uart_fifo.v                         ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v                                            ;         ;
; ../../uart/fifo.v                              ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v                                                 ;         ;
; ../../uart/apb_uart.v                          ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v                                             ;         ;
; ../../vmicro16_soc_config.v                    ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc_config.v                                       ;         ;
; ../../vmicro16_soc.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v                                              ;         ;
; ../../vmicro16_isa.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16_isa.v                                              ;         ;
; ../../vmicro16.v                               ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/vmicro16.v                                                  ;         ;
; ../../top_ms.v                                 ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/top_ms.v                                                    ;         ;
; ../../formal.v                                 ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/formal.v                                                    ;         ;
; ../../clog2.v                                  ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/clog2.v                                                     ;         ;
; ../../apb_intercon.v                           ; yes             ; User Verilog HDL File                                 ; E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v                                              ;         ;
; /projects/uni/vmicro16/sw/asm.s.hex            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /projects/uni/vmicro16/sw/asm.s.hex                                                           ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                         ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_tev1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;         ;
; db/altsyncram_0bv1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_0bv1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ;         ;
; db/altsyncram_a4v1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;         ;
; db/altsyncram_lpd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_lpd1.tdf                         ;         ;
; db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 13797       ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 18063       ;
;     -- 7 input functions                    ; 409         ;
;     -- 6 input functions                    ; 8086        ;
;     -- 5 input functions                    ; 2946        ;
;     -- 4 input functions                    ; 2307        ;
;     -- <=3 input functions                  ; 4315        ;
;                                             ;             ;
; Dedicated logic registers                   ; 13641       ;
;                                             ;             ;
; I/O pins                                    ; 58          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 188416      ;
;                                             ;             ;
; Total DSP Blocks                            ; 34          ;
;                                             ;             ;
; Maximum fan-out node                        ; CLK50~input ;
; Maximum fan-out                             ; 14191       ;
; Total fan-out                               ; 136312      ;
; Average fan-out                             ; 4.21        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name          ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top_ms                                            ; 18063 (0)           ; 13641 (0)                 ; 188416            ; 34         ; 58   ; 0            ; |top_ms                                                                                                                                          ; top_ms               ; work         ;
;    |seven_display:ssd_0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_0                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_1                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_2|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_2                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_3|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_3                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_4|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_4                                                                                                                      ; seven_display        ; work         ;
;    |seven_display:ssd_5|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|seven_display:ssd_5                                                                                                                      ; seven_display        ; work         ;
;    |vmicro16_soc:soc|                              ; 18021 (0)           ; 13641 (0)                 ; 188416            ; 34         ; 0    ; 0            ; |top_ms|vmicro16_soc:soc                                                                                                                         ; vmicro16_soc         ; work         ;
;       |apb_intercon_s:apb_instr_intercon|          ; 920 (920)           ; 6 (6)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon                                                                                       ; apb_intercon_s       ; work         ;
;       |apb_intercon_s:apb|                         ; 1657 (1629)         ; 6 (6)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb                                                                                                      ; apb_intercon_s       ; work         ;
;          |addr_dec:gen_pselx_dec.paddr_dec|        ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec                                                                     ; addr_dec             ; work         ;
;       |apb_uart_tx:uart0_apb|                      ; 131 (0)             ; 174 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb                                                                                                   ; apb_uart_tx          ; work         ;
;          |uart_fifo:uart_fifo|                     ; 131 (1)             ; 174 (3)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo                                                                               ; uart_fifo            ; work         ;
;             |fifo:tx_fifo|                         ; 44 (44)             ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo                                                                  ; fifo                 ; work         ;
;             |uart:uart_inst|                       ; 86 (86)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst                                                                ; uart                 ; work         ;
;       |timer_apb:timr0|                            ; 81 (81)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|timer_apb:timr0                                                                                                         ; timer_apb            ; work         ;
;       |vmicro16_bram_apb:instr_rom_apb|            ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb                                                                                         ; vmicro16_bram_apb    ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb                                                                  ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                             ; altsyncram           ; work         ;
;                |altsyncram_lpd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated              ; altsyncram_lpd1      ; work         ;
;       |vmicro16_bram_ex_apb:bram_apb|              ; 15 (15)             ; 1 (1)                     ; 90112             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb                                                                                           ; vmicro16_bram_ex_apb ; work         ;
;          |vmicro16_bram:bram_apb|                  ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb                                                                    ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                                               ; altsyncram           ; work         ;
;                |altsyncram_tev1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated                ; altsyncram_tev1      ; work         ;
;          |vmicro16_bram:ram_exflags|               ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags                                                                 ; vmicro16_bram        ; work         ;
;             |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0                                            ; altsyncram           ; work         ;
;                |altsyncram_0bv1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated             ; altsyncram_0bv1      ; work         ;
;       |vmicro16_core:cores[0].c1|                  ; 474 (164)           ; 412 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (21)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[10].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[11].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[12].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[13].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[14].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[15].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[16].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[17].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[18].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[19].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[1].c1|                  ; 474 (164)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[20].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[21].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[22].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[23].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[24].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[25].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[26].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[27].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[28].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[29].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[2].c1|                  ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[30].c1|                 ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[31].c1|                 ; 474 (164)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1                                                                                              ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|branch:branch_check                                                                          ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu                                                                             ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu                                                                        ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                     ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                   ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec                                                                             ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs                                                                           ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[3].c1|                  ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[4].c1|                  ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[5].c1|                  ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[6].c1|                  ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[7].c1|                  ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[8].c1|                  ; 474 (165)           ; 412 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 24 (21)             ; 193 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_core:cores[9].c1|                  ; 475 (165)           ; 413 (91)                  ; 1024              ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1                                                                                               ; vmicro16_core        ; work         ;
;          |branch:branch_check|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|branch:branch_check                                                                           ; branch               ; work         ;
;          |vmicro16_alu:alu|                        ; 199 (199)           ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu                                                                              ; vmicro16_alu         ; work         ;
;          |vmicro16_core_mmu:mmu|                   ; 25 (21)             ; 194 (190)                 ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu                                                                         ; vmicro16_core_mmu    ; work         ;
;             |vmicro16_bram:TIM0|                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0                                                      ; vmicro16_bram        ; work         ;
;                |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0                                 ; altsyncram           ; work         ;
;                   |altsyncram_a4v1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated  ; altsyncram_a4v1      ; work         ;
;             |vmicro16_bram:ram_sr|                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr                                                    ; vmicro16_bram        ; work         ;
;          |vmicro16_dec:dec|                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec                                                                              ; vmicro16_dec         ; work         ;
;          |vmicro16_regs:regs|                      ; 58 (58)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs                                                                            ; vmicro16_regs        ; work         ;
;       |vmicro16_gpio_apb:gpio0_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio1_apb|                ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_gpio_apb:gpio2_apb|                ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb                                                                                             ; vmicro16_gpio_apb    ; work         ;
;       |vmicro16_regs_apb:regs0_apb|                ; 15 (2)              ; 128 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb                                                                                             ; vmicro16_regs_apb    ; work         ;
;          |vmicro16_regs:regs_apb|                  ; 13 (13)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |top_ms|vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb                                                                      ; vmicro16_regs        ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM              ; 4096         ; 16           ; --           ; --           ; 65536 ; db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 4096         ; 6            ; 4096         ; 6            ; 24576 ; db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 2           ;
; Two Independent 18x18           ; 32          ;
; Total number of DSP blocks      ; 34          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 34          ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state                                                                                                   ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                                                               ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+----------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                     ;
+------------------------+----------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                          ;
; mmu_state.MMU_STATE_T2 ; 1                                                                          ;
+------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                                                                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name               ; r_state.STATE_HALT ; r_state.STATE_FE ; r_state.STATE_WB ; r_state.STATE_ME ; r_state.STATE_R2 ; r_state.STATE_R1 ; r_state.STATE_IF ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; r_state.STATE_IF   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; r_state.STATE_R1   ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; r_state.STATE_R2   ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; r_state.STATE_ME   ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; r_state.STATE_WB   ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_FE   ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; r_state.STATE_HALT ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+--------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state ;
+------------------------+---------------------------------------------------------------------------+
; Name                   ; mmu_state.MMU_STATE_T2                                                    ;
+------------------------+---------------------------------------------------------------------------+
; mmu_state.MMU_STATE_T1 ; 0                                                                         ;
; mmu_state.MMU_STATE_T2 ; 1                                                                         ;
+------------------------+---------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_state ;
+---------------------------+------------------+---------------------------+---------------------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING             ;
+---------------------------+------------------+---------------------------+---------------------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                               ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                               ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                               ;
+---------------------------+------------------+---------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PADDR[16..22]                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PADDR[16..22]                                                       ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[17,18]                                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PSELx                                                              ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|w2_PENABLE                                            ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[18,20]                                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PSELx                                                               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|w2_PENABLE                                             ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[18,19]                                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PSELx                         ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PSELx                          ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PSELx                                         ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                     ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PSELx                                          ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PSELx                                          ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PSELx                                          ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[17,19]                                   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PSELx                                          ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                      ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6] ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]     ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]                ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]       ; Merged with vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,6..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PADDR[20]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4] ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PADDR[19]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4]             ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[7..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6] ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,6..11,13..15]  ; Merged with vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PADDR[18]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,6..11,13..15]    ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[4]                 ; Merged with vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2] ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4]               ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[6..11,13..15]      ; Merged with vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1] ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                 ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PADDR[17]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[2,4,6..11,13..15]   ; Merged with vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PADDR[16]                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[1,2,4,6..11,13..15] ; Merged with vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem_out[0]                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~8                            ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~5                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~6                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~7                                                             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|mmu_state~4                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~5                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~7                                                              ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|mmu_state~4                                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_RECEIVED                  ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0..5]                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0..3]                 ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0..10]                   ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE                      ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START               ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS                 ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP                ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART             ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state.STATE_HALT                                                     ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state.STATE_HALT                                                    ; Lost fanout                                                                                                   ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|read_ptr[4]                               ; Stuck at GND due to stuck port data_in                                                                        ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo|write_ptr[4]                              ; Stuck at GND due to stuck port data_in                                                                        ;
; Total Number of Removed Registers = 995                                                                           ;                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal ; Registers Removed due to This Register                                                                 ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~6 ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[5],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[4],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[3],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[2],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[0],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[1],             ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[0],        ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[1],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[2],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[3],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[4],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[5],           ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_IDLE,          ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_START,   ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_CHECK_STOP,    ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_DELAY_RESTART, ;
;                                                                                        ;                    ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_ERROR          ;
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state~7 ; Lost Fanouts       ; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|recv_state.RX_READ_BITS      ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state~6                                  ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state.STATE_HALT                                         ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state.STATE_HALT                                          ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state~6                                   ; Lost Fanouts       ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state.STATE_HALT                                          ;
+----------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13641 ;
; Number of registers using Synchronous Clear  ; 1376  ;
; Number of registers using Synchronous Load   ; 791   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13122 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_out            ; 3       ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|cdelay                                       ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[2] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[3] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[5] ; 1       ;
; vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[6] ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[1][3]              ; 1       ;
; vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb|regs[0][5]              ; 1       ;
; Total number of inverted registers = 9                                                      ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                       ; Megafunction                                                                                   ; Type ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+
; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15] ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0 ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_out[0..15]  ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0  ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|mem_out[0..15]              ; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|mem_rtl_0              ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_out[0..15]                ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0                ; RAM  ;
; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_out[0..5]              ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0             ; RAM  ;
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux13                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|reg_wd[0]                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec|seli[1]                   ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux50                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux53                                                      ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux44                                                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux43                                                      ;
; 25:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 25:1               ; 3 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 49:1               ; 8 bits    ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux15                                                      ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|M_PWDATA[8]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|active[0]                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_instr_rda[15]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_pc[7]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_rs1[2]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 4:1                ; 44 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux5                                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs|Mux13                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 32:1               ; 19 bits   ; 399 LEs       ; 399 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux23                                                      ;
; 9:1                ; 10 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[8]                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[6]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|r_reg_wd[0]                                        ;
; 16:1               ; 10 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu|Mux1                              ;
; 18:1               ; 7 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 18:1               ; 12 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb|Mux0                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|active[1]                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[10]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_bits_remaining[3] ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_countdown[3]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|rx_clk_divider[0]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector7            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|Selector10           ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|M_PADDR[2]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_instr_rda[12]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_pc[4]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux4                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs|Mux5                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[11]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[7]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|r_reg_wd[1]                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon|Mux0                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux10                             ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux6                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[13]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[4]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu|Mux3                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[13]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[4]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[13]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[4]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu|Mux3                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[13]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[4]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[13]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[4]                                         ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[13]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[4]                                         ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|M_PWRITE                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[7]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_instr_rda[8]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[13]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[4]                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|r_reg_wd[5]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux5                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[7]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_instr_rda[8]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[13]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[4]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|r_reg_wd[5]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux5                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu|Mux2                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[13]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[4]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|r_reg_wd[5]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[4]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|r_reg_wd[1]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[13]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[4]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|r_reg_wd[5]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[4]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|r_reg_wd[2]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[4]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|r_reg_wd[2]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[13]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[4]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|r_reg_wd[3]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[13]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[0]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu|Mux1                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[1]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[0]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[13]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[2]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[0]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu|Mux3                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[13]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[1]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[13]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[0]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[6]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_instr_rda[9]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftRight0                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[13]                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[6]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|r_reg_wd[4]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux4                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[13]                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[6]                                        ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|r_reg_wd[5]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[6]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|r_reg_wd[0]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[6]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|r_reg_wd[1]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[13]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[6]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|r_reg_wd[3]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|M_PWRITE                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[13]                                       ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[6]                                        ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|r_reg_wd[2]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|M_PWDATA[0]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_instr_rda[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_pc[1]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_rs1[0]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|ShiftLeft0                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs|Mux3                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_state                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[13]                                       ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[6]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|r_reg_wd[3]                                        ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux8                              ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux5                              ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu|Mux2                              ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[13]                                        ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[4]                                         ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu|Mux3                               ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|M_PWDATA[1]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[6]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_instr_rda[9]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_pc[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_rs1[0]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftRight0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|ShiftLeft0                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs|Mux3                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_state                                             ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[13]                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[4]                                         ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|r_reg_wd[3]                                         ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux8                               ;
; 40:1               ; 4 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux4                               ;
; 41:1               ; 3 bits    ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; No         ; |top_ms|vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|Mux1                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[1]    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|timer_apb:timr0|r_counter[11]                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_bits_remaining[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[4]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_countdown[3]      ;
; 20:1               ; 7 bits    ; 91 LEs        ; 77 LEs               ; 14 LEs                 ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_data[0]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_ms|vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst|tx_clk_divider[0]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_tev1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0|altsyncram_0bv1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0|altsyncram_lpd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0|altsyncram_a4v1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_ms ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; GPIO_PINS      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb ;
+---------------------+-------+----------------------------------------------------+
; Parameter Name      ; Value ; Type                                               ;
+---------------------+-------+----------------------------------------------------+
; BUS_WIDTH           ; 23    ; Signed Integer                                     ;
; DATA_WIDTH          ; 16    ; Signed Integer                                     ;
; MASTER_PORTS        ; 32    ; Signed Integer                                     ;
; SLAVE_PORTS         ; 8     ; Signed Integer                                     ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                     ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                     ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                     ;
; HAS_PSELX_ADDR      ; 1     ; Signed Integer                                     ;
+---------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                                                           ;
; SLAVE_PORTS    ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 23    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPIO0 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 23    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 16    ; Signed Integer                                                   ;
; NAME           ; GPIO1 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BUS_WIDTH      ; 23    ; Signed Integer                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                   ;
; PORTS          ; 8     ; Signed Integer                                                   ;
; NAME           ; GPI02 ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; BUS_WIDTH      ; 16    ; Signed Integer                                             ;
; CELL_DEPTH     ; 8     ; Signed Integer                                             ;
; DATA_WIDTH     ; 8     ; Signed Integer                                             ;
; ADDR_EXP       ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; ADDR_EXP       ; 4     ; Signed Integer                                                                 ;
; DATA_WIDTH     ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------+
; CLOCK_DIVIDE     ; 109   ; Signed Integer                                                                              ;
; RX_IDLE          ; 0     ; Signed Integer                                                                              ;
; RX_CHECK_START   ; 1     ; Signed Integer                                                                              ;
; RX_READ_BITS     ; 2     ; Signed Integer                                                                              ;
; RX_CHECK_STOP    ; 3     ; Signed Integer                                                                              ;
; RX_DELAY_RESTART ; 4     ; Signed Integer                                                                              ;
; RX_ERROR         ; 5     ; Signed Integer                                                                              ;
; RX_RECEIVED      ; 6     ; Signed Integer                                                                              ;
; TX_IDLE          ; 0     ; Signed Integer                                                                              ;
; TX_SENDING       ; 1     ; Signed Integer                                                                              ;
; TX_DELAY_RESTART ; 2     ; Signed Integer                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                              ;
; ADDR_EXP       ; 4     ; Signed Integer                                                                              ;
; ADDR_DEPTH     ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|timer_apb:timr0 ;
+----------------+----------+---------------------------------------------------+
; Parameter Name ; Value    ; Type                                              ;
+----------------+----------+---------------------------------------------------+
; CLK_HZ         ; 50000000 ; Signed Integer                                    ;
+----------------+----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; BUS_WIDTH         ; 23    ; Signed Integer                                                ;
; DATA_WIDTH        ; 16    ; Signed Integer                                                ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                ;
; PARAM_DEFAULTS_R0 ; 32    ; Signed Integer                                                ;
; PARAM_DEFAULTS_R1 ; 8     ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------+
; CELL_WIDTH        ; 16    ; Signed Integer                                                                       ;
; CELL_DEPTH        ; 8     ; Signed Integer                                                                       ;
; CELL_SEL_BITS     ; 3     ; Signed Integer                                                                       ;
; CELL_DEFAULTS     ; 0     ; Signed Integer                                                                       ;
; DEBUG_NAME        ;       ; String                                                                               ;
; CORE_ID           ; 0     ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R0 ; 32    ; Signed Integer                                                                       ;
; PARAM_DEFAULTS_R1 ; 8     ; Signed Integer                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb ;
+----------------+------------------+---------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                    ;
+----------------+------------------+---------------------------------------------------------+
; BUS_WIDTH      ; 23               ; Signed Integer                                          ;
; MEM_WIDTH      ; 16               ; Signed Integer                                          ;
; MEM_DEPTH      ; 4096             ; Signed Integer                                          ;
; CORE_ID_BITS   ; 5                ; Signed Integer                                          ;
; SWEX_SUCCESS   ; 0000000000000000 ; Unsigned Binary                                         ;
; SWEX_FAIL      ; 0000000000000001 ; Unsigned Binary                                         ;
+----------------+------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                     ;
+-------------------+--------+------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 6      ; Signed Integer                                                                           ;
; MEM_DEPTH         ; 4096   ; Signed Integer                                                                           ;
; CORE_ID           ; 0      ; Signed Integer                                                                           ;
; USE_INITS         ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R1 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R2 ; 0      ; Signed Integer                                                                           ;
; PARAM_DEFAULTS_R3 ; 0      ; Signed Integer                                                                           ;
; NAME              ; rexram ; String                                                                                   ;
+-------------------+--------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; Parameter Name    ; Value      ; Type                                                                              ;
+-------------------+------------+-----------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16         ; Signed Integer                                                                    ;
; MEM_DEPTH         ; 4096       ; Signed Integer                                                                    ;
; CORE_ID           ; 0          ; Signed Integer                                                                    ;
; USE_INITS         ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R0 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R1 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R2 ; 0          ; Signed Integer                                                                    ;
; PARAM_DEFAULTS_R3 ; 0          ; Signed Integer                                                                    ;
; NAME              ; BRAMexinst ; String                                                                            ;
+-------------------+------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb ;
+----------------+-------------+----------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                           ;
+----------------+-------------+----------------------------------------------------------------+
; BUS_WIDTH      ; 23          ; Signed Integer                                                 ;
; MEM_WIDTH      ; 16          ; Signed Integer                                                 ;
; MEM_DEPTH      ; 4096        ; Signed Integer                                                 ;
; APB_PADDR      ; 0           ; Signed Integer                                                 ;
; USE_INITS      ; 1           ; Signed Integer                                                 ;
; NAME           ; INSTR_ROM_G ; String                                                         ;
; CORE_ID        ; 0           ; Signed Integer                                                 ;
+----------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb ;
+-------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name    ; Value       ; Type                                                                               ;
+-------------------+-------------+------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16          ; Signed Integer                                                                     ;
; MEM_DEPTH         ; 4096        ; Signed Integer                                                                     ;
; CORE_ID           ; -1          ; Signed Integer                                                                     ;
; USE_INITS         ; 1           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R0 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R1 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R2 ; 0           ; Signed Integer                                                                     ;
; PARAM_DEFAULTS_R3 ; 0           ; Signed Integer                                                                     ;
; NAME              ; INSTR_ROM_G ; String                                                                             ;
+-------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon ;
+---------------------+-------+-------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                              ;
+---------------------+-------+-------------------------------------------------------------------+
; BUS_WIDTH           ; 23    ; Signed Integer                                                    ;
; DATA_WIDTH          ; 16    ; Signed Integer                                                    ;
; MASTER_PORTS        ; 32    ; Signed Integer                                                    ;
; SLAVE_PORTS         ; 1     ; Signed Integer                                                    ;
; ARBITER_ROTATE_INC  ; 1     ; Signed Integer                                                    ;
; ARBITER_ROTATE_NEXT ; 0     ; Signed Integer                                                    ;
; ARBITER_HIGHBIT     ; 0     ; Signed Integer                                                    ;
; HAS_PSELX_ADDR      ; 0     ; Signed Integer                                                    ;
+---------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 0     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 0     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 0                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 1     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 1     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 1      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 1                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 2     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 2     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 2      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 2                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 3     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 3     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 3      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 3                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 3     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 4     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 4     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 4      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 4                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 5     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 5     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 5      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 5                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 6     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 6     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 6      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 6                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 6     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 7     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 7     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 7      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 7                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 7     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 8     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 8     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 8      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 8                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1 ;
+-------------------+-------+-------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                        ;
+-------------------+-------+-------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                              ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                              ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                              ;
; MEM_WIDTH         ; 16    ; Signed Integer                                              ;
; CORE_ID           ; 9     ; Signed Integer                                              ;
+-------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                       ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                       ;
; CORE_ID        ; 9     ; Signed Integer                                                                       ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                  ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                        ;
; CORE_ID           ; 0      ; Signed Integer                                                                                        ;
; USE_INITS         ; 0      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 9      ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                        ;
; NAME              ; ram_sr ; String                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                       ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                       ;
; CORE_ID           ; 0     ; Signed Integer                                                                                       ;
; USE_INITS         ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                       ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                       ;
; NAME              ; TIM0  ; String                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                  ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                  ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                  ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs ;
+-------------------+------------------+---------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                ;
+-------------------+------------------+---------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                      ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                      ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                      ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                      ;
; DEBUG_NAME        ;                  ; String                                                              ;
; CORE_ID           ; 9                ; Signed Integer                                                      ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                     ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                     ;
+-------------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                  ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                  ;
; CORE_ID        ; 9     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 10    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 10    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 10     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 10               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 10    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 11    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 11    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 11     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 11               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 11    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 12    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 12    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 12     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 12               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 12    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 13    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 13    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 13     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 13               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 13    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 14    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 14    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 14     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 14               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 14    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 15    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 15    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 15     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 15               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 15    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 16    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 16    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 16     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 16               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 17    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 17    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 17     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 17               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 17    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 18    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 18    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 18     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 18               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 18    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 19    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 19    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 19     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 19               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 19    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 20    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 20    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 20     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 20               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 20    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 21    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 21    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 21     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 21               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 21    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 22    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 22    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 22     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 22               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 22    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 23    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 23    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 23     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 23               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 23    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 24    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 24    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 24     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 24               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 24    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 25    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 25    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 25     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 25               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 25    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 26    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 26    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 26     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 26               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 26    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 27    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 27    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 27     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 27               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 27    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 28    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 28    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 28     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 28               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 28    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 29    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 29    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 29     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 29               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 29    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 30    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 30    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 30     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 30               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 30    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; MEM_INSTR_DEPTH   ; 4096  ; Signed Integer                                               ;
; MEM_SCRATCH_DEPTH ; 64    ; Signed Integer                                               ;
; MEM_WIDTH         ; 16    ; Signed Integer                                               ;
; CORE_ID           ; 31    ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; MEM_WIDTH      ; 16    ; Signed Integer                                                                        ;
; MEM_DEPTH      ; 64    ; Signed Integer                                                                        ;
; CORE_ID        ; 31    ; Signed Integer                                                                        ;
; CORE_ID_BITS   ; 5     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                   ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16     ; Signed Integer                                                                                         ;
; MEM_DEPTH         ; 8      ; Signed Integer                                                                                         ;
; CORE_ID           ; 0      ; Signed Integer                                                                                         ;
; USE_INITS         ; 0      ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R0 ; 31     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R1 ; 32     ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R2 ; 4096   ; Signed Integer                                                                                         ;
; PARAM_DEFAULTS_R3 ; 8      ; Signed Integer                                                                                         ;
; NAME              ; ram_sr ; String                                                                                                 ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
; MEM_WIDTH         ; 16    ; Signed Integer                                                                                        ;
; MEM_DEPTH         ; 64    ; Signed Integer                                                                                        ;
; CORE_ID           ; 0     ; Signed Integer                                                                                        ;
; USE_INITS         ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R0 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R1 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R2 ; 0     ; Signed Integer                                                                                        ;
; PARAM_DEFAULTS_R3 ; 0     ; Signed Integer                                                                                        ;
; NAME              ; TIM0  ; String                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INSTR_WIDTH    ; 16    ; Signed Integer                                                                   ;
; INSTR_OP_WIDTH ; 5     ; Signed Integer                                                                   ;
; INSTR_RS_WIDTH ; 3     ; Signed Integer                                                                   ;
; ALU_OP_WIDTH   ; 5     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; CELL_WIDTH        ; 16               ; Signed Integer                                                       ;
; CELL_DEPTH        ; 8                ; Signed Integer                                                       ;
; CELL_SEL_BITS     ; 3                ; Signed Integer                                                       ;
; CELL_DEFAULTS     ; 0                ; Signed Integer                                                       ;
; DEBUG_NAME        ;                  ; String                                                               ;
; CORE_ID           ; 31               ; Signed Integer                                                       ;
; PARAM_DEFAULTS_R0 ; 0000000000000000 ; Unsigned Binary                                                      ;
; PARAM_DEFAULTS_R1 ; 0000000000000000 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; OP_WIDTH       ; 5     ; Signed Integer                                                                   ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                   ;
; CORE_ID        ; 31    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_3 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_4 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_display:ssd_5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INVERT         ; 1     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                  ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                               ;
; WIDTH_A                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                               ;
; WIDTH_B                            ; 16                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                               ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_tev1                                ; Untyped                                               ;
+------------------------------------+------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                     ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                  ;
; WIDTH_A                            ; 6                                              ; Untyped                                                  ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_B                            ; 6                                              ; Untyped                                                  ;
; WIDTHAD_B                          ; 12                                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                  ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_0bv1                                ; Untyped                                                  ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                    ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                                                 ;
; WIDTH_A                            ; 16                                             ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                 ;
; WIDTH_B                            ; 1                                              ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                              ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                              ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                 ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_lpd1                                ; Untyped                                                 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                             ;
; WIDTH_A                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_B                            ; 16                                             ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                             ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                             ;
+------------------------------------+------------------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                                 ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped                                                              ;
; WIDTH_A                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                                             ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_B                            ; 16                                             ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                                              ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                                             ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0                                         ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                              ;
; INIT_FILE                          ; db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_a4v1                                ; Untyped                                                              ;
+------------------------------------+------------------------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 35                                                                                                        ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 6                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 6                                                                                                         ;
;     -- NUMWORDS_B                         ; 4096                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
; Entity Instance                           ; vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                        ;
;     -- NUMWORDS_A                         ; 64                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                        ;
;     -- NUMWORDS_B                         ; 64                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[31].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[30].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[29].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[28].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[27].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[26].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[25].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[24].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[23].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[22].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[21].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[20].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[19].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[18].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[17].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[16].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[15].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[14].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[13].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[12].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[11].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_dec:dec"                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                 ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu"                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[10].c1"                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[9].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[8].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[7].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[6].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[5].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[4].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[3].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[2].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[1].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec"                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; opcode    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; imm12     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; intr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; has_imm12 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0"                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_addr ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                               ;
+--------+-------+----------+---------------------------------------------------------------------------------------+
; mem_in ; Input ; Info     ; Explicitly unconnected                                                                ;
; mem_we ; Input ; Info     ; Explicitly unconnected                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu"                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ints_vector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ints_mask   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_core:cores[0].c1"                                                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ints      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "ints[7..1]" will be connected to GND.          ;
; ints_data ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (128 bits) it drives.  Extra input bit(s) "ints_data[127..1]" will be connected to GND. ;
; dbug      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; ints_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWRITE ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
; w2_PWDATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon"                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; M_PWRITE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_PWDATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb"                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_in ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (16 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb"                                                                                                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR         ; Input  ; Warning  ; Input port expression (23 bits) is wider than the input port (12 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; S_PWRITE        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; S_PWRITE[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; S_PWDATA        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; S_PWDATA[22..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; S_PRDATA        ; Output ; Warning  ; Output or bidir port (23 bits) is wider than the port expression (16 bits) it drives; bit(s) "S_PRDATA[22..16]" have no fanouts                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (3 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|timer_apb:timr0"                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR  ; Input  ; Warning  ; Input port expression (23 bits) is wider than the input port (2 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clk_en   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; int_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:tx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; ENABLE ; Input ; Info     ; Stuck at VCC                                                            ;
; FLUSH  ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo"                                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_byte       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_fifo_pop   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_uart_tx:uart0_apb"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (2 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rx_wire ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (1 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (1 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S_PADDR ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (1 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec"                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (23 bits) is wider than the input port (16 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc|apb_intercon_s:apb"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; M_PSELx[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmicro16_soc:soc"                                                                                                           ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; gpio0 ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "gpio0[7..4]" have no fanouts   ;
; dbug0 ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "dbug0[31..1]" have no fanouts ;
; halt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
; dbug1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 13641                       ;
;     ENA               ; 11227                       ;
;     ENA SCLR          ; 1120                        ;
;     ENA SCLR SLD      ; 256                         ;
;     ENA SLD           ; 519                         ;
;     SLD               ; 16                          ;
;     plain             ; 503                         ;
; arriav_lcell_comb     ; 18070                       ;
;     arith             ; 2091                        ;
;         1 data inputs ; 555                         ;
;         2 data inputs ; 928                         ;
;         4 data inputs ; 480                         ;
;         5 data inputs ; 128                         ;
;     extend            ; 409                         ;
;         7 data inputs ; 409                         ;
;     normal            ; 15026                       ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 1949                        ;
;         4 data inputs ; 1827                        ;
;         5 data inputs ; 2818                        ;
;         6 data inputs ; 8086                        ;
;     shared            ; 544                         ;
;         0 data inputs ; 32                          ;
;         2 data inputs ; 512                         ;
; arriav_mac            ; 34                          ;
; boundary_port         ; 58                          ;
; stratixv_ram_block    ; 550                         ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 6.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Aug 26 18:32:58 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/uart_prog.v
    Info (12023): Found entity 1: uart_prog File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 5
Info (12021): Found 7 design units, including 7 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_periph.v
    Info (12023): Found entity 1: vmicro16_watchdog_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 7
    Info (12023): Found entity 2: timer_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 52
    Info (12023): Found entity 3: vmicro16_bram_prog_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 152
    Info (12023): Found entity 4: vmicro16_bram_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 207
    Info (12023): Found entity 5: vmicro16_bram_ex_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 261
    Info (12023): Found entity 6: vmicro16_regs_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 409
    Info (12023): Found entity 7: vmicro16_gpio_apb File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 463
Warning (12019): Can't analyze file -- file ../../uart/fifo2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/uart.v
    Info (12023): Found entity 1: uart File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 24
Warning (12019): Can't analyze file -- file ../../uart/uart_tx.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 12
Warning (12019): Can't analyze file -- file ../../uart/uart_baud_gen.v is missing
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../uart/fifo.v(58) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/fifo.v
    Info (12023): Found entity 1: fifo File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /projects/uni/vmicro16/vmicro16/uart/apb_uart.v
    Info (12023): Found entity 1: apb_uart_tx File: E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_soc_config.v
Info (12021): Found 2 design units, including 2 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_soc.v
    Info (12023): Found entity 1: pow_reset File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 8
    Info (12023): Found entity 2: vmicro16_soc File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 32
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16_isa.v
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(41) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(359) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 359
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(379) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 379
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../vmicro16.v(419) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 419
Info (12021): Found 7 design units, including 7 entities, in source file /projects/uni/vmicro16/vmicro16/vmicro16.v
    Info (12023): Found entity 1: vmicro16_bram File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 21
    Info (12023): Found entity 2: vmicro16_core_mmu File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 181
    Info (12023): Found entity 3: vmicro16_regs File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 397
    Info (12023): Found entity 4: vmicro16_dec File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 464
    Info (12023): Found entity 5: vmicro16_alu File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 645
    Info (12023): Found entity 6: branch File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 744
    Info (12023): Found entity 7: vmicro16_core File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 766
Info (12021): Found 2 design units, including 2 entities, in source file /projects/uni/vmicro16/vmicro16/top_ms.v
    Info (12023): Found entity 1: seven_display File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 2
    Info (12023): Found entity 2: top_ms File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 34
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/formal.v
Info (12021): Found 0 design units, including 0 entities, in source file /projects/uni/vmicro16/vmicro16/clog2.v
Info (12021): Found 2 design units, including 2 entities, in source file /projects/uni/vmicro16/vmicro16/apb_intercon.v
    Info (12023): Found entity 1: addr_dec File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 13
    Info (12023): Found entity 2: apb_intercon_s File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(232): created implicit net for "we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 232
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(301): created implicit net for "we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 301
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(432): created implicit net for "reg_we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 432
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_periph.v(484): created implicit net for "ports_we" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 484
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_soc.v(408): created implicit net for "ints" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 408
Warning (10236): Verilog HDL Implicit Net warning at vmicro16_soc.v(409): created implicit net for "ints_data" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 409
Warning (10236): Verilog HDL Implicit Net warning at vmicro16.v(1105): created implicit net for "ints_vector" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1105
Warning (10236): Verilog HDL Implicit Net warning at vmicro16.v(1106): created implicit net for "ints_mask" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1106
Warning (10037): Verilog HDL or VHDL warning at uart_prog.v(17): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 17
Warning (10037): Verilog HDL or VHDL warning at uart_prog.v(48): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_prog.v Line: 48
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(174): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 174
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(185): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 185
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(274): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 274
Warning (10037): Verilog HDL or VHDL warning at vmicro16_periph.v(308): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 308
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(79): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 79
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(88): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 88
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(108): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 108
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(153): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 153
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(173): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 173
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(193): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 193
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(251): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 251
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(270): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 270
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(273): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 273
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(288): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 288
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(289): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 289
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(290): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 290
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(296): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 296
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(305): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 305
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(336): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(364): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 364
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(787): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 787
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(797): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 797
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(186): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 186
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(207): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 207
Warning (10037): Verilog HDL or VHDL warning at vmicro16.v(253): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 253
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(412): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 412
Warning (10037): Verilog HDL or VHDL warning at vmicro16_soc.v(423): conditional expression evaluates to a constant File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 423
Info (12127): Elaborating entity "top_ms" for the top level hierarchy
Info (12128): Elaborating entity "vmicro16_soc" for hierarchy "vmicro16_soc:soc" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 92
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(461): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 461
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(470): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 470
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(483): variable "bus_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 483
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(484): variable "bus_reqs_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 484
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(485): variable "work_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 485
Warning (10235): Verilog HDL Always Construct warning at vmicro16_soc.v(486): variable "fetch_time_average" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 486
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(489): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 489
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(490): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 490
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(491): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 491
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(492): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 492
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(521): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 521
Warning (10230): Verilog HDL assignment warning at vmicro16_soc.v(544): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 544
Warning (10034): Output port "dbug1" at vmicro16_soc.v(48) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 48
Info (12128): Elaborating entity "apb_intercon_s" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 130
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(106): object "state" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(148): object "a_S_PRDATA" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(149): object "a_S_PREADY" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 149
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(106): truncated value with size 32 to match size of target (2) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 106
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(135): truncated value with size 32 to match size of target (5) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 135
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(192): truncated value with size 8 to match size of target (1) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 192
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(193): truncated value with size 23 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 193
Info (12128): Elaborating entity "addr_dec" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb|addr_dec:gen_pselx_dec.paddr_dec" File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 167
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio0_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 169
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio1_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 189
Info (12128): Elaborating entity "vmicro16_gpio_apb" for hierarchy "vmicro16_soc:soc|vmicro16_gpio_apb:gpio2_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 209
Info (12128): Elaborating entity "apb_uart_tx" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at apb_uart.v(39): object "uart_rx_rdy_clear" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 39
Info (12128): Elaborating entity "uart_fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo" File: E:/Projects/uni/vmicro16/vmicro16/uart/apb_uart.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at uart_fifo.v(112): object "rxwrising" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 112
Info (12128): Elaborating entity "uart" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|uart:uart_inst" File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 136
Warning (10230): Verilog HDL assignment warning at uart.v(58): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 58
Warning (10230): Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 59
Warning (10230): Verilog HDL assignment warning at uart.v(91): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 93
Warning (10230): Verilog HDL assignment warning at uart.v(94): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 94
Warning (10230): Verilog HDL assignment warning at uart.v(96): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart.v(98): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 98
Warning (10230): Verilog HDL assignment warning at uart.v(99): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 99
Warning (10230): Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart.v(139): truncated value with size 32 to match size of target (4) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 139
Warning (10230): Verilog HDL assignment warning at uart.v(183): truncated value with size 32 to match size of target (11) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 183
Warning (10230): Verilog HDL assignment warning at uart.v(193): truncated value with size 32 to match size of target (4) File: E:/Projects/uni/vmicro16/vmicro16/uart/uart.v Line: 193
Info (12128): Elaborating entity "fifo" for hierarchy "vmicro16_soc:soc|apb_uart_tx:uart0_apb|uart_fifo:uart_fifo|fifo:rx_fifo" File: E:/Projects/uni/vmicro16/vmicro16/uart/uart_fifo.v Line: 156
Warning (10230): Verilog HDL assignment warning at fifo.v(85): truncated value with size 32 to match size of target (5) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 85
Warning (10230): Verilog HDL assignment warning at fifo.v(86): truncated value with size 32 to match size of target (5) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 86
Warning (10230): Verilog HDL assignment warning at fifo.v(102): truncated value with size 32 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/uart/fifo.v Line: 102
Info (12128): Elaborating entity "timer_apb" for hierarchy "vmicro16_soc:soc|timer_apb:timr0" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 246
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(113): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 113
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(140): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 140
Info (12128): Elaborating entity "vmicro16_regs_apb" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 267
Warning (10175): Verilog HDL warning at vmicro16_periph.v(440): ignoring unsupported system task File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 440
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_regs_apb:regs0_apb|vmicro16_regs:regs_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 459
Warning (10230): Verilog HDL assignment warning at vmicro16.v(432): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 432
Warning (10230): Verilog HDL assignment warning at vmicro16.v(433): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 433
Warning (10230): Verilog HDL assignment warning at vmicro16.v(448): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 448
Warning (10230): Verilog HDL assignment warning at vmicro16.v(449): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 449
Info (12128): Elaborating entity "vmicro16_bram_ex_apb" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 285
Warning (10230): Verilog HDL assignment warning at vmicro16_periph.v(359): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 359
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 380
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (6) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 405
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram_apb" for hierarchy "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 359
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_periph.v Line: 257
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Warning (10850): Verilog HDL warning at vmicro16.v(61): number of words (47) in memory file does not match the number of elements in the address range [0:4095] File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 61
Info (12128): Elaborating entity "apb_intercon_s" for hierarchy "vmicro16_soc:soc|apb_intercon_s:apb_instr_intercon" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 388
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(106): object "state" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 106
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(148): object "a_S_PRDATA" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 148
Warning (10036): Verilog HDL or VHDL warning at apb_intercon.v(149): object "a_S_PREADY" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 149
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(106): truncated value with size 32 to match size of target (2) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 106
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(135): truncated value with size 32 to match size of target (5) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 135
Warning (10230): Verilog HDL assignment warning at apb_intercon.v(193): truncated value with size 23 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/apb_intercon.v Line: 193
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 392
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_dec" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_dec:dec" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1148
Warning (10034): Output port "has_imm12" at vmicro16.v(488) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 488
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "branch" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_alu:alu|branch:setc_check" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 739
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "vmicro16_core" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16_soc.v Line: 431
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(817): object "r_pc_saved" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 817
Warning (10858): Verilog HDL warning at vmicro16.v(856): object r_reg_rd1_i used but never assigned File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10036): Verilog HDL or VHDL warning at vmicro16.v(903): object "next_pc" assigned a value but never read File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 903
Warning (10230): Verilog HDL assignment warning at vmicro16.v(940): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 940
Warning (10030): Net "r_reg_rd1_i" at vmicro16.v(856) has no driver or initial value, using a default initial value '0' File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 856
Warning (10034): Output port "ints_ack" at vmicro16.v(784) has no driver File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 784
Info (12128): Elaborating entity "vmicro16_core_mmu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1122
Warning (10230): Verilog HDL assignment warning at vmicro16.v(260): truncated value with size 16 to match size of target (8) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 260
Info (12128): Elaborating entity "vmicro16_bram" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 376
Warning (10230): Verilog HDL assignment warning at vmicro16.v(48): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 48
Warning (10230): Verilog HDL assignment warning at vmicro16.v(49): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 49
Warning (10230): Verilog HDL assignment warning at vmicro16.v(50): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 50
Warning (10230): Verilog HDL assignment warning at vmicro16.v(51): truncated value with size 32 to match size of target (16) File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 51
Info (12128): Elaborating entity "vmicro16_regs" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_regs:regs" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1167
Info (12128): Elaborating entity "vmicro16_alu" for hierarchy "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_alu:alu" File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 1201
Info (10264): Verilog HDL Case Statement information at vmicro16.v(715): all case item expressions in this case statement are onehot File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 715
Info (12128): Elaborating entity "seven_display" for hierarchy "seven_display:ssd_0" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 104
Info (276014): Found 32 instances of uninferred RAM logic
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
    Info (276004): RAM logic "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:ram_sr|mem" is uninferred due to inappropriate RAM size File: E:/Projects/uni/vmicro16/vmicro16/vmicro16.v Line: 42
Info (19000): Inferred 35 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[31].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[29].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[28].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[27].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[26].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[25].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[24].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[23].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[22].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[21].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[20].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[19].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[18].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[17].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[16].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[15].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[14].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[13].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[12].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[11].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[10].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[9].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[8].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[7].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[6].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[5].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[4].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[3].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[2].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[1].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_core:cores[0].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_e00e3f11.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tev1.tdf
    Info (12023): Found entity 1: altsyncram_tev1 File: E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_tev1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_ex_apb:bram_apb|vmicro16_bram:ram_exflags|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_e2d72994.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0bv1.tdf
    Info (12023): Found entity 1: altsyncram_0bv1 File: E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_0bv1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_core:cores[30].c1|vmicro16_core_mmu:mmu|vmicro16_bram:TIM0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_52c391d3.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4v1.tdf
    Info (12023): Found entity 1: altsyncram_a4v1 File: E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_a4v1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vmicro16_soc:soc|vmicro16_bram_apb:instr_rom_apb|vmicro16_bram:bram_apb|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/quartus.ram0_vmicro16_bram_bc078752.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lpd1.tdf
    Info (12023): Found entity 1: altsyncram_lpd1 File: E:/Projects/uni/vmicro16/vmicro16/proj/quartus/db/altsyncram_lpd1.tdf Line: 27
Warning (12241): 107 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 190 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Projects/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Projects/uni/vmicro16/vmicro16/top_ms.v Line: 38
Info (21057): Implemented 29547 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 51 output pins
    Info (21061): Implemented 28905 logic cells
    Info (21064): Implemented 550 RAM segments
    Info (21062): Implemented 34 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 473 warnings
    Info: Peak virtual memory: 5197 megabytes
    Info: Processing ended: Mon Aug 26 18:35:03 2019
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:02:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Projects/uni/vmicro16/vmicro16/proj/quartus/output_files/quartus.map.smsg.


