/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkTLB.h"


/* Literal declarations */
static unsigned int const UWide_literal_130_h0_arr[] = { 0u, 0u, 0u, 0u, 0u };
static tUWide const UWide_literal_130_h0(130u, UWide_literal_130_h0_arr);
static unsigned int const UWide_literal_164_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 10u };
static tUWide const UWide_literal_164_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(164u,
										 UWide_literal_164_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 2863311530u,
												 2u };
static tUWide const UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(164u,
										 UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												2863311530u,
												2863311530u,
												2863311530u,
												2863311530u,
												0u };
static tUWide const UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(161u,
										UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											      2863311530u,
											      2863311530u,
											      2863311530u,
											      2796202u };
static tUWide const UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(152u,
									      UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
												   2863311530u,
												   2863311530u,
												   2863311530u,
												   2863311530u,
												   682u };
static tUWide const UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(172u,
										   UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_4("%0d: %m.ma_insert: asid 0x%0h  vpn 0x%0h  pte 0x%0h  level %0d  pa 0x%0h",
					 72u);
static std::string const __str_literal_2("%0d: %m.rl_flush", 16u);
static std::string const __str_literal_3("MapLookup - index: %x, key: %x", 30u);
static std::string const __str_literal_1("MapUpdate - index: %x, key: %x, value: %x, way: %x", 50u);


/* Constructor */
MOD_mkTLB::MOD_mkTLB(tSimStateHdl simHdl,
		     char const *name,
		     Module *parent,
		     tUInt8 ARG_dmem_not_imem,
		     tUInt8 ARG_verbosity)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    PARAM_dmem_not_imem(ARG_dmem_not_imem),
    PARAM_verbosity(ARG_verbosity),
    INST_pw_flushing(simHdl, "pw_flushing", this, 0u),
    INST_rg_va(simHdl, "rg_va", this, 64u),
    INST_tlb0_entries_clearIx(simHdl, "tlb0_entries_clearIx", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_tlb0_entries_clearReqQ(simHdl, "tlb0_entries_clearReqQ", this, 0u, 1u, (tUInt8)0u, 0u),
    INST_tlb0_entries_lookupReg(simHdl, "tlb0_entries_lookupReg", this, 27u, 0u, (tUInt8)0u),
    INST_tlb0_entries_lookupWire(simHdl, "tlb0_entries_lookupWire", this, 27u, (tUInt8)0u),
    INST_tlb0_entries_mem_0_bram(simHdl,
				 "tlb0_entries_mem_0_bram",
				 this,
				 (tUInt8)0u,
				 8u,
				 164u,
				 256u,
				 2u),
    INST_tlb0_entries_mem_1_bram(simHdl,
				 "tlb0_entries_mem_1_bram",
				 this,
				 (tUInt8)0u,
				 8u,
				 164u,
				 256u,
				 2u),
    INST_tlb0_entries_updateKeys_0_bram(simHdl,
					"tlb0_entries_updateKeys_0_bram",
					this,
					(tUInt8)0u,
					8u,
					20u,
					256u,
					2u),
    INST_tlb0_entries_updateKeys_1_bram(simHdl,
					"tlb0_entries_updateKeys_1_bram",
					this,
					(tUInt8)0u,
					8u,
					20u,
					256u,
					2u),
    INST_tlb0_entries_updateReg(simHdl,
				"tlb0_entries_updateReg",
				this,
				172u,
				bs_wide_tmp(172u).set_bits_in_word(UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(5u,
																		     0u,
																		     12u),
								   5u,
								   0u,
								   12u).set_whole_word(UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
										       4u).set_whole_word(UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
													  3u).set_whole_word(UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
															     2u).set_whole_word(UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
																		1u).set_whole_word(UWide_literal_172_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																				   0u),
				(tUInt8)0u),
    INST_tlb0_entries_updateRegFresh(simHdl,
				     "tlb0_entries_updateRegFresh",
				     this,
				     1u,
				     (tUInt8)0u,
				     (tUInt8)0u),
    INST_tlb0_entries_updateRegFresh_1(simHdl, "tlb0_entries_updateRegFresh_1", this, 1u, (tUInt8)0u),
    INST_tlb0_entries_updateWire(simHdl, "tlb0_entries_updateWire", this, 171u, (tUInt8)0u),
    INST_tlb0_entries_wayNext(simHdl, "tlb0_entries_wayNext", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_tlb1_entries_clearCount(simHdl, "tlb1_entries_clearCount", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_tlb1_entries_clearReg(simHdl, "tlb1_entries_clearReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_tlb1_entries_didUpdate(simHdl, "tlb1_entries_didUpdate", this, 0u),
    INST_tlb1_entries_mem_0(simHdl, "tlb1_entries_mem_0", this, 2u, 161u, (tUInt8)0u, (tUInt8)3u),
    INST_tlb2_entries_clearCount(simHdl, "tlb2_entries_clearCount", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_tlb2_entries_clearReg(simHdl, "tlb2_entries_clearReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_tlb2_entries_didUpdate(simHdl, "tlb2_entries_didUpdate", this, 0u),
    INST_tlb2_entries_mem_0(simHdl, "tlb2_entries_mem_0", this, 2u, 152u, (tUInt8)0u, (tUInt8)3u),
    PORT_RST_N((tUInt8)1u),
    DEF__0_CONCAT_DONTCARE___d22(164u),
    DEF__dfoo16(164u),
    DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55(164u),
    DEF__dfoo12(164u),
    DEF_v__h6249(2863311530u),
    DEF_v__h4392(2863311530u),
    DEF_tlb0_entries_updateReg___d28(172u),
    DEF_tlb0_entries_updateWire_wget____d71(171u),
    DEF_tlb0_entries_mem_1_bram_a_read____d100(164u),
    DEF_tlb0_entries_mem_0_bram_a_read____d105(164u),
    DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130(161u),
    DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144(152u),
    DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35(144u),
    DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276(66u),
    DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175(130u),
    DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174(130u),
    DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173(130u),
    DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169(130u),
    DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168(130u),
    DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170(130u),
    DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165(130u),
    DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278(201u),
    DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277(131u),
    DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72(172u),
    DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283(171u),
    DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282(144u),
    DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287(161u),
    DEF__0_CONCAT_DONTCARE___d14(161u),
    DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291(152u),
    DEF__0_CONCAT_DONTCARE___d6(152u)
{
  PORT_EN_ma_insert = false;
  PORT_mv_vm_get_xlate.setSize(204u);
  PORT_mv_vm_get_xlate.clear();
  symbol_count = 36u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTLB::init_symbols_0()
{
  init_symbol(&symbols[0u], "dmem_not_imem", SYM_PARAM, (void *)(&PARAM_dmem_not_imem), 1u);
  init_symbol(&symbols[1u], "EN_ma_insert", SYM_PORT, &PORT_EN_ma_insert, 1u);
  init_symbol(&symbols[2u], "mv_vm_get_xlate", SYM_PORT, &PORT_mv_vm_get_xlate, 204u);
  init_symbol(&symbols[3u], "pw_flushing", SYM_MODULE, &INST_pw_flushing);
  init_symbol(&symbols[4u], "RL_rl_flush", SYM_RULE);
  init_symbol(&symbols[5u], "RL_tlb0_entries_updateCanonClear", SYM_RULE);
  init_symbol(&symbols[6u], "RL_tlb0_entries_updateRegFresh__dreg_update", SYM_RULE);
  init_symbol(&symbols[7u], "RL_tlb0_entries_writeUpdateReg", SYM_RULE);
  init_symbol(&symbols[8u], "RL_tlb1_entries_doClear", SYM_RULE);
  init_symbol(&symbols[9u], "RL_tlb2_entries_doClear", SYM_RULE);
  init_symbol(&symbols[10u], "rg_va", SYM_MODULE, &INST_rg_va);
  init_symbol(&symbols[11u], "tlb0_entries_clearIx", SYM_MODULE, &INST_tlb0_entries_clearIx);
  init_symbol(&symbols[12u], "tlb0_entries_clearReqQ", SYM_MODULE, &INST_tlb0_entries_clearReqQ);
  init_symbol(&symbols[13u], "tlb0_entries_lookupReg", SYM_MODULE, &INST_tlb0_entries_lookupReg);
  init_symbol(&symbols[14u], "tlb0_entries_lookupWire", SYM_MODULE, &INST_tlb0_entries_lookupWire);
  init_symbol(&symbols[15u], "tlb0_entries_mem_0_bram", SYM_MODULE, &INST_tlb0_entries_mem_0_bram);
  init_symbol(&symbols[16u], "tlb0_entries_mem_1_bram", SYM_MODULE, &INST_tlb0_entries_mem_1_bram);
  init_symbol(&symbols[17u],
	      "tlb0_entries_updateKeys_0_bram",
	      SYM_MODULE,
	      &INST_tlb0_entries_updateKeys_0_bram);
  init_symbol(&symbols[18u],
	      "tlb0_entries_updateKeys_1_bram",
	      SYM_MODULE,
	      &INST_tlb0_entries_updateKeys_1_bram);
  init_symbol(&symbols[19u], "tlb0_entries_updateReg", SYM_MODULE, &INST_tlb0_entries_updateReg);
  init_symbol(&symbols[20u],
	      "tlb0_entries_updateRegFresh",
	      SYM_MODULE,
	      &INST_tlb0_entries_updateRegFresh);
  init_symbol(&symbols[21u],
	      "tlb0_entries_updateRegFresh_1",
	      SYM_MODULE,
	      &INST_tlb0_entries_updateRegFresh_1);
  init_symbol(&symbols[22u], "tlb0_entries_updateWire", SYM_MODULE, &INST_tlb0_entries_updateWire);
  init_symbol(&symbols[23u], "tlb0_entries_wayNext", SYM_MODULE, &INST_tlb0_entries_wayNext);
  init_symbol(&symbols[24u], "tlb1_entries_clearCount", SYM_MODULE, &INST_tlb1_entries_clearCount);
  init_symbol(&symbols[25u], "tlb1_entries_clearReg", SYM_MODULE, &INST_tlb1_entries_clearReg);
  init_symbol(&symbols[26u],
	      "tlb1_entries_clearReg__h993",
	      SYM_DEF,
	      &DEF_tlb1_entries_clearReg__h993,
	      1u);
  init_symbol(&symbols[27u], "tlb1_entries_didUpdate", SYM_MODULE, &INST_tlb1_entries_didUpdate);
  init_symbol(&symbols[28u], "tlb1_entries_mem_0", SYM_MODULE, &INST_tlb1_entries_mem_0);
  init_symbol(&symbols[29u], "tlb2_entries_clearCount", SYM_MODULE, &INST_tlb2_entries_clearCount);
  init_symbol(&symbols[30u], "tlb2_entries_clearReg", SYM_MODULE, &INST_tlb2_entries_clearReg);
  init_symbol(&symbols[31u],
	      "tlb2_entries_clearReg__h421",
	      SYM_DEF,
	      &DEF_tlb2_entries_clearReg__h421,
	      1u);
  init_symbol(&symbols[32u], "tlb2_entries_didUpdate", SYM_MODULE, &INST_tlb2_entries_didUpdate);
  init_symbol(&symbols[33u], "tlb2_entries_mem_0", SYM_MODULE, &INST_tlb2_entries_mem_0);
  init_symbol(&symbols[34u], "verbosity", SYM_PARAM, (void *)(&PARAM_verbosity), 3u);
  init_symbol(&symbols[35u], "WILL_FIRE_ma_insert", SYM_DEF, &DEF_WILL_FIRE_ma_insert, 1u);
}


/* Rule actions */

void MOD_mkTLB::RL_tlb2_entries_doClear()
{
  tUInt8 DEF_x__h570;
  tUInt8 DEF_tlb2_entries_clearCount_EQ_3___d8;
  tUInt8 DEF_x__h597;
  DEF_x__h597 = INST_tlb2_entries_clearCount.METH_read();
  DEF_tlb2_entries_clearCount_EQ_3___d8 = DEF_x__h597 == (tUInt8)3u;
  DEF_x__h570 = (tUInt8)3u & (DEF_x__h597 + (tUInt8)1u);
  DEF__0_CONCAT_DONTCARE___d6.set_bits_in_word(UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															    0u,
															    24u),
					       4u,
					       0u,
					       24u).set_whole_word(UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								   3u).set_whole_word(UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
										      2u).set_whole_word(UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													 1u).set_whole_word(UWide_literal_152_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															    0u);
  INST_tlb2_entries_mem_0.METH_upd(DEF_x__h597, DEF__0_CONCAT_DONTCARE___d6);
  INST_tlb2_entries_clearCount.METH_write(DEF_x__h570);
  if (DEF_tlb2_entries_clearCount_EQ_3___d8)
    INST_tlb2_entries_clearReg.METH_write((tUInt8)0u);
}

void MOD_mkTLB::RL_tlb1_entries_doClear()
{
  tUInt8 DEF_tlb1_entries_clearCount_3_EQ_3___d16;
  tUInt8 DEF_x__h1164;
  tUInt8 DEF_x__h1139;
  DEF_x__h1164 = INST_tlb1_entries_clearCount.METH_read();
  DEF_x__h1139 = (tUInt8)3u & (DEF_x__h1164 + (tUInt8)1u);
  DEF_tlb1_entries_clearCount_3_EQ_3___d16 = DEF_x__h1164 == (tUInt8)3u;
  DEF__0_CONCAT_DONTCARE___d14.set_bits_in_word(UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
															      0u,
															      1u),
						5u,
						0u,
						1u).set_whole_word(UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
								   4u).set_whole_word(UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										      3u).set_whole_word(UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													 2u).set_whole_word(UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															    1u).set_whole_word(UWide_literal_161_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	       0u);
  INST_tlb1_entries_mem_0.METH_upd(DEF_x__h1164, DEF__0_CONCAT_DONTCARE___d14);
  INST_tlb1_entries_clearCount.METH_write(DEF_x__h1139);
  if (DEF_tlb1_entries_clearCount_3_EQ_3___d16)
    INST_tlb1_entries_clearReg.METH_write((tUInt8)0u);
}

void MOD_mkTLB::RL_tlb0_entries_updateRegFresh__dreg_update()
{
  tUInt8 DEF_tlb0_entries_updateRegFresh_1_whas__7_AND_tlb0_ETC___d19;
  DEF_tlb0_entries_updateRegFresh_1_whas__7_AND_tlb0_ETC___d19 = INST_tlb0_entries_updateRegFresh_1.METH_whas() && INST_tlb0_entries_updateRegFresh_1.METH_wget();
  INST_tlb0_entries_updateRegFresh.METH_write(DEF_tlb0_entries_updateRegFresh_1_whas__7_AND_tlb0_ETC___d19);
}

void MOD_mkTLB::RL_tlb0_entries_updateCanonClear()
{
  tUInt8 DEF_x__h2973;
  tUInt8 DEF_tlb0_entries_clearReqQ_i_notEmpty__0_AND_tlb0__ETC___d26;
  tUInt8 DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d32;
  tUInt8 DEF_x__h3494;
  tUInt8 DEF_a__h3698;
  tUInt32 DEF_y__h3266;
  tUInt32 DEF_y__h3327;
  tUInt32 DEF_IF_tlb0_entries_lookupWire_whas__2_THEN_tlb0_e_ETC___d68;
  tUInt8 DEF_x_wget_index__h3603;
  tUInt32 DEF_x__h3276;
  tUInt32 DEF_x__h3337;
  tUInt8 DEF_tlb0_entries_lookupWire_whas____d62;
  tUInt8 DEF_tlb0_entries_wayNext_read____d50;
  tUInt32 DEF_tlb0_entries_updateKeys_0_bram_a_read____d42;
  tUInt32 DEF_tlb0_entries_updateKeys_1_bram_a_read____d36;
  tUInt32 DEF_tlb0_entries_lookupWire_wget____d63;
  tUInt8 DEF__dfoo2;
  tUInt8 DEF__dfoo3;
  tUInt32 DEF__dfoo4;
  tUInt8 DEF__dfoo6;
  tUInt8 DEF__dfoo7;
  tUInt32 DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d58;
  tUInt32 DEF__0_CONCAT_DONTCARE___d23;
  tUInt32 DEF__dfoo8;
  tUInt8 DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d57;
  tUInt8 DEF__dfoo10;
  tUInt8 DEF__dfoo11;
  tUInt8 DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d54;
  tUInt8 DEF__dfoo14;
  tUInt8 DEF_x__h3024;
  tUInt8 DEF__dfoo15;
  tUInt8 DEF__theResult____h3129;
  tUInt8 DEF__dfoo13;
  tUInt8 DEF__dfoo9;
  tUInt8 DEF__dfoo5;
  tUInt8 DEF__dfoo1;
  tUInt8 DEF_tlb0_entries_updateRegFresh__h3112;
  DEF__0_CONCAT_DONTCARE___d22.set_bits_in_word(UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word8(5u,
															       0u,
															       4u),
						5u,
						0u,
						4u).set_whole_word(UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(4u),
								   4u).set_whole_word(UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										      3u).set_whole_word(UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													 2u).set_whole_word(UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															    1u).set_whole_word(UWide_literal_164_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	       0u);
  DEF_tlb0_entries_updateRegFresh__h3112 = INST_tlb0_entries_updateRegFresh.METH_read();
  DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 = INST_tlb0_entries_clearReqQ.METH_i_notEmpty();
  DEF_x__h3024 = INST_tlb0_entries_clearIx.METH_read();
  DEF__dfoo14 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? (tUInt8)1u : (tUInt8)1u;
  DEF__dfoo10 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? (tUInt8)1u : (tUInt8)1u;
  DEF__0_CONCAT_DONTCARE___d23 = 174762u;
  DEF__dfoo6 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? (tUInt8)1u : (tUInt8)1u;
  DEF__dfoo2 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? (tUInt8)1u : (tUInt8)1u;
  DEF_tlb0_entries_updateReg___d28 = INST_tlb0_entries_updateReg.METH_read();
  DEF_tlb0_entries_updateReg_8_BIT_171___d29 = DEF_tlb0_entries_updateReg___d28.get_bits_in_word8(5u,
												  11u,
												  1u);
  DEF_x__h3157 = DEF_tlb0_entries_updateReg___d28.get_bits_in_word8(4u, 16u, 8u);
  DEF__dfoo15 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF_x__h3024 : DEF_x__h3157;
  DEF__dfoo11 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF_x__h3024 : DEF_x__h3157;
  DEF__dfoo7 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF_x__h3024 : DEF_x__h3157;
  DEF__dfoo3 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF_x__h3024 : DEF_x__h3157;
  DEF_tlb0_entries_lookupWire_wget____d63 = INST_tlb0_entries_lookupWire.METH_wget();
  DEF_tlb0_entries_lookupReg_read____d65 = INST_tlb0_entries_lookupReg.METH_read();
  DEF_tlb0_entries_updateKeys_1_bram_a_read____d36 = INST_tlb0_entries_updateKeys_1_bram.METH_a_read();
  DEF_tlb0_entries_updateKeys_0_bram_a_read____d42 = INST_tlb0_entries_updateKeys_0_bram.METH_a_read();
  DEF_tlb0_entries_wayNext_read____d50 = INST_tlb0_entries_wayNext.METH_read();
  DEF_tlb0_entries_lookupWire_whas____d62 = INST_tlb0_entries_lookupWire.METH_whas();
  wop_primExtractWide(144u,
		      172u,
		      DEF_tlb0_entries_updateReg___d28,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35);
  DEF_x__h3173 = primExtract32(19u, 172u, DEF_tlb0_entries_updateReg___d28, 32u, 170u, 32u, 152u);
  DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55.set_bits_in_word((tUInt8)15u & (((tUInt8)1u << 3u) | (tUInt8)(DEF_x__h3173 >> 16u)),
										 5u,
										 0u,
										 4u).set_whole_word((((tUInt32)(65535u & DEF_x__h3173)) << 16u) | DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35.get_bits_in_word32(4u,
																										      0u,
																										      16u),
												    4u).set_whole_word(DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35.get_whole_word(3u),
														       3u).set_whole_word(DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35.get_whole_word(2u),
																	  2u).set_whole_word(DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35.get_whole_word(1u),
																			     1u).set_whole_word(DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35.get_whole_word(0u),
																						0u);
  DEF__dfoo16 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF__0_CONCAT_DONTCARE___d22 : DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55;
  DEF__dfoo12 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF__0_CONCAT_DONTCARE___d22 : DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55;
  DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d58 = 1048575u & ((((tUInt32)((tUInt8)1u)) << 19u) | DEF_x__h3173);
  DEF__dfoo8 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF__0_CONCAT_DONTCARE___d23 : DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d58;
  DEF__dfoo4 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF__0_CONCAT_DONTCARE___d23 : DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d58;
  DEF_x__h3337 = (tUInt32)(524287u & DEF_tlb0_entries_updateKeys_0_bram_a_read____d42);
  DEF_x__h3276 = (tUInt32)(524287u & DEF_tlb0_entries_updateKeys_1_bram_a_read____d36);
  DEF_x_wget_index__h3603 = (tUInt8)((tUInt8)255u & DEF_tlb0_entries_lookupWire_wget____d63);
  DEF__read_index__h3599 = (tUInt8)((tUInt8)255u & DEF_tlb0_entries_lookupReg_read____d65);
  DEF_IF_tlb0_entries_lookupWire_whas__2_THEN_tlb0_e_ETC___d68 = DEF_tlb0_entries_lookupWire_whas____d62 ? DEF_tlb0_entries_lookupWire_wget____d63 : DEF_tlb0_entries_lookupReg_read____d65;
  DEF_y__h3327 = DEF_x__h3337;
  DEF_y__h3266 = DEF_x__h3276;
  DEF__theResult____h3129 = ((tUInt8)(DEF_tlb0_entries_updateKeys_1_bram_a_read____d36 >> 19u) && DEF_x__h3173 == DEF_y__h3266) || ((!((tUInt8)(DEF_tlb0_entries_updateKeys_0_bram_a_read____d42 >> 19u)) || !(DEF_x__h3173 == DEF_y__h3327)) && DEF_tlb0_entries_wayNext_read____d50);
  DEF_x__h3494 = !DEF_tlb0_entries_wayNext_read____d50 && (tUInt8)1u & (DEF_tlb0_entries_wayNext_read____d50 + (tUInt8)1u);
  DEF_a__h3698 = DEF_tlb0_entries_lookupWire_whas____d62 ? DEF_x_wget_index__h3603 : DEF__read_index__h3599;
  DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 = !DEF_tlb0_entries_clearReqQ_i_notEmpty____d20;
  DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d32 = DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 && (DEF_tlb0_entries_updateReg_8_BIT_171___d29 && DEF_tlb0_entries_updateRegFresh__h3112);
  DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d54 = DEF__theResult____h3129 == (tUInt8)0u && DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d32;
  DEF__dfoo5 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 || DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d54;
  DEF__dfoo13 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 || DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d54;
  DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d57 = DEF__theResult____h3129 == (tUInt8)1u && DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d32;
  DEF__dfoo1 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 || DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d57;
  DEF__dfoo9 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 || DEF_tlb0_entries_updateKeys_1_bram_a_read__6_BIT_1_ETC___d57;
  DEF_tlb0_entries_clearReqQ_i_notEmpty__0_AND_tlb0__ETC___d26 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 && DEF_x__h3024 == (tUInt8)255u;
  DEF_x__h2973 = (tUInt8)255u & (DEF_x__h3024 + (tUInt8)1u);
  if (DEF__dfoo13)
    INST_tlb0_entries_mem_0_bram.METH_b_put(DEF__dfoo14, DEF__dfoo15, DEF__dfoo16);
  if (DEF__dfoo9)
    INST_tlb0_entries_mem_1_bram.METH_b_put(DEF__dfoo10, DEF__dfoo11, DEF__dfoo12);
  if (DEF__dfoo5)
    INST_tlb0_entries_updateKeys_0_bram.METH_b_put(DEF__dfoo6, DEF__dfoo7, DEF__dfoo8);
  if (DEF__dfoo1)
    INST_tlb0_entries_updateKeys_1_bram.METH_b_put(DEF__dfoo2, DEF__dfoo3, DEF__dfoo4);
  if (DEF_tlb0_entries_clearReqQ_i_notEmpty____d20)
    INST_tlb0_entries_clearIx.METH_write(DEF_x__h2973);
  if (DEF_tlb0_entries_clearReqQ_i_notEmpty__0_AND_tlb0__ETC___d26)
    INST_tlb0_entries_clearReqQ.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d32)
      dollar_display(sim_hdl,
		     this,
		     "s,8,19,144p,1",
		     &__str_literal_1,
		     DEF_x__h3157,
		     DEF_x__h3173,
		     &DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35,
		     DEF__theResult____h3129);
  if (DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d32)
    INST_tlb0_entries_wayNext.METH_write(DEF_x__h3494);
  INST_tlb0_entries_mem_0_bram.METH_a_put((tUInt8)0u,
					  DEF_a__h3698,
					  UWide_literal_164_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_tlb0_entries_lookupReg.METH_write(DEF_IF_tlb0_entries_lookupWire_whas__2_THEN_tlb0_e_ETC___d68);
  INST_tlb0_entries_mem_1_bram.METH_a_put((tUInt8)0u,
					  DEF_a__h3698,
					  UWide_literal_164_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
}

void MOD_mkTLB::RL_tlb0_entries_writeUpdateReg()
{
  tUInt8 DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d73;
  tUInt8 DEF_v__h3769;
  tUInt8 DEF_updateIdx__h3764;
  tUInt8 DEF_v__h3816;
  tUInt8 DEF_v__h3829;
  tUInt8 DEF_tlb0_entries_updateWire_whas____d69;
  tUInt8 DEF_tlb0_entries_clearReqQ_i_notEmpty__0_OR_tlb0_e_ETC___d70;
  DEF_tlb0_entries_updateWire_whas____d69 = INST_tlb0_entries_updateWire.METH_whas();
  DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 = INST_tlb0_entries_clearReqQ.METH_i_notEmpty();
  DEF_tlb0_entries_clearReqQ_i_notEmpty__0_OR_tlb0_e_ETC___d70 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 || DEF_tlb0_entries_updateWire_whas____d69;
  DEF_tlb0_entries_updateReg___d28 = INST_tlb0_entries_updateReg.METH_read();
  DEF_x__h3157 = DEF_tlb0_entries_updateReg___d28.get_bits_in_word8(4u, 16u, 8u);
  DEF_tlb0_entries_updateWire_wget____d71 = INST_tlb0_entries_updateWire.METH_wget();
  DEF_v__h3829 = DEF_tlb0_entries_updateWire_wget____d71.get_bits_in_word8(4u, 16u, 8u);
  DEF_updateIdx__h3764 = DEF_x__h3157;
  DEF_v__h3816 = DEF_tlb0_entries_updateWire_whas____d69 ? DEF_v__h3829 : DEF_updateIdx__h3764;
  DEF_v__h3769 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 ? DEF_updateIdx__h3764 : DEF_v__h3816;
  DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 = !DEF_tlb0_entries_clearReqQ_i_notEmpty____d20;
  DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d73 = DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 && DEF_tlb0_entries_updateWire_whas____d69;
  DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72.set_bits_in_word(4095u & ((((tUInt32)(DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27)) << 11u) | DEF_tlb0_entries_updateWire_wget____d71.get_bits_in_word32(5u,
																											       0u,
																											       11u)),
										5u,
										0u,
										12u).set_whole_word(DEF_tlb0_entries_updateWire_wget____d71.get_whole_word(4u),
												    4u).set_whole_word(DEF_tlb0_entries_updateWire_wget____d71.get_whole_word(3u),
														       3u).set_whole_word(DEF_tlb0_entries_updateWire_wget____d71.get_whole_word(2u),
																	  2u).set_whole_word(DEF_tlb0_entries_updateWire_wget____d71.get_whole_word(1u),
																			     1u).set_whole_word(DEF_tlb0_entries_updateWire_wget____d71.get_whole_word(0u),
																						0u);
  if (DEF_tlb0_entries_clearReqQ_i_notEmpty__0_OR_tlb0_e_ETC___d70)
    INST_tlb0_entries_updateReg.METH_write(DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72);
  if (DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_AND_ETC___d73)
    INST_tlb0_entries_updateRegFresh_1.METH_wset((tUInt8)1u);
  INST_tlb0_entries_updateKeys_0_bram.METH_a_put((tUInt8)0u, DEF_v__h3769, 699050u);
  INST_tlb0_entries_updateKeys_1_bram.METH_a_put((tUInt8)0u, DEF_v__h3769, 699050u);
}

void MOD_mkTLB::RL_rl_flush()
{
  tUInt32 DEF_v__h4386;
  tUInt8 DEF_tlb0_entries_clearReqQ_i_notFull____d83;
  DEF_tlb0_entries_clearReqQ_i_notFull____d83 = INST_tlb0_entries_clearReqQ.METH_i_notFull();
  DEF_NOT_verbosity_ULE_1_4___d85 = !(PARAM_verbosity <= (tUInt8)1u);
  INST_tlb2_entries_clearReg.METH_write((tUInt8)1u);
  INST_tlb1_entries_clearReg.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_verbosity_ULE_1_4___d85)
      DEF_v__h4392 = dollar_stime(sim_hdl);
    else
      DEF_v__h4392 = 2863311530u;
  DEF_v__h4386 = DEF_v__h4392 / 10u;
  if (DEF_tlb0_entries_clearReqQ_i_notFull____d83)
    INST_tlb0_entries_clearReqQ.METH_enq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_verbosity_ULE_1_4___d85)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_v__h4386);
}


/* Methods */

void MOD_mkTLB::METH_mv_vm_put_va(tUInt64 ARG_mv_vm_put_va_full_va)
{
  tUInt8 DEF_x__h4517;
  tUInt32 DEF_x__h4518;
  tUInt32 DEF_mv_vm_put_va_full_va_BITS_38_TO_12___d88;
  DEF_mv_vm_put_va_full_va_BITS_38_TO_12___d88 = (tUInt32)(134217727u & (ARG_mv_vm_put_va_full_va >> 12u));
  DEF_x__h4518 = (tUInt32)(524287u & (ARG_mv_vm_put_va_full_va >> 20u));
  DEF_x__h4517 = (tUInt8)((tUInt8)255u & (ARG_mv_vm_put_va_full_va >> 12u));
  INST_tlb0_entries_lookupWire.METH_wset(DEF_mv_vm_put_va_full_va_BITS_38_TO_12___d88);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,8,19", &__str_literal_3, DEF_x__h4517, DEF_x__h4518);
  INST_rg_va.METH_write(ARG_mv_vm_put_va_full_va);
}

tUInt8 MOD_mkTLB::METH_RDY_mv_vm_put_va()
{
  tUInt8 DEF_CAN_FIRE_mv_vm_put_va;
  tUInt8 PORT_RDY_mv_vm_put_va;
  DEF_CAN_FIRE_mv_vm_put_va = (tUInt8)1u;
  PORT_RDY_mv_vm_put_va = DEF_CAN_FIRE_mv_vm_put_va;
  return PORT_RDY_mv_vm_put_va;
}

tUWide MOD_mkTLB::METH_mv_vm_get_xlate(tUInt64 ARG_mv_vm_get_xlate_satp,
				       tUInt8 ARG_mv_vm_get_xlate_read_not_write,
				       tUInt8 ARG_mv_vm_get_xlate_cap,
				       tUInt8 ARG_mv_vm_get_xlate_priv,
				       tUInt8 ARG_mv_vm_get_xlate_sstatus_SUM,
				       tUInt8 ARG_mv_vm_get_xlate_mstatus_MXR)
{
  tUInt64 DEF_x__h5985;
  tUInt64 DEF_x__h5936;
  tUInt64 DEF_x__h6053;
  tUInt8 DEF_y__h5625;
  tUInt8 DEF_NOT_mv_vm_get_xlate_read_not_write___d184;
  tUInt8 DEF_NOT_dmem_not_imem___d189;
  tUInt8 DEF_mv_vm_get_xlate_priv_EQ_0b0_57_AND_NOT_IF_tlb0_ETC___d202;
  tUInt8 DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d214;
  tUInt8 DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d210;
  tUInt8 DEF_NOT_mv_vm_get_xlate_priv_ULE_0b1_1_19_OR_NOT_m_ETC___d235;
  tUInt8 DEF_mv_vm_get_xlate_satp_BITS_63_TO_60_2_EQ_8___d93;
  tUInt8 DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d218;
  tUInt8 DEF_exc_code___1__h6146;
  tUInt8 DEF_result_exc_code__h4565;
  tUInt8 DEF_tlb0_entries_mem_1_bram_a_read__00_BIT_163_01__ETC___d104;
  tUInt64 DEF_x__h4969;
  tUInt64 DEF_result0_pte_pa__h4952;
  tUInt8 DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d127;
  tUInt64 DEF_x__h4976;
  tUInt64 DEF__theResult_____4_fst__h5844;
  tUInt64 DEF_x__h6188;
  tUInt8 DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d94;
  tUInt64 DEF_x__h5929;
  tUInt64 DEF__theResult_____3_fst__h5888;
  tUInt8 DEF_NOT_IF_IF_tlb0_entries_updateReg_8_BIT_171_9_A_ETC___d229;
  tUInt64 DEF_pa___1__h6050;
  tUInt64 DEF_pa___1__h5982;
  tUInt64 DEF_pa___1__h5933;
  tUInt64 DEF__theResult___fst__h4610;
  tUInt8 DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d141;
  tUInt8 DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d155;
  tUInt64 DEF_result0_pte__h4950;
  tUInt64 DEF_pte___1__h4609;
  tUInt8 DEF_pte_r__h5510;
  tUInt8 DEF_pte_x__h5508;
  tUInt8 DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d176;
  tUInt8 DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d209;
  tUInt8 DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d204;
  tUInt8 DEF_tlb_result_pte_level__h4622;
  tUInt8 DEF_y__h5327;
  tUInt8 DEF_x__h5326;
  tUInt32 DEF_rg_va_BITS_11_TO_0___h5980;
  tUInt32 DEF_asid__h4540;
  tUInt32 DEF_y__h5066;
  tUInt32 DEF_asid_tag__h5434;
  tUInt32 DEF_asid_tag__h5173;
  tUInt32 DEF_x__h5065;
  tUInt32 DEF_asid_tag__h4853;
  tUInt32 DEF_asid_tag__h4871;
  tUInt32 DEF_asid_tag__h4835;
  tUInt32 DEF__read_key__h3598;
  tUInt32 DEF_y__h4740;
  tUInt32 DEF_y__h4802;
  tUInt32 DEF_rg_va_BITS_20_TO_0___h6048;
  tUInt32 DEF_rg_va_BITS_29_TO_0___h6137;
  tUInt64 DEF_pte___1__h4607;
  tUInt64 DEF_pte__h4556;
  tUInt64 DEF_result2_pte_pa__h5479;
  tUInt64 DEF_result2_pte__h5477;
  tUInt64 DEF_result1_pte_pa__h5218;
  tUInt64 DEF_result1_pte__h5216;
  tUInt64 DEF_pte_pa__h4855;
  tUInt64 DEF_pte__h4854;
  tUInt64 DEF_pte_pa__h4873;
  tUInt64 DEF_pte__h4872;
  tUInt64 DEF_pte_pa__h4837;
  tUInt64 DEF_pte__h4836;
  tUInt64 DEF_x__h5036;
  tUInt8 DEF_i__h5273;
  tUInt8 DEF_i__h5076;
  tUInt8 DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d99;
  tUInt8 DEF_NOT_dmem_not_imem_89_OR_mv_vm_get_xlate_read_n_ETC___d197;
  tUInt8 DEF_NOT_dmem_not_imem_89_OR_NOT_mv_vm_get_xlate_re_ETC___d190;
  tUInt8 DEF_mv_vm_get_xlate_priv_ULE_0b1___d91;
  DEF_mv_vm_get_xlate_priv_ULE_0b1___d91 = ARG_mv_vm_get_xlate_priv <= (tUInt8)1u;
  DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 = INST_tlb0_entries_clearReqQ.METH_i_notEmpty();
  DEF_tlb0_entries_updateReg___d28 = INST_tlb0_entries_updateReg.METH_read();
  DEF_tlb0_entries_updateReg_8_BIT_171___d29 = DEF_tlb0_entries_updateReg___d28.get_bits_in_word8(5u,
												  11u,
												  1u);
  DEF_x__h3157 = DEF_tlb0_entries_updateReg___d28.get_bits_in_word8(4u, 16u, 8u);
  DEF_tlb0_entries_mem_1_bram_a_read____d100 = INST_tlb0_entries_mem_1_bram.METH_a_read();
  DEF_tlb0_entries_mem_0_bram_a_read____d105 = INST_tlb0_entries_mem_0_bram.METH_a_read();
  DEF_x__h5036 = INST_rg_va.METH_read();
  DEF_i__h5076 = (tUInt8)((tUInt8)3u & (DEF_x__h5036 >> 21u));
  DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130 = INST_tlb1_entries_mem_0.METH_sub(DEF_i__h5076);
  DEF_i__h5273 = (tUInt8)((tUInt8)3u & (DEF_x__h5036 >> 30u));
  DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144 = INST_tlb2_entries_mem_0.METH_sub(DEF_i__h5273);
  DEF_tlb0_entries_lookupReg_read____d65 = INST_tlb0_entries_lookupReg.METH_read();
  DEF_tlb1_entries_clearReg__h993 = INST_tlb1_entries_clearReg.METH_read();
  DEF_tlb2_entries_clearReg__h421 = INST_tlb2_entries_clearReg.METH_read();
  DEF_pte_pa__h4837 = primExtract64(64u, 172u, DEF_tlb0_entries_updateReg___d28, 32u, 63u, 32u, 0u);
  DEF_pte__h4836 = primExtract64(64u, 172u, DEF_tlb0_entries_updateReg___d28, 32u, 127u, 32u, 64u);
  DEF_pte__h4872 = primExtract64(64u,
				 164u,
				 DEF_tlb0_entries_mem_0_bram_a_read____d105,
				 32u,
				 127u,
				 32u,
				 64u);
  DEF_pte__h4854 = primExtract64(64u,
				 164u,
				 DEF_tlb0_entries_mem_1_bram_a_read____d100,
				 32u,
				 127u,
				 32u,
				 64u);
  DEF_pte_pa__h4873 = primExtract64(64u,
				    164u,
				    DEF_tlb0_entries_mem_0_bram_a_read____d105,
				    32u,
				    63u,
				    32u,
				    0u);
  DEF_pte_pa__h4855 = primExtract64(64u,
				    164u,
				    DEF_tlb0_entries_mem_1_bram_a_read____d100,
				    32u,
				    63u,
				    32u,
				    0u);
  DEF_result1_pte__h5216 = primExtract64(64u,
					 161u,
					 DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130,
					 32u,
					 127u,
					 32u,
					 64u);
  DEF_result1_pte_pa__h5218 = primExtract64(64u,
					    161u,
					    DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130,
					    32u,
					    63u,
					    32u,
					    0u);
  DEF_result2_pte__h5477 = primExtract64(64u,
					 152u,
					 DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144,
					 32u,
					 127u,
					 32u,
					 64u);
  DEF_result2_pte_pa__h5479 = primExtract64(64u,
					    152u,
					    DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144,
					    32u,
					    63u,
					    32u,
					    0u);
  DEF_rg_va_BITS_29_TO_0___h6137 = (tUInt32)(1073741823u & DEF_x__h5036);
  DEF_rg_va_BITS_20_TO_0___h6048 = (tUInt32)(2097151u & DEF_x__h5036);
  DEF_x__h3173 = primExtract32(19u, 172u, DEF_tlb0_entries_updateReg___d28, 32u, 170u, 32u, 152u);
  DEF_y__h4802 = primExtract32(19u,
			       164u,
			       DEF_tlb0_entries_mem_0_bram_a_read____d105,
			       32u,
			       162u,
			       32u,
			       144u);
  DEF__read_key__h3598 = (tUInt32)(DEF_tlb0_entries_lookupReg_read____d65 >> 8u);
  DEF_y__h4740 = primExtract32(19u,
			       164u,
			       DEF_tlb0_entries_mem_1_bram_a_read____d100,
			       32u,
			       162u,
			       32u,
			       144u);
  DEF_asid_tag__h4835 = DEF_tlb0_entries_updateReg___d28.get_bits_in_word32(4u, 0u, 16u);
  DEF_asid_tag__h4871 = DEF_tlb0_entries_mem_0_bram_a_read____d105.get_bits_in_word32(4u, 0u, 16u);
  DEF_asid_tag__h4853 = DEF_tlb0_entries_mem_1_bram_a_read____d100.get_bits_in_word32(4u, 0u, 16u);
  DEF_x__h5065 = DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130.get_bits_in_word32(4u,
												16u,
												16u);
  DEF_asid_tag__h5434 = DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144.get_bits_in_word32(4u,
												       0u,
												       16u);
  DEF_asid_tag__h5173 = DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130.get_bits_in_word32(4u,
												       0u,
												       16u);
  DEF_y__h5066 = (tUInt32)(65535u & (DEF_x__h5036 >> 23u));
  DEF_asid__h4540 = (tUInt32)(65535u & (ARG_mv_vm_get_xlate_satp >> 44u));
  DEF_rg_va_BITS_11_TO_0___h5980 = (tUInt32)(4095u & DEF_x__h5036);
  DEF__read_index__h3599 = (tUInt8)((tUInt8)255u & DEF_tlb0_entries_lookupReg_read____d65);
  DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d99 = DEF_tlb0_entries_updateReg_8_BIT_171___d29 && (DEF__read_index__h3599 == DEF_x__h3157 && DEF__read_key__h3598 == DEF_x__h3173);
  DEF_y__h5327 = (tUInt8)((tUInt8)127u & (DEF_x__h5036 >> 32u));
  DEF_x__h5326 = DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144.get_bits_in_word8(4u,
											       16u,
											       7u);
  DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173.set_bits_in_word((tUInt8)(DEF_result2_pte__h5477 >> 62u),
										 4u,
										 0u,
										 2u).set_whole_word((tUInt32)(DEF_result2_pte__h5477 >> 30u),
												    3u).build_concat(((((tUInt64)((tUInt32)(1073741823u & DEF_result2_pte__h5477))) << 34u) | (((tUInt64)((tUInt8)2u)) << 32u)) | (tUInt64)((tUInt32)(DEF_result2_pte_pa__h5479 >> 32u)),
														     32u,
														     64u).set_whole_word((tUInt32)(DEF_result2_pte_pa__h5479),
																	 0u);
  DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168.set_bits_in_word((tUInt8)(DEF_result1_pte__h5216 >> 62u),
										 4u,
										 0u,
										 2u).set_whole_word((tUInt32)(DEF_result1_pte__h5216 >> 30u),
												    3u).build_concat(((((tUInt64)((tUInt32)(1073741823u & DEF_result1_pte__h5216))) << 34u) | (((tUInt64)((tUInt8)1u)) << 32u)) | (tUInt64)((tUInt32)(DEF_result1_pte_pa__h5218 >> 32u)),
														     32u,
														     64u).set_whole_word((tUInt32)(DEF_result1_pte_pa__h5218),
																	 0u);
  DEF_tlb0_entries_mem_1_bram_a_read__00_BIT_163_01__ETC___d104 = DEF_tlb0_entries_mem_1_bram_a_read____d100.get_bits_in_word8(5u,
															       3u,
															       1u) && DEF__read_key__h3598 == DEF_y__h4740;
  DEF_result0_pte__h4950 = DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d99 ? DEF_pte__h4836 : (DEF_tlb0_entries_mem_1_bram_a_read__00_BIT_163_01__ETC___d104 ? DEF_pte__h4854 : DEF_pte__h4872);
  DEF_result0_pte_pa__h4952 = DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d99 ? DEF_pte_pa__h4837 : (DEF_tlb0_entries_mem_1_bram_a_read__00_BIT_163_01__ETC___d104 ? DEF_pte_pa__h4855 : DEF_pte_pa__h4873);
  DEF_exc_code___1__h6146 = PARAM_dmem_not_imem ? (ARG_mv_vm_get_xlate_read_not_write ? (tUInt8)13u : (tUInt8)15u) : (tUInt8)12u;
  DEF_mv_vm_get_xlate_satp_BITS_63_TO_60_2_EQ_8___d93 = ((tUInt8)(ARG_mv_vm_get_xlate_satp >> 60u)) == (tUInt8)8u;
  DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d94 = DEF_mv_vm_get_xlate_priv_ULE_0b1___d91 && DEF_mv_vm_get_xlate_satp_BITS_63_TO_60_2_EQ_8___d93;
  DEF_NOT_dmem_not_imem___d189 = !PARAM_dmem_not_imem;
  DEF_NOT_dmem_not_imem_89_OR_mv_vm_get_xlate_read_n_ETC___d197 = DEF_NOT_dmem_not_imem___d189 || ARG_mv_vm_get_xlate_read_not_write;
  DEF_NOT_mv_vm_get_xlate_read_not_write___d184 = !ARG_mv_vm_get_xlate_read_not_write;
  DEF_NOT_dmem_not_imem_89_OR_NOT_mv_vm_get_xlate_re_ETC___d190 = DEF_NOT_dmem_not_imem___d189 || DEF_NOT_mv_vm_get_xlate_read_not_write___d184;
  DEF_NOT_tlb2_entries_clearReg___d78 = !DEF_tlb2_entries_clearReg__h421;
  DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d155 = (DEF_asid_tag__h5434 == DEF_asid__h4540 || DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144.get_bits_in_word8(2u,
																							   5u,
																							   1u)) && (DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144.get_bits_in_word8(4u,
																																		  23u,
																																		  1u) && (DEF_x__h5326 == DEF_y__h5327 && DEF_NOT_tlb2_entries_clearReg___d78));
  DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174 = DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d155 ? DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173 : UWide_literal_130_h0;
  DEF_NOT_tlb1_entries_clearReg___d79 = !DEF_tlb1_entries_clearReg__h993;
  DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d141 = (DEF_asid_tag__h5173 == DEF_asid__h4540 || DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130.get_bits_in_word8(2u,
																							   5u,
																							   1u)) && (DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130.get_bits_in_word8(5u,
																																		  0u,
																																		  1u) && (DEF_x__h5065 == DEF_y__h5066 && DEF_NOT_tlb1_entries_clearReg___d79));
  DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169 = DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d141 ? DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168 : UWide_literal_130_h0;
  DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 = !DEF_tlb0_entries_clearReqQ_i_notEmpty____d20;
  DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d127 = (DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d99 || (DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 && (DEF_tlb0_entries_mem_1_bram_a_read__00_BIT_163_01__ETC___d104 || (DEF_tlb0_entries_mem_0_bram_a_read____d105.get_bits_in_word8(5u,
																																							  3u,
																																							  1u) && DEF__read_key__h3598 == DEF_y__h4802)))) && ((DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d99 ? DEF_asid_tag__h4835 : (DEF_tlb0_entries_mem_1_bram_a_read__00_BIT_163_01__ETC___d104 ? DEF_asid_tag__h4853 : DEF_asid_tag__h4871)) == DEF_asid__h4540 || (tUInt8)((tUInt8)1u & (DEF_result0_pte__h4950 >> 5u)));
  DEF_x__h4976 = DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d127 ? DEF_result0_pte_pa__h4952 : 0llu;
  DEF_x__h4969 = DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d127 ? DEF_result0_pte__h4950 : 0llu;
  DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165.set_bits_in_word((tUInt8)(DEF_x__h4969 >> 62u),
										 4u,
										 0u,
										 2u).set_whole_word((tUInt32)(DEF_x__h4969 >> 30u),
												    3u).build_concat(((((tUInt64)((tUInt32)(1073741823u & DEF_x__h4969))) << 34u) | (((tUInt64)((tUInt8)0u)) << 32u)) | (tUInt64)((tUInt32)(DEF_x__h4976 >> 32u)),
														     32u,
														     64u).set_whole_word((tUInt32)(DEF_x__h4976),
																	 0u);
  wop_or(DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165,
	 DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169,
	 DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170);
  wop_or(DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170,
	 DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174,
	 DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175);
  wop_primExtractWide(66u,
		      130u,
		      DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175,
		      32u,
		      65u,
		      32u,
		      0u,
		      DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276);
  DEF_pte__h4556 = primExtract64(64u,
				 130u,
				 DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175,
				 32u,
				 129u,
				 32u,
				 66u);
  DEF_tlb_result_pte_level__h4622 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
														    0u,
														    2u);
  DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d209 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
																		  8u,
																		  1u);
  DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d204 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(4u,
																		  1u,
																		  1u);
  DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d176 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
																		  6u,
																		  1u);
  DEF_pte_x__h5508 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
												     5u,
												     1u);
  DEF_pte_r__h5510 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
												     3u,
												     1u);
  DEF__theResult_____4_fst__h5844 = ((primExtract64(57u,
						    130u,
						    DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175,
						    32u,
						    129u,
						    32u,
						    73u) << 7u) | (((tUInt64)((tUInt8)1u)) << 6u)) | (tUInt64)(DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
																							       2u,
																							       6u));
  DEF_pte___1__h4607 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d209 ? DEF_pte__h4556 : DEF__theResult_____4_fst__h5844;
  DEF_NOT_IF_IF_tlb0_entries_updateReg_8_BIT_171_9_A_ETC___d229 = !((tUInt8)((tUInt8)1u & (DEF_pte___1__h4607 >> 7u))) && DEF_NOT_mv_vm_get_xlate_read_not_write___d184;
  DEF__theResult_____3_fst__h5888 = ((((tUInt64)(DEF_pte___1__h4607 >> 8u)) << 8u) | (((tUInt64)((tUInt8)1u)) << 7u)) | (tUInt64)((tUInt8)((tUInt8)127u & DEF_pte___1__h4607));
  DEF_pte___1__h4609 = DEF_NOT_IF_IF_tlb0_entries_updateReg_8_BIT_171_9_A_ETC___d229 ? DEF__theResult_____3_fst__h5888 : DEF_pte___1__h4607;
  DEF_x__h6188 = DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d94 ? DEF_pte___1__h4609 : DEF_pte__h4556;
  DEF_NOT_mv_vm_get_xlate_priv_ULE_0b1_1_19_OR_NOT_m_ETC___d235 = (!DEF_mv_vm_get_xlate_priv_ULE_0b1___d91 || !DEF_mv_vm_get_xlate_satp_BITS_63_TO_60_2_EQ_8___d93) || (tUInt8)((tUInt8)1u & (DEF_pte___1__h4609 >> 62u));
  DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d210 = !DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d209;
  DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d214 = DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d210 || (DEF_NOT_mv_vm_get_xlate_read_not_write___d184 && !DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
																																      9u,
																																      1u));
  DEF_y__h5625 = ARG_mv_vm_get_xlate_mstatus_MXR & DEF_pte_x__h5508;
  DEF_mv_vm_get_xlate_priv_EQ_0b0_57_AND_NOT_IF_tlb0_ETC___d202 = ((ARG_mv_vm_get_xlate_priv == (tUInt8)0u && !DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d176) || ((ARG_mv_vm_get_xlate_priv == (tUInt8)1u && DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d176) && !ARG_mv_vm_get_xlate_sstatus_SUM)) || ((((PARAM_dmem_not_imem || DEF_NOT_mv_vm_get_xlate_read_not_write___d184) || !DEF_pte_x__h5508) && (DEF_NOT_dmem_not_imem_89_OR_NOT_mv_vm_get_xlate_re_ETC___d190 || !(DEF_pte_r__h5510 | DEF_y__h5625))) && (DEF_NOT_dmem_not_imem_89_OR_mv_vm_get_xlate_read_n_ETC___d197 || !DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175.get_bits_in_word8(2u,
																																																																																				     4u,
																																																																																				     1u)));
  DEF_result_exc_code__h4565 = DEF_mv_vm_get_xlate_priv_EQ_0b0_57_AND_NOT_IF_tlb0_ETC___d202 || (((!ARG_mv_vm_get_xlate_cap || (PARAM_dmem_not_imem && ARG_mv_vm_get_xlate_read_not_write)) || ((PARAM_dmem_not_imem && DEF_NOT_mv_vm_get_xlate_read_not_write___d184) && DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d204)) && DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d214) ? DEF_exc_code___1__h6146 : (tUInt8)27u;
  DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d218 = DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d94 ? ((DEF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_en_ETC___d127 | DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d141) | DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d155 ? ((DEF_mv_vm_get_xlate_priv_EQ_0b0_57_AND_NOT_IF_tlb0_ETC___d202 || ((ARG_mv_vm_get_xlate_cap && DEF_NOT_dmem_not_imem_89_OR_NOT_mv_vm_get_xlate_re_ETC___d190) && (DEF_NOT_dmem_not_imem_89_OR_mv_vm_get_xlate_read_n_ETC___d197 || !DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d204))) || DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d214 ? (tUInt8)2u : (tUInt8)0u) : (tUInt8)1u) : (tUInt8)0u;
  DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277.set_bits_in_word((tUInt8)7u & (((DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d94 && (DEF_NOT_IF_IF_tlb0_entries_updateReg_8_BIT_171_9_A_ETC___d229 || DEF_NOT_IF_tlb0_entries_updateReg_8_BIT_171_9_AND__ETC___d210)) << 2u) | (tUInt8)(DEF_x__h6188 >> 62u)),
										 4u,
										 0u,
										 3u).set_whole_word((tUInt32)(DEF_x__h6188 >> 30u),
												    3u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h6188)) << 2u) | (tUInt32)(DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276.get_bits_in_word8(2u,
																																   0u,
																																   2u)),
														       2u).set_whole_word(DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276.get_whole_word(0u),
																			     0u);
  DEF_x__h6053 = 72057594037927935llu & ((((tUInt64)(primExtract32(26u,
								   130u,
								   DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175,
								   32u,
								   119u,
								   32u,
								   94u))) << 30u) | (tUInt64)(DEF_rg_va_BITS_29_TO_0___h6137));
  DEF_pa___1__h6050 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h6053;
  DEF_x__h5936 = 72057594037927935llu & ((primExtract64(44u,
							130u,
							DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175,
							32u,
							119u,
							32u,
							76u) << 12u) | (tUInt64)(DEF_rg_va_BITS_11_TO_0___h5980));
  DEF_pa___1__h5933 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h5936;
  DEF_x__h5985 = 72057594037927935llu & ((primExtract64(35u,
							130u,
							DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175,
							32u,
							119u,
							32u,
							85u) << 21u) | (tUInt64)(DEF_rg_va_BITS_20_TO_0___h6048));
  DEF_pa___1__h5982 = (((tUInt64)((tUInt8)0u)) << 56u) | DEF_x__h5985;
  switch (DEF_tlb_result_pte_level__h4622) {
  case (tUInt8)0u:
    DEF__theResult___fst__h4610 = DEF_pa___1__h5933;
    break;
  case (tUInt8)1u:
    DEF__theResult___fst__h4610 = DEF_pa___1__h5982;
    break;
  case (tUInt8)2u:
    DEF__theResult___fst__h4610 = DEF_pa___1__h6050;
    break;
  default:
    DEF__theResult___fst__h4610 = DEF_x__h5036;
  }
  DEF_x__h5929 = DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d94 ? DEF__theResult___fst__h4610 : DEF_x__h5036;
  DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.set_bits_in_word((tUInt32)(DEF_x__h5929 >> 55u),
										 6u,
										 0u,
										 9u).set_whole_word((tUInt32)(DEF_x__h5929 >> 23u),
												    5u).set_whole_word(((((tUInt32)(8388607u & DEF_x__h5929)) << 9u) | (((tUInt32)(DEF_result_exc_code__h4565)) << 3u)) | (tUInt32)(DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277.get_bits_in_word8(4u,
																																						    0u,
																																						    3u)),
														       4u).set_whole_word(DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277.get_whole_word(3u),
																	  3u).set_whole_word(DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277.get_whole_word(2u),
																			     2u).set_whole_word(DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277.get_whole_word(1u),
																						1u).set_whole_word(DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277.get_whole_word(0u),
																								   0u);
  PORT_mv_vm_get_xlate.set_bits_in_word(4095u & (((((tUInt32)(DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d218)) << 10u) | (((tUInt32)(DEF_NOT_mv_vm_get_xlate_priv_ULE_0b1_1_19_OR_NOT_m_ETC___d235)) << 9u)) | DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.get_bits_in_word32(6u,
																																					       0u,
																																					       9u)),
					6u,
					0u,
					12u).set_whole_word(DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.get_whole_word(5u),
							    5u).set_whole_word(DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.get_whole_word(4u),
									       4u).set_whole_word(DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.get_whole_word(3u),
												  3u).set_whole_word(DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.get_whole_word(2u),
														     2u).set_whole_word(DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.get_whole_word(1u),
																	1u).set_whole_word(DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278.get_whole_word(0u),
																			   0u);
  return PORT_mv_vm_get_xlate;
}

tUInt8 MOD_mkTLB::METH_RDY_mv_vm_get_xlate()
{
  tUInt8 DEF_CAN_FIRE_mv_vm_get_xlate;
  tUInt8 PORT_RDY_mv_vm_get_xlate;
  DEF_CAN_FIRE_mv_vm_get_xlate = (tUInt8)1u;
  PORT_RDY_mv_vm_get_xlate = DEF_CAN_FIRE_mv_vm_get_xlate;
  return PORT_RDY_mv_vm_get_xlate;
}

void MOD_mkTLB::METH_ma_insert(tUInt32 ARG_ma_insert_asid,
			       tUInt32 ARG_ma_insert_vpn,
			       tUInt64 ARG_ma_insert_pte,
			       tUInt8 ARG_ma_insert_level,
			       tUInt64 ARG_ma_insert_pte_pa)
{
  tUInt32 DEF_v__h6243;
  tUInt8 DEF_ma_insert_level_EQ_0___d281;
  tUInt8 DEF_ma_insert_level_EQ_1___d284;
  tUInt8 DEF_ma_insert_level_EQ_2___d288;
  tUInt8 DEF_i__h6391;
  tUInt8 DEF_i__h6488;
  tUInt8 DEF_x__h6530;
  tUInt32 DEF_x__h6433;
  PORT_EN_ma_insert = (tUInt8)1u;
  DEF_WILL_FIRE_ma_insert = (tUInt8)1u;
  DEF_x__h6433 = (tUInt32)(ARG_ma_insert_vpn >> 11u);
  DEF_x__h6530 = (tUInt8)(ARG_ma_insert_vpn >> 20u);
  DEF_i__h6488 = (tUInt8)((tUInt8)3u & (ARG_ma_insert_vpn >> 18u));
  DEF_ma_insert_level_EQ_2___d288 = ARG_ma_insert_level == (tUInt8)2u;
  DEF_i__h6391 = (tUInt8)((tUInt8)3u & (ARG_ma_insert_vpn >> 9u));
  DEF_ma_insert_level_EQ_1___d284 = ARG_ma_insert_level == (tUInt8)1u;
  DEF_ma_insert_level_EQ_0___d281 = ARG_ma_insert_level == (tUInt8)0u;
  DEF_NOT_verbosity_ULE_1_4___d85 = !(PARAM_verbosity <= (tUInt8)1u);
  DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.build_concat(281474976710655llu & ((((tUInt64)(ARG_ma_insert_asid)) << 32u) | (tUInt64)((tUInt32)(ARG_ma_insert_pte >> 32u))),
									     96u,
									     48u).build_concat((((tUInt64)((tUInt32)(ARG_ma_insert_pte))) << 32u) | (tUInt64)((tUInt32)(ARG_ma_insert_pte_pa >> 32u)),
											       32u,
											       64u).set_whole_word((tUInt32)(ARG_ma_insert_pte_pa),
														   0u);
  DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283.set_bits_in_word((tUInt32)(ARG_ma_insert_vpn >> 16u),
										 5u,
										 0u,
										 11u).set_whole_word((((tUInt32)(65535u & ARG_ma_insert_vpn)) << 16u) | DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_bits_in_word32(4u,
																													 0u,
																													 16u),
												     4u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(3u),
															3u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(2u),
																	   2u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(1u),
																			      1u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(0u),
																						 0u);
  DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287.build_concat(8589934591llu & (((((tUInt64)((tUInt8)1u)) << 32u) | (((tUInt64)(DEF_x__h6433)) << 16u)) | (tUInt64)(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_bits_in_word32(4u,
																																    0u,
																																    16u))),
									      128u,
									      33u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(3u),
												  3u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(2u),
														     2u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(1u),
																	1u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(0u),
																			   0u);
  DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291.set_bits_in_word(16777215u & (((((tUInt32)((tUInt8)1u)) << 23u) | (((tUInt32)(DEF_x__h6530)) << 16u)) | DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_bits_in_word32(4u,
																															  0u,
																															  16u)),
										  4u,
										  0u,
										  24u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(3u),
												      3u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(2u),
															 2u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(1u),
																	    1u).set_whole_word(DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282.get_whole_word(0u),
																			       0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_verbosity_ULE_1_4___d85)
      DEF_v__h6249 = dollar_stime(sim_hdl);
    else
      DEF_v__h6249 = 2863311530u;
  DEF_v__h6243 = DEF_v__h6249 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_verbosity_ULE_1_4___d85)
      dollar_display(sim_hdl,
		     this,
		     "s,32,16,27,64,2,64",
		     &__str_literal_4,
		     DEF_v__h6243,
		     ARG_ma_insert_asid,
		     ARG_ma_insert_vpn,
		     ARG_ma_insert_pte,
		     ARG_ma_insert_level,
		     ARG_ma_insert_pte_pa);
  if (DEF_ma_insert_level_EQ_0___d281)
    INST_tlb0_entries_updateWire.METH_wset(DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283);
  if (DEF_ma_insert_level_EQ_1___d284)
    INST_tlb1_entries_mem_0.METH_upd(DEF_i__h6391,
				     DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287);
  if (DEF_ma_insert_level_EQ_1___d284)
    INST_tlb1_entries_didUpdate.METH_wset();
  if (DEF_ma_insert_level_EQ_2___d288)
    INST_tlb2_entries_mem_0.METH_upd(DEF_i__h6488,
				     DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291);
  if (DEF_ma_insert_level_EQ_2___d288)
    INST_tlb2_entries_didUpdate.METH_wset();
}

tUInt8 MOD_mkTLB::METH_RDY_ma_insert()
{
  tUInt8 DEF_CAN_FIRE_ma_insert;
  tUInt8 PORT_RDY_ma_insert;
  DEF_CAN_FIRE_ma_insert = (tUInt8)1u;
  PORT_RDY_ma_insert = DEF_CAN_FIRE_ma_insert;
  return PORT_RDY_ma_insert;
}

void MOD_mkTLB::METH_ma_flush()
{
  INST_pw_flushing.METH_wset();
}

tUInt8 MOD_mkTLB::METH_RDY_ma_flush()
{
  tUInt8 DEF_CAN_FIRE_ma_flush;
  tUInt8 PORT_RDY_ma_flush;
  DEF_CAN_FIRE_ma_flush = (tUInt8)1u;
  PORT_RDY_ma_flush = DEF_CAN_FIRE_ma_flush;
  return PORT_RDY_ma_flush;
}


/* Reset routines */

void MOD_mkTLB::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_tlb2_entries_clearReg.reset_RST(ARG_rst_in);
  INST_tlb2_entries_clearCount.reset_RST(ARG_rst_in);
  INST_tlb1_entries_clearReg.reset_RST(ARG_rst_in);
  INST_tlb1_entries_clearCount.reset_RST(ARG_rst_in);
  INST_tlb0_entries_wayNext.reset_RST(ARG_rst_in);
  INST_tlb0_entries_updateRegFresh.reset_RST(ARG_rst_in);
  INST_tlb0_entries_updateReg.reset_RST(ARG_rst_in);
  INST_tlb0_entries_lookupReg.reset_RST(ARG_rst_in);
  INST_tlb0_entries_clearReqQ.reset_RST(ARG_rst_in);
  INST_tlb0_entries_clearIx.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTLB::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTLB::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_pw_flushing.dump_state(indent + 2u);
  INST_rg_va.dump_state(indent + 2u);
  INST_tlb0_entries_clearIx.dump_state(indent + 2u);
  INST_tlb0_entries_clearReqQ.dump_state(indent + 2u);
  INST_tlb0_entries_lookupReg.dump_state(indent + 2u);
  INST_tlb0_entries_lookupWire.dump_state(indent + 2u);
  INST_tlb0_entries_mem_0_bram.dump_state(indent + 2u);
  INST_tlb0_entries_mem_1_bram.dump_state(indent + 2u);
  INST_tlb0_entries_updateKeys_0_bram.dump_state(indent + 2u);
  INST_tlb0_entries_updateKeys_1_bram.dump_state(indent + 2u);
  INST_tlb0_entries_updateReg.dump_state(indent + 2u);
  INST_tlb0_entries_updateRegFresh.dump_state(indent + 2u);
  INST_tlb0_entries_updateRegFresh_1.dump_state(indent + 2u);
  INST_tlb0_entries_updateWire.dump_state(indent + 2u);
  INST_tlb0_entries_wayNext.dump_state(indent + 2u);
  INST_tlb1_entries_clearCount.dump_state(indent + 2u);
  INST_tlb1_entries_clearReg.dump_state(indent + 2u);
  INST_tlb1_entries_didUpdate.dump_state(indent + 2u);
  INST_tlb1_entries_mem_0.dump_state(indent + 2u);
  INST_tlb2_entries_clearCount.dump_state(indent + 2u);
  INST_tlb2_entries_clearReg.dump_state(indent + 2u);
  INST_tlb2_entries_didUpdate.dump_state(indent + 2u);
  INST_tlb2_entries_mem_0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTLB::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 69u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278", 201u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72", 172u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_tlb1_entries_clearReg___d79", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_tlb2_entries_clearReg___d78", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_verbosity_ULE_1_4___d85", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_ma_insert", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d14", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d22", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d6", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_dfoo12", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_dfoo16", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_index__h3599", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283", 171u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277", 131u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_clearReqQ_i_notEmpty____d20", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_lookupReg_read____d65", 27u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_mem_0_bram_a_read____d105", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_mem_1_bram_a_read____d100", 164u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_updateReg_8_BITS_143_TO_0___d35", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_updateReg_8_BIT_171___d29", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_updateReg___d28", 172u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb0_entries_updateWire_wget____d71", 171u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb1_entries_clearReg__h993", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb2_entries_clearReg__h421", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173", 130u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h4392", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h6249", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3157", 8u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h3173", 19u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_ma_insert", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mv_vm_get_xlate", 204u);
  num = INST_pw_flushing.dump_VCD_defs(num);
  num = INST_rg_va.dump_VCD_defs(num);
  num = INST_tlb0_entries_clearIx.dump_VCD_defs(num);
  num = INST_tlb0_entries_clearReqQ.dump_VCD_defs(num);
  num = INST_tlb0_entries_lookupReg.dump_VCD_defs(num);
  num = INST_tlb0_entries_lookupWire.dump_VCD_defs(num);
  num = INST_tlb0_entries_mem_0_bram.dump_VCD_defs(num);
  num = INST_tlb0_entries_mem_1_bram.dump_VCD_defs(num);
  num = INST_tlb0_entries_updateKeys_0_bram.dump_VCD_defs(num);
  num = INST_tlb0_entries_updateKeys_1_bram.dump_VCD_defs(num);
  num = INST_tlb0_entries_updateReg.dump_VCD_defs(num);
  num = INST_tlb0_entries_updateRegFresh.dump_VCD_defs(num);
  num = INST_tlb0_entries_updateRegFresh_1.dump_VCD_defs(num);
  num = INST_tlb0_entries_updateWire.dump_VCD_defs(num);
  num = INST_tlb0_entries_wayNext.dump_VCD_defs(num);
  num = INST_tlb1_entries_clearCount.dump_VCD_defs(num);
  num = INST_tlb1_entries_clearReg.dump_VCD_defs(num);
  num = INST_tlb1_entries_didUpdate.dump_VCD_defs(num);
  num = INST_tlb1_entries_mem_0.dump_VCD_defs(num);
  num = INST_tlb2_entries_clearCount.dump_VCD_defs(num);
  num = INST_tlb2_entries_clearReg.dump_VCD_defs(num);
  num = INST_tlb2_entries_didUpdate.dump_VCD_defs(num);
  num = INST_tlb2_entries_mem_0.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTLB::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTLB &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTLB::vcd_defs(tVCDDumpType dt, MOD_mkTLB &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 201u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 172u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 171u);
    vcd_write_x(sim_hdl, num++, 131u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 27u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 164u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 172u);
    vcd_write_x(sim_hdl, num++, 171u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 130u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 8u);
    vcd_write_x(sim_hdl, num++, 19u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 204u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278) != DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278, 201u);
	backing.DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278 = DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278;
      }
      ++num;
      if ((backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165) != DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165, 130u);
	backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165;
      }
      ++num;
      if ((backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170) != DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170, 130u);
	backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170;
      }
      ++num;
      if ((backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175) != DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175, 130u);
	backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175;
      }
      ++num;
      if ((backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276) != DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276, 66u);
	backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276;
      }
      ++num;
      if ((backing.DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169) != DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169, 130u);
	backing.DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169 = DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169;
      }
      ++num;
      if ((backing.DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174) != DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174, 130u);
	backing.DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174 = DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174;
      }
      ++num;
      if ((backing.DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72) != DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72, 172u);
	backing.DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72 = DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72;
      }
      ++num;
      if ((backing.DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27) != DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27, 1u);
	backing.DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 = DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27;
      }
      ++num;
      if ((backing.DEF_NOT_tlb1_entries_clearReg___d79) != DEF_NOT_tlb1_entries_clearReg___d79)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_tlb1_entries_clearReg___d79, 1u);
	backing.DEF_NOT_tlb1_entries_clearReg___d79 = DEF_NOT_tlb1_entries_clearReg___d79;
      }
      ++num;
      if ((backing.DEF_NOT_tlb2_entries_clearReg___d78) != DEF_NOT_tlb2_entries_clearReg___d78)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_tlb2_entries_clearReg___d78, 1u);
	backing.DEF_NOT_tlb2_entries_clearReg___d78 = DEF_NOT_tlb2_entries_clearReg___d78;
      }
      ++num;
      if ((backing.DEF_NOT_verbosity_ULE_1_4___d85) != DEF_NOT_verbosity_ULE_1_4___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_verbosity_ULE_1_4___d85, 1u);
	backing.DEF_NOT_verbosity_ULE_1_4___d85 = DEF_NOT_verbosity_ULE_1_4___d85;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_ma_insert) != DEF_WILL_FIRE_ma_insert)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_ma_insert, 1u);
	backing.DEF_WILL_FIRE_ma_insert = DEF_WILL_FIRE_ma_insert;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d14) != DEF__0_CONCAT_DONTCARE___d14)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d14, 161u);
	backing.DEF__0_CONCAT_DONTCARE___d14 = DEF__0_CONCAT_DONTCARE___d14;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d22) != DEF__0_CONCAT_DONTCARE___d22)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d22, 164u);
	backing.DEF__0_CONCAT_DONTCARE___d22 = DEF__0_CONCAT_DONTCARE___d22;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d6) != DEF__0_CONCAT_DONTCARE___d6)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d6, 152u);
	backing.DEF__0_CONCAT_DONTCARE___d6 = DEF__0_CONCAT_DONTCARE___d6;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287) != DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287, 161u);
	backing.DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287 = DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291) != DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291, 152u);
	backing.DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291 = DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55) != DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55, 164u);
	backing.DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55 = DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55;
      }
      ++num;
      if ((backing.DEF__dfoo12) != DEF__dfoo12)
      {
	vcd_write_val(sim_hdl, num, DEF__dfoo12, 164u);
	backing.DEF__dfoo12 = DEF__dfoo12;
      }
      ++num;
      if ((backing.DEF__dfoo16) != DEF__dfoo16)
      {
	vcd_write_val(sim_hdl, num, DEF__dfoo16, 164u);
	backing.DEF__dfoo16 = DEF__dfoo16;
      }
      ++num;
      if ((backing.DEF__read_index__h3599) != DEF__read_index__h3599)
      {
	vcd_write_val(sim_hdl, num, DEF__read_index__h3599, 8u);
	backing.DEF__read_index__h3599 = DEF__read_index__h3599;
      }
      ++num;
      if ((backing.DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282) != DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282)
      {
	vcd_write_val(sim_hdl, num, DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282, 144u);
	backing.DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282 = DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282;
      }
      ++num;
      if ((backing.DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283) != DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283)
      {
	vcd_write_val(sim_hdl, num, DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283, 171u);
	backing.DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283 = DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283;
      }
      ++num;
      if ((backing.DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277) != DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277)
      {
	vcd_write_val(sim_hdl, num, DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277, 131u);
	backing.DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277 = DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_clearReqQ_i_notEmpty____d20) != DEF_tlb0_entries_clearReqQ_i_notEmpty____d20)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_clearReqQ_i_notEmpty____d20, 1u);
	backing.DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_lookupReg_read____d65) != DEF_tlb0_entries_lookupReg_read____d65)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_lookupReg_read____d65, 27u);
	backing.DEF_tlb0_entries_lookupReg_read____d65 = DEF_tlb0_entries_lookupReg_read____d65;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_mem_0_bram_a_read____d105) != DEF_tlb0_entries_mem_0_bram_a_read____d105)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_mem_0_bram_a_read____d105, 164u);
	backing.DEF_tlb0_entries_mem_0_bram_a_read____d105 = DEF_tlb0_entries_mem_0_bram_a_read____d105;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_mem_1_bram_a_read____d100) != DEF_tlb0_entries_mem_1_bram_a_read____d100)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_mem_1_bram_a_read____d100, 164u);
	backing.DEF_tlb0_entries_mem_1_bram_a_read____d100 = DEF_tlb0_entries_mem_1_bram_a_read____d100;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35) != DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35, 144u);
	backing.DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35 = DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_updateReg_8_BIT_171___d29) != DEF_tlb0_entries_updateReg_8_BIT_171___d29)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_updateReg_8_BIT_171___d29, 1u);
	backing.DEF_tlb0_entries_updateReg_8_BIT_171___d29 = DEF_tlb0_entries_updateReg_8_BIT_171___d29;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_updateReg___d28) != DEF_tlb0_entries_updateReg___d28)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_updateReg___d28, 172u);
	backing.DEF_tlb0_entries_updateReg___d28 = DEF_tlb0_entries_updateReg___d28;
      }
      ++num;
      if ((backing.DEF_tlb0_entries_updateWire_wget____d71) != DEF_tlb0_entries_updateWire_wget____d71)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb0_entries_updateWire_wget____d71, 171u);
	backing.DEF_tlb0_entries_updateWire_wget____d71 = DEF_tlb0_entries_updateWire_wget____d71;
      }
      ++num;
      if ((backing.DEF_tlb1_entries_clearReg__h993) != DEF_tlb1_entries_clearReg__h993)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb1_entries_clearReg__h993, 1u);
	backing.DEF_tlb1_entries_clearReg__h993 = DEF_tlb1_entries_clearReg__h993;
      }
      ++num;
      if ((backing.DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130) != DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130, 161u);
	backing.DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130 = DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130;
      }
      ++num;
      if ((backing.DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168) != DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168, 130u);
	backing.DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168 = DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168;
      }
      ++num;
      if ((backing.DEF_tlb2_entries_clearReg__h421) != DEF_tlb2_entries_clearReg__h421)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb2_entries_clearReg__h421, 1u);
	backing.DEF_tlb2_entries_clearReg__h421 = DEF_tlb2_entries_clearReg__h421;
      }
      ++num;
      if ((backing.DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144) != DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144, 152u);
	backing.DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144 = DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144;
      }
      ++num;
      if ((backing.DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173) != DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173)
      {
	vcd_write_val(sim_hdl, num, DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173, 130u);
	backing.DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173 = DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173;
      }
      ++num;
      if ((backing.DEF_v__h4392) != DEF_v__h4392)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h4392, 32u);
	backing.DEF_v__h4392 = DEF_v__h4392;
      }
      ++num;
      if ((backing.DEF_v__h6249) != DEF_v__h6249)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h6249, 32u);
	backing.DEF_v__h6249 = DEF_v__h6249;
      }
      ++num;
      if ((backing.DEF_x__h3157) != DEF_x__h3157)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3157, 8u);
	backing.DEF_x__h3157 = DEF_x__h3157;
      }
      ++num;
      if ((backing.DEF_x__h3173) != DEF_x__h3173)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h3173, 19u);
	backing.DEF_x__h3173 = DEF_x__h3173;
      }
      ++num;
      if ((backing.PORT_EN_ma_insert) != PORT_EN_ma_insert)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_ma_insert, 1u);
	backing.PORT_EN_ma_insert = PORT_EN_ma_insert;
      }
      ++num;
      if ((backing.PORT_mv_vm_get_xlate) != PORT_mv_vm_get_xlate)
      {
	vcd_write_val(sim_hdl, num, PORT_mv_vm_get_xlate, 204u);
	backing.PORT_mv_vm_get_xlate = PORT_mv_vm_get_xlate;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278, 201u);
      backing.DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278 = DEF_IF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_ge_ETC___d278;
      vcd_write_val(sim_hdl, num++, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165, 130u);
      backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d165;
      vcd_write_val(sim_hdl, num++, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170, 130u);
      backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d170;
      vcd_write_val(sim_hdl, num++, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175, 130u);
      backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d175;
      vcd_write_val(sim_hdl, num++, DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276, 66u);
      backing.DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276 = DEF_IF_tlb0_entries_updateReg_8_BIT_171_9_AND_tlb0_ETC___d276;
      vcd_write_val(sim_hdl, num++, DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169, 130u);
      backing.DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169 = DEF_IF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO__ETC___d169;
      vcd_write_val(sim_hdl, num++, DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174, 130u);
      backing.DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174 = DEF_IF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO__ETC___d174;
      vcd_write_val(sim_hdl, num++, DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72, 172u);
      backing.DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72 = DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0_7_CON_ETC___d72;
      vcd_write_val(sim_hdl, num++, DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27, 1u);
      backing.DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27 = DEF_NOT_tlb0_entries_clearReqQ_i_notEmpty__0___d27;
      vcd_write_val(sim_hdl, num++, DEF_NOT_tlb1_entries_clearReg___d79, 1u);
      backing.DEF_NOT_tlb1_entries_clearReg___d79 = DEF_NOT_tlb1_entries_clearReg___d79;
      vcd_write_val(sim_hdl, num++, DEF_NOT_tlb2_entries_clearReg___d78, 1u);
      backing.DEF_NOT_tlb2_entries_clearReg___d78 = DEF_NOT_tlb2_entries_clearReg___d78;
      vcd_write_val(sim_hdl, num++, DEF_NOT_verbosity_ULE_1_4___d85, 1u);
      backing.DEF_NOT_verbosity_ULE_1_4___d85 = DEF_NOT_verbosity_ULE_1_4___d85;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_ma_insert, 1u);
      backing.DEF_WILL_FIRE_ma_insert = DEF_WILL_FIRE_ma_insert;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d14, 161u);
      backing.DEF__0_CONCAT_DONTCARE___d14 = DEF__0_CONCAT_DONTCARE___d14;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d22, 164u);
      backing.DEF__0_CONCAT_DONTCARE___d22 = DEF__0_CONCAT_DONTCARE___d22;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d6, 152u);
      backing.DEF__0_CONCAT_DONTCARE___d6 = DEF__0_CONCAT_DONTCARE___d6;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287, 161u);
      backing.DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287 = DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_11_86_CONCAT_ETC___d287;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291, 152u);
      backing.DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291 = DEF__1_CONCAT_ma_insert_vpn_BITS_26_TO_20_90_CONCAT_ETC___d291;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55, 164u);
      backing.DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55 = DEF__1_CONCAT_tlb0_entries_updateReg_8_BITS_170_TO__ETC___d55;
      vcd_write_val(sim_hdl, num++, DEF__dfoo12, 164u);
      backing.DEF__dfoo12 = DEF__dfoo12;
      vcd_write_val(sim_hdl, num++, DEF__dfoo16, 164u);
      backing.DEF__dfoo16 = DEF__dfoo16;
      vcd_write_val(sim_hdl, num++, DEF__read_index__h3599, 8u);
      backing.DEF__read_index__h3599 = DEF__read_index__h3599;
      vcd_write_val(sim_hdl, num++, DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282, 144u);
      backing.DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282 = DEF_ma_insert_asid_CONCAT_ma_insert_pte_CONCAT_ma__ETC___d282;
      vcd_write_val(sim_hdl, num++, DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283, 171u);
      backing.DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283 = DEF_ma_insert_vpn_CONCAT_ma_insert_asid_CONCAT_ma__ETC___d283;
      vcd_write_val(sim_hdl, num++, DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277, 131u);
      backing.DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277 = DEF_mv_vm_get_xlate_priv_ULE_0b1_1_AND_mv_vm_get_x_ETC___d277;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_clearReqQ_i_notEmpty____d20, 1u);
      backing.DEF_tlb0_entries_clearReqQ_i_notEmpty____d20 = DEF_tlb0_entries_clearReqQ_i_notEmpty____d20;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_lookupReg_read____d65, 27u);
      backing.DEF_tlb0_entries_lookupReg_read____d65 = DEF_tlb0_entries_lookupReg_read____d65;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_mem_0_bram_a_read____d105, 164u);
      backing.DEF_tlb0_entries_mem_0_bram_a_read____d105 = DEF_tlb0_entries_mem_0_bram_a_read____d105;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_mem_1_bram_a_read____d100, 164u);
      backing.DEF_tlb0_entries_mem_1_bram_a_read____d100 = DEF_tlb0_entries_mem_1_bram_a_read____d100;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35, 144u);
      backing.DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35 = DEF_tlb0_entries_updateReg_8_BITS_143_TO_0___d35;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_updateReg_8_BIT_171___d29, 1u);
      backing.DEF_tlb0_entries_updateReg_8_BIT_171___d29 = DEF_tlb0_entries_updateReg_8_BIT_171___d29;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_updateReg___d28, 172u);
      backing.DEF_tlb0_entries_updateReg___d28 = DEF_tlb0_entries_updateReg___d28;
      vcd_write_val(sim_hdl, num++, DEF_tlb0_entries_updateWire_wget____d71, 171u);
      backing.DEF_tlb0_entries_updateWire_wget____d71 = DEF_tlb0_entries_updateWire_wget____d71;
      vcd_write_val(sim_hdl, num++, DEF_tlb1_entries_clearReg__h993, 1u);
      backing.DEF_tlb1_entries_clearReg__h993 = DEF_tlb1_entries_clearReg__h993;
      vcd_write_val(sim_hdl, num++, DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130, 161u);
      backing.DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130 = DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21_29___d130;
      vcd_write_val(sim_hdl, num++, DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168, 130u);
      backing.DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168 = DEF_tlb1_entries_mem_0_sub_rg_va_28_BITS_22_TO_21__ETC___d168;
      vcd_write_val(sim_hdl, num++, DEF_tlb2_entries_clearReg__h421, 1u);
      backing.DEF_tlb2_entries_clearReg__h421 = DEF_tlb2_entries_clearReg__h421;
      vcd_write_val(sim_hdl, num++, DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144, 152u);
      backing.DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144 = DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30_43___d144;
      vcd_write_val(sim_hdl, num++, DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173, 130u);
      backing.DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173 = DEF_tlb2_entries_mem_0_sub_rg_va_28_BITS_31_TO_30__ETC___d173;
      vcd_write_val(sim_hdl, num++, DEF_v__h4392, 32u);
      backing.DEF_v__h4392 = DEF_v__h4392;
      vcd_write_val(sim_hdl, num++, DEF_v__h6249, 32u);
      backing.DEF_v__h6249 = DEF_v__h6249;
      vcd_write_val(sim_hdl, num++, DEF_x__h3157, 8u);
      backing.DEF_x__h3157 = DEF_x__h3157;
      vcd_write_val(sim_hdl, num++, DEF_x__h3173, 19u);
      backing.DEF_x__h3173 = DEF_x__h3173;
      vcd_write_val(sim_hdl, num++, PORT_EN_ma_insert, 1u);
      backing.PORT_EN_ma_insert = PORT_EN_ma_insert;
      vcd_write_val(sim_hdl, num++, PORT_mv_vm_get_xlate, 204u);
      backing.PORT_mv_vm_get_xlate = PORT_mv_vm_get_xlate;
    }
}

void MOD_mkTLB::vcd_prims(tVCDDumpType dt, MOD_mkTLB &backing)
{
  INST_pw_flushing.dump_VCD(dt, backing.INST_pw_flushing);
  INST_rg_va.dump_VCD(dt, backing.INST_rg_va);
  INST_tlb0_entries_clearIx.dump_VCD(dt, backing.INST_tlb0_entries_clearIx);
  INST_tlb0_entries_clearReqQ.dump_VCD(dt, backing.INST_tlb0_entries_clearReqQ);
  INST_tlb0_entries_lookupReg.dump_VCD(dt, backing.INST_tlb0_entries_lookupReg);
  INST_tlb0_entries_lookupWire.dump_VCD(dt, backing.INST_tlb0_entries_lookupWire);
  INST_tlb0_entries_mem_0_bram.dump_VCD(dt, backing.INST_tlb0_entries_mem_0_bram);
  INST_tlb0_entries_mem_1_bram.dump_VCD(dt, backing.INST_tlb0_entries_mem_1_bram);
  INST_tlb0_entries_updateKeys_0_bram.dump_VCD(dt, backing.INST_tlb0_entries_updateKeys_0_bram);
  INST_tlb0_entries_updateKeys_1_bram.dump_VCD(dt, backing.INST_tlb0_entries_updateKeys_1_bram);
  INST_tlb0_entries_updateReg.dump_VCD(dt, backing.INST_tlb0_entries_updateReg);
  INST_tlb0_entries_updateRegFresh.dump_VCD(dt, backing.INST_tlb0_entries_updateRegFresh);
  INST_tlb0_entries_updateRegFresh_1.dump_VCD(dt, backing.INST_tlb0_entries_updateRegFresh_1);
  INST_tlb0_entries_updateWire.dump_VCD(dt, backing.INST_tlb0_entries_updateWire);
  INST_tlb0_entries_wayNext.dump_VCD(dt, backing.INST_tlb0_entries_wayNext);
  INST_tlb1_entries_clearCount.dump_VCD(dt, backing.INST_tlb1_entries_clearCount);
  INST_tlb1_entries_clearReg.dump_VCD(dt, backing.INST_tlb1_entries_clearReg);
  INST_tlb1_entries_didUpdate.dump_VCD(dt, backing.INST_tlb1_entries_didUpdate);
  INST_tlb1_entries_mem_0.dump_VCD(dt, backing.INST_tlb1_entries_mem_0);
  INST_tlb2_entries_clearCount.dump_VCD(dt, backing.INST_tlb2_entries_clearCount);
  INST_tlb2_entries_clearReg.dump_VCD(dt, backing.INST_tlb2_entries_clearReg);
  INST_tlb2_entries_didUpdate.dump_VCD(dt, backing.INST_tlb2_entries_didUpdate);
  INST_tlb2_entries_mem_0.dump_VCD(dt, backing.INST_tlb2_entries_mem_0);
}
