

================================================================
== Vitis HLS Report for 'unpack_blk_to_stream'
================================================================
* Date:           Sun Jan 19 20:57:19 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        SoC_hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.544 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_255_1  |        ?|        ?|         6|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    108|    -|
|Register         |        -|    -|     110|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     146|    186|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------+------------+---------+----+----+----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  36|  40|    0|
    +--------------+------------+---------+----+----+----+-----+
    |Total         |            |        0|   0|  36|  40|    0|
    +--------------+------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state3    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_76_p3            |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |last_seen_3_fu_161_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln255_fu_127_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |axis_data_last_fu_156_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln255_fu_121_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  38|          19|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |blk_stream_TDATA_blk_n           |   9|          2|    1|          2|
    |float_stream_TDATA_blk_n         |   9|          2|    1|          2|
    |float_stream_TDATA_int_regslice  |  20|          4|   32|        128|
    |float_stream_TLAST_int_regslice  |  14|          3|    1|          3|
    |last_seen_fu_72                  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 108|         23|   40|        147|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |axis_data_last_reg_216       |   1|   0|    1|          0|
    |last_seen_2_reg_183          |   1|   0|    1|          0|
    |last_seen_fu_72              |   1|   0|    1|          0|
    |or_ln255_reg_188             |   1|   0|    1|          0|
    |tmp_1_reg_192                |   1|   0|    1|          0|
    |tmp_1_reg_192_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_2_reg_206                |  32|   0|   32|          0|
    |tmp_4_reg_211                |   1|   0|    1|          0|
    |tmp_reg_178                  |   1|   0|    1|          0|
    |tmp_s_reg_201                |  32|   0|   32|          0|
    |trunc_ln257_reg_196          |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 110|   0|  110|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_AWADDR    |   in|    4|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_ARADDR    |   in|    4|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|                   CTRL|   return void|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|                   CTRL|   return void|
|ap_clk               |   in|    1|  ap_ctrl_hs|   unpack_blk_to_stream|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|   unpack_blk_to_stream|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|   unpack_blk_to_stream|  return value|
|float_stream_TREADY  |   in|    1|        axis|  float_stream_V_last_V|       pointer|
|float_stream_TVALID  |  out|    1|        axis|  float_stream_V_last_V|       pointer|
|float_stream_TLAST   |  out|    1|        axis|  float_stream_V_last_V|       pointer|
|blk_stream_TDATA     |   in|   96|        axis|             blk_stream|       pointer|
|blk_stream_TVALID    |   in|    1|        axis|             blk_stream|       pointer|
|blk_stream_TREADY    |  out|    1|        axis|             blk_stream|       pointer|
|float_stream_TDATA   |  out|   32|        axis|  float_stream_V_data_V|       pointer|
|float_stream_TKEEP   |  out|    4|        axis|  float_stream_V_keep_V|       pointer|
|float_stream_TSTRB   |  out|    4|        axis|  float_stream_V_strb_V|       pointer|
|float_stream_TUSER   |  out|   32|        axis|  float_stream_V_user_V|       pointer|
+---------------------+-----+-----+------------+-----------------------+--------------+

