0.7
2020.2
May  7 2023
15:24:31
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/fpga/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/rib.sv,1746627983,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.sv,,rib,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/clint.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.sv,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/defines.sv,clint,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/csr_reg.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/defines.sv,csr_reg,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.sv,,control,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/defines.sv,1745159205,verilog,,,,,,,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.sv,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/defines.sv,id,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.sv,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/defines.sv,id_ex,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/bus/rib.sv,,regs,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.sv,1746627983,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.sv,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/defines.sv,ex,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex_mem.sv,1745759516,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.sv,,ex_mem,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.sv,,iF,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.sv,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/defines.sv,if_id,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.sv,,pc_reg,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem.sv,1745759704,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.sv,,mem,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/memory/mem_wb.sv,1745759979,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.sv,,mem_wb,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.sv,1745759935,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.sv,,cpu_top,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/writeback/wb.sv,1745760053,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/tb.sv,,wb,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.sv,1746627983,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/csr_reg.sv,,cpu_top_soc,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/GPIO.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.sv,,gpio,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/RAM.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.sv,,ram,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.sv,1745761744,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/SPI.sv,,rom,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/SPI.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/TIMER.sv,,spi,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/TIMER.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/UART.sv,,timer,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/UART.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/clint/clint.sv,,uart,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv,,dff_set,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set_hold.sv,1745159205,systemVerilog,,E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.sv,,dff_set_hold,,uvm,,,,,,
E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/tb.sv,1746628107,systemVerilog,,,,tb,,uvm,,,,,,
