{"vcs1":{"timestamp_begin":1745910703.613648685, "rt":0.94, "ut":0.17, "st":0.07}}
{"vcselab":{"timestamp_begin":1745910704.623341208, "rt":0.55, "ut":0.16, "st":0.02}}
{"link":{"timestamp_begin":1745910705.249495449, "rt":0.57, "ut":0.13, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745910703.377794547}
{"VCS_COMP_START_TIME": 1745910703.377794547}
{"VCS_COMP_END_TIME": 1745910705.976213226}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263880}}
{"vcselab": {"peak_mem": 140056}}
