{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"sa"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"sa.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"sa.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":15
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":27
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"couplings"
                  , "Start Cycle":"6"
                  , "Latency":"246"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":27
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"localJ"
                  , "Start Cycle":"253"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":27
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"localJ"
                  , "Start Cycle":"253"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"53"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"257"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"257"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"sa.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":18
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"SPIN_IN"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":30
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"lspin"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"55"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"10"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"sa.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":20
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"fields"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"lh"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"57"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"10"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"sa.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Prefetching"
                  , "Stall-free":"No"
                  , "Loads from":"randomLog"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"lrandom"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"59"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"10"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"sa.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"12"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"sa.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"11"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"sa.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":24
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":48
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lrandom"
                  , "Start Cycle":"2"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":61
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":61
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"localJ"
                  , "Start Cycle":"7"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":73
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":77
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":81
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":89
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":90
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lh"
                  , "Start Cycle":"15"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":91
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"15"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":94
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"lspin"
                  , "Start Cycle":"38"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":61
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":61
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"localJ"
                  , "Start Cycle":"7"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":65
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":73
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":77
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":81
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":89
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"6"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":90
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lh"
                  , "Start Cycle":"15"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":91
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"15"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":94
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Stores to":"lspin"
                  , "Start Cycle":"38"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"61"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"42"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"42"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"sa.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":12
          , "name":"sa.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"sa.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":49
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":100
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":100
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"Yes"
                  , "Loads from":"lspin"
                  , "Start Cycle":"2"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":100
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"SPIN_OUT"
                  , "Start Cycle":"10"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"loop"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"63"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"loop end"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":14
          , "name":"sa.B11"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":64
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":65
              , "name":"localJ"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":18
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"32768 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":71
              , "name":"lspin"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":20
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"36864 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"64 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"9"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"Replicated 9 times to efficiently support multiple accesses"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":96
              , "name":"lh"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":101
              , "name":"lrandom"
              , "debug":
              [
                [
                  {
                    "filename":"/home/sam/Desktop/Annealing/SA_king/OpenCL_FPGA/king-kernel.cl"
                    , "line":17
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"2000 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":105
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":16
      , "to":65
    }
    , {
      "from":65
      , "to":26
    }
    , {
      "from":65
      , "to":38
    }
    , {
      "from":17
      , "to":65
    }
    , {
      "from":71
      , "to":25
    }
    , {
      "from":71
      , "to":49
    }
    , {
      "from":71
      , "to":27
    }
    , {
      "from":71
      , "to":28
    }
    , {
      "from":71
      , "to":29
    }
    , {
      "from":71
      , "to":30
    }
    , {
      "from":71
      , "to":31
    }
    , {
      "from":71
      , "to":32
    }
    , {
      "from":71
      , "to":33
    }
    , {
      "from":71
      , "to":35
    }
    , {
      "from":71
      , "to":37
    }
    , {
      "from":71
      , "to":39
    }
    , {
      "from":71
      , "to":40
    }
    , {
      "from":71
      , "to":41
    }
    , {
      "from":71
      , "to":42
    }
    , {
      "from":71
      , "to":43
    }
    , {
      "from":71
      , "to":44
    }
    , {
      "from":71
      , "to":45
    }
    , {
      "from":71
      , "to":47
    }
    , {
      "from":48
      , "to":71
    }
    , {
      "from":71
      , "to":50
    }
    , {
      "from":36
      , "to":71
    }
    , {
      "from":19
      , "to":71
    }
    , {
      "from":96
      , "to":34
    }
    , {
      "from":21
      , "to":96
    }
    , {
      "from":96
      , "to":46
    }
    , {
      "from":101
      , "to":24
    }
    , {
      "from":23
      , "to":101
    }
    , {
      "from":53
      , "to":52
    }
    , {
      "from":3
      , "to":52
    }
    , {
      "from":15
      , "to":53
    }
    , {
      "from":16
      , "to":53
    }
    , {
      "from":17
      , "to":53
    }
    , {
      "from":55
      , "to":54
    }
    , {
      "from":53
      , "to":54
    }
    , {
      "from":18
      , "to":55
    }
    , {
      "from":19
      , "to":55
    }
    , {
      "from":57
      , "to":56
    }
    , {
      "from":55
      , "to":56
    }
    , {
      "from":20
      , "to":57
    }
    , {
      "from":21
      , "to":57
    }
    , {
      "from":59
      , "to":58
    }
    , {
      "from":57
      , "to":58
    }
    , {
      "from":22
      , "to":59
    }
    , {
      "from":23
      , "to":59
    }
    , {
      "from":12
      , "to":8
    }
    , {
      "from":59
      , "to":8
    }
    , {
      "from":11
      , "to":9
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":61
      , "to":60
    }
    , {
      "from":9
      , "to":60
    }
    , {
      "from":36
      , "to":61
    }
    , {
      "from":48
      , "to":61
    }
    , {
      "from":61
      , "to":11
    }
    , {
      "from":11
      , "to":12
    }
    , {
      "from":63
      , "to":62
    }
    , {
      "from":12
      , "to":62
    }
    , {
      "from":49
      , "to":63
    }
    , {
      "from":50
      , "to":63
    }
    , {
      "from":51
      , "to":63
    }
    , {
      "from":63
      , "to":14
    }
    , {
      "from":52
      , "to":15
    }
    , {
      "from":15
      , "to":16
    }
    , {
      "from":15
      , "to":17
    }
    , {
      "from":54
      , "to":18
    }
    , {
      "from":18
      , "to":19
    }
    , {
      "from":56
      , "to":20
    }
    , {
      "from":20
      , "to":21
    }
    , {
      "from":58
      , "to":22
    }
    , {
      "from":22
      , "to":23
    }
    , {
      "from":60
      , "to":24
    }
    , {
      "from":60
      , "to":25
    }
    , {
      "from":60
      , "to":26
    }
    , {
      "from":60
      , "to":27
    }
    , {
      "from":60
      , "to":28
    }
    , {
      "from":60
      , "to":29
    }
    , {
      "from":60
      , "to":30
    }
    , {
      "from":60
      , "to":31
    }
    , {
      "from":60
      , "to":32
    }
    , {
      "from":60
      , "to":33
    }
    , {
      "from":60
      , "to":34
    }
    , {
      "from":60
      , "to":35
    }
    , {
      "from":24
      , "to":36
    }
    , {
      "from":35
      , "to":36
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":25
      , "to":36
    }
    , {
      "from":26
      , "to":36
    }
    , {
      "from":27
      , "to":36
    }
    , {
      "from":28
      , "to":36
    }
    , {
      "from":29
      , "to":36
    }
    , {
      "from":30
      , "to":36
    }
    , {
      "from":31
      , "to":36
    }
    , {
      "from":32
      , "to":36
    }
    , {
      "from":33
      , "to":36
    }
    , {
      "from":60
      , "to":37
    }
    , {
      "from":60
      , "to":38
    }
    , {
      "from":60
      , "to":39
    }
    , {
      "from":60
      , "to":40
    }
    , {
      "from":60
      , "to":41
    }
    , {
      "from":60
      , "to":42
    }
    , {
      "from":60
      , "to":43
    }
    , {
      "from":60
      , "to":44
    }
    , {
      "from":60
      , "to":45
    }
    , {
      "from":60
      , "to":46
    }
    , {
      "from":60
      , "to":47
    }
    , {
      "from":24
      , "to":48
    }
    , {
      "from":47
      , "to":48
    }
    , {
      "from":46
      , "to":48
    }
    , {
      "from":37
      , "to":48
    }
    , {
      "from":38
      , "to":48
    }
    , {
      "from":39
      , "to":48
    }
    , {
      "from":40
      , "to":48
    }
    , {
      "from":41
      , "to":48
    }
    , {
      "from":42
      , "to":48
    }
    , {
      "from":43
      , "to":48
    }
    , {
      "from":44
      , "to":48
    }
    , {
      "from":45
      , "to":48
    }
    , {
      "from":62
      , "to":49
    }
    , {
      "from":62
      , "to":50
    }
    , {
      "from":49
      , "to":51
    }
    , {
      "from":50
      , "to":51
    }
    , {
      "from":105
      , "to":15
    }
    , {
      "from":51
      , "to":105
    }
    , {
      "from":105
      , "to":22
    }
    , {
      "from":105
      , "to":20
    }
    , {
      "from":105
      , "to":18
    }
  ]
}
