// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fine_channelizer,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=18,HLS_SYN_TPT=1,HLS_SYN_MEM=116,HLS_SYN_DSP=32,HLS_SYN_FF=12674,HLS_SYN_LUT=9184,HLS_VERSION=2019_2_1}" *)

module fine_channelizer (
        ap_clk,
        ap_rst_n,
        res_in_TDATA,
        res_in_TVALID,
        res_in_TREADY,
        res_in_TUSER,
        res_out_TDATA,
        res_out_TVALID,
        res_out_TREADY,
        res_out_TUSER,
        tone_inc_table_0_V_address0,
        tone_inc_table_0_V_ce0,
        tone_inc_table_0_V_q0,
        tone_inc_table_1_V_address0,
        tone_inc_table_1_V_ce0,
        tone_inc_table_1_V_q0,
        tone_inc_table_2_V_address0,
        tone_inc_table_2_V_ce0,
        tone_inc_table_2_V_q0,
        tone_inc_table_3_V_address0,
        tone_inc_table_3_V_ce0,
        tone_inc_table_3_V_q0,
        tone_inc_table_4_V_address0,
        tone_inc_table_4_V_ce0,
        tone_inc_table_4_V_q0,
        tone_inc_table_5_V_address0,
        tone_inc_table_5_V_ce0,
        tone_inc_table_5_V_q0,
        tone_inc_table_6_V_address0,
        tone_inc_table_6_V_ce0,
        tone_inc_table_6_V_q0,
        tone_inc_table_7_V_address0,
        tone_inc_table_7_V_ce0,
        tone_inc_table_7_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst_n;
input  [255:0] res_in_TDATA;
input   res_in_TVALID;
output   res_in_TREADY;
input  [7:0] res_in_TUSER;
output  [255:0] res_out_TDATA;
output   res_out_TVALID;
input   res_out_TREADY;
output  [7:0] res_out_TUSER;
output  [7:0] tone_inc_table_0_V_address0;
output   tone_inc_table_0_V_ce0;
input  [15:0] tone_inc_table_0_V_q0;
output  [7:0] tone_inc_table_1_V_address0;
output   tone_inc_table_1_V_ce0;
input  [15:0] tone_inc_table_1_V_q0;
output  [7:0] tone_inc_table_2_V_address0;
output   tone_inc_table_2_V_ce0;
input  [15:0] tone_inc_table_2_V_q0;
output  [7:0] tone_inc_table_3_V_address0;
output   tone_inc_table_3_V_ce0;
input  [15:0] tone_inc_table_3_V_q0;
output  [7:0] tone_inc_table_4_V_address0;
output   tone_inc_table_4_V_ce0;
input  [15:0] tone_inc_table_4_V_q0;
output  [7:0] tone_inc_table_5_V_address0;
output   tone_inc_table_5_V_ce0;
input  [15:0] tone_inc_table_5_V_q0;
output  [7:0] tone_inc_table_6_V_address0;
output   tone_inc_table_6_V_ce0;
input  [15:0] tone_inc_table_6_V_q0;
output  [7:0] tone_inc_table_7_V_address0;
output   tone_inc_table_7_V_ce0;
input  [15:0] tone_inc_table_7_V_q0;

reg res_in_TREADY;
reg tone_inc_table_0_V_ce0;
reg tone_inc_table_1_V_ce0;
reg tone_inc_table_2_V_ce0;
reg tone_inc_table_3_V_ce0;
reg tone_inc_table_4_V_ce0;
reg tone_inc_table_5_V_ce0;
reg tone_inc_table_6_V_ce0;
reg tone_inc_table_7_V_ce0;

 reg    ap_rst_n_inv;
wire   [7:0] phases_delay_line_ph_address0;
reg    phases_delay_line_ph_ce0;
wire   [127:0] phases_delay_line_ph_q0;
wire   [7:0] phases_delay_line_ph_address1;
reg    phases_delay_line_ph_ce1;
reg    phases_delay_line_ph_we1;
wire   [127:0] phases_delay_line_ph_d1;
reg    res_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    res_out_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg   [7:0] groupid_V_reg_888;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    regslice_both_res_out_data_iq_U_apdone_blk;
reg    ap_block_state19_pp0_stage0_iter18;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] groupid_V_reg_888_pp0_iter1_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter2_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter3_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter4_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter5_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter6_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter7_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter8_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter9_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter10_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter11_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter12_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter13_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter14_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter15_reg;
reg   [7:0] groupid_V_reg_888_pp0_iter16_reg;
wire   [15:0] iq_in_0_i_V_fu_389_p1;
reg   [15:0] iq_in_0_i_V_reg_893;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter1_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter2_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter3_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter4_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter5_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter6_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter7_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter8_reg;
reg   [15:0] iq_in_0_i_V_reg_893_pp0_iter9_reg;
reg   [15:0] iq_in_0_q_V_reg_898;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter1_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter2_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter3_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter4_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter5_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter6_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter7_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter8_reg;
reg   [15:0] iq_in_0_q_V_reg_898_pp0_iter9_reg;
reg   [15:0] iq_in_1_i_V_reg_903;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter1_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter2_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter3_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter4_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter5_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter6_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter7_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter8_reg;
reg   [15:0] iq_in_1_i_V_reg_903_pp0_iter9_reg;
reg   [15:0] iq_in_1_q_V_reg_908;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter1_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter2_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter3_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter4_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter5_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter6_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter7_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter8_reg;
reg   [15:0] iq_in_1_q_V_reg_908_pp0_iter9_reg;
reg   [15:0] iq_in_2_i_V_reg_913;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter1_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter2_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter3_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter4_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter5_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter6_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter7_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter8_reg;
reg   [15:0] iq_in_2_i_V_reg_913_pp0_iter9_reg;
reg   [15:0] iq_in_2_q_V_reg_918;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter1_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter2_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter3_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter4_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter5_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter6_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter7_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter8_reg;
reg   [15:0] iq_in_2_q_V_reg_918_pp0_iter9_reg;
reg   [15:0] iq_in_3_i_V_reg_923;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter1_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter2_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter3_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter4_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter5_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter6_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter7_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter8_reg;
reg   [15:0] iq_in_3_i_V_reg_923_pp0_iter9_reg;
reg   [15:0] iq_in_3_q_V_reg_928;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter1_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter2_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter3_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter4_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter5_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter6_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter7_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter8_reg;
reg   [15:0] iq_in_3_q_V_reg_928_pp0_iter9_reg;
reg   [15:0] iq_in_4_i_V_reg_933;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter1_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter2_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter3_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter4_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter5_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter6_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter7_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter8_reg;
reg   [15:0] iq_in_4_i_V_reg_933_pp0_iter9_reg;
reg   [15:0] iq_in_4_q_V_reg_938;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter1_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter2_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter3_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter4_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter5_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter6_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter7_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter8_reg;
reg   [15:0] iq_in_4_q_V_reg_938_pp0_iter9_reg;
reg   [15:0] iq_in_5_i_V_reg_943;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter1_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter2_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter3_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter4_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter5_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter6_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter7_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter8_reg;
reg   [15:0] iq_in_5_i_V_reg_943_pp0_iter9_reg;
reg   [15:0] iq_in_5_q_V_reg_948;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter1_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter2_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter3_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter4_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter5_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter6_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter7_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter8_reg;
reg   [15:0] iq_in_5_q_V_reg_948_pp0_iter9_reg;
reg   [15:0] iq_in_6_i_V_reg_953;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter1_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter2_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter3_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter4_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter5_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter6_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter7_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter8_reg;
reg   [15:0] iq_in_6_i_V_reg_953_pp0_iter9_reg;
reg   [15:0] iq_in_6_q_V_reg_958;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter1_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter2_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter3_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter4_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter5_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter6_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter7_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter8_reg;
reg   [15:0] iq_in_6_q_V_reg_958_pp0_iter9_reg;
reg   [15:0] iq_in_7_i_V_reg_963;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter1_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter2_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter3_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter4_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter5_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter6_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter7_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter8_reg;
reg   [15:0] iq_in_7_i_V_reg_963_pp0_iter9_reg;
reg   [15:0] iq_in_7_q_V_reg_968;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter1_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter2_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter3_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter4_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter5_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter6_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter7_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter8_reg;
reg   [15:0] iq_in_7_q_V_reg_968_pp0_iter9_reg;
reg   [7:0] phases_delay_line_ph_1_reg_1013;
reg   [7:0] phases_delay_line_ph_1_reg_1013_pp0_iter1_reg;
reg   [7:0] phases_delay_line_ph_1_reg_1013_pp0_iter2_reg;
reg   [7:0] phases_delay_line_ph_1_reg_1013_pp0_iter3_reg;
reg   [15:0] tone_inc_0_V_reg_1019;
reg   [15:0] tone_inc_1_V_reg_1024;
reg   [15:0] tone_inc_2_V_reg_1029;
reg   [15:0] tone_inc_3_V_reg_1034;
reg   [15:0] tone_inc_4_V_reg_1039;
reg   [15:0] tone_inc_5_V_reg_1044;
reg   [15:0] tone_inc_6_V_reg_1049;
reg   [15:0] tone_inc_7_V_reg_1054;
reg   [127:0] phases_delay_line_ph_2_reg_1059;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] phases_0_V_fu_564_p2;
reg   [15:0] phases_0_V_reg_1071;
wire   [15:0] phases_1_V_fu_584_p2;
reg   [15:0] phases_1_V_reg_1077;
wire   [15:0] phases_2_V_fu_604_p2;
reg   [15:0] phases_2_V_reg_1083;
wire   [15:0] phases_3_V_fu_624_p2;
reg   [15:0] phases_3_V_reg_1089;
wire   [15:0] phases_4_V_fu_644_p2;
reg   [15:0] phases_4_V_reg_1095;
wire   [15:0] phases_5_V_fu_664_p2;
reg   [15:0] phases_5_V_reg_1101;
wire   [15:0] phases_6_V_fu_684_p2;
reg   [15:0] phases_6_V_reg_1107;
wire   [15:0] phases_7_V_fu_704_p2;
reg   [15:0] phases_7_V_reg_1113;
reg   [15:0] sincosines_0_i_V_reg_1119;
reg   [15:0] sincosines_1_i_V_reg_1124;
reg   [15:0] sincosines_2_i_V_reg_1129;
reg   [15:0] sincosines_3_i_V_reg_1134;
reg   [15:0] sincosines_4_i_V_reg_1139;
reg   [15:0] sincosines_5_i_V_reg_1144;
reg   [15:0] sincosines_6_i_V_reg_1149;
reg   [15:0] sincosines_7_i_V_reg_1154;
reg   [15:0] sincosines_0_q_V_reg_1159;
reg   [15:0] sincosines_1_q_V_reg_1164;
reg   [15:0] sincosines_2_q_V_reg_1169;
reg   [15:0] sincosines_3_q_V_reg_1174;
reg   [15:0] sincosines_4_q_V_reg_1179;
reg   [15:0] sincosines_5_q_V_reg_1184;
reg   [15:0] sincosines_6_q_V_reg_1189;
reg   [15:0] sincosines_7_q_V_reg_1194;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
wire    grp_phase_to_sincos_fu_303_ap_start;
wire    grp_phase_to_sincos_fu_303_ap_done;
wire    grp_phase_to_sincos_fu_303_ap_idle;
wire    grp_phase_to_sincos_fu_303_ap_ready;
reg    grp_phase_to_sincos_fu_303_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_1;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_2;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_3;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_4;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_5;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_6;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_7;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_8;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_9;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_10;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_11;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_12;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_13;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_14;
wire   [15:0] grp_phase_to_sincos_fu_303_ap_return_15;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call83;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call83;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call83;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call83;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call83;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call83;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call83;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call83;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call83;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp102;
wire   [15:0] grp_cmpy_fu_317_ap_return_0;
wire   [15:0] grp_cmpy_fu_317_ap_return_1;
reg    grp_cmpy_fu_317_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call100;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call100;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call100;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call100;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call100;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call100;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call100;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call100;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call100;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call100;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp124;
wire   [15:0] grp_cmpy_fu_325_ap_return_0;
wire   [15:0] grp_cmpy_fu_325_ap_return_1;
reg    grp_cmpy_fu_325_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call103;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call103;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call103;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call103;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call103;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call103;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call103;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call103;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call103;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call103;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call103;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call103;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call103;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call103;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call103;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call103;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call103;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call103;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call103;
reg    ap_block_pp0_stage0_11001_ignoreCallOp125;
wire   [15:0] grp_cmpy_fu_333_ap_return_0;
wire   [15:0] grp_cmpy_fu_333_ap_return_1;
reg    grp_cmpy_fu_333_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call106;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call106;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call106;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call106;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call106;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call106;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call106;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call106;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call106;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call106;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call106;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call106;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call106;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call106;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call106;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call106;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call106;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call106;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call106;
reg    ap_block_pp0_stage0_11001_ignoreCallOp126;
wire   [15:0] grp_cmpy_fu_341_ap_return_0;
wire   [15:0] grp_cmpy_fu_341_ap_return_1;
reg    grp_cmpy_fu_341_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call109;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call109;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call109;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call109;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call109;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call109;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call109;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call109;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call109;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call109;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call109;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call109;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call109;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call109;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call109;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call109;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call109;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call109;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call109;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
wire   [15:0] grp_cmpy_fu_349_ap_return_0;
wire   [15:0] grp_cmpy_fu_349_ap_return_1;
reg    grp_cmpy_fu_349_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call112;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call112;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call112;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call112;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call112;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call112;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call112;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call112;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call112;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call112;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call112;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call112;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call112;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call112;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call112;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call112;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call112;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call112;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call112;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire   [15:0] grp_cmpy_fu_357_ap_return_0;
wire   [15:0] grp_cmpy_fu_357_ap_return_1;
reg    grp_cmpy_fu_357_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call115;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call115;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call115;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call115;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call115;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call115;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call115;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call115;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call115;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call115;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call115;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call115;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call115;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call115;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call115;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call115;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call115;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call115;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call115;
reg    ap_block_pp0_stage0_11001_ignoreCallOp129;
wire   [15:0] grp_cmpy_fu_365_ap_return_0;
wire   [15:0] grp_cmpy_fu_365_ap_return_1;
reg    grp_cmpy_fu_365_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call118;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call118;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call118;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call118;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call118;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call118;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call118;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call118;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call118;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call118;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call118;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call118;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call118;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call118;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call118;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call118;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call118;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call118;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call118;
reg    ap_block_pp0_stage0_11001_ignoreCallOp130;
wire   [15:0] grp_cmpy_fu_373_ap_return_0;
wire   [15:0] grp_cmpy_fu_373_ap_return_1;
reg    grp_cmpy_fu_373_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call121;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call121;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call121;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call121;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call121;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call121;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call121;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call121;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call121;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call121;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call121;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call121;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call121;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call121;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call121;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call121;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call121;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call121;
reg    ap_block_state19_pp0_stage0_iter18_ignore_call121;
reg    ap_block_pp0_stage0_11001_ignoreCallOp131;
reg    grp_phase_to_sincos_fu_303_ap_start_reg;
wire   [63:0] zext_ln544_fu_543_p1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] trunc_ln1265_fu_556_p1;
wire   [15:0] shl_ln703_fu_559_p2;
wire   [15:0] tmp_1_i_fu_570_p4;
wire   [15:0] shl_ln703_1_fu_579_p2;
wire   [15:0] tmp_2_i_fu_590_p4;
wire   [15:0] shl_ln703_2_fu_599_p2;
wire   [15:0] tmp_3_i_fu_610_p4;
wire   [15:0] shl_ln703_3_fu_619_p2;
wire   [15:0] tmp_4_i_fu_630_p4;
wire   [15:0] shl_ln703_4_fu_639_p2;
wire   [15:0] tmp_5_i_fu_650_p4;
wire   [15:0] shl_ln703_5_fu_659_p2;
wire   [15:0] tmp_6_i_fu_670_p4;
wire   [15:0] shl_ln703_6_fu_679_p2;
wire   [15:0] tmp_7_i_fu_690_p4;
wire   [15:0] shl_ln703_7_fu_699_p2;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_block_pp0;
wire    ap_enable_operation_57;
reg    ap_enable_state1_pp0_iter0_stage0;
wire    ap_enable_operation_75;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_operation_101;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_res_in_data_iq_U_apdone_blk;
wire   [255:0] res_in_TDATA_int;
wire    res_in_TVALID_int;
reg    res_in_TREADY_int;
wire    regslice_both_res_in_data_iq_U_ack_in;
wire    regslice_both_res_in_user_V_U_apdone_blk;
wire   [7:0] res_in_TUSER_int;
wire    regslice_both_res_in_user_V_U_vld_out;
wire    regslice_both_res_in_user_V_U_ack_in;
wire   [255:0] res_out_TDATA_int;
reg    res_out_TVALID_int;
wire    res_out_TREADY_int;
wire    regslice_both_res_out_data_iq_U_vld_out;
wire    regslice_both_res_out_user_V_U_apdone_blk;
wire    regslice_both_res_out_user_V_U_ack_in_dummy;
wire    regslice_both_res_out_user_V_U_vld_out;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 grp_phase_to_sincos_fu_303_ap_start_reg = 1'b0;
end

fine_channelizer_dEe #(
    .DataWidth( 128 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
phases_delay_line_ph_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(phases_delay_line_ph_address0),
    .ce0(phases_delay_line_ph_ce0),
    .q0(phases_delay_line_ph_q0),
    .address1(phases_delay_line_ph_address1),
    .ce1(phases_delay_line_ph_ce1),
    .we1(phases_delay_line_ph_we1),
    .d1(phases_delay_line_ph_d1)
);

phase_to_sincos grp_phase_to_sincos_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_303_ap_start),
    .ap_done(grp_phase_to_sincos_fu_303_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_303_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_303_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_303_ap_ce),
    .phases_0_V_read(phases_0_V_reg_1071),
    .phases_1_V_read(phases_1_V_reg_1077),
    .phases_2_V_read(phases_2_V_reg_1083),
    .phases_3_V_read(phases_3_V_reg_1089),
    .phases_4_V_read(phases_4_V_reg_1095),
    .phases_5_V_read(phases_5_V_reg_1101),
    .phases_6_V_read(phases_6_V_reg_1107),
    .phases_7_V_read(phases_7_V_reg_1113),
    .ap_return_0(grp_phase_to_sincos_fu_303_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_303_ap_return_1),
    .ap_return_2(grp_phase_to_sincos_fu_303_ap_return_2),
    .ap_return_3(grp_phase_to_sincos_fu_303_ap_return_3),
    .ap_return_4(grp_phase_to_sincos_fu_303_ap_return_4),
    .ap_return_5(grp_phase_to_sincos_fu_303_ap_return_5),
    .ap_return_6(grp_phase_to_sincos_fu_303_ap_return_6),
    .ap_return_7(grp_phase_to_sincos_fu_303_ap_return_7),
    .ap_return_8(grp_phase_to_sincos_fu_303_ap_return_8),
    .ap_return_9(grp_phase_to_sincos_fu_303_ap_return_9),
    .ap_return_10(grp_phase_to_sincos_fu_303_ap_return_10),
    .ap_return_11(grp_phase_to_sincos_fu_303_ap_return_11),
    .ap_return_12(grp_phase_to_sincos_fu_303_ap_return_12),
    .ap_return_13(grp_phase_to_sincos_fu_303_ap_return_13),
    .ap_return_14(grp_phase_to_sincos_fu_303_ap_return_14),
    .ap_return_15(grp_phase_to_sincos_fu_303_ap_return_15)
);

cmpy grp_cmpy_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_0_i_V_reg_893_pp0_iter9_reg),
    .ai_V_read(iq_in_0_q_V_reg_898_pp0_iter9_reg),
    .br_V_read(sincosines_0_i_V_reg_1119),
    .bi_V_read(sincosines_0_q_V_reg_1159),
    .ap_return_0(grp_cmpy_fu_317_ap_return_0),
    .ap_return_1(grp_cmpy_fu_317_ap_return_1),
    .ap_ce(grp_cmpy_fu_317_ap_ce)
);

cmpy grp_cmpy_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_1_i_V_reg_903_pp0_iter9_reg),
    .ai_V_read(iq_in_1_q_V_reg_908_pp0_iter9_reg),
    .br_V_read(sincosines_1_i_V_reg_1124),
    .bi_V_read(sincosines_1_q_V_reg_1164),
    .ap_return_0(grp_cmpy_fu_325_ap_return_0),
    .ap_return_1(grp_cmpy_fu_325_ap_return_1),
    .ap_ce(grp_cmpy_fu_325_ap_ce)
);

cmpy grp_cmpy_fu_333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_2_i_V_reg_913_pp0_iter9_reg),
    .ai_V_read(iq_in_2_q_V_reg_918_pp0_iter9_reg),
    .br_V_read(sincosines_2_i_V_reg_1129),
    .bi_V_read(sincosines_2_q_V_reg_1169),
    .ap_return_0(grp_cmpy_fu_333_ap_return_0),
    .ap_return_1(grp_cmpy_fu_333_ap_return_1),
    .ap_ce(grp_cmpy_fu_333_ap_ce)
);

cmpy grp_cmpy_fu_341(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_3_i_V_reg_923_pp0_iter9_reg),
    .ai_V_read(iq_in_3_q_V_reg_928_pp0_iter9_reg),
    .br_V_read(sincosines_3_i_V_reg_1134),
    .bi_V_read(sincosines_3_q_V_reg_1174),
    .ap_return_0(grp_cmpy_fu_341_ap_return_0),
    .ap_return_1(grp_cmpy_fu_341_ap_return_1),
    .ap_ce(grp_cmpy_fu_341_ap_ce)
);

cmpy grp_cmpy_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_4_i_V_reg_933_pp0_iter9_reg),
    .ai_V_read(iq_in_4_q_V_reg_938_pp0_iter9_reg),
    .br_V_read(sincosines_4_i_V_reg_1139),
    .bi_V_read(sincosines_4_q_V_reg_1179),
    .ap_return_0(grp_cmpy_fu_349_ap_return_0),
    .ap_return_1(grp_cmpy_fu_349_ap_return_1),
    .ap_ce(grp_cmpy_fu_349_ap_ce)
);

cmpy grp_cmpy_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_5_i_V_reg_943_pp0_iter9_reg),
    .ai_V_read(iq_in_5_q_V_reg_948_pp0_iter9_reg),
    .br_V_read(sincosines_5_i_V_reg_1144),
    .bi_V_read(sincosines_5_q_V_reg_1184),
    .ap_return_0(grp_cmpy_fu_357_ap_return_0),
    .ap_return_1(grp_cmpy_fu_357_ap_return_1),
    .ap_ce(grp_cmpy_fu_357_ap_ce)
);

cmpy grp_cmpy_fu_365(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_6_i_V_reg_953_pp0_iter9_reg),
    .ai_V_read(iq_in_6_q_V_reg_958_pp0_iter9_reg),
    .br_V_read(sincosines_6_i_V_reg_1149),
    .bi_V_read(sincosines_6_q_V_reg_1189),
    .ap_return_0(grp_cmpy_fu_365_ap_return_0),
    .ap_return_1(grp_cmpy_fu_365_ap_return_1),
    .ap_ce(grp_cmpy_fu_365_ap_ce)
);

cmpy grp_cmpy_fu_373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ar_V_read(iq_in_7_i_V_reg_963_pp0_iter9_reg),
    .ai_V_read(iq_in_7_q_V_reg_968_pp0_iter9_reg),
    .br_V_read(sincosines_7_i_V_reg_1154),
    .bi_V_read(sincosines_7_q_V_reg_1194),
    .ap_return_0(grp_cmpy_fu_373_ap_return_0),
    .ap_return_1(grp_cmpy_fu_373_ap_return_1),
    .ap_ce(grp_cmpy_fu_373_ap_ce)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_res_in_data_iq_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TDATA),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_both_res_in_data_iq_U_ack_in),
    .data_out(res_in_TDATA_int),
    .vld_out(res_in_TVALID_int),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_both_res_in_data_iq_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_res_in_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TUSER),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_both_res_in_user_V_U_ack_in),
    .data_out(res_in_TUSER_int),
    .vld_out(regslice_both_res_in_user_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_both_res_in_user_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 256 ))
regslice_both_res_out_data_iq_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_out_TDATA_int),
    .vld_in(res_out_TVALID_int),
    .ack_in(res_out_TREADY_int),
    .data_out(res_out_TDATA),
    .vld_out(regslice_both_res_out_data_iq_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_data_iq_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_res_out_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(groupid_V_reg_888_pp0_iter16_reg),
    .vld_in(res_out_TVALID_int),
    .ack_in(regslice_both_res_out_user_V_U_ack_in_dummy),
    .data_out(res_out_TUSER),
    .vld_out(regslice_both_res_out_user_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_both_res_out_user_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_303_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        groupid_V_reg_888 <= res_in_TUSER_int;
        groupid_V_reg_888_pp0_iter1_reg <= groupid_V_reg_888;
        iq_in_0_i_V_reg_893 <= iq_in_0_i_V_fu_389_p1;
        iq_in_0_i_V_reg_893_pp0_iter1_reg <= iq_in_0_i_V_reg_893;
        iq_in_0_q_V_reg_898 <= {{res_in_TDATA_int[143:128]}};
        iq_in_0_q_V_reg_898_pp0_iter1_reg <= iq_in_0_q_V_reg_898;
        iq_in_1_i_V_reg_903 <= {{res_in_TDATA_int[31:16]}};
        iq_in_1_i_V_reg_903_pp0_iter1_reg <= iq_in_1_i_V_reg_903;
        iq_in_1_q_V_reg_908 <= {{res_in_TDATA_int[159:144]}};
        iq_in_1_q_V_reg_908_pp0_iter1_reg <= iq_in_1_q_V_reg_908;
        iq_in_2_i_V_reg_913 <= {{res_in_TDATA_int[47:32]}};
        iq_in_2_i_V_reg_913_pp0_iter1_reg <= iq_in_2_i_V_reg_913;
        iq_in_2_q_V_reg_918 <= {{res_in_TDATA_int[175:160]}};
        iq_in_2_q_V_reg_918_pp0_iter1_reg <= iq_in_2_q_V_reg_918;
        iq_in_3_i_V_reg_923 <= {{res_in_TDATA_int[63:48]}};
        iq_in_3_i_V_reg_923_pp0_iter1_reg <= iq_in_3_i_V_reg_923;
        iq_in_3_q_V_reg_928 <= {{res_in_TDATA_int[191:176]}};
        iq_in_3_q_V_reg_928_pp0_iter1_reg <= iq_in_3_q_V_reg_928;
        iq_in_4_i_V_reg_933 <= {{res_in_TDATA_int[79:64]}};
        iq_in_4_i_V_reg_933_pp0_iter1_reg <= iq_in_4_i_V_reg_933;
        iq_in_4_q_V_reg_938 <= {{res_in_TDATA_int[207:192]}};
        iq_in_4_q_V_reg_938_pp0_iter1_reg <= iq_in_4_q_V_reg_938;
        iq_in_5_i_V_reg_943 <= {{res_in_TDATA_int[95:80]}};
        iq_in_5_i_V_reg_943_pp0_iter1_reg <= iq_in_5_i_V_reg_943;
        iq_in_5_q_V_reg_948 <= {{res_in_TDATA_int[223:208]}};
        iq_in_5_q_V_reg_948_pp0_iter1_reg <= iq_in_5_q_V_reg_948;
        iq_in_6_i_V_reg_953 <= {{res_in_TDATA_int[111:96]}};
        iq_in_6_i_V_reg_953_pp0_iter1_reg <= iq_in_6_i_V_reg_953;
        iq_in_6_q_V_reg_958 <= {{res_in_TDATA_int[239:224]}};
        iq_in_6_q_V_reg_958_pp0_iter1_reg <= iq_in_6_q_V_reg_958;
        iq_in_7_i_V_reg_963 <= {{res_in_TDATA_int[127:112]}};
        iq_in_7_i_V_reg_963_pp0_iter1_reg <= iq_in_7_i_V_reg_963;
        iq_in_7_q_V_reg_968 <= {{res_in_TDATA_int[255:240]}};
        iq_in_7_q_V_reg_968_pp0_iter1_reg <= iq_in_7_q_V_reg_968;
        phases_delay_line_ph_1_reg_1013 <= zext_ln544_fu_543_p1;
        phases_delay_line_ph_1_reg_1013_pp0_iter1_reg <= phases_delay_line_ph_1_reg_1013;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        groupid_V_reg_888_pp0_iter10_reg <= groupid_V_reg_888_pp0_iter9_reg;
        groupid_V_reg_888_pp0_iter11_reg <= groupid_V_reg_888_pp0_iter10_reg;
        groupid_V_reg_888_pp0_iter12_reg <= groupid_V_reg_888_pp0_iter11_reg;
        groupid_V_reg_888_pp0_iter13_reg <= groupid_V_reg_888_pp0_iter12_reg;
        groupid_V_reg_888_pp0_iter14_reg <= groupid_V_reg_888_pp0_iter13_reg;
        groupid_V_reg_888_pp0_iter15_reg <= groupid_V_reg_888_pp0_iter14_reg;
        groupid_V_reg_888_pp0_iter16_reg <= groupid_V_reg_888_pp0_iter15_reg;
        groupid_V_reg_888_pp0_iter2_reg <= groupid_V_reg_888_pp0_iter1_reg;
        groupid_V_reg_888_pp0_iter3_reg <= groupid_V_reg_888_pp0_iter2_reg;
        groupid_V_reg_888_pp0_iter4_reg <= groupid_V_reg_888_pp0_iter3_reg;
        groupid_V_reg_888_pp0_iter5_reg <= groupid_V_reg_888_pp0_iter4_reg;
        groupid_V_reg_888_pp0_iter6_reg <= groupid_V_reg_888_pp0_iter5_reg;
        groupid_V_reg_888_pp0_iter7_reg <= groupid_V_reg_888_pp0_iter6_reg;
        groupid_V_reg_888_pp0_iter8_reg <= groupid_V_reg_888_pp0_iter7_reg;
        groupid_V_reg_888_pp0_iter9_reg <= groupid_V_reg_888_pp0_iter8_reg;
        iq_in_0_i_V_reg_893_pp0_iter2_reg <= iq_in_0_i_V_reg_893_pp0_iter1_reg;
        iq_in_0_i_V_reg_893_pp0_iter3_reg <= iq_in_0_i_V_reg_893_pp0_iter2_reg;
        iq_in_0_i_V_reg_893_pp0_iter4_reg <= iq_in_0_i_V_reg_893_pp0_iter3_reg;
        iq_in_0_i_V_reg_893_pp0_iter5_reg <= iq_in_0_i_V_reg_893_pp0_iter4_reg;
        iq_in_0_i_V_reg_893_pp0_iter6_reg <= iq_in_0_i_V_reg_893_pp0_iter5_reg;
        iq_in_0_i_V_reg_893_pp0_iter7_reg <= iq_in_0_i_V_reg_893_pp0_iter6_reg;
        iq_in_0_i_V_reg_893_pp0_iter8_reg <= iq_in_0_i_V_reg_893_pp0_iter7_reg;
        iq_in_0_i_V_reg_893_pp0_iter9_reg <= iq_in_0_i_V_reg_893_pp0_iter8_reg;
        iq_in_0_q_V_reg_898_pp0_iter2_reg <= iq_in_0_q_V_reg_898_pp0_iter1_reg;
        iq_in_0_q_V_reg_898_pp0_iter3_reg <= iq_in_0_q_V_reg_898_pp0_iter2_reg;
        iq_in_0_q_V_reg_898_pp0_iter4_reg <= iq_in_0_q_V_reg_898_pp0_iter3_reg;
        iq_in_0_q_V_reg_898_pp0_iter5_reg <= iq_in_0_q_V_reg_898_pp0_iter4_reg;
        iq_in_0_q_V_reg_898_pp0_iter6_reg <= iq_in_0_q_V_reg_898_pp0_iter5_reg;
        iq_in_0_q_V_reg_898_pp0_iter7_reg <= iq_in_0_q_V_reg_898_pp0_iter6_reg;
        iq_in_0_q_V_reg_898_pp0_iter8_reg <= iq_in_0_q_V_reg_898_pp0_iter7_reg;
        iq_in_0_q_V_reg_898_pp0_iter9_reg <= iq_in_0_q_V_reg_898_pp0_iter8_reg;
        iq_in_1_i_V_reg_903_pp0_iter2_reg <= iq_in_1_i_V_reg_903_pp0_iter1_reg;
        iq_in_1_i_V_reg_903_pp0_iter3_reg <= iq_in_1_i_V_reg_903_pp0_iter2_reg;
        iq_in_1_i_V_reg_903_pp0_iter4_reg <= iq_in_1_i_V_reg_903_pp0_iter3_reg;
        iq_in_1_i_V_reg_903_pp0_iter5_reg <= iq_in_1_i_V_reg_903_pp0_iter4_reg;
        iq_in_1_i_V_reg_903_pp0_iter6_reg <= iq_in_1_i_V_reg_903_pp0_iter5_reg;
        iq_in_1_i_V_reg_903_pp0_iter7_reg <= iq_in_1_i_V_reg_903_pp0_iter6_reg;
        iq_in_1_i_V_reg_903_pp0_iter8_reg <= iq_in_1_i_V_reg_903_pp0_iter7_reg;
        iq_in_1_i_V_reg_903_pp0_iter9_reg <= iq_in_1_i_V_reg_903_pp0_iter8_reg;
        iq_in_1_q_V_reg_908_pp0_iter2_reg <= iq_in_1_q_V_reg_908_pp0_iter1_reg;
        iq_in_1_q_V_reg_908_pp0_iter3_reg <= iq_in_1_q_V_reg_908_pp0_iter2_reg;
        iq_in_1_q_V_reg_908_pp0_iter4_reg <= iq_in_1_q_V_reg_908_pp0_iter3_reg;
        iq_in_1_q_V_reg_908_pp0_iter5_reg <= iq_in_1_q_V_reg_908_pp0_iter4_reg;
        iq_in_1_q_V_reg_908_pp0_iter6_reg <= iq_in_1_q_V_reg_908_pp0_iter5_reg;
        iq_in_1_q_V_reg_908_pp0_iter7_reg <= iq_in_1_q_V_reg_908_pp0_iter6_reg;
        iq_in_1_q_V_reg_908_pp0_iter8_reg <= iq_in_1_q_V_reg_908_pp0_iter7_reg;
        iq_in_1_q_V_reg_908_pp0_iter9_reg <= iq_in_1_q_V_reg_908_pp0_iter8_reg;
        iq_in_2_i_V_reg_913_pp0_iter2_reg <= iq_in_2_i_V_reg_913_pp0_iter1_reg;
        iq_in_2_i_V_reg_913_pp0_iter3_reg <= iq_in_2_i_V_reg_913_pp0_iter2_reg;
        iq_in_2_i_V_reg_913_pp0_iter4_reg <= iq_in_2_i_V_reg_913_pp0_iter3_reg;
        iq_in_2_i_V_reg_913_pp0_iter5_reg <= iq_in_2_i_V_reg_913_pp0_iter4_reg;
        iq_in_2_i_V_reg_913_pp0_iter6_reg <= iq_in_2_i_V_reg_913_pp0_iter5_reg;
        iq_in_2_i_V_reg_913_pp0_iter7_reg <= iq_in_2_i_V_reg_913_pp0_iter6_reg;
        iq_in_2_i_V_reg_913_pp0_iter8_reg <= iq_in_2_i_V_reg_913_pp0_iter7_reg;
        iq_in_2_i_V_reg_913_pp0_iter9_reg <= iq_in_2_i_V_reg_913_pp0_iter8_reg;
        iq_in_2_q_V_reg_918_pp0_iter2_reg <= iq_in_2_q_V_reg_918_pp0_iter1_reg;
        iq_in_2_q_V_reg_918_pp0_iter3_reg <= iq_in_2_q_V_reg_918_pp0_iter2_reg;
        iq_in_2_q_V_reg_918_pp0_iter4_reg <= iq_in_2_q_V_reg_918_pp0_iter3_reg;
        iq_in_2_q_V_reg_918_pp0_iter5_reg <= iq_in_2_q_V_reg_918_pp0_iter4_reg;
        iq_in_2_q_V_reg_918_pp0_iter6_reg <= iq_in_2_q_V_reg_918_pp0_iter5_reg;
        iq_in_2_q_V_reg_918_pp0_iter7_reg <= iq_in_2_q_V_reg_918_pp0_iter6_reg;
        iq_in_2_q_V_reg_918_pp0_iter8_reg <= iq_in_2_q_V_reg_918_pp0_iter7_reg;
        iq_in_2_q_V_reg_918_pp0_iter9_reg <= iq_in_2_q_V_reg_918_pp0_iter8_reg;
        iq_in_3_i_V_reg_923_pp0_iter2_reg <= iq_in_3_i_V_reg_923_pp0_iter1_reg;
        iq_in_3_i_V_reg_923_pp0_iter3_reg <= iq_in_3_i_V_reg_923_pp0_iter2_reg;
        iq_in_3_i_V_reg_923_pp0_iter4_reg <= iq_in_3_i_V_reg_923_pp0_iter3_reg;
        iq_in_3_i_V_reg_923_pp0_iter5_reg <= iq_in_3_i_V_reg_923_pp0_iter4_reg;
        iq_in_3_i_V_reg_923_pp0_iter6_reg <= iq_in_3_i_V_reg_923_pp0_iter5_reg;
        iq_in_3_i_V_reg_923_pp0_iter7_reg <= iq_in_3_i_V_reg_923_pp0_iter6_reg;
        iq_in_3_i_V_reg_923_pp0_iter8_reg <= iq_in_3_i_V_reg_923_pp0_iter7_reg;
        iq_in_3_i_V_reg_923_pp0_iter9_reg <= iq_in_3_i_V_reg_923_pp0_iter8_reg;
        iq_in_3_q_V_reg_928_pp0_iter2_reg <= iq_in_3_q_V_reg_928_pp0_iter1_reg;
        iq_in_3_q_V_reg_928_pp0_iter3_reg <= iq_in_3_q_V_reg_928_pp0_iter2_reg;
        iq_in_3_q_V_reg_928_pp0_iter4_reg <= iq_in_3_q_V_reg_928_pp0_iter3_reg;
        iq_in_3_q_V_reg_928_pp0_iter5_reg <= iq_in_3_q_V_reg_928_pp0_iter4_reg;
        iq_in_3_q_V_reg_928_pp0_iter6_reg <= iq_in_3_q_V_reg_928_pp0_iter5_reg;
        iq_in_3_q_V_reg_928_pp0_iter7_reg <= iq_in_3_q_V_reg_928_pp0_iter6_reg;
        iq_in_3_q_V_reg_928_pp0_iter8_reg <= iq_in_3_q_V_reg_928_pp0_iter7_reg;
        iq_in_3_q_V_reg_928_pp0_iter9_reg <= iq_in_3_q_V_reg_928_pp0_iter8_reg;
        iq_in_4_i_V_reg_933_pp0_iter2_reg <= iq_in_4_i_V_reg_933_pp0_iter1_reg;
        iq_in_4_i_V_reg_933_pp0_iter3_reg <= iq_in_4_i_V_reg_933_pp0_iter2_reg;
        iq_in_4_i_V_reg_933_pp0_iter4_reg <= iq_in_4_i_V_reg_933_pp0_iter3_reg;
        iq_in_4_i_V_reg_933_pp0_iter5_reg <= iq_in_4_i_V_reg_933_pp0_iter4_reg;
        iq_in_4_i_V_reg_933_pp0_iter6_reg <= iq_in_4_i_V_reg_933_pp0_iter5_reg;
        iq_in_4_i_V_reg_933_pp0_iter7_reg <= iq_in_4_i_V_reg_933_pp0_iter6_reg;
        iq_in_4_i_V_reg_933_pp0_iter8_reg <= iq_in_4_i_V_reg_933_pp0_iter7_reg;
        iq_in_4_i_V_reg_933_pp0_iter9_reg <= iq_in_4_i_V_reg_933_pp0_iter8_reg;
        iq_in_4_q_V_reg_938_pp0_iter2_reg <= iq_in_4_q_V_reg_938_pp0_iter1_reg;
        iq_in_4_q_V_reg_938_pp0_iter3_reg <= iq_in_4_q_V_reg_938_pp0_iter2_reg;
        iq_in_4_q_V_reg_938_pp0_iter4_reg <= iq_in_4_q_V_reg_938_pp0_iter3_reg;
        iq_in_4_q_V_reg_938_pp0_iter5_reg <= iq_in_4_q_V_reg_938_pp0_iter4_reg;
        iq_in_4_q_V_reg_938_pp0_iter6_reg <= iq_in_4_q_V_reg_938_pp0_iter5_reg;
        iq_in_4_q_V_reg_938_pp0_iter7_reg <= iq_in_4_q_V_reg_938_pp0_iter6_reg;
        iq_in_4_q_V_reg_938_pp0_iter8_reg <= iq_in_4_q_V_reg_938_pp0_iter7_reg;
        iq_in_4_q_V_reg_938_pp0_iter9_reg <= iq_in_4_q_V_reg_938_pp0_iter8_reg;
        iq_in_5_i_V_reg_943_pp0_iter2_reg <= iq_in_5_i_V_reg_943_pp0_iter1_reg;
        iq_in_5_i_V_reg_943_pp0_iter3_reg <= iq_in_5_i_V_reg_943_pp0_iter2_reg;
        iq_in_5_i_V_reg_943_pp0_iter4_reg <= iq_in_5_i_V_reg_943_pp0_iter3_reg;
        iq_in_5_i_V_reg_943_pp0_iter5_reg <= iq_in_5_i_V_reg_943_pp0_iter4_reg;
        iq_in_5_i_V_reg_943_pp0_iter6_reg <= iq_in_5_i_V_reg_943_pp0_iter5_reg;
        iq_in_5_i_V_reg_943_pp0_iter7_reg <= iq_in_5_i_V_reg_943_pp0_iter6_reg;
        iq_in_5_i_V_reg_943_pp0_iter8_reg <= iq_in_5_i_V_reg_943_pp0_iter7_reg;
        iq_in_5_i_V_reg_943_pp0_iter9_reg <= iq_in_5_i_V_reg_943_pp0_iter8_reg;
        iq_in_5_q_V_reg_948_pp0_iter2_reg <= iq_in_5_q_V_reg_948_pp0_iter1_reg;
        iq_in_5_q_V_reg_948_pp0_iter3_reg <= iq_in_5_q_V_reg_948_pp0_iter2_reg;
        iq_in_5_q_V_reg_948_pp0_iter4_reg <= iq_in_5_q_V_reg_948_pp0_iter3_reg;
        iq_in_5_q_V_reg_948_pp0_iter5_reg <= iq_in_5_q_V_reg_948_pp0_iter4_reg;
        iq_in_5_q_V_reg_948_pp0_iter6_reg <= iq_in_5_q_V_reg_948_pp0_iter5_reg;
        iq_in_5_q_V_reg_948_pp0_iter7_reg <= iq_in_5_q_V_reg_948_pp0_iter6_reg;
        iq_in_5_q_V_reg_948_pp0_iter8_reg <= iq_in_5_q_V_reg_948_pp0_iter7_reg;
        iq_in_5_q_V_reg_948_pp0_iter9_reg <= iq_in_5_q_V_reg_948_pp0_iter8_reg;
        iq_in_6_i_V_reg_953_pp0_iter2_reg <= iq_in_6_i_V_reg_953_pp0_iter1_reg;
        iq_in_6_i_V_reg_953_pp0_iter3_reg <= iq_in_6_i_V_reg_953_pp0_iter2_reg;
        iq_in_6_i_V_reg_953_pp0_iter4_reg <= iq_in_6_i_V_reg_953_pp0_iter3_reg;
        iq_in_6_i_V_reg_953_pp0_iter5_reg <= iq_in_6_i_V_reg_953_pp0_iter4_reg;
        iq_in_6_i_V_reg_953_pp0_iter6_reg <= iq_in_6_i_V_reg_953_pp0_iter5_reg;
        iq_in_6_i_V_reg_953_pp0_iter7_reg <= iq_in_6_i_V_reg_953_pp0_iter6_reg;
        iq_in_6_i_V_reg_953_pp0_iter8_reg <= iq_in_6_i_V_reg_953_pp0_iter7_reg;
        iq_in_6_i_V_reg_953_pp0_iter9_reg <= iq_in_6_i_V_reg_953_pp0_iter8_reg;
        iq_in_6_q_V_reg_958_pp0_iter2_reg <= iq_in_6_q_V_reg_958_pp0_iter1_reg;
        iq_in_6_q_V_reg_958_pp0_iter3_reg <= iq_in_6_q_V_reg_958_pp0_iter2_reg;
        iq_in_6_q_V_reg_958_pp0_iter4_reg <= iq_in_6_q_V_reg_958_pp0_iter3_reg;
        iq_in_6_q_V_reg_958_pp0_iter5_reg <= iq_in_6_q_V_reg_958_pp0_iter4_reg;
        iq_in_6_q_V_reg_958_pp0_iter6_reg <= iq_in_6_q_V_reg_958_pp0_iter5_reg;
        iq_in_6_q_V_reg_958_pp0_iter7_reg <= iq_in_6_q_V_reg_958_pp0_iter6_reg;
        iq_in_6_q_V_reg_958_pp0_iter8_reg <= iq_in_6_q_V_reg_958_pp0_iter7_reg;
        iq_in_6_q_V_reg_958_pp0_iter9_reg <= iq_in_6_q_V_reg_958_pp0_iter8_reg;
        iq_in_7_i_V_reg_963_pp0_iter2_reg <= iq_in_7_i_V_reg_963_pp0_iter1_reg;
        iq_in_7_i_V_reg_963_pp0_iter3_reg <= iq_in_7_i_V_reg_963_pp0_iter2_reg;
        iq_in_7_i_V_reg_963_pp0_iter4_reg <= iq_in_7_i_V_reg_963_pp0_iter3_reg;
        iq_in_7_i_V_reg_963_pp0_iter5_reg <= iq_in_7_i_V_reg_963_pp0_iter4_reg;
        iq_in_7_i_V_reg_963_pp0_iter6_reg <= iq_in_7_i_V_reg_963_pp0_iter5_reg;
        iq_in_7_i_V_reg_963_pp0_iter7_reg <= iq_in_7_i_V_reg_963_pp0_iter6_reg;
        iq_in_7_i_V_reg_963_pp0_iter8_reg <= iq_in_7_i_V_reg_963_pp0_iter7_reg;
        iq_in_7_i_V_reg_963_pp0_iter9_reg <= iq_in_7_i_V_reg_963_pp0_iter8_reg;
        iq_in_7_q_V_reg_968_pp0_iter2_reg <= iq_in_7_q_V_reg_968_pp0_iter1_reg;
        iq_in_7_q_V_reg_968_pp0_iter3_reg <= iq_in_7_q_V_reg_968_pp0_iter2_reg;
        iq_in_7_q_V_reg_968_pp0_iter4_reg <= iq_in_7_q_V_reg_968_pp0_iter3_reg;
        iq_in_7_q_V_reg_968_pp0_iter5_reg <= iq_in_7_q_V_reg_968_pp0_iter4_reg;
        iq_in_7_q_V_reg_968_pp0_iter6_reg <= iq_in_7_q_V_reg_968_pp0_iter5_reg;
        iq_in_7_q_V_reg_968_pp0_iter7_reg <= iq_in_7_q_V_reg_968_pp0_iter6_reg;
        iq_in_7_q_V_reg_968_pp0_iter8_reg <= iq_in_7_q_V_reg_968_pp0_iter7_reg;
        iq_in_7_q_V_reg_968_pp0_iter9_reg <= iq_in_7_q_V_reg_968_pp0_iter8_reg;
        phases_0_V_reg_1071 <= phases_0_V_fu_564_p2;
        phases_1_V_reg_1077 <= phases_1_V_fu_584_p2;
        phases_2_V_reg_1083 <= phases_2_V_fu_604_p2;
        phases_3_V_reg_1089 <= phases_3_V_fu_624_p2;
        phases_4_V_reg_1095 <= phases_4_V_fu_644_p2;
        phases_5_V_reg_1101 <= phases_5_V_fu_664_p2;
        phases_6_V_reg_1107 <= phases_6_V_fu_684_p2;
        phases_7_V_reg_1113 <= phases_7_V_fu_704_p2;
        phases_delay_line_ph_1_reg_1013_pp0_iter2_reg <= phases_delay_line_ph_1_reg_1013_pp0_iter1_reg;
        phases_delay_line_ph_1_reg_1013_pp0_iter3_reg <= phases_delay_line_ph_1_reg_1013_pp0_iter2_reg;
        sincosines_0_i_V_reg_1119 <= grp_phase_to_sincos_fu_303_ap_return_0;
        sincosines_0_q_V_reg_1159 <= grp_phase_to_sincos_fu_303_ap_return_8;
        sincosines_1_i_V_reg_1124 <= grp_phase_to_sincos_fu_303_ap_return_1;
        sincosines_1_q_V_reg_1164 <= grp_phase_to_sincos_fu_303_ap_return_9;
        sincosines_2_i_V_reg_1129 <= grp_phase_to_sincos_fu_303_ap_return_2;
        sincosines_2_q_V_reg_1169 <= grp_phase_to_sincos_fu_303_ap_return_10;
        sincosines_3_i_V_reg_1134 <= grp_phase_to_sincos_fu_303_ap_return_3;
        sincosines_3_q_V_reg_1174 <= grp_phase_to_sincos_fu_303_ap_return_11;
        sincosines_4_i_V_reg_1139 <= grp_phase_to_sincos_fu_303_ap_return_4;
        sincosines_4_q_V_reg_1179 <= grp_phase_to_sincos_fu_303_ap_return_12;
        sincosines_5_i_V_reg_1144 <= grp_phase_to_sincos_fu_303_ap_return_5;
        sincosines_5_q_V_reg_1184 <= grp_phase_to_sincos_fu_303_ap_return_13;
        sincosines_6_i_V_reg_1149 <= grp_phase_to_sincos_fu_303_ap_return_6;
        sincosines_6_q_V_reg_1189 <= grp_phase_to_sincos_fu_303_ap_return_14;
        sincosines_7_i_V_reg_1154 <= grp_phase_to_sincos_fu_303_ap_return_7;
        sincosines_7_q_V_reg_1194 <= grp_phase_to_sincos_fu_303_ap_return_15;
        tone_inc_0_V_reg_1019 <= tone_inc_table_0_V_q0;
        tone_inc_1_V_reg_1024 <= tone_inc_table_1_V_q0;
        tone_inc_2_V_reg_1029 <= tone_inc_table_2_V_q0;
        tone_inc_3_V_reg_1034 <= tone_inc_table_3_V_q0;
        tone_inc_4_V_reg_1039 <= tone_inc_table_4_V_q0;
        tone_inc_5_V_reg_1044 <= tone_inc_table_5_V_q0;
        tone_inc_6_V_reg_1049 <= tone_inc_table_6_V_q0;
        tone_inc_7_V_reg_1054 <= tone_inc_table_7_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phases_delay_line_ph_2_reg_1059 <= phases_delay_line_ph_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp124) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_317_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_317_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp125) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_325_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_325_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp126) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_333_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_333_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_341_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_341_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_349_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_349_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp129) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_357_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp130) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cmpy_fu_365_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_365_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp131))) begin
        grp_cmpy_fu_373_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_373_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_phase_to_sincos_fu_303_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_303_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        phases_delay_line_ph_ce0 = 1'b1;
    end else begin
        phases_delay_line_ph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phases_delay_line_ph_ce1 = 1'b1;
    end else begin
        phases_delay_line_ph_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phases_delay_line_ph_we1 = 1'b1;
    end else begin
        phases_delay_line_ph_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_in_TDATA_blk_n = res_in_TVALID_int;
    end else begin
        res_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_in_TVALID == 1'b1) & (regslice_both_res_in_data_iq_U_ack_in == 1'b1))) begin
        res_in_TREADY = 1'b1;
    end else begin
        res_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_in_TREADY_int = 1'b1;
    end else begin
        res_in_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter18 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1)))) begin
        res_out_TDATA_blk_n = res_out_TREADY_int;
    end else begin
        res_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_out_TVALID_int = 1'b1;
    end else begin
        res_out_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_0_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_1_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_2_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_3_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_4_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_5_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_6_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tone_inc_table_7_V_ce0 = 1'b1;
    end else begin
        tone_inc_table_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((1'b1 == ap_block_pp0_stage0_subdone) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter18 == 1'b1) & (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp102 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp124 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp125 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp126 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp129 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp130 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp131 = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter18 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call83 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call100 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call103 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call106 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call109 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call112 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call115 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call118 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call121 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state19_pp0_stage0_iter18_ignore_call83 = (regslice_both_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call103 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call106 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call109 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call112 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call115 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call118 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call121 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = (res_in_TVALID_int == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call103 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call109 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call121 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_enable_operation_101 = (1'b1 == 1'b1);

assign ap_enable_operation_57 = (1'b1 == 1'b1);

assign ap_enable_operation_75 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_phase_to_sincos_fu_303_ap_start = grp_phase_to_sincos_fu_303_ap_start_reg;

assign iq_in_0_i_V_fu_389_p1 = res_in_TDATA_int[15:0];

assign phases_0_V_fu_564_p2 = (trunc_ln1265_fu_556_p1 + shl_ln703_fu_559_p2);

assign phases_1_V_fu_584_p2 = (tmp_1_i_fu_570_p4 + shl_ln703_1_fu_579_p2);

assign phases_2_V_fu_604_p2 = (tmp_2_i_fu_590_p4 + shl_ln703_2_fu_599_p2);

assign phases_3_V_fu_624_p2 = (tmp_3_i_fu_610_p4 + shl_ln703_3_fu_619_p2);

assign phases_4_V_fu_644_p2 = (tmp_4_i_fu_630_p4 + shl_ln703_4_fu_639_p2);

assign phases_5_V_fu_664_p2 = (tmp_5_i_fu_650_p4 + shl_ln703_5_fu_659_p2);

assign phases_6_V_fu_684_p2 = (tmp_6_i_fu_670_p4 + shl_ln703_6_fu_679_p2);

assign phases_7_V_fu_704_p2 = (tmp_7_i_fu_690_p4 + shl_ln703_7_fu_699_p2);

assign phases_delay_line_ph_address0 = zext_ln544_fu_543_p1;

assign phases_delay_line_ph_address1 = phases_delay_line_ph_1_reg_1013_pp0_iter3_reg;

assign phases_delay_line_ph_d1 = {{{{{{{{phases_7_V_reg_1113}, {phases_6_V_reg_1107}}, {phases_5_V_reg_1101}}, {phases_4_V_reg_1095}}, {phases_3_V_reg_1089}}, {phases_2_V_reg_1083}}, {phases_1_V_reg_1077}}, {phases_0_V_reg_1071}};

assign res_out_TDATA_int = {{{{{{{{{{{{{{{{grp_cmpy_fu_373_ap_return_1}, {grp_cmpy_fu_365_ap_return_1}}, {grp_cmpy_fu_357_ap_return_1}}, {grp_cmpy_fu_349_ap_return_1}}, {grp_cmpy_fu_341_ap_return_1}}, {grp_cmpy_fu_333_ap_return_1}}, {grp_cmpy_fu_325_ap_return_1}}, {grp_cmpy_fu_317_ap_return_1}}, {grp_cmpy_fu_373_ap_return_0}}, {grp_cmpy_fu_365_ap_return_0}}, {grp_cmpy_fu_357_ap_return_0}}, {grp_cmpy_fu_349_ap_return_0}}, {grp_cmpy_fu_341_ap_return_0}}, {grp_cmpy_fu_333_ap_return_0}}, {grp_cmpy_fu_325_ap_return_0}}, {grp_cmpy_fu_317_ap_return_0}};

assign res_out_TVALID = regslice_both_res_out_data_iq_U_vld_out;

assign shl_ln703_1_fu_579_p2 = tone_inc_1_V_reg_1024 << 16'd1;

assign shl_ln703_2_fu_599_p2 = tone_inc_2_V_reg_1029 << 16'd1;

assign shl_ln703_3_fu_619_p2 = tone_inc_3_V_reg_1034 << 16'd1;

assign shl_ln703_4_fu_639_p2 = tone_inc_4_V_reg_1039 << 16'd1;

assign shl_ln703_5_fu_659_p2 = tone_inc_5_V_reg_1044 << 16'd1;

assign shl_ln703_6_fu_679_p2 = tone_inc_6_V_reg_1049 << 16'd1;

assign shl_ln703_7_fu_699_p2 = tone_inc_7_V_reg_1054 << 16'd1;

assign shl_ln703_fu_559_p2 = tone_inc_0_V_reg_1019 << 16'd1;

assign tmp_1_i_fu_570_p4 = {{phases_delay_line_ph_2_reg_1059[31:16]}};

assign tmp_2_i_fu_590_p4 = {{phases_delay_line_ph_2_reg_1059[47:32]}};

assign tmp_3_i_fu_610_p4 = {{phases_delay_line_ph_2_reg_1059[63:48]}};

assign tmp_4_i_fu_630_p4 = {{phases_delay_line_ph_2_reg_1059[79:64]}};

assign tmp_5_i_fu_650_p4 = {{phases_delay_line_ph_2_reg_1059[95:80]}};

assign tmp_6_i_fu_670_p4 = {{phases_delay_line_ph_2_reg_1059[111:96]}};

assign tmp_7_i_fu_690_p4 = {{phases_delay_line_ph_2_reg_1059[127:112]}};

assign tone_inc_table_0_V_address0 = zext_ln544_fu_543_p1;

assign tone_inc_table_1_V_address0 = zext_ln544_fu_543_p1;

assign tone_inc_table_2_V_address0 = zext_ln544_fu_543_p1;

assign tone_inc_table_3_V_address0 = zext_ln544_fu_543_p1;

assign tone_inc_table_4_V_address0 = zext_ln544_fu_543_p1;

assign tone_inc_table_5_V_address0 = zext_ln544_fu_543_p1;

assign tone_inc_table_6_V_address0 = zext_ln544_fu_543_p1;

assign tone_inc_table_7_V_address0 = zext_ln544_fu_543_p1;

assign trunc_ln1265_fu_556_p1 = phases_delay_line_ph_2_reg_1059[15:0];

assign zext_ln544_fu_543_p1 = res_in_TUSER_int;

endmodule //fine_channelizer
