<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-pnx833x › pnx833x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pnx833x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  pnx833x.h: Register mappings for PNX833X.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 2008 NXP Semiconductors</span>
<span class="cm"> *	  Chris Steel &lt;chris.steel@nxp.com&gt;</span>
<span class="cm"> *    Daniel Laird &lt;daniel.j.laird@nxp.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_MIPS_MACH_PNX833X_PNX833X_H</span>
<span class="cp">#define __ASM_MIPS_MACH_PNX833X_PNX833X_H</span>

<span class="cm">/* All regs are accessed in KSEG1 */</span>
<span class="cp">#define PNX833X_BASE		(0xa0000000ul + 0x17E00000ul)</span>

<span class="cp">#define PNX833X_REG(offs)	(*((volatile unsigned long *)(PNX833X_BASE + offs)))</span>

<span class="cm">/* Registers are named exactly as in PNX833X docs, just with PNX833X_ prefix */</span>

<span class="cm">/* Read access to multibit fields */</span>
<span class="cp">#define PNX833X_BIT(val, reg, field)	((val) &amp; PNX833X_##reg##_##field)</span>
<span class="cp">#define PNX833X_REGBIT(reg, field)	PNX833X_BIT(PNX833X_##reg, reg, field)</span>

<span class="cm">/* Use PNX833X_FIELD to extract a field from val */</span>
<span class="cp">#define PNX_FIELD(cpu, val, reg, field) \</span>
<span class="cp">		(((val) &amp; PNX##cpu##_##reg##_##field##_MASK) &gt;&gt; \</span>
<span class="cp">			PNX##cpu##_##reg##_##field##_SHIFT)</span>
<span class="cp">#define PNX833X_FIELD(val, reg, field)	PNX_FIELD(833X, val, reg, field)</span>
<span class="cp">#define PNX8330_FIELD(val, reg, field)	PNX_FIELD(8330, val, reg, field)</span>
<span class="cp">#define PNX8335_FIELD(val, reg, field)	PNX_FIELD(8335, val, reg, field)</span>

<span class="cm">/* Use PNX833X_REGFIELD to extract a field from a register */</span>
<span class="cp">#define PNX833X_REGFIELD(reg, field)	PNX833X_FIELD(PNX833X_##reg, reg, field)</span>
<span class="cp">#define PNX8330_REGFIELD(reg, field)	PNX8330_FIELD(PNX8330_##reg, reg, field)</span>
<span class="cp">#define PNX8335_REGFIELD(reg, field)	PNX8335_FIELD(PNX8335_##reg, reg, field)</span>


<span class="cp">#define PNX_WRITEFIELD(cpu, val, reg, field) \</span>
<span class="cp">	(PNX##cpu##_##reg = (PNX##cpu##_##reg &amp; ~(PNX##cpu##_##reg##_##field##_MASK)) | \</span>
<span class="cp">						((val) &lt;&lt; PNX##cpu##_##reg##_##field##_SHIFT))</span>
<span class="cp">#define PNX833X_WRITEFIELD(val, reg, field) \</span>
<span class="cp">					PNX_WRITEFIELD(833X, val, reg, field)</span>
<span class="cp">#define PNX8330_WRITEFIELD(val, reg, field) \</span>
<span class="cp">					PNX_WRITEFIELD(8330, val, reg, field)</span>
<span class="cp">#define PNX8335_WRITEFIELD(val, reg, field) \</span>
<span class="cp">					PNX_WRITEFIELD(8335, val, reg, field)</span>


<span class="cm">/* Macros to detect CPU type */</span>

<span class="cp">#define PNX833X_CONFIG_MODULE_ID		PNX833X_REG(0x7FFC)</span>
<span class="cp">#define PNX833X_CONFIG_MODULE_ID_MAJREV_MASK	0x0000f000</span>
<span class="cp">#define PNX833X_CONFIG_MODULE_ID_MAJREV_SHIFT	12</span>
<span class="cp">#define PNX8330_CONFIG_MODULE_MAJREV		4</span>
<span class="cp">#define PNX8335_CONFIG_MODULE_MAJREV		5</span>
<span class="cp">#define CPU_IS_PNX8330	(PNX833X_REGFIELD(CONFIG_MODULE_ID, MAJREV) == \</span>
<span class="cp">					PNX8330_CONFIG_MODULE_MAJREV)</span>
<span class="cp">#define CPU_IS_PNX8335	(PNX833X_REGFIELD(CONFIG_MODULE_ID, MAJREV) == \</span>
<span class="cp">					PNX8335_CONFIG_MODULE_MAJREV)</span>



<span class="cp">#define PNX833X_RESET_CONTROL		PNX833X_REG(0x8004)</span>
<span class="cp">#define PNX833X_RESET_CONTROL_2 	PNX833X_REG(0x8014)</span>

<span class="cp">#define PNX833X_PIC_REG(offs)		PNX833X_REG(0x01000 + (offs))</span>
<span class="cp">#define PNX833X_PIC_INT_PRIORITY	PNX833X_PIC_REG(0x0)</span>
<span class="cp">#define PNX833X_PIC_INT_SRC		PNX833X_PIC_REG(0x4)</span>
<span class="cp">#define PNX833X_PIC_INT_SRC_INT_SRC_MASK	0x00000FF8ul	</span><span class="cm">/* bits 11:3 */</span><span class="cp"></span>
<span class="cp">#define PNX833X_PIC_INT_SRC_INT_SRC_SHIFT	3</span>
<span class="cp">#define PNX833X_PIC_INT_REG(irq)	PNX833X_PIC_REG(0x10 + 4*(irq))</span>

<span class="cp">#define PNX833X_CLOCK_CPUCP_CTL	PNX833X_REG(0x9228)</span>
<span class="cp">#define PNX833X_CLOCK_CPUCP_CTL_EXIT_RESET	0x00000002ul	</span><span class="cm">/* bit 1 */</span><span class="cp"></span>
<span class="cp">#define PNX833X_CLOCK_CPUCP_CTL_DIV_CLOCK_MASK	0x00000018ul	</span><span class="cm">/* bits 4:3 */</span><span class="cp"></span>
<span class="cp">#define PNX833X_CLOCK_CPUCP_CTL_DIV_CLOCK_SHIFT	3</span>

<span class="cp">#define PNX8335_CLOCK_PLL_CPU_CTL		PNX833X_REG(0x9020)</span>
<span class="cp">#define PNX8335_CLOCK_PLL_CPU_CTL_FREQ_MASK	0x1f</span>
<span class="cp">#define PNX8335_CLOCK_PLL_CPU_CTL_FREQ_SHIFT	0</span>

<span class="cp">#define PNX833X_CONFIG_MUX		PNX833X_REG(0x7004)</span>
<span class="cp">#define PNX833X_CONFIG_MUX_IDE_MUX	0x00000080		</span><span class="cm">/* bit 7 */</span><span class="cp"></span>

<span class="cp">#define PNX8330_CONFIG_POLYFUSE_7	PNX833X_REG(0x7040)</span>
<span class="cp">#define PNX8330_CONFIG_POLYFUSE_7_BOOT_MODE_MASK	0x00180000</span>
<span class="cp">#define PNX8330_CONFIG_POLYFUSE_7_BOOT_MODE_SHIFT	19</span>

<span class="cp">#define PNX833X_PIO_IN		PNX833X_REG(0xF000)</span>
<span class="cp">#define PNX833X_PIO_OUT		PNX833X_REG(0xF004)</span>
<span class="cp">#define PNX833X_PIO_DIR		PNX833X_REG(0xF008)</span>
<span class="cp">#define PNX833X_PIO_SEL		PNX833X_REG(0xF014)</span>
<span class="cp">#define PNX833X_PIO_INT_EDGE	PNX833X_REG(0xF020)</span>
<span class="cp">#define PNX833X_PIO_INT_HI	PNX833X_REG(0xF024)</span>
<span class="cp">#define PNX833X_PIO_INT_LO	PNX833X_REG(0xF028)</span>
<span class="cp">#define PNX833X_PIO_INT_STATUS	PNX833X_REG(0xFFE0)</span>
<span class="cp">#define PNX833X_PIO_INT_ENABLE	PNX833X_REG(0xFFE4)</span>
<span class="cp">#define PNX833X_PIO_INT_CLEAR	PNX833X_REG(0xFFE8)</span>
<span class="cp">#define PNX833X_PIO_IN2		PNX833X_REG(0xF05C)</span>
<span class="cp">#define PNX833X_PIO_OUT2	PNX833X_REG(0xF060)</span>
<span class="cp">#define PNX833X_PIO_DIR2	PNX833X_REG(0xF064)</span>
<span class="cp">#define PNX833X_PIO_SEL2	PNX833X_REG(0xF068)</span>

<span class="cp">#define PNX833X_UART0_PORTS_START	(PNX833X_BASE + 0xB000)</span>
<span class="cp">#define PNX833X_UART0_PORTS_END		(PNX833X_BASE + 0xBFFF)</span>
<span class="cp">#define PNX833X_UART1_PORTS_START	(PNX833X_BASE + 0xC000)</span>
<span class="cp">#define PNX833X_UART1_PORTS_END		(PNX833X_BASE + 0xCFFF)</span>

<span class="cp">#define PNX833X_USB_PORTS_START		(PNX833X_BASE + 0x19000)</span>
<span class="cp">#define PNX833X_USB_PORTS_END		(PNX833X_BASE + 0x19FFF)</span>

<span class="cp">#define PNX833X_CONFIG_USB		PNX833X_REG(0x7008)</span>

<span class="cp">#define PNX833X_I2C0_PORTS_START	(PNX833X_BASE + 0xD000)</span>
<span class="cp">#define PNX833X_I2C0_PORTS_END		(PNX833X_BASE + 0xDFFF)</span>
<span class="cp">#define PNX833X_I2C1_PORTS_START	(PNX833X_BASE + 0xE000)</span>
<span class="cp">#define PNX833X_I2C1_PORTS_END		(PNX833X_BASE + 0xEFFF)</span>

<span class="cp">#define PNX833X_IDE_PORTS_START		(PNX833X_BASE + 0x1A000)</span>
<span class="cp">#define PNX833X_IDE_PORTS_END		(PNX833X_BASE + 0x1AFFF)</span>
<span class="cp">#define PNX833X_IDE_MODULE_ID		PNX833X_REG(0x1AFFC)</span>

<span class="cp">#define PNX833X_IDE_MODULE_ID_MODULE_ID_MASK	0xFFFF0000</span>
<span class="cp">#define PNX833X_IDE_MODULE_ID_MODULE_ID_SHIFT	16</span>
<span class="cp">#define PNX833X_IDE_MODULE_ID_VALUE		0xA009</span>


<span class="cp">#define PNX833X_MIU_SEL0			PNX833X_REG(0x2004)</span>
<span class="cp">#define PNX833X_MIU_SEL0_TIMING		PNX833X_REG(0x2008)</span>
<span class="cp">#define PNX833X_MIU_SEL1			PNX833X_REG(0x200C)</span>
<span class="cp">#define PNX833X_MIU_SEL1_TIMING		PNX833X_REG(0x2010)</span>
<span class="cp">#define PNX833X_MIU_SEL2			PNX833X_REG(0x2014)</span>
<span class="cp">#define PNX833X_MIU_SEL2_TIMING		PNX833X_REG(0x2018)</span>
<span class="cp">#define PNX833X_MIU_SEL3			PNX833X_REG(0x201C)</span>
<span class="cp">#define PNX833X_MIU_SEL3_TIMING		PNX833X_REG(0x2020)</span>

<span class="cp">#define PNX833X_MIU_SEL0_SPI_MODE_ENABLE_MASK	(1 &lt;&lt; 14)</span>
<span class="cp">#define PNX833X_MIU_SEL0_SPI_MODE_ENABLE_SHIFT	14</span>

<span class="cp">#define PNX833X_MIU_SEL0_BURST_MODE_ENABLE_MASK	(1 &lt;&lt; 7)</span>
<span class="cp">#define PNX833X_MIU_SEL0_BURST_MODE_ENABLE_SHIFT	7</span>

<span class="cp">#define PNX833X_MIU_SEL0_BURST_PAGE_LEN_MASK	(0xF &lt;&lt; 9)</span>
<span class="cp">#define PNX833X_MIU_SEL0_BURST_PAGE_LEN_SHIFT	9</span>

<span class="cp">#define PNX833X_MIU_CONFIG_SPI		PNX833X_REG(0x2000)</span>

<span class="cp">#define PNX833X_MIU_CONFIG_SPI_OPCODE_MASK	(0xFF &lt;&lt; 3)</span>
<span class="cp">#define PNX833X_MIU_CONFIG_SPI_OPCODE_SHIFT	3</span>

<span class="cp">#define PNX833X_MIU_CONFIG_SPI_DATA_ENABLE_MASK	(1 &lt;&lt; 2)</span>
<span class="cp">#define PNX833X_MIU_CONFIG_SPI_DATA_ENABLE_SHIFT	2</span>

<span class="cp">#define PNX833X_MIU_CONFIG_SPI_ADDR_ENABLE_MASK	(1 &lt;&lt; 1)</span>
<span class="cp">#define PNX833X_MIU_CONFIG_SPI_ADDR_ENABLE_SHIFT	1</span>

<span class="cp">#define PNX833X_MIU_CONFIG_SPI_SYNC_MASK	(1 &lt;&lt; 0)</span>
<span class="cp">#define PNX833X_MIU_CONFIG_SPI_SYNC_SHIFT	0</span>

<span class="cp">#define PNX833X_WRITE_CONFIG_SPI(opcode, data_enable, addr_enable, sync) \</span>
<span class="cp">   (PNX833X_MIU_CONFIG_SPI =						\</span>
<span class="cp">    ((opcode) &lt;&lt; PNX833X_MIU_CONFIG_SPI_OPCODE_SHIFT) |			\</span>
<span class="cp">    ((data_enable) &lt;&lt; PNX833X_MIU_CONFIG_SPI_DATA_ENABLE_SHIFT) |	\</span>
<span class="cp">    ((addr_enable) &lt;&lt; PNX833X_MIU_CONFIG_SPI_ADDR_ENABLE_SHIFT) |	\</span>
<span class="cp">    ((sync) &lt;&lt; PNX833X_MIU_CONFIG_SPI_SYNC_SHIFT))</span>

<span class="cp">#define PNX8335_IP3902_PORTS_START		(PNX833X_BASE + 0x2F000)</span>
<span class="cp">#define PNX8335_IP3902_PORTS_END		(PNX833X_BASE + 0x2FFFF)</span>
<span class="cp">#define PNX8335_IP3902_MODULE_ID		PNX833X_REG(0x2FFFC)</span>

<span class="cp">#define PNX8335_IP3902_MODULE_ID_MODULE_ID_MASK		0xFFFF0000</span>
<span class="cp">#define PNX8335_IP3902_MODULE_ID_MODULE_ID_SHIFT	16</span>
<span class="cp">#define PNX8335_IP3902_MODULE_ID_VALUE			0x3902</span>

 <span class="cm">/* I/O location(gets remapped)*/</span>
<span class="cp">#define PNX8335_NAND_BASE	    0x18000000</span>
<span class="cm">/* I/O location with CLE high */</span>
<span class="cp">#define PNX8335_NAND_CLE_MASK	0x00100000</span>
<span class="cm">/* I/O location with ALE high */</span>
<span class="cp">#define PNX8335_NAND_ALE_MASK	0x00010000</span>

<span class="cp">#define PNX8335_SATA_PORTS_START	(PNX833X_BASE + 0x2E000)</span>
<span class="cp">#define PNX8335_SATA_PORTS_END		(PNX833X_BASE + 0x2EFFF)</span>
<span class="cp">#define PNX8335_SATA_MODULE_ID		PNX833X_REG(0x2EFFC)</span>

<span class="cp">#define PNX8335_SATA_MODULE_ID_MODULE_ID_MASK	0xFFFF0000</span>
<span class="cp">#define PNX8335_SATA_MODULE_ID_MODULE_ID_SHIFT	16</span>
<span class="cp">#define PNX8335_SATA_MODULE_ID_VALUE		0xA099</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
