--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml lab2_top_module.twx lab2_top_module.ncd -o
lab2_top_module.twr lab2_top_module.pcf -ucf atlys.ucf

Design file:              lab2_top_module.ncd
Physical constraint file: lab2_top_module.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |    5.858(R)|      SLOW  |   -2.882(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<1>       |    5.883(R)|      SLOW  |   -3.184(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<2>       |    6.011(R)|      SLOW  |   -3.181(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<3>       |    3.774(R)|      SLOW  |   -1.968(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<4>       |    3.050(R)|      SLOW  |   -1.447(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<5>       |    4.496(R)|      SLOW  |   -2.349(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    4.059(R)|      SLOW  |   -2.288(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         8.683(R)|      SLOW  |         4.910(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         8.843(R)|      SLOW  |         5.006(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         8.663(R)|      SLOW  |         4.895(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         9.234(R)|      SLOW  |         5.245(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         9.109(R)|      SLOW  |         5.161(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        14.537(R)|      SLOW  |         8.596(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        10.645(R)|      SLOW  |         6.107(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        10.150(R)|      SLOW  |         5.763(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.308|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 13 18:11:57 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 291 MB



