wire [DP_in - 1:0] alphaD_L1_0_0, alphaD_L1_0_1, alphaD_L1_0_2, alphaD_L1_0_3, alphaD_L1_0_4, alphaD_L1_0_5, alphaD_L1_0_6, alphaD_L1_0_7, alphaD_L1_0_8, alphaD_L1_0_9, alphaD_L1_0_10, alphaD_L1_0_11, alphaD_L1_0_12, alphaD_L1_0_13, alphaD_L1_0_14, alphaD_L1_0_15, alphaD_L1_0_16, alphaD_L1_0_17, alphaD_L1_0_18, alphaD_L1_0_19, alphaD_L1_0_20, alphaD_L1_0_21, alphaD_L1_0_22, alphaD_L1_0_23, alphaD_L1_0_24;
wire [DP_in - 1:0] alphaD_L1_1_0, alphaD_L1_1_1, alphaD_L1_1_2, alphaD_L1_1_3, alphaD_L1_1_4, alphaD_L1_1_5, alphaD_L1_1_6, alphaD_L1_1_7, alphaD_L1_1_8, alphaD_L1_1_9, alphaD_L1_1_10, alphaD_L1_1_11, alphaD_L1_1_12, alphaD_L1_1_13, alphaD_L1_1_14, alphaD_L1_1_15, alphaD_L1_1_16, alphaD_L1_1_17, alphaD_L1_1_18, alphaD_L1_1_19, alphaD_L1_1_20, alphaD_L1_1_21, alphaD_L1_1_22, alphaD_L1_1_23, alphaD_L1_1_24;
wire [DP_in - 1:0] alphaD_L1_2_0, alphaD_L1_2_1, alphaD_L1_2_2, alphaD_L1_2_3, alphaD_L1_2_4, alphaD_L1_2_5, alphaD_L1_2_6, alphaD_L1_2_7, alphaD_L1_2_8, alphaD_L1_2_9, alphaD_L1_2_10, alphaD_L1_2_11, alphaD_L1_2_12, alphaD_L1_2_13, alphaD_L1_2_14, alphaD_L1_2_15, alphaD_L1_2_16, alphaD_L1_2_17, alphaD_L1_2_18, alphaD_L1_2_19, alphaD_L1_2_20, alphaD_L1_2_21, alphaD_L1_2_22, alphaD_L1_2_23, alphaD_L1_2_24;
wire [DP_in - 1:0] alphaD_L1_3_0, alphaD_L1_3_1, alphaD_L1_3_2, alphaD_L1_3_3, alphaD_L1_3_4, alphaD_L1_3_5, alphaD_L1_3_6, alphaD_L1_3_7, alphaD_L1_3_8, alphaD_L1_3_9, alphaD_L1_3_10, alphaD_L1_3_11, alphaD_L1_3_12, alphaD_L1_3_13, alphaD_L1_3_14, alphaD_L1_3_15, alphaD_L1_3_16, alphaD_L1_3_17, alphaD_L1_3_18, alphaD_L1_3_19, alphaD_L1_3_20, alphaD_L1_3_21, alphaD_L1_3_22, alphaD_L1_3_23, alphaD_L1_3_24;
wire [DP_in - 1:0] alphaD_L1_4_0, alphaD_L1_4_1, alphaD_L1_4_2, alphaD_L1_4_3, alphaD_L1_4_4, alphaD_L1_4_5, alphaD_L1_4_6, alphaD_L1_4_7, alphaD_L1_4_8, alphaD_L1_4_9, alphaD_L1_4_10, alphaD_L1_4_11, alphaD_L1_4_12, alphaD_L1_4_13, alphaD_L1_4_14, alphaD_L1_4_15, alphaD_L1_4_16, alphaD_L1_4_17, alphaD_L1_4_18, alphaD_L1_4_19, alphaD_L1_4_20, alphaD_L1_4_21, alphaD_L1_4_22, alphaD_L1_4_23, alphaD_L1_4_24;
wire [DP_in - 1:0] betaD_L1_0, betaD_L1_1, betaD_L1_2, betaD_L1_3, betaD_L1_4, betaD_L1_5, betaD_L1_6, betaD_L1_7, betaD_L1_8, betaD_L1_9, betaD_L1_10, betaD_L1_11, betaD_L1_12, betaD_L1_13, betaD_L1_14, betaD_L1_15, betaD_L1_16, betaD_L1_17, betaD_L1_18, betaD_L1_19, betaD_L1_20, betaD_L1_21, betaD_L1_22, betaD_L1_23, betaD_L1_24;
wire [DP_in - 1:0] alphaD_L2_0_0, alphaD_L2_0_1, alphaD_L2_0_2, alphaD_L2_0_3, alphaD_L2_0_4, alphaD_L2_0_5, alphaD_L2_0_6, alphaD_L2_0_7;
wire [DP_in - 1:0] alphaD_L2_1_0, alphaD_L2_1_1, alphaD_L2_1_2, alphaD_L2_1_3, alphaD_L2_1_4, alphaD_L2_1_5, alphaD_L2_1_6, alphaD_L2_1_7;
wire [DP_in - 1:0] alphaD_L2_2_0, alphaD_L2_2_1, alphaD_L2_2_2, alphaD_L2_2_3, alphaD_L2_2_4, alphaD_L2_2_5, alphaD_L2_2_6, alphaD_L2_2_7;
wire [DP_in - 1:0] alphaD_L2_3_0, alphaD_L2_3_1, alphaD_L2_3_2, alphaD_L2_3_3, alphaD_L2_3_4, alphaD_L2_3_5, alphaD_L2_3_6, alphaD_L2_3_7;
wire [DP_in - 1:0] alphaD_L2_4_0, alphaD_L2_4_1, alphaD_L2_4_2, alphaD_L2_4_3, alphaD_L2_4_4, alphaD_L2_4_5, alphaD_L2_4_6, alphaD_L2_4_7;
wire [DP_in - 1:0] alphaD_L2_5_0, alphaD_L2_5_1, alphaD_L2_5_2, alphaD_L2_5_3, alphaD_L2_5_4, alphaD_L2_5_5, alphaD_L2_5_6, alphaD_L2_5_7;
wire [DP_in - 1:0] alphaD_L2_6_0, alphaD_L2_6_1, alphaD_L2_6_2, alphaD_L2_6_3, alphaD_L2_6_4, alphaD_L2_6_5, alphaD_L2_6_6, alphaD_L2_6_7;
wire [DP_in - 1:0] alphaD_L2_7_0, alphaD_L2_7_1, alphaD_L2_7_2, alphaD_L2_7_3, alphaD_L2_7_4, alphaD_L2_7_5, alphaD_L2_7_6, alphaD_L2_7_7;
wire [DP_in - 1:0] alphaD_L2_8_0, alphaD_L2_8_1, alphaD_L2_8_2, alphaD_L2_8_3, alphaD_L2_8_4, alphaD_L2_8_5, alphaD_L2_8_6, alphaD_L2_8_7;
wire [DP_in - 1:0] alphaD_L2_9_0, alphaD_L2_9_1, alphaD_L2_9_2, alphaD_L2_9_3, alphaD_L2_9_4, alphaD_L2_9_5, alphaD_L2_9_6, alphaD_L2_9_7;
wire [DP_in - 1:0] alphaD_L2_10_0, alphaD_L2_10_1, alphaD_L2_10_2, alphaD_L2_10_3, alphaD_L2_10_4, alphaD_L2_10_5, alphaD_L2_10_6, alphaD_L2_10_7;
wire [DP_in - 1:0] alphaD_L2_11_0, alphaD_L2_11_1, alphaD_L2_11_2, alphaD_L2_11_3, alphaD_L2_11_4, alphaD_L2_11_5, alphaD_L2_11_6, alphaD_L2_11_7;
wire [DP_in - 1:0] alphaD_L2_12_0, alphaD_L2_12_1, alphaD_L2_12_2, alphaD_L2_12_3, alphaD_L2_12_4, alphaD_L2_12_5, alphaD_L2_12_6, alphaD_L2_12_7;
wire [DP_in - 1:0] alphaD_L2_13_0, alphaD_L2_13_1, alphaD_L2_13_2, alphaD_L2_13_3, alphaD_L2_13_4, alphaD_L2_13_5, alphaD_L2_13_6, alphaD_L2_13_7;
wire [DP_in - 1:0] alphaD_L2_14_0, alphaD_L2_14_1, alphaD_L2_14_2, alphaD_L2_14_3, alphaD_L2_14_4, alphaD_L2_14_5, alphaD_L2_14_6, alphaD_L2_14_7;
wire [DP_in - 1:0] alphaD_L2_15_0, alphaD_L2_15_1, alphaD_L2_15_2, alphaD_L2_15_3, alphaD_L2_15_4, alphaD_L2_15_5, alphaD_L2_15_6, alphaD_L2_15_7;
wire [DP_in - 1:0] alphaD_L2_16_0, alphaD_L2_16_1, alphaD_L2_16_2, alphaD_L2_16_3, alphaD_L2_16_4, alphaD_L2_16_5, alphaD_L2_16_6, alphaD_L2_16_7;
wire [DP_in - 1:0] alphaD_L2_17_0, alphaD_L2_17_1, alphaD_L2_17_2, alphaD_L2_17_3, alphaD_L2_17_4, alphaD_L2_17_5, alphaD_L2_17_6, alphaD_L2_17_7;
wire [DP_in - 1:0] alphaD_L2_18_0, alphaD_L2_18_1, alphaD_L2_18_2, alphaD_L2_18_3, alphaD_L2_18_4, alphaD_L2_18_5, alphaD_L2_18_6, alphaD_L2_18_7;
wire [DP_in - 1:0] alphaD_L2_19_0, alphaD_L2_19_1, alphaD_L2_19_2, alphaD_L2_19_3, alphaD_L2_19_4, alphaD_L2_19_5, alphaD_L2_19_6, alphaD_L2_19_7;
wire [DP_in - 1:0] alphaD_L2_20_0, alphaD_L2_20_1, alphaD_L2_20_2, alphaD_L2_20_3, alphaD_L2_20_4, alphaD_L2_20_5, alphaD_L2_20_6, alphaD_L2_20_7;
wire [DP_in - 1:0] alphaD_L2_21_0, alphaD_L2_21_1, alphaD_L2_21_2, alphaD_L2_21_3, alphaD_L2_21_4, alphaD_L2_21_5, alphaD_L2_21_6, alphaD_L2_21_7;
wire [DP_in - 1:0] alphaD_L2_22_0, alphaD_L2_22_1, alphaD_L2_22_2, alphaD_L2_22_3, alphaD_L2_22_4, alphaD_L2_22_5, alphaD_L2_22_6, alphaD_L2_22_7;
wire [DP_in - 1:0] alphaD_L2_23_0, alphaD_L2_23_1, alphaD_L2_23_2, alphaD_L2_23_3, alphaD_L2_23_4, alphaD_L2_23_5, alphaD_L2_23_6, alphaD_L2_23_7;
wire [DP_in - 1:0] alphaD_L2_24_0, alphaD_L2_24_1, alphaD_L2_24_2, alphaD_L2_24_3, alphaD_L2_24_4, alphaD_L2_24_5, alphaD_L2_24_6, alphaD_L2_24_7;
wire [DP_in - 1:0] betaD_L2_0, betaD_L2_1, betaD_L2_2, betaD_L2_3, betaD_L2_4, betaD_L2_5, betaD_L2_6, betaD_L2_7;
wire [DP_in - 1:0] alphaD_L3_0_0, alphaD_L3_0_1, alphaD_L3_0_2, alphaD_L3_0_3, alphaD_L3_0_4;
wire [DP_in - 1:0] alphaD_L3_1_0, alphaD_L3_1_1, alphaD_L3_1_2, alphaD_L3_1_3, alphaD_L3_1_4;
wire [DP_in - 1:0] alphaD_L3_2_0, alphaD_L3_2_1, alphaD_L3_2_2, alphaD_L3_2_3, alphaD_L3_2_4;
wire [DP_in - 1:0] alphaD_L3_3_0, alphaD_L3_3_1, alphaD_L3_3_2, alphaD_L3_3_3, alphaD_L3_3_4;
wire [DP_in - 1:0] alphaD_L3_4_0, alphaD_L3_4_1, alphaD_L3_4_2, alphaD_L3_4_3, alphaD_L3_4_4;
wire [DP_in - 1:0] alphaD_L3_5_0, alphaD_L3_5_1, alphaD_L3_5_2, alphaD_L3_5_3, alphaD_L3_5_4;
wire [DP_in - 1:0] alphaD_L3_6_0, alphaD_L3_6_1, alphaD_L3_6_2, alphaD_L3_6_3, alphaD_L3_6_4;
wire [DP_in - 1:0] alphaD_L3_7_0, alphaD_L3_7_1, alphaD_L3_7_2, alphaD_L3_7_3, alphaD_L3_7_4;
wire [DP_in - 1:0] betaD_L3_0, betaD_L3_1, betaD_L3_2, betaD_L3_3, betaD_L3_4;
