attach mgsim
* simple diode test
spice
V1   1  0  10.
R1   1  2  50.K
D1   2  0  ddd  area=1. m=2
.model  ddd  d  ( is= 10.f  rs= 10k  n= 1.  tt= 0.  cjo= 0.  vj= 1.  m= 0.5 
+ eg= 1.11  xti= 3.  kf= 1e-9.  af= 1.  fc= 0.5  )
.verilog

noise_probe #() n2(2,0);
print op v(1 2) i(V1)
op
print ac npwr(n2)
ac 1e3 1e8 * 10

delete D1
spice
D1   2  0  ddd  area=1. $mfactor=2
.verilog
op
print ac npwr(n2)
ac 1e3 1e8 * 10
delete D1
spice
D1   2  0  ddd  area=1. m=1
D2   2  0  ddd  area=1. m=1
.verilog
op
print ac npwr(n2)
ac 1e3 1e8 * 10

status notime
end
