
tp2_rtos_ii_maisincho.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000697c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d4  08006b4c  08006b4c  00016b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d20  08006d20  000200b4  2**0
                  CONTENTS
  4 .ARM          00000008  08006d20  08006d20  00016d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d28  08006d28  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d28  08006d28  00016d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d2c  08006d2c  00016d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08006d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000481c  200000b4  08006de4  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200048d0  08006de4  000248d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018075  00000000  00000000  00020127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d02  00000000  00000000  0003819c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014f8  00000000  00000000  0003bea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001021  00000000  00000000  0003d398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002538b  00000000  00000000  0003e3b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a82f  00000000  00000000  00063744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da66b  00000000  00000000  0007df73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005b5c  00000000  00000000  001585e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0015e13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006b34 	.word	0x08006b34

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	08006b34 	.word	0x08006b34

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	; (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	; (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200000d0 	.word	0x200000d0
 80005ec:	20000170 	.word	0x20000170

080005f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b088      	sub	sp, #32
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f000 faf1 	bl	8000bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f81f 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 f8b5 	bl	800076c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000602:	f000 f889 	bl	8000718 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 8000606:	f004 fff9 	bl	80055fc <app_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800060a:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <main+0x44>)
 800060c:	1d3c      	adds	r4, r7, #4
 800060e:	461d      	mov	r5, r3
 8000610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000614:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000618:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	2100      	movs	r1, #0
 8000620:	4618      	mov	r0, r3
 8000622:	f002 ff32 	bl	800348a <osThreadCreate>
 8000626:	4603      	mov	r3, r0
 8000628:	4a03      	ldr	r2, [pc, #12]	; (8000638 <main+0x48>)
 800062a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800062c:	f002 ff26 	bl	800347c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000630:	e7fe      	b.n	8000630 <main+0x40>
 8000632:	bf00      	nop
 8000634:	08006b58 	.word	0x08006b58
 8000638:	200003b4 	.word	0x200003b4

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	; 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	2234      	movs	r2, #52	; 0x34
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f005 fd98 	bl	8006180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 0308 	add.w	r3, r7, #8
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	4b2a      	ldr	r3, [pc, #168]	; (8000710 <SystemClock_Config+0xd4>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000668:	4a29      	ldr	r2, [pc, #164]	; (8000710 <SystemClock_Config+0xd4>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	; 0x40
 8000670:	4b27      	ldr	r3, [pc, #156]	; (8000710 <SystemClock_Config+0xd4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800067c:	2300      	movs	r3, #0
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	4b24      	ldr	r3, [pc, #144]	; (8000714 <SystemClock_Config+0xd8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000688:	4a22      	ldr	r2, [pc, #136]	; (8000714 <SystemClock_Config+0xd8>)
 800068a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800068e:	6013      	str	r3, [r2, #0]
 8000690:	4b20      	ldr	r3, [pc, #128]	; (8000714 <SystemClock_Config+0xd8>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000698:	603b      	str	r3, [r7, #0]
 800069a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800069c:	2302      	movs	r3, #2
 800069e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	2310      	movs	r3, #16
 80006a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ac:	2300      	movs	r3, #0
 80006ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b0:	2310      	movs	r3, #16
 80006b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006b8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ba:	2304      	movs	r3, #4
 80006bc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006be:	2302      	movs	r3, #2
 80006c0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c2:	2302      	movs	r3, #2
 80006c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	f107 031c 	add.w	r3, r7, #28
 80006ca:	4618      	mov	r0, r3
 80006cc:	f001 f996 	bl	80019fc <HAL_RCC_OscConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006d6:	f000 f8e9 	bl	80008ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006da:	230f      	movs	r3, #15
 80006dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	2302      	movs	r3, #2
 80006e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f0:	f107 0308 	add.w	r3, r7, #8
 80006f4:	2102      	movs	r1, #2
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 fe04 	bl	8001304 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000702:	f000 f8d3 	bl	80008ac <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	; 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800071c:	4b11      	ldr	r3, [pc, #68]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 800071e:	4a12      	ldr	r2, [pc, #72]	; (8000768 <MX_USART2_UART_Init+0x50>)
 8000720:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000722:	4b10      	ldr	r3, [pc, #64]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 8000724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000728:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800072a:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000730:	4b0c      	ldr	r3, [pc, #48]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 800073e:	220c      	movs	r2, #12
 8000740:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000742:	4b08      	ldr	r3, [pc, #32]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000748:	4b06      	ldr	r3, [pc, #24]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 800074a:	2200      	movs	r2, #0
 800074c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800074e:	4805      	ldr	r0, [pc, #20]	; (8000764 <MX_USART2_UART_Init+0x4c>)
 8000750:	f001 fea0 	bl	8002494 <HAL_UART_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800075a:	f000 f8a7 	bl	80008ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	20000370 	.word	0x20000370
 8000768:	40004400 	.word	0x40004400

0800076c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b08a      	sub	sp, #40	; 0x28
 8000770:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000772:	f107 0314 	add.w	r3, r7, #20
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]
 800077e:	60da      	str	r2, [r3, #12]
 8000780:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	613b      	str	r3, [r7, #16]
 8000786:	4b38      	ldr	r3, [pc, #224]	; (8000868 <MX_GPIO_Init+0xfc>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a37      	ldr	r2, [pc, #220]	; (8000868 <MX_GPIO_Init+0xfc>)
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b35      	ldr	r3, [pc, #212]	; (8000868 <MX_GPIO_Init+0xfc>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0304 	and.w	r3, r3, #4
 800079a:	613b      	str	r3, [r7, #16]
 800079c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60fb      	str	r3, [r7, #12]
 80007a2:	4b31      	ldr	r3, [pc, #196]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a30      	ldr	r2, [pc, #192]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b2e      	ldr	r3, [pc, #184]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007b6:	60fb      	str	r3, [r7, #12]
 80007b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	60bb      	str	r3, [r7, #8]
 80007be:	4b2a      	ldr	r3, [pc, #168]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a29      	ldr	r2, [pc, #164]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b27      	ldr	r3, [pc, #156]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]
 80007d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	4b23      	ldr	r3, [pc, #140]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a22      	ldr	r2, [pc, #136]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007e0:	f043 0302 	orr.w	r3, r3, #2
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b20      	ldr	r3, [pc, #128]	; (8000868 <MX_GPIO_Init+0xfc>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2120      	movs	r1, #32
 80007f6:	481d      	ldr	r0, [pc, #116]	; (800086c <MX_GPIO_Init+0x100>)
 80007f8:	f000 fd52 	bl	80012a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000802:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000808:	2301      	movs	r3, #1
 800080a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	4619      	mov	r1, r3
 8000812:	4817      	ldr	r0, [pc, #92]	; (8000870 <MX_GPIO_Init+0x104>)
 8000814:	f000 fb98 	bl	8000f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000818:	2320      	movs	r3, #32
 800081a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081c:	2301      	movs	r3, #1
 800081e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000820:	2300      	movs	r3, #0
 8000822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000824:	2300      	movs	r3, #0
 8000826:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	480f      	ldr	r0, [pc, #60]	; (800086c <MX_GPIO_Init+0x100>)
 8000830:	f000 fb8a 	bl	8000f48 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000834:	2340      	movs	r3, #64	; 0x40
 8000836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000838:	2301      	movs	r3, #1
 800083a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000840:	2300      	movs	r3, #0
 8000842:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000844:	f107 0314 	add.w	r3, r7, #20
 8000848:	4619      	mov	r1, r3
 800084a:	4808      	ldr	r0, [pc, #32]	; (800086c <MX_GPIO_Init+0x100>)
 800084c:	f000 fb7c 	bl	8000f48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000850:	2200      	movs	r2, #0
 8000852:	2105      	movs	r1, #5
 8000854:	2028      	movs	r0, #40	; 0x28
 8000856:	f000 fabb 	bl	8000dd0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800085a:	2028      	movs	r0, #40	; 0x28
 800085c:	f000 fad4 	bl	8000e08 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000860:	bf00      	nop
 8000862:	3728      	adds	r7, #40	; 0x28
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40023800 	.word	0x40023800
 800086c:	40020000 	.word	0x40020000
 8000870:	40020800 	.word	0x40020800

08000874 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(0xFFFFFFFF);
 800087c:	f04f 30ff 	mov.w	r0, #4294967295
 8000880:	f002 fe4f 	bl	8003522 <osDelay>
 8000884:	e7fa      	b.n	800087c <StartDefaultTask+0x8>
	...

08000888 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d101      	bne.n	800089e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800089a:	f000 f9c1 	bl	8000c20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40010000 	.word	0x40010000

080008ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b0:	b672      	cpsid	i
}
 80008b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <Error_Handler+0x8>
	...

080008b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	4b12      	ldr	r3, [pc, #72]	; (800090c <HAL_MspInit+0x54>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	4a11      	ldr	r2, [pc, #68]	; (800090c <HAL_MspInit+0x54>)
 80008c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008cc:	6453      	str	r3, [r2, #68]	; 0x44
 80008ce:	4b0f      	ldr	r3, [pc, #60]	; (800090c <HAL_MspInit+0x54>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	603b      	str	r3, [r7, #0]
 80008de:	4b0b      	ldr	r3, [pc, #44]	; (800090c <HAL_MspInit+0x54>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	4a0a      	ldr	r2, [pc, #40]	; (800090c <HAL_MspInit+0x54>)
 80008e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e8:	6413      	str	r3, [r2, #64]	; 0x40
 80008ea:	4b08      	ldr	r3, [pc, #32]	; (800090c <HAL_MspInit+0x54>)
 80008ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008f6:	2200      	movs	r2, #0
 80008f8:	210f      	movs	r1, #15
 80008fa:	f06f 0001 	mvn.w	r0, #1
 80008fe:	f000 fa67 	bl	8000dd0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40023800 	.word	0x40023800

08000910 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
 8000920:	605a      	str	r2, [r3, #4]
 8000922:	609a      	str	r2, [r3, #8]
 8000924:	60da      	str	r2, [r3, #12]
 8000926:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a1d      	ldr	r2, [pc, #116]	; (80009a4 <HAL_UART_MspInit+0x94>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d133      	bne.n	800099a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
 8000936:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <HAL_UART_MspInit+0x98>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	4a1b      	ldr	r2, [pc, #108]	; (80009a8 <HAL_UART_MspInit+0x98>)
 800093c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000940:	6413      	str	r3, [r2, #64]	; 0x40
 8000942:	4b19      	ldr	r3, [pc, #100]	; (80009a8 <HAL_UART_MspInit+0x98>)
 8000944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <HAL_UART_MspInit+0x98>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	4a14      	ldr	r2, [pc, #80]	; (80009a8 <HAL_UART_MspInit+0x98>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6313      	str	r3, [r2, #48]	; 0x30
 800095e:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <HAL_UART_MspInit+0x98>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800096a:	230c      	movs	r3, #12
 800096c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000976:	2303      	movs	r3, #3
 8000978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800097a:	2307      	movs	r3, #7
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097e:	f107 0314 	add.w	r3, r7, #20
 8000982:	4619      	mov	r1, r3
 8000984:	4809      	ldr	r0, [pc, #36]	; (80009ac <HAL_UART_MspInit+0x9c>)
 8000986:	f000 fadf 	bl	8000f48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800098a:	2200      	movs	r2, #0
 800098c:	2105      	movs	r1, #5
 800098e:	2026      	movs	r0, #38	; 0x26
 8000990:	f000 fa1e 	bl	8000dd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000994:	2026      	movs	r0, #38	; 0x26
 8000996:	f000 fa37 	bl	8000e08 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800099a:	bf00      	nop
 800099c:	3728      	adds	r7, #40	; 0x28
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40004400 	.word	0x40004400
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020000 	.word	0x40020000

080009b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08c      	sub	sp, #48	; 0x30
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009bc:	2300      	movs	r3, #0
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	4b2e      	ldr	r3, [pc, #184]	; (8000a80 <HAL_InitTick+0xd0>)
 80009c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c8:	4a2d      	ldr	r2, [pc, #180]	; (8000a80 <HAL_InitTick+0xd0>)
 80009ca:	f043 0301 	orr.w	r3, r3, #1
 80009ce:	6453      	str	r3, [r2, #68]	; 0x44
 80009d0:	4b2b      	ldr	r3, [pc, #172]	; (8000a80 <HAL_InitTick+0xd0>)
 80009d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	60bb      	str	r3, [r7, #8]
 80009da:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009dc:	f107 020c 	add.w	r2, r7, #12
 80009e0:	f107 0310 	add.w	r3, r7, #16
 80009e4:	4611      	mov	r1, r2
 80009e6:	4618      	mov	r0, r3
 80009e8:	f000 fda6 	bl	8001538 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009ec:	f000 fd90 	bl	8001510 <HAL_RCC_GetPCLK2Freq>
 80009f0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009f4:	4a23      	ldr	r2, [pc, #140]	; (8000a84 <HAL_InitTick+0xd4>)
 80009f6:	fba2 2303 	umull	r2, r3, r2, r3
 80009fa:	0c9b      	lsrs	r3, r3, #18
 80009fc:	3b01      	subs	r3, #1
 80009fe:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000a00:	4b21      	ldr	r3, [pc, #132]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a02:	4a22      	ldr	r2, [pc, #136]	; (8000a8c <HAL_InitTick+0xdc>)
 8000a04:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000a06:	4b20      	ldr	r3, [pc, #128]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a08:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a0c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000a0e:	4a1e      	ldr	r2, [pc, #120]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a12:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a14:	4b1c      	ldr	r3, [pc, #112]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1a:	4b1b      	ldr	r3, [pc, #108]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a20:	4b19      	ldr	r3, [pc, #100]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a26:	4818      	ldr	r0, [pc, #96]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a28:	f001 fa86 	bl	8001f38 <HAL_TIM_Base_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000a32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d11b      	bne.n	8000a72 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a3a:	4813      	ldr	r0, [pc, #76]	; (8000a88 <HAL_InitTick+0xd8>)
 8000a3c:	f001 fad6 	bl	8001fec <HAL_TIM_Base_Start_IT>
 8000a40:	4603      	mov	r3, r0
 8000a42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000a46:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d111      	bne.n	8000a72 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a4e:	2019      	movs	r0, #25
 8000a50:	f000 f9da 	bl	8000e08 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2b0f      	cmp	r3, #15
 8000a58:	d808      	bhi.n	8000a6c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	6879      	ldr	r1, [r7, #4]
 8000a5e:	2019      	movs	r0, #25
 8000a60:	f000 f9b6 	bl	8000dd0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a64:	4a0a      	ldr	r2, [pc, #40]	; (8000a90 <HAL_InitTick+0xe0>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6013      	str	r3, [r2, #0]
 8000a6a:	e002      	b.n	8000a72 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3730      	adds	r7, #48	; 0x30
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800
 8000a84:	431bde83 	.word	0x431bde83
 8000a88:	200003b8 	.word	0x200003b8
 8000a8c:	40010000 	.word	0x40010000
 8000a90:	20000004 	.word	0x20000004

08000a94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a98:	e7fe      	b.n	8000a98 <NMI_Handler+0x4>

08000a9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a9e:	e7fe      	b.n	8000a9e <HardFault_Handler+0x4>

08000aa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aa4:	e7fe      	b.n	8000aa4 <MemManage_Handler+0x4>

08000aa6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000aa6:	b480      	push	{r7}
 8000aa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aaa:	e7fe      	b.n	8000aaa <BusFault_Handler+0x4>

08000aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ab0:	e7fe      	b.n	8000ab0 <UsageFault_Handler+0x4>

08000ab2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr

08000ac0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ac4:	4802      	ldr	r0, [pc, #8]	; (8000ad0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ac6:	f001 fb01 	bl	80020cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	200003b8 	.word	0x200003b8

08000ad4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ad8:	4802      	ldr	r0, [pc, #8]	; (8000ae4 <USART2_IRQHandler+0x10>)
 8000ada:	f001 fdd3 	bl	8002684 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000370 	.word	0x20000370

08000ae8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000aec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000af0:	f000 fbf0 	bl	80012d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b00:	4a14      	ldr	r2, [pc, #80]	; (8000b54 <_sbrk+0x5c>)
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <_sbrk+0x60>)
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <_sbrk+0x64>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d102      	bne.n	8000b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <_sbrk+0x64>)
 8000b16:	4a12      	ldr	r2, [pc, #72]	; (8000b60 <_sbrk+0x68>)
 8000b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <_sbrk+0x64>)
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	4413      	add	r3, r2
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d207      	bcs.n	8000b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b28:	f005 fb88 	bl	800623c <__errno>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	220c      	movs	r2, #12
 8000b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b32:	f04f 33ff 	mov.w	r3, #4294967295
 8000b36:	e009      	b.n	8000b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b38:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <_sbrk+0x64>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b3e:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <_sbrk+0x64>)
 8000b40:	681a      	ldr	r2, [r3, #0]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	4a05      	ldr	r2, [pc, #20]	; (8000b5c <_sbrk+0x64>)
 8000b48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b4a:	68fb      	ldr	r3, [r7, #12]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	3718      	adds	r7, #24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	20020000 	.word	0x20020000
 8000b58:	00000400 	.word	0x00000400
 8000b5c:	20000400 	.word	0x20000400
 8000b60:	200048d0 	.word	0x200048d0

08000b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b68:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <SystemInit+0x20>)
 8000b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b6e:	4a05      	ldr	r2, [pc, #20]	; (8000b84 <SystemInit+0x20>)
 8000b70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b78:	bf00      	nop
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b8c:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b8e:	490e      	ldr	r1, [pc, #56]	; (8000bc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b90:	4a0e      	ldr	r2, [pc, #56]	; (8000bcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b94:	e002      	b.n	8000b9c <LoopCopyDataInit>

08000b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9a:	3304      	adds	r3, #4

08000b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba0:	d3f9      	bcc.n	8000b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba2:	4a0b      	ldr	r2, [pc, #44]	; (8000bd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ba4:	4c0b      	ldr	r4, [pc, #44]	; (8000bd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba8:	e001      	b.n	8000bae <LoopFillZerobss>

08000baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bac:	3204      	adds	r2, #4

08000bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb0:	d3fb      	bcc.n	8000baa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bb2:	f7ff ffd7 	bl	8000b64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bb6:	f005 fb47 	bl	8006248 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bba:	f7ff fd19 	bl	80005f0 <main>
  bx  lr    
 8000bbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc8:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8000bcc:	08006d30 	.word	0x08006d30
  ldr r2, =_sbss
 8000bd0:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8000bd4:	200048d0 	.word	0x200048d0

08000bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bd8:	e7fe      	b.n	8000bd8 <ADC_IRQHandler>
	...

08000bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000be0:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <HAL_Init+0x40>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a0d      	ldr	r2, [pc, #52]	; (8000c1c <HAL_Init+0x40>)
 8000be6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bec:	4b0b      	ldr	r3, [pc, #44]	; (8000c1c <HAL_Init+0x40>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a0a      	ldr	r2, [pc, #40]	; (8000c1c <HAL_Init+0x40>)
 8000bf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf8:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <HAL_Init+0x40>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a07      	ldr	r2, [pc, #28]	; (8000c1c <HAL_Init+0x40>)
 8000bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c04:	2003      	movs	r0, #3
 8000c06:	f000 f8d8 	bl	8000dba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0a:	200f      	movs	r0, #15
 8000c0c:	f7ff fed0 	bl	80009b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c10:	f7ff fe52 	bl	80008b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c14:	2300      	movs	r3, #0
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40023c00 	.word	0x40023c00

08000c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c24:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <HAL_IncTick+0x20>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <HAL_IncTick+0x24>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4413      	add	r3, r2
 8000c30:	4a04      	ldr	r2, [pc, #16]	; (8000c44 <HAL_IncTick+0x24>)
 8000c32:	6013      	str	r3, [r2, #0]
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	20000008 	.word	0x20000008
 8000c44:	20000404 	.word	0x20000404

08000c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c4c:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <HAL_GetTick+0x14>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	20000404 	.word	0x20000404

08000c60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f003 0307 	and.w	r3, r3, #7
 8000c6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c70:	4b0c      	ldr	r3, [pc, #48]	; (8000ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c72:	68db      	ldr	r3, [r3, #12]
 8000c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c76:	68ba      	ldr	r2, [r7, #8]
 8000c78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c92:	4a04      	ldr	r2, [pc, #16]	; (8000ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	60d3      	str	r3, [r2, #12]
}
 8000c98:	bf00      	nop
 8000c9a:	3714      	adds	r7, #20
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	e000ed00 	.word	0xe000ed00

08000ca8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cac:	4b04      	ldr	r3, [pc, #16]	; (8000cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	0a1b      	lsrs	r3, r3, #8
 8000cb2:	f003 0307 	and.w	r3, r3, #7
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	db0b      	blt.n	8000cee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	f003 021f 	and.w	r2, r3, #31
 8000cdc:	4907      	ldr	r1, [pc, #28]	; (8000cfc <__NVIC_EnableIRQ+0x38>)
 8000cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ce2:	095b      	lsrs	r3, r3, #5
 8000ce4:	2001      	movs	r0, #1
 8000ce6:	fa00 f202 	lsl.w	r2, r0, r2
 8000cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	e000e100 	.word	0xe000e100

08000d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db0a      	blt.n	8000d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	490c      	ldr	r1, [pc, #48]	; (8000d4c <__NVIC_SetPriority+0x4c>)
 8000d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	b2d2      	uxtb	r2, r2
 8000d22:	440b      	add	r3, r1
 8000d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d28:	e00a      	b.n	8000d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4908      	ldr	r1, [pc, #32]	; (8000d50 <__NVIC_SetPriority+0x50>)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	3b04      	subs	r3, #4
 8000d38:	0112      	lsls	r2, r2, #4
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	761a      	strb	r2, [r3, #24]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000e100 	.word	0xe000e100
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b089      	sub	sp, #36	; 0x24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	f1c3 0307 	rsb	r3, r3, #7
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	bf28      	it	cs
 8000d72:	2304      	movcs	r3, #4
 8000d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	2b06      	cmp	r3, #6
 8000d7c:	d902      	bls.n	8000d84 <NVIC_EncodePriority+0x30>
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3b03      	subs	r3, #3
 8000d82:	e000      	b.n	8000d86 <NVIC_EncodePriority+0x32>
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d88:	f04f 32ff 	mov.w	r2, #4294967295
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	43da      	mvns	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	401a      	ands	r2, r3
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	fa01 f303 	lsl.w	r3, r1, r3
 8000da6:	43d9      	mvns	r1, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dac:	4313      	orrs	r3, r2
         );
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3724      	adds	r7, #36	; 0x24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b082      	sub	sp, #8
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f7ff ff4c 	bl	8000c60 <__NVIC_SetPriorityGrouping>
}
 8000dc8:	bf00      	nop
 8000dca:	3708      	adds	r7, #8
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
 8000ddc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de2:	f7ff ff61 	bl	8000ca8 <__NVIC_GetPriorityGrouping>
 8000de6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000de8:	687a      	ldr	r2, [r7, #4]
 8000dea:	68b9      	ldr	r1, [r7, #8]
 8000dec:	6978      	ldr	r0, [r7, #20]
 8000dee:	f7ff ffb1 	bl	8000d54 <NVIC_EncodePriority>
 8000df2:	4602      	mov	r2, r0
 8000df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df8:	4611      	mov	r1, r2
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff ff80 	bl	8000d00 <__NVIC_SetPriority>
}
 8000e00:	bf00      	nop
 8000e02:	3718      	adds	r7, #24
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff ff54 	bl	8000cc4 <__NVIC_EnableIRQ>
}
 8000e1c:	bf00      	nop
 8000e1e:	3708      	adds	r7, #8
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000e32:	f7ff ff09 	bl	8000c48 <HAL_GetTick>
 8000e36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d008      	beq.n	8000e56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2280      	movs	r2, #128	; 0x80
 8000e48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e052      	b.n	8000efc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f022 0216 	bic.w	r2, r2, #22
 8000e64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	695a      	ldr	r2, [r3, #20]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d103      	bne.n	8000e86 <HAL_DMA_Abort+0x62>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d007      	beq.n	8000e96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f022 0208 	bic.w	r2, r2, #8
 8000e94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f022 0201 	bic.w	r2, r2, #1
 8000ea4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ea6:	e013      	b.n	8000ed0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ea8:	f7ff fece 	bl	8000c48 <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b05      	cmp	r3, #5
 8000eb4:	d90c      	bls.n	8000ed0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2220      	movs	r2, #32
 8000eba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	e015      	b.n	8000efc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1e4      	bne.n	8000ea8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ee2:	223f      	movs	r2, #63	; 0x3f
 8000ee4:	409a      	lsls	r2, r3
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2201      	movs	r2, #1
 8000eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d004      	beq.n	8000f22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2280      	movs	r2, #128	; 0x80
 8000f1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e00c      	b.n	8000f3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2205      	movs	r2, #5
 8000f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f022 0201 	bic.w	r2, r2, #1
 8000f38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr

08000f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b089      	sub	sp, #36	; 0x24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61fb      	str	r3, [r7, #28]
 8000f62:	e165      	b.n	8001230 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f64:	2201      	movs	r2, #1
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	697a      	ldr	r2, [r7, #20]
 8000f74:	4013      	ands	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	f040 8154 	bne.w	800122a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	f003 0303 	and.w	r3, r3, #3
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d005      	beq.n	8000f9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d130      	bne.n	8000ffc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43db      	mvns	r3, r3
 8000fac:	69ba      	ldr	r2, [r7, #24]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	68da      	ldr	r2, [r3, #12]
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	091b      	lsrs	r3, r3, #4
 8000fe6:	f003 0201 	and.w	r2, r3, #1
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0303 	and.w	r3, r3, #3
 8001004:	2b03      	cmp	r3, #3
 8001006:	d017      	beq.n	8001038 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	005b      	lsls	r3, r3, #1
 8001012:	2203      	movs	r2, #3
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f003 0303 	and.w	r3, r3, #3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d123      	bne.n	800108c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	08da      	lsrs	r2, r3, #3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3208      	adds	r2, #8
 800104c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001050:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	f003 0307 	and.w	r3, r3, #7
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	220f      	movs	r2, #15
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	691a      	ldr	r2, [r3, #16]
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4313      	orrs	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	08da      	lsrs	r2, r3, #3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3208      	adds	r2, #8
 8001086:	69b9      	ldr	r1, [r7, #24]
 8001088:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	2203      	movs	r2, #3
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	43db      	mvns	r3, r3
 800109e:	69ba      	ldr	r2, [r7, #24]
 80010a0:	4013      	ands	r3, r2
 80010a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 0203 	and.w	r2, r3, #3
 80010ac:	69fb      	ldr	r3, [r7, #28]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	f000 80ae 	beq.w	800122a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	4b5d      	ldr	r3, [pc, #372]	; (8001248 <HAL_GPIO_Init+0x300>)
 80010d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d6:	4a5c      	ldr	r2, [pc, #368]	; (8001248 <HAL_GPIO_Init+0x300>)
 80010d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010dc:	6453      	str	r3, [r2, #68]	; 0x44
 80010de:	4b5a      	ldr	r3, [pc, #360]	; (8001248 <HAL_GPIO_Init+0x300>)
 80010e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ea:	4a58      	ldr	r2, [pc, #352]	; (800124c <HAL_GPIO_Init+0x304>)
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	089b      	lsrs	r3, r3, #2
 80010f0:	3302      	adds	r3, #2
 80010f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	220f      	movs	r2, #15
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	69ba      	ldr	r2, [r7, #24]
 800110a:	4013      	ands	r3, r2
 800110c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a4f      	ldr	r2, [pc, #316]	; (8001250 <HAL_GPIO_Init+0x308>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d025      	beq.n	8001162 <HAL_GPIO_Init+0x21a>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a4e      	ldr	r2, [pc, #312]	; (8001254 <HAL_GPIO_Init+0x30c>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d01f      	beq.n	800115e <HAL_GPIO_Init+0x216>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a4d      	ldr	r2, [pc, #308]	; (8001258 <HAL_GPIO_Init+0x310>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d019      	beq.n	800115a <HAL_GPIO_Init+0x212>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a4c      	ldr	r2, [pc, #304]	; (800125c <HAL_GPIO_Init+0x314>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d013      	beq.n	8001156 <HAL_GPIO_Init+0x20e>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a4b      	ldr	r2, [pc, #300]	; (8001260 <HAL_GPIO_Init+0x318>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d00d      	beq.n	8001152 <HAL_GPIO_Init+0x20a>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4a      	ldr	r2, [pc, #296]	; (8001264 <HAL_GPIO_Init+0x31c>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d007      	beq.n	800114e <HAL_GPIO_Init+0x206>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a49      	ldr	r2, [pc, #292]	; (8001268 <HAL_GPIO_Init+0x320>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d101      	bne.n	800114a <HAL_GPIO_Init+0x202>
 8001146:	2306      	movs	r3, #6
 8001148:	e00c      	b.n	8001164 <HAL_GPIO_Init+0x21c>
 800114a:	2307      	movs	r3, #7
 800114c:	e00a      	b.n	8001164 <HAL_GPIO_Init+0x21c>
 800114e:	2305      	movs	r3, #5
 8001150:	e008      	b.n	8001164 <HAL_GPIO_Init+0x21c>
 8001152:	2304      	movs	r3, #4
 8001154:	e006      	b.n	8001164 <HAL_GPIO_Init+0x21c>
 8001156:	2303      	movs	r3, #3
 8001158:	e004      	b.n	8001164 <HAL_GPIO_Init+0x21c>
 800115a:	2302      	movs	r3, #2
 800115c:	e002      	b.n	8001164 <HAL_GPIO_Init+0x21c>
 800115e:	2301      	movs	r3, #1
 8001160:	e000      	b.n	8001164 <HAL_GPIO_Init+0x21c>
 8001162:	2300      	movs	r3, #0
 8001164:	69fa      	ldr	r2, [r7, #28]
 8001166:	f002 0203 	and.w	r2, r2, #3
 800116a:	0092      	lsls	r2, r2, #2
 800116c:	4093      	lsls	r3, r2
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4313      	orrs	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001174:	4935      	ldr	r1, [pc, #212]	; (800124c <HAL_GPIO_Init+0x304>)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	089b      	lsrs	r3, r3, #2
 800117a:	3302      	adds	r3, #2
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001182:	4b3a      	ldr	r3, [pc, #232]	; (800126c <HAL_GPIO_Init+0x324>)
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	43db      	mvns	r3, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4013      	ands	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011a6:	4a31      	ldr	r2, [pc, #196]	; (800126c <HAL_GPIO_Init+0x324>)
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011ac:	4b2f      	ldr	r3, [pc, #188]	; (800126c <HAL_GPIO_Init+0x324>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d003      	beq.n	80011d0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d0:	4a26      	ldr	r2, [pc, #152]	; (800126c <HAL_GPIO_Init+0x324>)
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011d6:	4b25      	ldr	r3, [pc, #148]	; (800126c <HAL_GPIO_Init+0x324>)
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	43db      	mvns	r3, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4013      	ands	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d003      	beq.n	80011fa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	4313      	orrs	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011fa:	4a1c      	ldr	r2, [pc, #112]	; (800126c <HAL_GPIO_Init+0x324>)
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001200:	4b1a      	ldr	r3, [pc, #104]	; (800126c <HAL_GPIO_Init+0x324>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	43db      	mvns	r3, r3
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	4013      	ands	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d003      	beq.n	8001224 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800121c:	69ba      	ldr	r2, [r7, #24]
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	4313      	orrs	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001224:	4a11      	ldr	r2, [pc, #68]	; (800126c <HAL_GPIO_Init+0x324>)
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	3301      	adds	r3, #1
 800122e:	61fb      	str	r3, [r7, #28]
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	2b0f      	cmp	r3, #15
 8001234:	f67f ae96 	bls.w	8000f64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001238:	bf00      	nop
 800123a:	bf00      	nop
 800123c:	3724      	adds	r7, #36	; 0x24
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	40023800 	.word	0x40023800
 800124c:	40013800 	.word	0x40013800
 8001250:	40020000 	.word	0x40020000
 8001254:	40020400 	.word	0x40020400
 8001258:	40020800 	.word	0x40020800
 800125c:	40020c00 	.word	0x40020c00
 8001260:	40021000 	.word	0x40021000
 8001264:	40021400 	.word	0x40021400
 8001268:	40021800 	.word	0x40021800
 800126c:	40013c00 	.word	0x40013c00

08001270 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	691a      	ldr	r2, [r3, #16]
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d002      	beq.n	800128e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001288:	2301      	movs	r3, #1
 800128a:	73fb      	strb	r3, [r7, #15]
 800128c:	e001      	b.n	8001292 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800128e:	2300      	movs	r3, #0
 8001290:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001292:	7bfb      	ldrb	r3, [r7, #15]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
 80012ac:	4613      	mov	r3, r2
 80012ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012b0:	787b      	ldrb	r3, [r7, #1]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d003      	beq.n	80012be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012b6:	887a      	ldrh	r2, [r7, #2]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012bc:	e003      	b.n	80012c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012be:	887b      	ldrh	r3, [r7, #2]
 80012c0:	041a      	lsls	r2, r3, #16
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	619a      	str	r2, [r3, #24]
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4603      	mov	r3, r0
 80012dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80012de:	4b08      	ldr	r3, [pc, #32]	; (8001300 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012e0:	695a      	ldr	r2, [r3, #20]
 80012e2:	88fb      	ldrh	r3, [r7, #6]
 80012e4:	4013      	ands	r3, r2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d006      	beq.n	80012f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012ea:	4a05      	ldr	r2, [pc, #20]	; (8001300 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012ec:	88fb      	ldrh	r3, [r7, #6]
 80012ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f004 fd94 	bl	8005e20 <HAL_GPIO_EXTI_Callback>
  }
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40013c00 	.word	0x40013c00

08001304 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d101      	bne.n	8001318 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e0cc      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001318:	4b68      	ldr	r3, [pc, #416]	; (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 030f 	and.w	r3, r3, #15
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	429a      	cmp	r2, r3
 8001324:	d90c      	bls.n	8001340 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001326:	4b65      	ldr	r3, [pc, #404]	; (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001328:	683a      	ldr	r2, [r7, #0]
 800132a:	b2d2      	uxtb	r2, r2
 800132c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800132e:	4b63      	ldr	r3, [pc, #396]	; (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	683a      	ldr	r2, [r7, #0]
 8001338:	429a      	cmp	r2, r3
 800133a:	d001      	beq.n	8001340 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e0b8      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0302 	and.w	r3, r3, #2
 8001348:	2b00      	cmp	r3, #0
 800134a:	d020      	beq.n	800138e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	2b00      	cmp	r3, #0
 8001356:	d005      	beq.n	8001364 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001358:	4b59      	ldr	r3, [pc, #356]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	4a58      	ldr	r2, [pc, #352]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800135e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001362:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0308 	and.w	r3, r3, #8
 800136c:	2b00      	cmp	r3, #0
 800136e:	d005      	beq.n	800137c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001370:	4b53      	ldr	r3, [pc, #332]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	4a52      	ldr	r2, [pc, #328]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001376:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800137a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800137c:	4b50      	ldr	r3, [pc, #320]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	494d      	ldr	r1, [pc, #308]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800138a:	4313      	orrs	r3, r2
 800138c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	2b00      	cmp	r3, #0
 8001398:	d044      	beq.n	8001424 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d107      	bne.n	80013b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a2:	4b47      	ldr	r3, [pc, #284]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d119      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e07f      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d003      	beq.n	80013c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013be:	2b03      	cmp	r3, #3
 80013c0:	d107      	bne.n	80013d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c2:	4b3f      	ldr	r3, [pc, #252]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d109      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e06f      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d2:	4b3b      	ldr	r3, [pc, #236]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0302 	and.w	r3, r3, #2
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e067      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013e2:	4b37      	ldr	r3, [pc, #220]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f023 0203 	bic.w	r2, r3, #3
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	4934      	ldr	r1, [pc, #208]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f4:	f7ff fc28 	bl	8000c48 <HAL_GetTick>
 80013f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013fa:	e00a      	b.n	8001412 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013fc:	f7ff fc24 	bl	8000c48 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	f241 3288 	movw	r2, #5000	; 0x1388
 800140a:	4293      	cmp	r3, r2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e04f      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001412:	4b2b      	ldr	r3, [pc, #172]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f003 020c 	and.w	r2, r3, #12
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	429a      	cmp	r2, r3
 8001422:	d1eb      	bne.n	80013fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001424:	4b25      	ldr	r3, [pc, #148]	; (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 030f 	and.w	r3, r3, #15
 800142c:	683a      	ldr	r2, [r7, #0]
 800142e:	429a      	cmp	r2, r3
 8001430:	d20c      	bcs.n	800144c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001432:	4b22      	ldr	r3, [pc, #136]	; (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 8001434:	683a      	ldr	r2, [r7, #0]
 8001436:	b2d2      	uxtb	r2, r2
 8001438:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800143a:	4b20      	ldr	r3, [pc, #128]	; (80014bc <HAL_RCC_ClockConfig+0x1b8>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 030f 	and.w	r3, r3, #15
 8001442:	683a      	ldr	r2, [r7, #0]
 8001444:	429a      	cmp	r2, r3
 8001446:	d001      	beq.n	800144c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e032      	b.n	80014b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	2b00      	cmp	r3, #0
 8001456:	d008      	beq.n	800146a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001458:	4b19      	ldr	r3, [pc, #100]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	4916      	ldr	r1, [pc, #88]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001466:	4313      	orrs	r3, r2
 8001468:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b00      	cmp	r3, #0
 8001474:	d009      	beq.n	800148a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001476:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	691b      	ldr	r3, [r3, #16]
 8001482:	00db      	lsls	r3, r3, #3
 8001484:	490e      	ldr	r1, [pc, #56]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001486:	4313      	orrs	r3, r2
 8001488:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800148a:	f000 f887 	bl	800159c <HAL_RCC_GetSysClockFreq>
 800148e:	4602      	mov	r2, r0
 8001490:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	091b      	lsrs	r3, r3, #4
 8001496:	f003 030f 	and.w	r3, r3, #15
 800149a:	490a      	ldr	r1, [pc, #40]	; (80014c4 <HAL_RCC_ClockConfig+0x1c0>)
 800149c:	5ccb      	ldrb	r3, [r1, r3]
 800149e:	fa22 f303 	lsr.w	r3, r2, r3
 80014a2:	4a09      	ldr	r2, [pc, #36]	; (80014c8 <HAL_RCC_ClockConfig+0x1c4>)
 80014a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80014a6:	4b09      	ldr	r3, [pc, #36]	; (80014cc <HAL_RCC_ClockConfig+0x1c8>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff fa80 	bl	80009b0 <HAL_InitTick>

  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40023c00 	.word	0x40023c00
 80014c0:	40023800 	.word	0x40023800
 80014c4:	08006cd0 	.word	0x08006cd0
 80014c8:	20000000 	.word	0x20000000
 80014cc:	20000004 	.word	0x20000004

080014d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80014d6:	681b      	ldr	r3, [r3, #0]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	20000000 	.word	0x20000000

080014e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80014ec:	f7ff fff0 	bl	80014d0 <HAL_RCC_GetHCLKFreq>
 80014f0:	4602      	mov	r2, r0
 80014f2:	4b05      	ldr	r3, [pc, #20]	; (8001508 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	0a9b      	lsrs	r3, r3, #10
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	4903      	ldr	r1, [pc, #12]	; (800150c <HAL_RCC_GetPCLK1Freq+0x24>)
 80014fe:	5ccb      	ldrb	r3, [r1, r3]
 8001500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001504:	4618      	mov	r0, r3
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40023800 	.word	0x40023800
 800150c:	08006ce0 	.word	0x08006ce0

08001510 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001514:	f7ff ffdc 	bl	80014d0 <HAL_RCC_GetHCLKFreq>
 8001518:	4602      	mov	r2, r0
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <HAL_RCC_GetPCLK2Freq+0x20>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	0b5b      	lsrs	r3, r3, #13
 8001520:	f003 0307 	and.w	r3, r3, #7
 8001524:	4903      	ldr	r1, [pc, #12]	; (8001534 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001526:	5ccb      	ldrb	r3, [r1, r3]
 8001528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800152c:	4618      	mov	r0, r3
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40023800 	.word	0x40023800
 8001534:	08006ce0 	.word	0x08006ce0

08001538 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	220f      	movs	r2, #15
 8001546:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001548:	4b12      	ldr	r3, [pc, #72]	; (8001594 <HAL_RCC_GetClockConfig+0x5c>)
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	f003 0203 	and.w	r2, r3, #3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001554:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <HAL_RCC_GetClockConfig+0x5c>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <HAL_RCC_GetClockConfig+0x5c>)
 8001562:	689b      	ldr	r3, [r3, #8]
 8001564:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_RCC_GetClockConfig+0x5c>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	08db      	lsrs	r3, r3, #3
 8001572:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800157a:	4b07      	ldr	r3, [pc, #28]	; (8001598 <HAL_RCC_GetClockConfig+0x60>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 020f 	and.w	r2, r3, #15
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	601a      	str	r2, [r3, #0]
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40023800 	.word	0x40023800
 8001598:	40023c00 	.word	0x40023c00

0800159c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800159c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015a0:	b0ae      	sub	sp, #184	; 0xb8
 80015a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80015a4:	2300      	movs	r3, #0
 80015a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80015aa:	2300      	movs	r3, #0
 80015ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80015bc:	2300      	movs	r3, #0
 80015be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015c2:	4bcb      	ldr	r3, [pc, #812]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f003 030c 	and.w	r3, r3, #12
 80015ca:	2b0c      	cmp	r3, #12
 80015cc:	f200 8206 	bhi.w	80019dc <HAL_RCC_GetSysClockFreq+0x440>
 80015d0:	a201      	add	r2, pc, #4	; (adr r2, 80015d8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80015d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d6:	bf00      	nop
 80015d8:	0800160d 	.word	0x0800160d
 80015dc:	080019dd 	.word	0x080019dd
 80015e0:	080019dd 	.word	0x080019dd
 80015e4:	080019dd 	.word	0x080019dd
 80015e8:	08001615 	.word	0x08001615
 80015ec:	080019dd 	.word	0x080019dd
 80015f0:	080019dd 	.word	0x080019dd
 80015f4:	080019dd 	.word	0x080019dd
 80015f8:	0800161d 	.word	0x0800161d
 80015fc:	080019dd 	.word	0x080019dd
 8001600:	080019dd 	.word	0x080019dd
 8001604:	080019dd 	.word	0x080019dd
 8001608:	0800180d 	.word	0x0800180d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800160c:	4bb9      	ldr	r3, [pc, #740]	; (80018f4 <HAL_RCC_GetSysClockFreq+0x358>)
 800160e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001612:	e1e7      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001614:	4bb8      	ldr	r3, [pc, #736]	; (80018f8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001616:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800161a:	e1e3      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800161c:	4bb4      	ldr	r3, [pc, #720]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001624:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001628:	4bb1      	ldr	r3, [pc, #708]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d071      	beq.n	8001718 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001634:	4bae      	ldr	r3, [pc, #696]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	099b      	lsrs	r3, r3, #6
 800163a:	2200      	movs	r2, #0
 800163c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001640:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001644:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001648:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800164c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001656:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800165a:	4622      	mov	r2, r4
 800165c:	462b      	mov	r3, r5
 800165e:	f04f 0000 	mov.w	r0, #0
 8001662:	f04f 0100 	mov.w	r1, #0
 8001666:	0159      	lsls	r1, r3, #5
 8001668:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800166c:	0150      	lsls	r0, r2, #5
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4621      	mov	r1, r4
 8001674:	1a51      	subs	r1, r2, r1
 8001676:	6439      	str	r1, [r7, #64]	; 0x40
 8001678:	4629      	mov	r1, r5
 800167a:	eb63 0301 	sbc.w	r3, r3, r1
 800167e:	647b      	str	r3, [r7, #68]	; 0x44
 8001680:	f04f 0200 	mov.w	r2, #0
 8001684:	f04f 0300 	mov.w	r3, #0
 8001688:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800168c:	4649      	mov	r1, r9
 800168e:	018b      	lsls	r3, r1, #6
 8001690:	4641      	mov	r1, r8
 8001692:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001696:	4641      	mov	r1, r8
 8001698:	018a      	lsls	r2, r1, #6
 800169a:	4641      	mov	r1, r8
 800169c:	1a51      	subs	r1, r2, r1
 800169e:	63b9      	str	r1, [r7, #56]	; 0x38
 80016a0:	4649      	mov	r1, r9
 80016a2:	eb63 0301 	sbc.w	r3, r3, r1
 80016a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80016b4:	4649      	mov	r1, r9
 80016b6:	00cb      	lsls	r3, r1, #3
 80016b8:	4641      	mov	r1, r8
 80016ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80016be:	4641      	mov	r1, r8
 80016c0:	00ca      	lsls	r2, r1, #3
 80016c2:	4610      	mov	r0, r2
 80016c4:	4619      	mov	r1, r3
 80016c6:	4603      	mov	r3, r0
 80016c8:	4622      	mov	r2, r4
 80016ca:	189b      	adds	r3, r3, r2
 80016cc:	633b      	str	r3, [r7, #48]	; 0x30
 80016ce:	462b      	mov	r3, r5
 80016d0:	460a      	mov	r2, r1
 80016d2:	eb42 0303 	adc.w	r3, r2, r3
 80016d6:	637b      	str	r3, [r7, #52]	; 0x34
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80016e4:	4629      	mov	r1, r5
 80016e6:	024b      	lsls	r3, r1, #9
 80016e8:	4621      	mov	r1, r4
 80016ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016ee:	4621      	mov	r1, r4
 80016f0:	024a      	lsls	r2, r1, #9
 80016f2:	4610      	mov	r0, r2
 80016f4:	4619      	mov	r1, r3
 80016f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80016fa:	2200      	movs	r2, #0
 80016fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001700:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001704:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001708:	f7fe fdda 	bl	80002c0 <__aeabi_uldivmod>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4613      	mov	r3, r2
 8001712:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001716:	e067      	b.n	80017e8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001718:	4b75      	ldr	r3, [pc, #468]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	099b      	lsrs	r3, r3, #6
 800171e:	2200      	movs	r2, #0
 8001720:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001724:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001728:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800172c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001730:	67bb      	str	r3, [r7, #120]	; 0x78
 8001732:	2300      	movs	r3, #0
 8001734:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001736:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800173a:	4622      	mov	r2, r4
 800173c:	462b      	mov	r3, r5
 800173e:	f04f 0000 	mov.w	r0, #0
 8001742:	f04f 0100 	mov.w	r1, #0
 8001746:	0159      	lsls	r1, r3, #5
 8001748:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800174c:	0150      	lsls	r0, r2, #5
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4621      	mov	r1, r4
 8001754:	1a51      	subs	r1, r2, r1
 8001756:	62b9      	str	r1, [r7, #40]	; 0x28
 8001758:	4629      	mov	r1, r5
 800175a:	eb63 0301 	sbc.w	r3, r3, r1
 800175e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800176c:	4649      	mov	r1, r9
 800176e:	018b      	lsls	r3, r1, #6
 8001770:	4641      	mov	r1, r8
 8001772:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001776:	4641      	mov	r1, r8
 8001778:	018a      	lsls	r2, r1, #6
 800177a:	4641      	mov	r1, r8
 800177c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001780:	4649      	mov	r1, r9
 8001782:	eb63 0b01 	sbc.w	fp, r3, r1
 8001786:	f04f 0200 	mov.w	r2, #0
 800178a:	f04f 0300 	mov.w	r3, #0
 800178e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001792:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001796:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800179a:	4692      	mov	sl, r2
 800179c:	469b      	mov	fp, r3
 800179e:	4623      	mov	r3, r4
 80017a0:	eb1a 0303 	adds.w	r3, sl, r3
 80017a4:	623b      	str	r3, [r7, #32]
 80017a6:	462b      	mov	r3, r5
 80017a8:	eb4b 0303 	adc.w	r3, fp, r3
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80017ba:	4629      	mov	r1, r5
 80017bc:	028b      	lsls	r3, r1, #10
 80017be:	4621      	mov	r1, r4
 80017c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017c4:	4621      	mov	r1, r4
 80017c6:	028a      	lsls	r2, r1, #10
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017d0:	2200      	movs	r2, #0
 80017d2:	673b      	str	r3, [r7, #112]	; 0x70
 80017d4:	677a      	str	r2, [r7, #116]	; 0x74
 80017d6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80017da:	f7fe fd71 	bl	80002c0 <__aeabi_uldivmod>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4613      	mov	r3, r2
 80017e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80017e8:	4b41      	ldr	r3, [pc, #260]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	0c1b      	lsrs	r3, r3, #16
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	3301      	adds	r3, #1
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80017fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80017fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001802:	fbb2 f3f3 	udiv	r3, r2, r3
 8001806:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800180a:	e0eb      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800180c:	4b38      	ldr	r3, [pc, #224]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001814:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001818:	4b35      	ldr	r3, [pc, #212]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d06b      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001824:	4b32      	ldr	r3, [pc, #200]	; (80018f0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	099b      	lsrs	r3, r3, #6
 800182a:	2200      	movs	r2, #0
 800182c:	66bb      	str	r3, [r7, #104]	; 0x68
 800182e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001830:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001836:	663b      	str	r3, [r7, #96]	; 0x60
 8001838:	2300      	movs	r3, #0
 800183a:	667b      	str	r3, [r7, #100]	; 0x64
 800183c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001840:	4622      	mov	r2, r4
 8001842:	462b      	mov	r3, r5
 8001844:	f04f 0000 	mov.w	r0, #0
 8001848:	f04f 0100 	mov.w	r1, #0
 800184c:	0159      	lsls	r1, r3, #5
 800184e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001852:	0150      	lsls	r0, r2, #5
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	4621      	mov	r1, r4
 800185a:	1a51      	subs	r1, r2, r1
 800185c:	61b9      	str	r1, [r7, #24]
 800185e:	4629      	mov	r1, r5
 8001860:	eb63 0301 	sbc.w	r3, r3, r1
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	f04f 0200 	mov.w	r2, #0
 800186a:	f04f 0300 	mov.w	r3, #0
 800186e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001872:	4659      	mov	r1, fp
 8001874:	018b      	lsls	r3, r1, #6
 8001876:	4651      	mov	r1, sl
 8001878:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800187c:	4651      	mov	r1, sl
 800187e:	018a      	lsls	r2, r1, #6
 8001880:	4651      	mov	r1, sl
 8001882:	ebb2 0801 	subs.w	r8, r2, r1
 8001886:	4659      	mov	r1, fp
 8001888:	eb63 0901 	sbc.w	r9, r3, r1
 800188c:	f04f 0200 	mov.w	r2, #0
 8001890:	f04f 0300 	mov.w	r3, #0
 8001894:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001898:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800189c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018a0:	4690      	mov	r8, r2
 80018a2:	4699      	mov	r9, r3
 80018a4:	4623      	mov	r3, r4
 80018a6:	eb18 0303 	adds.w	r3, r8, r3
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	462b      	mov	r3, r5
 80018ae:	eb49 0303 	adc.w	r3, r9, r3
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	f04f 0300 	mov.w	r3, #0
 80018bc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80018c0:	4629      	mov	r1, r5
 80018c2:	024b      	lsls	r3, r1, #9
 80018c4:	4621      	mov	r1, r4
 80018c6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80018ca:	4621      	mov	r1, r4
 80018cc:	024a      	lsls	r2, r1, #9
 80018ce:	4610      	mov	r0, r2
 80018d0:	4619      	mov	r1, r3
 80018d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018d6:	2200      	movs	r2, #0
 80018d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80018da:	65fa      	str	r2, [r7, #92]	; 0x5c
 80018dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80018e0:	f7fe fcee 	bl	80002c0 <__aeabi_uldivmod>
 80018e4:	4602      	mov	r2, r0
 80018e6:	460b      	mov	r3, r1
 80018e8:	4613      	mov	r3, r2
 80018ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80018ee:	e065      	b.n	80019bc <HAL_RCC_GetSysClockFreq+0x420>
 80018f0:	40023800 	.word	0x40023800
 80018f4:	00f42400 	.word	0x00f42400
 80018f8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018fc:	4b3d      	ldr	r3, [pc, #244]	; (80019f4 <HAL_RCC_GetSysClockFreq+0x458>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	099b      	lsrs	r3, r3, #6
 8001902:	2200      	movs	r2, #0
 8001904:	4618      	mov	r0, r3
 8001906:	4611      	mov	r1, r2
 8001908:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800190c:	653b      	str	r3, [r7, #80]	; 0x50
 800190e:	2300      	movs	r3, #0
 8001910:	657b      	str	r3, [r7, #84]	; 0x54
 8001912:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001916:	4642      	mov	r2, r8
 8001918:	464b      	mov	r3, r9
 800191a:	f04f 0000 	mov.w	r0, #0
 800191e:	f04f 0100 	mov.w	r1, #0
 8001922:	0159      	lsls	r1, r3, #5
 8001924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001928:	0150      	lsls	r0, r2, #5
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4641      	mov	r1, r8
 8001930:	1a51      	subs	r1, r2, r1
 8001932:	60b9      	str	r1, [r7, #8]
 8001934:	4649      	mov	r1, r9
 8001936:	eb63 0301 	sbc.w	r3, r3, r1
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	f04f 0200 	mov.w	r2, #0
 8001940:	f04f 0300 	mov.w	r3, #0
 8001944:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001948:	4659      	mov	r1, fp
 800194a:	018b      	lsls	r3, r1, #6
 800194c:	4651      	mov	r1, sl
 800194e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001952:	4651      	mov	r1, sl
 8001954:	018a      	lsls	r2, r1, #6
 8001956:	4651      	mov	r1, sl
 8001958:	1a54      	subs	r4, r2, r1
 800195a:	4659      	mov	r1, fp
 800195c:	eb63 0501 	sbc.w	r5, r3, r1
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	00eb      	lsls	r3, r5, #3
 800196a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800196e:	00e2      	lsls	r2, r4, #3
 8001970:	4614      	mov	r4, r2
 8001972:	461d      	mov	r5, r3
 8001974:	4643      	mov	r3, r8
 8001976:	18e3      	adds	r3, r4, r3
 8001978:	603b      	str	r3, [r7, #0]
 800197a:	464b      	mov	r3, r9
 800197c:	eb45 0303 	adc.w	r3, r5, r3
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	f04f 0300 	mov.w	r3, #0
 800198a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800198e:	4629      	mov	r1, r5
 8001990:	028b      	lsls	r3, r1, #10
 8001992:	4621      	mov	r1, r4
 8001994:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001998:	4621      	mov	r1, r4
 800199a:	028a      	lsls	r2, r1, #10
 800199c:	4610      	mov	r0, r2
 800199e:	4619      	mov	r1, r3
 80019a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80019a4:	2200      	movs	r2, #0
 80019a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80019a8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80019aa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80019ae:	f7fe fc87 	bl	80002c0 <__aeabi_uldivmod>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4613      	mov	r3, r2
 80019b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80019bc:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <HAL_RCC_GetSysClockFreq+0x458>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	0f1b      	lsrs	r3, r3, #28
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80019ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80019ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80019d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80019da:	e003      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019dc:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80019de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80019e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	37b8      	adds	r7, #184	; 0xb8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019f2:	bf00      	nop
 80019f4:	40023800 	.word	0x40023800
 80019f8:	00f42400 	.word	0x00f42400

080019fc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e28d      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f000 8083 	beq.w	8001b22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001a1c:	4b94      	ldr	r3, [pc, #592]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f003 030c 	and.w	r3, r3, #12
 8001a24:	2b04      	cmp	r3, #4
 8001a26:	d019      	beq.n	8001a5c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001a28:	4b91      	ldr	r3, [pc, #580]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001a30:	2b08      	cmp	r3, #8
 8001a32:	d106      	bne.n	8001a42 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001a34:	4b8e      	ldr	r3, [pc, #568]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a40:	d00c      	beq.n	8001a5c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a42:	4b8b      	ldr	r3, [pc, #556]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001a4a:	2b0c      	cmp	r3, #12
 8001a4c:	d112      	bne.n	8001a74 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a4e:	4b88      	ldr	r3, [pc, #544]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a5a:	d10b      	bne.n	8001a74 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a5c:	4b84      	ldr	r3, [pc, #528]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d05b      	beq.n	8001b20 <HAL_RCC_OscConfig+0x124>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d157      	bne.n	8001b20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e25a      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a7c:	d106      	bne.n	8001a8c <HAL_RCC_OscConfig+0x90>
 8001a7e:	4b7c      	ldr	r3, [pc, #496]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a7b      	ldr	r2, [pc, #492]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	e01d      	b.n	8001ac8 <HAL_RCC_OscConfig+0xcc>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a94:	d10c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0xb4>
 8001a96:	4b76      	ldr	r3, [pc, #472]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a75      	ldr	r2, [pc, #468]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001a9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	4b73      	ldr	r3, [pc, #460]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a72      	ldr	r2, [pc, #456]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001aac:	6013      	str	r3, [r2, #0]
 8001aae:	e00b      	b.n	8001ac8 <HAL_RCC_OscConfig+0xcc>
 8001ab0:	4b6f      	ldr	r3, [pc, #444]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a6e      	ldr	r2, [pc, #440]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001aba:	6013      	str	r3, [r2, #0]
 8001abc:	4b6c      	ldr	r3, [pc, #432]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a6b      	ldr	r2, [pc, #428]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001ac2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d013      	beq.n	8001af8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad0:	f7ff f8ba 	bl	8000c48 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ad8:	f7ff f8b6 	bl	8000c48 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b64      	cmp	r3, #100	; 0x64
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e21f      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aea:	4b61      	ldr	r3, [pc, #388]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0xdc>
 8001af6:	e014      	b.n	8001b22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff f8a6 	bl	8000c48 <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b00:	f7ff f8a2 	bl	8000c48 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b64      	cmp	r3, #100	; 0x64
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e20b      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b12:	4b57      	ldr	r3, [pc, #348]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f0      	bne.n	8001b00 <HAL_RCC_OscConfig+0x104>
 8001b1e:	e000      	b.n	8001b22 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d06f      	beq.n	8001c0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001b2e:	4b50      	ldr	r3, [pc, #320]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f003 030c 	and.w	r3, r3, #12
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d017      	beq.n	8001b6a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001b3a:	4b4d      	ldr	r3, [pc, #308]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001b42:	2b08      	cmp	r3, #8
 8001b44:	d105      	bne.n	8001b52 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001b46:	4b4a      	ldr	r3, [pc, #296]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00b      	beq.n	8001b6a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b52:	4b47      	ldr	r3, [pc, #284]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001b5a:	2b0c      	cmp	r3, #12
 8001b5c:	d11c      	bne.n	8001b98 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b5e:	4b44      	ldr	r3, [pc, #272]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d116      	bne.n	8001b98 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b6a:	4b41      	ldr	r3, [pc, #260]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d005      	beq.n	8001b82 <HAL_RCC_OscConfig+0x186>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d001      	beq.n	8001b82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e1d3      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b82:	4b3b      	ldr	r3, [pc, #236]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	4937      	ldr	r1, [pc, #220]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b96:	e03a      	b.n	8001c0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d020      	beq.n	8001be2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ba0:	4b34      	ldr	r3, [pc, #208]	; (8001c74 <HAL_RCC_OscConfig+0x278>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba6:	f7ff f84f 	bl	8000c48 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bae:	f7ff f84b 	bl	8000c48 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e1b4      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc0:	4b2b      	ldr	r3, [pc, #172]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bcc:	4b28      	ldr	r3, [pc, #160]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	4925      	ldr	r1, [pc, #148]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	600b      	str	r3, [r1, #0]
 8001be0:	e015      	b.n	8001c0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001be2:	4b24      	ldr	r3, [pc, #144]	; (8001c74 <HAL_RCC_OscConfig+0x278>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be8:	f7ff f82e 	bl	8000c48 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bf0:	f7ff f82a 	bl	8000c48 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e193      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c02:	4b1b      	ldr	r3, [pc, #108]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1f0      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0308 	and.w	r3, r3, #8
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d036      	beq.n	8001c88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d016      	beq.n	8001c50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <HAL_RCC_OscConfig+0x27c>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c28:	f7ff f80e 	bl	8000c48 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c30:	f7ff f80a 	bl	8000c48 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e173      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c42:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <HAL_RCC_OscConfig+0x274>)
 8001c44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d0f0      	beq.n	8001c30 <HAL_RCC_OscConfig+0x234>
 8001c4e:	e01b      	b.n	8001c88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c50:	4b09      	ldr	r3, [pc, #36]	; (8001c78 <HAL_RCC_OscConfig+0x27c>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c56:	f7fe fff7 	bl	8000c48 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c5c:	e00e      	b.n	8001c7c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c5e:	f7fe fff3 	bl	8000c48 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d907      	bls.n	8001c7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e15c      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
 8001c70:	40023800 	.word	0x40023800
 8001c74:	42470000 	.word	0x42470000
 8001c78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c7c:	4b8a      	ldr	r3, [pc, #552]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001c7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d1ea      	bne.n	8001c5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	f000 8097 	beq.w	8001dc4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c96:	2300      	movs	r3, #0
 8001c98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c9a:	4b83      	ldr	r3, [pc, #524]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d10f      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
 8001caa:	4b7f      	ldr	r3, [pc, #508]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	4a7e      	ldr	r2, [pc, #504]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001cb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb6:	4b7c      	ldr	r3, [pc, #496]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	60bb      	str	r3, [r7, #8]
 8001cc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc6:	4b79      	ldr	r3, [pc, #484]	; (8001eac <HAL_RCC_OscConfig+0x4b0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d118      	bne.n	8001d04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cd2:	4b76      	ldr	r3, [pc, #472]	; (8001eac <HAL_RCC_OscConfig+0x4b0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a75      	ldr	r2, [pc, #468]	; (8001eac <HAL_RCC_OscConfig+0x4b0>)
 8001cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cde:	f7fe ffb3 	bl	8000c48 <HAL_GetTick>
 8001ce2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce4:	e008      	b.n	8001cf8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ce6:	f7fe ffaf 	bl	8000c48 <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d901      	bls.n	8001cf8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e118      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf8:	4b6c      	ldr	r3, [pc, #432]	; (8001eac <HAL_RCC_OscConfig+0x4b0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0f0      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d106      	bne.n	8001d1a <HAL_RCC_OscConfig+0x31e>
 8001d0c:	4b66      	ldr	r3, [pc, #408]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d10:	4a65      	ldr	r2, [pc, #404]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d12:	f043 0301 	orr.w	r3, r3, #1
 8001d16:	6713      	str	r3, [r2, #112]	; 0x70
 8001d18:	e01c      	b.n	8001d54 <HAL_RCC_OscConfig+0x358>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	2b05      	cmp	r3, #5
 8001d20:	d10c      	bne.n	8001d3c <HAL_RCC_OscConfig+0x340>
 8001d22:	4b61      	ldr	r3, [pc, #388]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d26:	4a60      	ldr	r2, [pc, #384]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d28:	f043 0304 	orr.w	r3, r3, #4
 8001d2c:	6713      	str	r3, [r2, #112]	; 0x70
 8001d2e:	4b5e      	ldr	r3, [pc, #376]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d32:	4a5d      	ldr	r2, [pc, #372]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d34:	f043 0301 	orr.w	r3, r3, #1
 8001d38:	6713      	str	r3, [r2, #112]	; 0x70
 8001d3a:	e00b      	b.n	8001d54 <HAL_RCC_OscConfig+0x358>
 8001d3c:	4b5a      	ldr	r3, [pc, #360]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d40:	4a59      	ldr	r2, [pc, #356]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d42:	f023 0301 	bic.w	r3, r3, #1
 8001d46:	6713      	str	r3, [r2, #112]	; 0x70
 8001d48:	4b57      	ldr	r3, [pc, #348]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d4c:	4a56      	ldr	r2, [pc, #344]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d4e:	f023 0304 	bic.w	r3, r3, #4
 8001d52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d015      	beq.n	8001d88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5c:	f7fe ff74 	bl	8000c48 <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d62:	e00a      	b.n	8001d7a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d64:	f7fe ff70 	bl	8000c48 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e0d7      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d7a:	4b4b      	ldr	r3, [pc, #300]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d0ee      	beq.n	8001d64 <HAL_RCC_OscConfig+0x368>
 8001d86:	e014      	b.n	8001db2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d88:	f7fe ff5e 	bl	8000c48 <HAL_GetTick>
 8001d8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d8e:	e00a      	b.n	8001da6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d90:	f7fe ff5a 	bl	8000c48 <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e0c1      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001da6:	4b40      	ldr	r3, [pc, #256]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1ee      	bne.n	8001d90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001db2:	7dfb      	ldrb	r3, [r7, #23]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d105      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db8:	4b3b      	ldr	r3, [pc, #236]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbc:	4a3a      	ldr	r2, [pc, #232]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001dbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f000 80ad 	beq.w	8001f28 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001dce:	4b36      	ldr	r3, [pc, #216]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 030c 	and.w	r3, r3, #12
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	d060      	beq.n	8001e9c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d145      	bne.n	8001e6e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de2:	4b33      	ldr	r3, [pc, #204]	; (8001eb0 <HAL_RCC_OscConfig+0x4b4>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de8:	f7fe ff2e 	bl	8000c48 <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df0:	f7fe ff2a 	bl	8000c48 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b02      	cmp	r3, #2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e093      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e02:	4b29      	ldr	r3, [pc, #164]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d1f0      	bne.n	8001df0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	69da      	ldr	r2, [r3, #28]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	431a      	orrs	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	019b      	lsls	r3, r3, #6
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e24:	085b      	lsrs	r3, r3, #1
 8001e26:	3b01      	subs	r3, #1
 8001e28:	041b      	lsls	r3, r3, #16
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e30:	061b      	lsls	r3, r3, #24
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e38:	071b      	lsls	r3, r3, #28
 8001e3a:	491b      	ldr	r1, [pc, #108]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e40:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <HAL_RCC_OscConfig+0x4b4>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e46:	f7fe feff 	bl	8000c48 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7fe fefb 	bl	8000c48 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e064      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e60:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x452>
 8001e6c:	e05c      	b.n	8001f28 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6e:	4b10      	ldr	r3, [pc, #64]	; (8001eb0 <HAL_RCC_OscConfig+0x4b4>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e74:	f7fe fee8 	bl	8000c48 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e7c:	f7fe fee4 	bl	8000c48 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e04d      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e8e:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <HAL_RCC_OscConfig+0x4ac>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x480>
 8001e9a:	e045      	b.n	8001f28 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d107      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e040      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
 8001ea8:	40023800 	.word	0x40023800
 8001eac:	40007000 	.word	0x40007000
 8001eb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001eb4:	4b1f      	ldr	r3, [pc, #124]	; (8001f34 <HAL_RCC_OscConfig+0x538>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d030      	beq.n	8001f24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d129      	bne.n	8001f24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d122      	bne.n	8001f24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001eea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d119      	bne.n	8001f24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efa:	085b      	lsrs	r3, r3, #1
 8001efc:	3b01      	subs	r3, #1
 8001efe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d10f      	bne.n	8001f24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f10:	429a      	cmp	r2, r3
 8001f12:	d107      	bne.n	8001f24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d001      	beq.n	8001f28 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e000      	b.n	8001f2a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40023800 	.word	0x40023800

08001f38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e041      	b.n	8001fce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d106      	bne.n	8001f64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f839 	bl	8001fd6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2202      	movs	r2, #2
 8001f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	3304      	adds	r3, #4
 8001f74:	4619      	mov	r1, r3
 8001f76:	4610      	mov	r0, r2
 8001f78:	f000 f9d8 	bl	800232c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	b083      	sub	sp, #12
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
	...

08001fec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d001      	beq.n	8002004 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e04e      	b.n	80020a2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2202      	movs	r2, #2
 8002008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f042 0201 	orr.w	r2, r2, #1
 800201a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a23      	ldr	r2, [pc, #140]	; (80020b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d022      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x80>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800202e:	d01d      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x80>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a1f      	ldr	r2, [pc, #124]	; (80020b4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d018      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x80>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a1e      	ldr	r2, [pc, #120]	; (80020b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d013      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x80>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a1c      	ldr	r2, [pc, #112]	; (80020bc <HAL_TIM_Base_Start_IT+0xd0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00e      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x80>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a1b      	ldr	r2, [pc, #108]	; (80020c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d009      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x80>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a19      	ldr	r2, [pc, #100]	; (80020c4 <HAL_TIM_Base_Start_IT+0xd8>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d004      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x80>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a18      	ldr	r2, [pc, #96]	; (80020c8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d111      	bne.n	8002090 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2b06      	cmp	r3, #6
 800207c:	d010      	beq.n	80020a0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f042 0201 	orr.w	r2, r2, #1
 800208c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800208e:	e007      	b.n	80020a0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 0201 	orr.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40010000 	.word	0x40010000
 80020b4:	40000400 	.word	0x40000400
 80020b8:	40000800 	.word	0x40000800
 80020bc:	40000c00 	.word	0x40000c00
 80020c0:	40010400 	.word	0x40010400
 80020c4:	40014000 	.word	0x40014000
 80020c8:	40001800 	.word	0x40001800

080020cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d122      	bne.n	8002128 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d11b      	bne.n	8002128 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f06f 0202 	mvn.w	r2, #2
 80020f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f8ee 	bl	80022f0 <HAL_TIM_IC_CaptureCallback>
 8002114:	e005      	b.n	8002122 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f8e0 	bl	80022dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f8f1 	bl	8002304 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	2b04      	cmp	r3, #4
 8002134:	d122      	bne.n	800217c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b04      	cmp	r3, #4
 8002142:	d11b      	bne.n	800217c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f06f 0204 	mvn.w	r2, #4
 800214c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2202      	movs	r2, #2
 8002152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f8c4 	bl	80022f0 <HAL_TIM_IC_CaptureCallback>
 8002168:	e005      	b.n	8002176 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f8b6 	bl	80022dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f8c7 	bl	8002304 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b08      	cmp	r3, #8
 8002188:	d122      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f003 0308 	and.w	r3, r3, #8
 8002194:	2b08      	cmp	r3, #8
 8002196:	d11b      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f06f 0208 	mvn.w	r2, #8
 80021a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2204      	movs	r2, #4
 80021a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f89a 	bl	80022f0 <HAL_TIM_IC_CaptureCallback>
 80021bc:	e005      	b.n	80021ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f88c 	bl	80022dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f89d 	bl	8002304 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	f003 0310 	and.w	r3, r3, #16
 80021da:	2b10      	cmp	r3, #16
 80021dc:	d122      	bne.n	8002224 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	f003 0310 	and.w	r3, r3, #16
 80021e8:	2b10      	cmp	r3, #16
 80021ea:	d11b      	bne.n	8002224 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f06f 0210 	mvn.w	r2, #16
 80021f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2208      	movs	r2, #8
 80021fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f870 	bl	80022f0 <HAL_TIM_IC_CaptureCallback>
 8002210:	e005      	b.n	800221e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f862 	bl	80022dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f873 	bl	8002304 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b01      	cmp	r3, #1
 8002230:	d10e      	bne.n	8002250 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b01      	cmp	r3, #1
 800223e:	d107      	bne.n	8002250 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f06f 0201 	mvn.w	r2, #1
 8002248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f7fe fb1c 	bl	8000888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800225a:	2b80      	cmp	r3, #128	; 0x80
 800225c:	d10e      	bne.n	800227c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002268:	2b80      	cmp	r3, #128	; 0x80
 800226a:	d107      	bne.n	800227c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f902 	bl	8002480 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002286:	2b40      	cmp	r3, #64	; 0x40
 8002288:	d10e      	bne.n	80022a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002294:	2b40      	cmp	r3, #64	; 0x40
 8002296:	d107      	bne.n	80022a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f838 	bl	8002318 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	691b      	ldr	r3, [r3, #16]
 80022ae:	f003 0320 	and.w	r3, r3, #32
 80022b2:	2b20      	cmp	r3, #32
 80022b4:	d10e      	bne.n	80022d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	f003 0320 	and.w	r3, r3, #32
 80022c0:	2b20      	cmp	r3, #32
 80022c2:	d107      	bne.n	80022d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f06f 0220 	mvn.w	r2, #32
 80022cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f000 f8cc 	bl	800246c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022d4:	bf00      	nop
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a40      	ldr	r2, [pc, #256]	; (8002440 <TIM_Base_SetConfig+0x114>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d013      	beq.n	800236c <TIM_Base_SetConfig+0x40>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800234a:	d00f      	beq.n	800236c <TIM_Base_SetConfig+0x40>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a3d      	ldr	r2, [pc, #244]	; (8002444 <TIM_Base_SetConfig+0x118>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d00b      	beq.n	800236c <TIM_Base_SetConfig+0x40>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a3c      	ldr	r2, [pc, #240]	; (8002448 <TIM_Base_SetConfig+0x11c>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d007      	beq.n	800236c <TIM_Base_SetConfig+0x40>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	4a3b      	ldr	r2, [pc, #236]	; (800244c <TIM_Base_SetConfig+0x120>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d003      	beq.n	800236c <TIM_Base_SetConfig+0x40>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4a3a      	ldr	r2, [pc, #232]	; (8002450 <TIM_Base_SetConfig+0x124>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d108      	bne.n	800237e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002372:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	4313      	orrs	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a2f      	ldr	r2, [pc, #188]	; (8002440 <TIM_Base_SetConfig+0x114>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d02b      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800238c:	d027      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a2c      	ldr	r2, [pc, #176]	; (8002444 <TIM_Base_SetConfig+0x118>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d023      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a2b      	ldr	r2, [pc, #172]	; (8002448 <TIM_Base_SetConfig+0x11c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d01f      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a2a      	ldr	r2, [pc, #168]	; (800244c <TIM_Base_SetConfig+0x120>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d01b      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a29      	ldr	r2, [pc, #164]	; (8002450 <TIM_Base_SetConfig+0x124>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d017      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a28      	ldr	r2, [pc, #160]	; (8002454 <TIM_Base_SetConfig+0x128>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d013      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a27      	ldr	r2, [pc, #156]	; (8002458 <TIM_Base_SetConfig+0x12c>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00f      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a26      	ldr	r2, [pc, #152]	; (800245c <TIM_Base_SetConfig+0x130>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d00b      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a25      	ldr	r2, [pc, #148]	; (8002460 <TIM_Base_SetConfig+0x134>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d007      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a24      	ldr	r2, [pc, #144]	; (8002464 <TIM_Base_SetConfig+0x138>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d003      	beq.n	80023de <TIM_Base_SetConfig+0xb2>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a23      	ldr	r2, [pc, #140]	; (8002468 <TIM_Base_SetConfig+0x13c>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d108      	bne.n	80023f0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a0a      	ldr	r2, [pc, #40]	; (8002440 <TIM_Base_SetConfig+0x114>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d003      	beq.n	8002424 <TIM_Base_SetConfig+0xf8>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a0c      	ldr	r2, [pc, #48]	; (8002450 <TIM_Base_SetConfig+0x124>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d103      	bne.n	800242c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	691a      	ldr	r2, [r3, #16]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	615a      	str	r2, [r3, #20]
}
 8002432:	bf00      	nop
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40010000 	.word	0x40010000
 8002444:	40000400 	.word	0x40000400
 8002448:	40000800 	.word	0x40000800
 800244c:	40000c00 	.word	0x40000c00
 8002450:	40010400 	.word	0x40010400
 8002454:	40014000 	.word	0x40014000
 8002458:	40014400 	.word	0x40014400
 800245c:	40014800 	.word	0x40014800
 8002460:	40001800 	.word	0x40001800
 8002464:	40001c00 	.word	0x40001c00
 8002468:	40002000 	.word	0x40002000

0800246c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d101      	bne.n	80024a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e03f      	b.n	8002526 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d106      	bne.n	80024c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f7fe fa28 	bl	8000910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2224      	movs	r2, #36	; 0x24
 80024c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	68da      	ldr	r2, [r3, #12]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f000 fd43 	bl	8002f64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	691a      	ldr	r2, [r3, #16]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	695a      	ldr	r2, [r3, #20]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800250c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2220      	movs	r2, #32
 8002518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2220      	movs	r2, #32
 8002520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800252e:	b480      	push	{r7}
 8002530:	b085      	sub	sp, #20
 8002532:	af00      	add	r7, sp, #0
 8002534:	60f8      	str	r0, [r7, #12]
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	4613      	mov	r3, r2
 800253a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002542:	b2db      	uxtb	r3, r3
 8002544:	2b20      	cmp	r3, #32
 8002546:	d130      	bne.n	80025aa <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <HAL_UART_Transmit_IT+0x26>
 800254e:	88fb      	ldrh	r3, [r7, #6]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d101      	bne.n	8002558 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e029      	b.n	80025ac <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_UART_Transmit_IT+0x38>
 8002562:	2302      	movs	r3, #2
 8002564:	e022      	b.n	80025ac <HAL_UART_Transmit_IT+0x7e>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	88fa      	ldrh	r2, [r7, #6]
 8002578:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	88fa      	ldrh	r2, [r7, #6]
 800257e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2221      	movs	r2, #33	; 0x21
 800258a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025a4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e000      	b.n	80025ac <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80025aa:	2302      	movs	r3, #2
  }
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3714      	adds	r7, #20
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08c      	sub	sp, #48	; 0x30
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	4613      	mov	r3, r2
 80025c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2b20      	cmp	r3, #32
 80025d0:	d152      	bne.n	8002678 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80025d8:	88fb      	ldrh	r3, [r7, #6]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e04b      	b.n	800267a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e044      	b.n	800267a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2201      	movs	r2, #1
 80025fc:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80025fe:	88fb      	ldrh	r3, [r7, #6]
 8002600:	461a      	mov	r2, r3
 8002602:	68b9      	ldr	r1, [r7, #8]
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f000 fad5 	bl	8002bb4 <UART_Start_Receive_IT>
 800260a:	4603      	mov	r3, r0
 800260c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8002610:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002614:	2b00      	cmp	r3, #0
 8002616:	d12c      	bne.n	8002672 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	2b01      	cmp	r3, #1
 800261e:	d125      	bne.n	800266c <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002620:	2300      	movs	r3, #0
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	613b      	str	r3, [r7, #16]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	613b      	str	r3, [r7, #16]
 8002634:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	330c      	adds	r3, #12
 800263c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	e853 3f00 	ldrex	r3, [r3]
 8002644:	617b      	str	r3, [r7, #20]
   return(result);
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	f043 0310 	orr.w	r3, r3, #16
 800264c:	62bb      	str	r3, [r7, #40]	; 0x28
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	330c      	adds	r3, #12
 8002654:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002656:	627a      	str	r2, [r7, #36]	; 0x24
 8002658:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800265a:	6a39      	ldr	r1, [r7, #32]
 800265c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800265e:	e841 2300 	strex	r3, r2, [r1]
 8002662:	61fb      	str	r3, [r7, #28]
   return(result);
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1e5      	bne.n	8002636 <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 800266a:	e002      	b.n	8002672 <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8002672:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002676:	e000      	b.n	800267a <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8002678:	2302      	movs	r3, #2
  }
}
 800267a:	4618      	mov	r0, r3
 800267c:	3730      	adds	r7, #48	; 0x30
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b0ba      	sub	sp, #232	; 0xe8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80026b0:	2300      	movs	r3, #0
 80026b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80026b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026ba:	f003 030f 	and.w	r3, r3, #15
 80026be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80026c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d10f      	bne.n	80026ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80026ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026ce:	f003 0320 	and.w	r3, r3, #32
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d009      	beq.n	80026ea <HAL_UART_IRQHandler+0x66>
 80026d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026da:	f003 0320 	and.w	r3, r3, #32
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 fb83 	bl	8002dee <UART_Receive_IT>
      return;
 80026e8:	e256      	b.n	8002b98 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80026ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f000 80de 	beq.w	80028b0 <HAL_UART_IRQHandler+0x22c>
 80026f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d106      	bne.n	800270e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002704:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80d1 	beq.w	80028b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800270e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00b      	beq.n	8002732 <HAL_UART_IRQHandler+0xae>
 800271a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800271e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	f043 0201 	orr.w	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002736:	f003 0304 	and.w	r3, r3, #4
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00b      	beq.n	8002756 <HAL_UART_IRQHandler+0xd2>
 800273e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	f043 0202 	orr.w	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00b      	beq.n	800277a <HAL_UART_IRQHandler+0xf6>
 8002762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	2b00      	cmp	r3, #0
 800276c:	d005      	beq.n	800277a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002772:	f043 0204 	orr.w	r2, r3, #4
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800277a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800277e:	f003 0308 	and.w	r3, r3, #8
 8002782:	2b00      	cmp	r3, #0
 8002784:	d011      	beq.n	80027aa <HAL_UART_IRQHandler+0x126>
 8002786:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800278a:	f003 0320 	and.w	r3, r3, #32
 800278e:	2b00      	cmp	r3, #0
 8002790:	d105      	bne.n	800279e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002792:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d005      	beq.n	80027aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	f043 0208 	orr.w	r2, r3, #8
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f000 81ed 	beq.w	8002b8e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027b8:	f003 0320 	and.w	r3, r3, #32
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d008      	beq.n	80027d2 <HAL_UART_IRQHandler+0x14e>
 80027c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027c4:	f003 0320 	and.w	r3, r3, #32
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d002      	beq.n	80027d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 fb0e 	bl	8002dee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027dc:	2b40      	cmp	r3, #64	; 0x40
 80027de:	bf0c      	ite	eq
 80027e0:	2301      	moveq	r3, #1
 80027e2:	2300      	movne	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d103      	bne.n	80027fe <HAL_UART_IRQHandler+0x17a>
 80027f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d04f      	beq.n	800289e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 fa16 	bl	8002c30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280e:	2b40      	cmp	r3, #64	; 0x40
 8002810:	d141      	bne.n	8002896 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	3314      	adds	r3, #20
 8002818:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800281c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002820:	e853 3f00 	ldrex	r3, [r3]
 8002824:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002828:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800282c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002830:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	3314      	adds	r3, #20
 800283a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800283e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002842:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002846:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800284a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800284e:	e841 2300 	strex	r3, r2, [r1]
 8002852:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002856:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d1d9      	bne.n	8002812 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002862:	2b00      	cmp	r3, #0
 8002864:	d013      	beq.n	800288e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286a:	4a7d      	ldr	r2, [pc, #500]	; (8002a60 <HAL_UART_IRQHandler+0x3dc>)
 800286c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002872:	4618      	mov	r0, r3
 8002874:	f7fe fb46 	bl	8000f04 <HAL_DMA_Abort_IT>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d016      	beq.n	80028ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002888:	4610      	mov	r0, r2
 800288a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800288c:	e00e      	b.n	80028ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f002 ff36 	bl	8005700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002894:	e00a      	b.n	80028ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f002 ff32 	bl	8005700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800289c:	e006      	b.n	80028ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f002 ff2e 	bl	8005700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80028aa:	e170      	b.n	8002b8e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ac:	bf00      	nop
    return;
 80028ae:	e16e      	b.n	8002b8e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	f040 814a 	bne.w	8002b4e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80028ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028be:	f003 0310 	and.w	r3, r3, #16
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f000 8143 	beq.w	8002b4e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80028c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 813c 	beq.w	8002b4e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80028d6:	2300      	movs	r3, #0
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60bb      	str	r3, [r7, #8]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	60bb      	str	r3, [r7, #8]
 80028ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f6:	2b40      	cmp	r3, #64	; 0x40
 80028f8:	f040 80b4 	bne.w	8002a64 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002908:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 8140 	beq.w	8002b92 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002916:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800291a:	429a      	cmp	r2, r3
 800291c:	f080 8139 	bcs.w	8002b92 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002926:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002932:	f000 8088 	beq.w	8002a46 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	330c      	adds	r3, #12
 800293c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002940:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002944:	e853 3f00 	ldrex	r3, [r3]
 8002948:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800294c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002950:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002954:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	330c      	adds	r3, #12
 800295e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002962:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002966:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800296a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800296e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002972:	e841 2300 	strex	r3, r2, [r1]
 8002976:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800297a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1d9      	bne.n	8002936 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	3314      	adds	r3, #20
 8002988:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800298c:	e853 3f00 	ldrex	r3, [r3]
 8002990:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002992:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002994:	f023 0301 	bic.w	r3, r3, #1
 8002998:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	3314      	adds	r3, #20
 80029a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80029a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80029aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80029ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80029b2:	e841 2300 	strex	r3, r2, [r1]
 80029b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80029b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1e1      	bne.n	8002982 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	3314      	adds	r3, #20
 80029c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029c8:	e853 3f00 	ldrex	r3, [r3]
 80029cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80029ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	3314      	adds	r3, #20
 80029de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80029e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80029e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80029e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80029ea:	e841 2300 	strex	r3, r2, [r1]
 80029ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80029f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1e3      	bne.n	80029be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2220      	movs	r2, #32
 80029fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	330c      	adds	r3, #12
 8002a0a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a0e:	e853 3f00 	ldrex	r3, [r3]
 8002a12:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a16:	f023 0310 	bic.w	r3, r3, #16
 8002a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	330c      	adds	r3, #12
 8002a24:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002a28:	65ba      	str	r2, [r7, #88]	; 0x58
 8002a2a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002a2e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a30:	e841 2300 	strex	r3, r2, [r1]
 8002a34:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d1e3      	bne.n	8002a04 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe f9ef 	bl	8000e24 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	4619      	mov	r1, r3
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f002 fe5d 	bl	8005716 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002a5c:	e099      	b.n	8002b92 <HAL_UART_IRQHandler+0x50e>
 8002a5e:	bf00      	nop
 8002a60:	08002cf7 	.word	0x08002cf7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	f000 808b 	beq.w	8002b96 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002a80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	f000 8086 	beq.w	8002b96 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	330c      	adds	r3, #12
 8002a90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a94:	e853 3f00 	ldrex	r3, [r3]
 8002a98:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002aa0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	330c      	adds	r3, #12
 8002aaa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002aae:	647a      	str	r2, [r7, #68]	; 0x44
 8002ab0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002ab4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ab6:	e841 2300 	strex	r3, r2, [r1]
 8002aba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1e3      	bne.n	8002a8a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	3314      	adds	r3, #20
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	e853 3f00 	ldrex	r3, [r3]
 8002ad0:	623b      	str	r3, [r7, #32]
   return(result);
 8002ad2:	6a3b      	ldr	r3, [r7, #32]
 8002ad4:	f023 0301 	bic.w	r3, r3, #1
 8002ad8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	3314      	adds	r3, #20
 8002ae2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002ae6:	633a      	str	r2, [r7, #48]	; 0x30
 8002ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002aec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002aee:	e841 2300 	strex	r3, r2, [r1]
 8002af2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1e3      	bne.n	8002ac2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2220      	movs	r2, #32
 8002afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	330c      	adds	r3, #12
 8002b0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	e853 3f00 	ldrex	r3, [r3]
 8002b16:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 0310 	bic.w	r3, r3, #16
 8002b1e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	330c      	adds	r3, #12
 8002b28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002b2c:	61fa      	str	r2, [r7, #28]
 8002b2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b30:	69b9      	ldr	r1, [r7, #24]
 8002b32:	69fa      	ldr	r2, [r7, #28]
 8002b34:	e841 2300 	strex	r3, r2, [r1]
 8002b38:	617b      	str	r3, [r7, #20]
   return(result);
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1e3      	bne.n	8002b08 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b44:	4619      	mov	r1, r3
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f002 fde5 	bl	8005716 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b4c:	e023      	b.n	8002b96 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d009      	beq.n	8002b6e <HAL_UART_IRQHandler+0x4ea>
 8002b5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 f8d9 	bl	8002d1e <UART_Transmit_IT>
    return;
 8002b6c:	e014      	b.n	8002b98 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d00e      	beq.n	8002b98 <HAL_UART_IRQHandler+0x514>
 8002b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d008      	beq.n	8002b98 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f919 	bl	8002dbe <UART_EndTransmit_IT>
    return;
 8002b8c:	e004      	b.n	8002b98 <HAL_UART_IRQHandler+0x514>
    return;
 8002b8e:	bf00      	nop
 8002b90:	e002      	b.n	8002b98 <HAL_UART_IRQHandler+0x514>
      return;
 8002b92:	bf00      	nop
 8002b94:	e000      	b.n	8002b98 <HAL_UART_IRQHandler+0x514>
      return;
 8002b96:	bf00      	nop
  }
}
 8002b98:	37e8      	adds	r7, #232	; 0xe8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop

08002ba0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	88fa      	ldrh	r2, [r7, #6]
 8002bcc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	88fa      	ldrh	r2, [r7, #6]
 8002bd2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2222      	movs	r2, #34	; 0x22
 8002bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	691b      	ldr	r3, [r3, #16]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d007      	beq.n	8002c02 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c00:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695a      	ldr	r2, [r3, #20]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f042 0201 	orr.w	r2, r2, #1
 8002c10:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f042 0220 	orr.w	r2, r2, #32
 8002c20:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr

08002c30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b095      	sub	sp, #84	; 0x54
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	330c      	adds	r3, #12
 8002c3e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c42:	e853 3f00 	ldrex	r3, [r3]
 8002c46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	330c      	adds	r3, #12
 8002c56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c58:	643a      	str	r2, [r7, #64]	; 0x40
 8002c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c60:	e841 2300 	strex	r3, r2, [r1]
 8002c64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d1e5      	bne.n	8002c38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	3314      	adds	r3, #20
 8002c72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	e853 3f00 	ldrex	r3, [r3]
 8002c7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	f023 0301 	bic.w	r3, r3, #1
 8002c82:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	3314      	adds	r3, #20
 8002c8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c94:	e841 2300 	strex	r3, r2, [r1]
 8002c98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1e5      	bne.n	8002c6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d119      	bne.n	8002cdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	330c      	adds	r3, #12
 8002cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	e853 3f00 	ldrex	r3, [r3]
 8002cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f023 0310 	bic.w	r3, r3, #16
 8002cbe:	647b      	str	r3, [r7, #68]	; 0x44
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	330c      	adds	r3, #12
 8002cc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cc8:	61ba      	str	r2, [r7, #24]
 8002cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ccc:	6979      	ldr	r1, [r7, #20]
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	e841 2300 	strex	r3, r2, [r1]
 8002cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e5      	bne.n	8002ca8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2220      	movs	r2, #32
 8002ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002cea:	bf00      	nop
 8002cec:	3754      	adds	r7, #84	; 0x54
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr

08002cf6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f002 fcf5 	bl	8005700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b085      	sub	sp, #20
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b21      	cmp	r3, #33	; 0x21
 8002d30:	d13e      	bne.n	8002db0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d3a:	d114      	bne.n	8002d66 <UART_Transmit_IT+0x48>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d110      	bne.n	8002d66 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d58:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	1c9a      	adds	r2, r3, #2
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	621a      	str	r2, [r3, #32]
 8002d64:	e008      	b.n	8002d78 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	1c59      	adds	r1, r3, #1
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6211      	str	r1, [r2, #32]
 8002d70:	781a      	ldrb	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	4619      	mov	r1, r3
 8002d86:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d10f      	bne.n	8002dac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68da      	ldr	r2, [r3, #12]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	68da      	ldr	r2, [r3, #12]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002daa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002dac:	2300      	movs	r3, #0
 8002dae:	e000      	b.n	8002db2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002db0:	2302      	movs	r3, #2
  }
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dd4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f002 fca8 	bl	8005734 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b08c      	sub	sp, #48	; 0x30
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b22      	cmp	r3, #34	; 0x22
 8002e00:	f040 80ab 	bne.w	8002f5a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e0c:	d117      	bne.n	8002e3e <UART_Receive_IT+0x50>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d113      	bne.n	8002e3e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002e16:	2300      	movs	r3, #0
 8002e18:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e30:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	1c9a      	adds	r2, r3, #2
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	629a      	str	r2, [r3, #40]	; 0x28
 8002e3c:	e026      	b.n	8002e8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e42:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e50:	d007      	beq.n	8002e62 <UART_Receive_IT+0x74>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10a      	bne.n	8002e70 <UART_Receive_IT+0x82>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d106      	bne.n	8002e70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	b2da      	uxtb	r2, r3
 8002e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6c:	701a      	strb	r2, [r3, #0]
 8002e6e:	e008      	b.n	8002e82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e86:	1c5a      	adds	r2, r3, #1
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	3b01      	subs	r3, #1
 8002e94:	b29b      	uxth	r3, r3
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	4619      	mov	r1, r3
 8002e9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d15a      	bne.n	8002f56 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f022 0220 	bic.w	r2, r2, #32
 8002eae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68da      	ldr	r2, [r3, #12]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ebe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	695a      	ldr	r2, [r3, #20]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0201 	bic.w	r2, r2, #1
 8002ece:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2220      	movs	r2, #32
 8002ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d135      	bne.n	8002f4c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	330c      	adds	r3, #12
 8002eec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	e853 3f00 	ldrex	r3, [r3]
 8002ef4:	613b      	str	r3, [r7, #16]
   return(result);
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	f023 0310 	bic.w	r3, r3, #16
 8002efc:	627b      	str	r3, [r7, #36]	; 0x24
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	330c      	adds	r3, #12
 8002f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f06:	623a      	str	r2, [r7, #32]
 8002f08:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f0a:	69f9      	ldr	r1, [r7, #28]
 8002f0c:	6a3a      	ldr	r2, [r7, #32]
 8002f0e:	e841 2300 	strex	r3, r2, [r1]
 8002f12:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1e5      	bne.n	8002ee6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0310 	and.w	r3, r3, #16
 8002f24:	2b10      	cmp	r3, #16
 8002f26:	d10a      	bne.n	8002f3e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f42:	4619      	mov	r1, r3
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f002 fbe6 	bl	8005716 <HAL_UARTEx_RxEventCallback>
 8002f4a:	e002      	b.n	8002f52 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f7ff fe27 	bl	8002ba0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f52:	2300      	movs	r3, #0
 8002f54:	e002      	b.n	8002f5c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	e000      	b.n	8002f5c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002f5a:	2302      	movs	r3, #2
  }
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3730      	adds	r7, #48	; 0x30
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f68:	b0c0      	sub	sp, #256	; 0x100
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f80:	68d9      	ldr	r1, [r3, #12]
 8002f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	ea40 0301 	orr.w	r3, r0, r1
 8002f8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002fbc:	f021 010c 	bic.w	r1, r1, #12
 8002fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002fca:	430b      	orrs	r3, r1
 8002fcc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fde:	6999      	ldr	r1, [r3, #24]
 8002fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	ea40 0301 	orr.w	r3, r0, r1
 8002fea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	4b8f      	ldr	r3, [pc, #572]	; (8003230 <UART_SetConfig+0x2cc>)
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d005      	beq.n	8003004 <UART_SetConfig+0xa0>
 8002ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	4b8d      	ldr	r3, [pc, #564]	; (8003234 <UART_SetConfig+0x2d0>)
 8003000:	429a      	cmp	r2, r3
 8003002:	d104      	bne.n	800300e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003004:	f7fe fa84 	bl	8001510 <HAL_RCC_GetPCLK2Freq>
 8003008:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800300c:	e003      	b.n	8003016 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800300e:	f7fe fa6b 	bl	80014e8 <HAL_RCC_GetPCLK1Freq>
 8003012:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003020:	f040 810c 	bne.w	800323c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003028:	2200      	movs	r2, #0
 800302a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800302e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003032:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003036:	4622      	mov	r2, r4
 8003038:	462b      	mov	r3, r5
 800303a:	1891      	adds	r1, r2, r2
 800303c:	65b9      	str	r1, [r7, #88]	; 0x58
 800303e:	415b      	adcs	r3, r3
 8003040:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003042:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003046:	4621      	mov	r1, r4
 8003048:	eb12 0801 	adds.w	r8, r2, r1
 800304c:	4629      	mov	r1, r5
 800304e:	eb43 0901 	adc.w	r9, r3, r1
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800305e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003062:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003066:	4690      	mov	r8, r2
 8003068:	4699      	mov	r9, r3
 800306a:	4623      	mov	r3, r4
 800306c:	eb18 0303 	adds.w	r3, r8, r3
 8003070:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003074:	462b      	mov	r3, r5
 8003076:	eb49 0303 	adc.w	r3, r9, r3
 800307a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800307e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800308a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800308e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003092:	460b      	mov	r3, r1
 8003094:	18db      	adds	r3, r3, r3
 8003096:	653b      	str	r3, [r7, #80]	; 0x50
 8003098:	4613      	mov	r3, r2
 800309a:	eb42 0303 	adc.w	r3, r2, r3
 800309e:	657b      	str	r3, [r7, #84]	; 0x54
 80030a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80030a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80030a8:	f7fd f90a 	bl	80002c0 <__aeabi_uldivmod>
 80030ac:	4602      	mov	r2, r0
 80030ae:	460b      	mov	r3, r1
 80030b0:	4b61      	ldr	r3, [pc, #388]	; (8003238 <UART_SetConfig+0x2d4>)
 80030b2:	fba3 2302 	umull	r2, r3, r3, r2
 80030b6:	095b      	lsrs	r3, r3, #5
 80030b8:	011c      	lsls	r4, r3, #4
 80030ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030be:	2200      	movs	r2, #0
 80030c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80030c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80030c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80030cc:	4642      	mov	r2, r8
 80030ce:	464b      	mov	r3, r9
 80030d0:	1891      	adds	r1, r2, r2
 80030d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80030d4:	415b      	adcs	r3, r3
 80030d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80030dc:	4641      	mov	r1, r8
 80030de:	eb12 0a01 	adds.w	sl, r2, r1
 80030e2:	4649      	mov	r1, r9
 80030e4:	eb43 0b01 	adc.w	fp, r3, r1
 80030e8:	f04f 0200 	mov.w	r2, #0
 80030ec:	f04f 0300 	mov.w	r3, #0
 80030f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030fc:	4692      	mov	sl, r2
 80030fe:	469b      	mov	fp, r3
 8003100:	4643      	mov	r3, r8
 8003102:	eb1a 0303 	adds.w	r3, sl, r3
 8003106:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800310a:	464b      	mov	r3, r9
 800310c:	eb4b 0303 	adc.w	r3, fp, r3
 8003110:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003120:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003124:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003128:	460b      	mov	r3, r1
 800312a:	18db      	adds	r3, r3, r3
 800312c:	643b      	str	r3, [r7, #64]	; 0x40
 800312e:	4613      	mov	r3, r2
 8003130:	eb42 0303 	adc.w	r3, r2, r3
 8003134:	647b      	str	r3, [r7, #68]	; 0x44
 8003136:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800313a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800313e:	f7fd f8bf 	bl	80002c0 <__aeabi_uldivmod>
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	4611      	mov	r1, r2
 8003148:	4b3b      	ldr	r3, [pc, #236]	; (8003238 <UART_SetConfig+0x2d4>)
 800314a:	fba3 2301 	umull	r2, r3, r3, r1
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	2264      	movs	r2, #100	; 0x64
 8003152:	fb02 f303 	mul.w	r3, r2, r3
 8003156:	1acb      	subs	r3, r1, r3
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800315e:	4b36      	ldr	r3, [pc, #216]	; (8003238 <UART_SetConfig+0x2d4>)
 8003160:	fba3 2302 	umull	r2, r3, r3, r2
 8003164:	095b      	lsrs	r3, r3, #5
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800316c:	441c      	add	r4, r3
 800316e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003172:	2200      	movs	r2, #0
 8003174:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003178:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800317c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003180:	4642      	mov	r2, r8
 8003182:	464b      	mov	r3, r9
 8003184:	1891      	adds	r1, r2, r2
 8003186:	63b9      	str	r1, [r7, #56]	; 0x38
 8003188:	415b      	adcs	r3, r3
 800318a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800318c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003190:	4641      	mov	r1, r8
 8003192:	1851      	adds	r1, r2, r1
 8003194:	6339      	str	r1, [r7, #48]	; 0x30
 8003196:	4649      	mov	r1, r9
 8003198:	414b      	adcs	r3, r1
 800319a:	637b      	str	r3, [r7, #52]	; 0x34
 800319c:	f04f 0200 	mov.w	r2, #0
 80031a0:	f04f 0300 	mov.w	r3, #0
 80031a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80031a8:	4659      	mov	r1, fp
 80031aa:	00cb      	lsls	r3, r1, #3
 80031ac:	4651      	mov	r1, sl
 80031ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031b2:	4651      	mov	r1, sl
 80031b4:	00ca      	lsls	r2, r1, #3
 80031b6:	4610      	mov	r0, r2
 80031b8:	4619      	mov	r1, r3
 80031ba:	4603      	mov	r3, r0
 80031bc:	4642      	mov	r2, r8
 80031be:	189b      	adds	r3, r3, r2
 80031c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031c4:	464b      	mov	r3, r9
 80031c6:	460a      	mov	r2, r1
 80031c8:	eb42 0303 	adc.w	r3, r2, r3
 80031cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80031d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80031dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80031e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80031e4:	460b      	mov	r3, r1
 80031e6:	18db      	adds	r3, r3, r3
 80031e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80031ea:	4613      	mov	r3, r2
 80031ec:	eb42 0303 	adc.w	r3, r2, r3
 80031f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80031f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80031fa:	f7fd f861 	bl	80002c0 <__aeabi_uldivmod>
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	4b0d      	ldr	r3, [pc, #52]	; (8003238 <UART_SetConfig+0x2d4>)
 8003204:	fba3 1302 	umull	r1, r3, r3, r2
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	2164      	movs	r1, #100	; 0x64
 800320c:	fb01 f303 	mul.w	r3, r1, r3
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	3332      	adds	r3, #50	; 0x32
 8003216:	4a08      	ldr	r2, [pc, #32]	; (8003238 <UART_SetConfig+0x2d4>)
 8003218:	fba2 2303 	umull	r2, r3, r2, r3
 800321c:	095b      	lsrs	r3, r3, #5
 800321e:	f003 0207 	and.w	r2, r3, #7
 8003222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4422      	add	r2, r4
 800322a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800322c:	e106      	b.n	800343c <UART_SetConfig+0x4d8>
 800322e:	bf00      	nop
 8003230:	40011000 	.word	0x40011000
 8003234:	40011400 	.word	0x40011400
 8003238:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800323c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003240:	2200      	movs	r2, #0
 8003242:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003246:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800324a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800324e:	4642      	mov	r2, r8
 8003250:	464b      	mov	r3, r9
 8003252:	1891      	adds	r1, r2, r2
 8003254:	6239      	str	r1, [r7, #32]
 8003256:	415b      	adcs	r3, r3
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
 800325a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800325e:	4641      	mov	r1, r8
 8003260:	1854      	adds	r4, r2, r1
 8003262:	4649      	mov	r1, r9
 8003264:	eb43 0501 	adc.w	r5, r3, r1
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	00eb      	lsls	r3, r5, #3
 8003272:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003276:	00e2      	lsls	r2, r4, #3
 8003278:	4614      	mov	r4, r2
 800327a:	461d      	mov	r5, r3
 800327c:	4643      	mov	r3, r8
 800327e:	18e3      	adds	r3, r4, r3
 8003280:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003284:	464b      	mov	r3, r9
 8003286:	eb45 0303 	adc.w	r3, r5, r3
 800328a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800328e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800329a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80032aa:	4629      	mov	r1, r5
 80032ac:	008b      	lsls	r3, r1, #2
 80032ae:	4621      	mov	r1, r4
 80032b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032b4:	4621      	mov	r1, r4
 80032b6:	008a      	lsls	r2, r1, #2
 80032b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80032bc:	f7fd f800 	bl	80002c0 <__aeabi_uldivmod>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4b60      	ldr	r3, [pc, #384]	; (8003448 <UART_SetConfig+0x4e4>)
 80032c6:	fba3 2302 	umull	r2, r3, r3, r2
 80032ca:	095b      	lsrs	r3, r3, #5
 80032cc:	011c      	lsls	r4, r3, #4
 80032ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032d2:	2200      	movs	r2, #0
 80032d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80032d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80032dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80032e0:	4642      	mov	r2, r8
 80032e2:	464b      	mov	r3, r9
 80032e4:	1891      	adds	r1, r2, r2
 80032e6:	61b9      	str	r1, [r7, #24]
 80032e8:	415b      	adcs	r3, r3
 80032ea:	61fb      	str	r3, [r7, #28]
 80032ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032f0:	4641      	mov	r1, r8
 80032f2:	1851      	adds	r1, r2, r1
 80032f4:	6139      	str	r1, [r7, #16]
 80032f6:	4649      	mov	r1, r9
 80032f8:	414b      	adcs	r3, r1
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	f04f 0300 	mov.w	r3, #0
 8003304:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003308:	4659      	mov	r1, fp
 800330a:	00cb      	lsls	r3, r1, #3
 800330c:	4651      	mov	r1, sl
 800330e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003312:	4651      	mov	r1, sl
 8003314:	00ca      	lsls	r2, r1, #3
 8003316:	4610      	mov	r0, r2
 8003318:	4619      	mov	r1, r3
 800331a:	4603      	mov	r3, r0
 800331c:	4642      	mov	r2, r8
 800331e:	189b      	adds	r3, r3, r2
 8003320:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003324:	464b      	mov	r3, r9
 8003326:	460a      	mov	r2, r1
 8003328:	eb42 0303 	adc.w	r3, r2, r3
 800332c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	67bb      	str	r3, [r7, #120]	; 0x78
 800333a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800333c:	f04f 0200 	mov.w	r2, #0
 8003340:	f04f 0300 	mov.w	r3, #0
 8003344:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003348:	4649      	mov	r1, r9
 800334a:	008b      	lsls	r3, r1, #2
 800334c:	4641      	mov	r1, r8
 800334e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003352:	4641      	mov	r1, r8
 8003354:	008a      	lsls	r2, r1, #2
 8003356:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800335a:	f7fc ffb1 	bl	80002c0 <__aeabi_uldivmod>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	4611      	mov	r1, r2
 8003364:	4b38      	ldr	r3, [pc, #224]	; (8003448 <UART_SetConfig+0x4e4>)
 8003366:	fba3 2301 	umull	r2, r3, r3, r1
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	2264      	movs	r2, #100	; 0x64
 800336e:	fb02 f303 	mul.w	r3, r2, r3
 8003372:	1acb      	subs	r3, r1, r3
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	3332      	adds	r3, #50	; 0x32
 8003378:	4a33      	ldr	r2, [pc, #204]	; (8003448 <UART_SetConfig+0x4e4>)
 800337a:	fba2 2303 	umull	r2, r3, r2, r3
 800337e:	095b      	lsrs	r3, r3, #5
 8003380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003384:	441c      	add	r4, r3
 8003386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800338a:	2200      	movs	r2, #0
 800338c:	673b      	str	r3, [r7, #112]	; 0x70
 800338e:	677a      	str	r2, [r7, #116]	; 0x74
 8003390:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003394:	4642      	mov	r2, r8
 8003396:	464b      	mov	r3, r9
 8003398:	1891      	adds	r1, r2, r2
 800339a:	60b9      	str	r1, [r7, #8]
 800339c:	415b      	adcs	r3, r3
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033a4:	4641      	mov	r1, r8
 80033a6:	1851      	adds	r1, r2, r1
 80033a8:	6039      	str	r1, [r7, #0]
 80033aa:	4649      	mov	r1, r9
 80033ac:	414b      	adcs	r3, r1
 80033ae:	607b      	str	r3, [r7, #4]
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80033bc:	4659      	mov	r1, fp
 80033be:	00cb      	lsls	r3, r1, #3
 80033c0:	4651      	mov	r1, sl
 80033c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033c6:	4651      	mov	r1, sl
 80033c8:	00ca      	lsls	r2, r1, #3
 80033ca:	4610      	mov	r0, r2
 80033cc:	4619      	mov	r1, r3
 80033ce:	4603      	mov	r3, r0
 80033d0:	4642      	mov	r2, r8
 80033d2:	189b      	adds	r3, r3, r2
 80033d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80033d6:	464b      	mov	r3, r9
 80033d8:	460a      	mov	r2, r1
 80033da:	eb42 0303 	adc.w	r3, r2, r3
 80033de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	663b      	str	r3, [r7, #96]	; 0x60
 80033ea:	667a      	str	r2, [r7, #100]	; 0x64
 80033ec:	f04f 0200 	mov.w	r2, #0
 80033f0:	f04f 0300 	mov.w	r3, #0
 80033f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80033f8:	4649      	mov	r1, r9
 80033fa:	008b      	lsls	r3, r1, #2
 80033fc:	4641      	mov	r1, r8
 80033fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003402:	4641      	mov	r1, r8
 8003404:	008a      	lsls	r2, r1, #2
 8003406:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800340a:	f7fc ff59 	bl	80002c0 <__aeabi_uldivmod>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4b0d      	ldr	r3, [pc, #52]	; (8003448 <UART_SetConfig+0x4e4>)
 8003414:	fba3 1302 	umull	r1, r3, r3, r2
 8003418:	095b      	lsrs	r3, r3, #5
 800341a:	2164      	movs	r1, #100	; 0x64
 800341c:	fb01 f303 	mul.w	r3, r1, r3
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	3332      	adds	r3, #50	; 0x32
 8003426:	4a08      	ldr	r2, [pc, #32]	; (8003448 <UART_SetConfig+0x4e4>)
 8003428:	fba2 2303 	umull	r2, r3, r2, r3
 800342c:	095b      	lsrs	r3, r3, #5
 800342e:	f003 020f 	and.w	r2, r3, #15
 8003432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4422      	add	r2, r4
 800343a:	609a      	str	r2, [r3, #8]
}
 800343c:	bf00      	nop
 800343e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003442:	46bd      	mov	sp, r7
 8003444:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003448:	51eb851f 	.word	0x51eb851f

0800344c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800345a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800345e:	2b84      	cmp	r3, #132	; 0x84
 8003460:	d005      	beq.n	800346e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003462:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	4413      	add	r3, r2
 800346a:	3303      	adds	r3, #3
 800346c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800346e:	68fb      	ldr	r3, [r7, #12]
}
 8003470:	4618      	mov	r0, r3
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003480:	f000 fea6 	bl	80041d0 <vTaskStartScheduler>
  
  return osOK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	bd80      	pop	{r7, pc}

0800348a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800348a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800348c:	b089      	sub	sp, #36	; 0x24
 800348e:	af04      	add	r7, sp, #16
 8003490:	6078      	str	r0, [r7, #4]
 8003492:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d020      	beq.n	80034de <osThreadCreate+0x54>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d01c      	beq.n	80034de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685c      	ldr	r4, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	691e      	ldr	r6, [r3, #16]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff ffc8 	bl	800344c <makeFreeRtosPriority>
 80034bc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034c6:	9202      	str	r2, [sp, #8]
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	9100      	str	r1, [sp, #0]
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	4632      	mov	r2, r6
 80034d0:	4629      	mov	r1, r5
 80034d2:	4620      	mov	r0, r4
 80034d4:	f000 fc9e 	bl	8003e14 <xTaskCreateStatic>
 80034d8:	4603      	mov	r3, r0
 80034da:	60fb      	str	r3, [r7, #12]
 80034dc:	e01c      	b.n	8003518 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685c      	ldr	r4, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034ea:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff ffaa 	bl	800344c <makeFreeRtosPriority>
 80034f8:	4602      	mov	r2, r0
 80034fa:	f107 030c 	add.w	r3, r7, #12
 80034fe:	9301      	str	r3, [sp, #4]
 8003500:	9200      	str	r2, [sp, #0]
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	4632      	mov	r2, r6
 8003506:	4629      	mov	r1, r5
 8003508:	4620      	mov	r0, r4
 800350a:	f000 fce0 	bl	8003ece <xTaskCreate>
 800350e:	4603      	mov	r3, r0
 8003510:	2b01      	cmp	r3, #1
 8003512:	d001      	beq.n	8003518 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003514:	2300      	movs	r3, #0
 8003516:	e000      	b.n	800351a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003518:	68fb      	ldr	r3, [r7, #12]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3714      	adds	r7, #20
 800351e:	46bd      	mov	sp, r7
 8003520:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003522 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b084      	sub	sp, #16
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <osDelay+0x16>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	e000      	b.n	800353a <osDelay+0x18>
 8003538:	2301      	movs	r3, #1
 800353a:	4618      	mov	r0, r3
 800353c:	f000 fe14 	bl	8004168 <vTaskDelay>
  
  return osOK;
 8003540:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003542:	4618      	mov	r0, r3
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800354a:	b480      	push	{r7}
 800354c:	b083      	sub	sp, #12
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f103 0208 	add.w	r2, r3, #8
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f04f 32ff 	mov.w	r2, #4294967295
 8003562:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f103 0208 	add.w	r2, r3, #8
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f103 0208 	add.w	r2, r3, #8
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800357e:	bf00      	nop
 8003580:	370c      	adds	r7, #12
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr

0800358a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800358a:	b480      	push	{r7}
 800358c:	b083      	sub	sp, #12
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	689a      	ldr	r2, [r3, #8]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	601a      	str	r2, [r3, #0]
}
 80035e0:	bf00      	nop
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003602:	d103      	bne.n	800360c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	e00c      	b.n	8003626 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3308      	adds	r3, #8
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	e002      	b.n	800361a <vListInsert+0x2e>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	429a      	cmp	r2, r3
 8003624:	d2f6      	bcs.n	8003614 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	685a      	ldr	r2, [r3, #4]
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	601a      	str	r2, [r3, #0]
}
 8003652:	bf00      	nop
 8003654:	3714      	adds	r7, #20
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr

0800365e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800365e:	b480      	push	{r7}
 8003660:	b085      	sub	sp, #20
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6892      	ldr	r2, [r2, #8]
 8003674:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6852      	ldr	r2, [r2, #4]
 800367e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	429a      	cmp	r2, r3
 8003688:	d103      	bne.n	8003692 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689a      	ldr	r2, [r3, #8]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2200      	movs	r2, #0
 8003696:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	1e5a      	subs	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3714      	adds	r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
	...

080036b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10a      	bne.n	80036de <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80036c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036cc:	f383 8811 	msr	BASEPRI, r3
 80036d0:	f3bf 8f6f 	isb	sy
 80036d4:	f3bf 8f4f 	dsb	sy
 80036d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80036da:	bf00      	nop
 80036dc:	e7fe      	b.n	80036dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80036de:	f001 fbd1 	bl	8004e84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ea:	68f9      	ldr	r1, [r7, #12]
 80036ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80036ee:	fb01 f303 	mul.w	r3, r1, r3
 80036f2:	441a      	add	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800370e:	3b01      	subs	r3, #1
 8003710:	68f9      	ldr	r1, [r7, #12]
 8003712:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003714:	fb01 f303 	mul.w	r3, r1, r3
 8003718:	441a      	add	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	22ff      	movs	r2, #255	; 0xff
 8003722:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	22ff      	movs	r2, #255	; 0xff
 800372a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d114      	bne.n	800375e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	691b      	ldr	r3, [r3, #16]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d01a      	beq.n	8003772 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	3310      	adds	r3, #16
 8003740:	4618      	mov	r0, r3
 8003742:	f000 ffa7 	bl	8004694 <xTaskRemoveFromEventList>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d012      	beq.n	8003772 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800374c:	4b0c      	ldr	r3, [pc, #48]	; (8003780 <xQueueGenericReset+0xcc>)
 800374e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	f3bf 8f4f 	dsb	sy
 8003758:	f3bf 8f6f 	isb	sy
 800375c:	e009      	b.n	8003772 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	3310      	adds	r3, #16
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff fef1 	bl	800354a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	3324      	adds	r3, #36	; 0x24
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff feec 	bl	800354a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003772:	f001 fbb7 	bl	8004ee4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003776:	2301      	movs	r3, #1
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	e000ed04 	.word	0xe000ed04

08003784 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08a      	sub	sp, #40	; 0x28
 8003788:	af02      	add	r7, sp, #8
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	4613      	mov	r3, r2
 8003790:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d10a      	bne.n	80037ae <xQueueGenericCreate+0x2a>
	__asm volatile
 8003798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800379c:	f383 8811 	msr	BASEPRI, r3
 80037a0:	f3bf 8f6f 	isb	sy
 80037a4:	f3bf 8f4f 	dsb	sy
 80037a8:	613b      	str	r3, [r7, #16]
}
 80037aa:	bf00      	nop
 80037ac:	e7fe      	b.n	80037ac <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	fb02 f303 	mul.w	r3, r2, r3
 80037b6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	3348      	adds	r3, #72	; 0x48
 80037bc:	4618      	mov	r0, r3
 80037be:	f001 fc43 	bl	8005048 <pvPortMalloc>
 80037c2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d011      	beq.n	80037ee <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	3348      	adds	r3, #72	; 0x48
 80037d2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037dc:	79fa      	ldrb	r2, [r7, #7]
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	4613      	mov	r3, r2
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	68b9      	ldr	r1, [r7, #8]
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 f805 	bl	80037f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80037ee:	69bb      	ldr	r3, [r7, #24]
	}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3720      	adds	r7, #32
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d103      	bne.n	8003814 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	e002      	b.n	800381a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003820:	69bb      	ldr	r3, [r7, #24]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003826:	2101      	movs	r1, #1
 8003828:	69b8      	ldr	r0, [r7, #24]
 800382a:	f7ff ff43 	bl	80036b4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800382e:	bf00      	nop
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b08e      	sub	sp, #56	; 0x38
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
 8003844:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003846:	2300      	movs	r3, #0
 8003848:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800384e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003850:	2b00      	cmp	r3, #0
 8003852:	d10a      	bne.n	800386a <xQueueGenericSend+0x32>
	__asm volatile
 8003854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003858:	f383 8811 	msr	BASEPRI, r3
 800385c:	f3bf 8f6f 	isb	sy
 8003860:	f3bf 8f4f 	dsb	sy
 8003864:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003866:	bf00      	nop
 8003868:	e7fe      	b.n	8003868 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d103      	bne.n	8003878 <xQueueGenericSend+0x40>
 8003870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003874:	2b00      	cmp	r3, #0
 8003876:	d101      	bne.n	800387c <xQueueGenericSend+0x44>
 8003878:	2301      	movs	r3, #1
 800387a:	e000      	b.n	800387e <xQueueGenericSend+0x46>
 800387c:	2300      	movs	r3, #0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d10a      	bne.n	8003898 <xQueueGenericSend+0x60>
	__asm volatile
 8003882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003886:	f383 8811 	msr	BASEPRI, r3
 800388a:	f3bf 8f6f 	isb	sy
 800388e:	f3bf 8f4f 	dsb	sy
 8003892:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003894:	bf00      	nop
 8003896:	e7fe      	b.n	8003896 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d103      	bne.n	80038a6 <xQueueGenericSend+0x6e>
 800389e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <xQueueGenericSend+0x72>
 80038a6:	2301      	movs	r3, #1
 80038a8:	e000      	b.n	80038ac <xQueueGenericSend+0x74>
 80038aa:	2300      	movs	r3, #0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10a      	bne.n	80038c6 <xQueueGenericSend+0x8e>
	__asm volatile
 80038b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038b4:	f383 8811 	msr	BASEPRI, r3
 80038b8:	f3bf 8f6f 	isb	sy
 80038bc:	f3bf 8f4f 	dsb	sy
 80038c0:	623b      	str	r3, [r7, #32]
}
 80038c2:	bf00      	nop
 80038c4:	e7fe      	b.n	80038c4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80038c6:	f001 f8a5 	bl	8004a14 <xTaskGetSchedulerState>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d102      	bne.n	80038d6 <xQueueGenericSend+0x9e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <xQueueGenericSend+0xa2>
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <xQueueGenericSend+0xa4>
 80038da:	2300      	movs	r3, #0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10a      	bne.n	80038f6 <xQueueGenericSend+0xbe>
	__asm volatile
 80038e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e4:	f383 8811 	msr	BASEPRI, r3
 80038e8:	f3bf 8f6f 	isb	sy
 80038ec:	f3bf 8f4f 	dsb	sy
 80038f0:	61fb      	str	r3, [r7, #28]
}
 80038f2:	bf00      	nop
 80038f4:	e7fe      	b.n	80038f4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80038f6:	f001 fac5 	bl	8004e84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003900:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003902:	429a      	cmp	r2, r3
 8003904:	d302      	bcc.n	800390c <xQueueGenericSend+0xd4>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	2b02      	cmp	r3, #2
 800390a:	d129      	bne.n	8003960 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	68b9      	ldr	r1, [r7, #8]
 8003910:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003912:	f000 f96f 	bl	8003bf4 <prvCopyDataToQueue>
 8003916:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391c:	2b00      	cmp	r3, #0
 800391e:	d010      	beq.n	8003942 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003922:	3324      	adds	r3, #36	; 0x24
 8003924:	4618      	mov	r0, r3
 8003926:	f000 feb5 	bl	8004694 <xTaskRemoveFromEventList>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d013      	beq.n	8003958 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003930:	4b3f      	ldr	r3, [pc, #252]	; (8003a30 <xQueueGenericSend+0x1f8>)
 8003932:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	f3bf 8f6f 	isb	sy
 8003940:	e00a      	b.n	8003958 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003944:	2b00      	cmp	r3, #0
 8003946:	d007      	beq.n	8003958 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003948:	4b39      	ldr	r3, [pc, #228]	; (8003a30 <xQueueGenericSend+0x1f8>)
 800394a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	f3bf 8f4f 	dsb	sy
 8003954:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003958:	f001 fac4 	bl	8004ee4 <vPortExitCritical>
				return pdPASS;
 800395c:	2301      	movs	r3, #1
 800395e:	e063      	b.n	8003a28 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d103      	bne.n	800396e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003966:	f001 fabd 	bl	8004ee4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800396a:	2300      	movs	r3, #0
 800396c:	e05c      	b.n	8003a28 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800396e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003970:	2b00      	cmp	r3, #0
 8003972:	d106      	bne.n	8003982 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003974:	f107 0314 	add.w	r3, r7, #20
 8003978:	4618      	mov	r0, r3
 800397a:	f000 feed 	bl	8004758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800397e:	2301      	movs	r3, #1
 8003980:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003982:	f001 faaf 	bl	8004ee4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003986:	f000 fc8d 	bl	80042a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800398a:	f001 fa7b 	bl	8004e84 <vPortEnterCritical>
 800398e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003990:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003994:	b25b      	sxtb	r3, r3
 8003996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800399a:	d103      	bne.n	80039a4 <xQueueGenericSend+0x16c>
 800399c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039aa:	b25b      	sxtb	r3, r3
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b0:	d103      	bne.n	80039ba <xQueueGenericSend+0x182>
 80039b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039ba:	f001 fa93 	bl	8004ee4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80039be:	1d3a      	adds	r2, r7, #4
 80039c0:	f107 0314 	add.w	r3, r7, #20
 80039c4:	4611      	mov	r1, r2
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 fedc 	bl	8004784 <xTaskCheckForTimeOut>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d124      	bne.n	8003a1c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80039d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039d4:	f000 fa06 	bl	8003de4 <prvIsQueueFull>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d018      	beq.n	8003a10 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80039de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039e0:	3310      	adds	r3, #16
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	4611      	mov	r1, r2
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fe30 	bl	800464c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80039ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039ee:	f000 f991 	bl	8003d14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80039f2:	f000 fc65 	bl	80042c0 <xTaskResumeAll>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f47f af7c 	bne.w	80038f6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80039fe:	4b0c      	ldr	r3, [pc, #48]	; (8003a30 <xQueueGenericSend+0x1f8>)
 8003a00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a04:	601a      	str	r2, [r3, #0]
 8003a06:	f3bf 8f4f 	dsb	sy
 8003a0a:	f3bf 8f6f 	isb	sy
 8003a0e:	e772      	b.n	80038f6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a12:	f000 f97f 	bl	8003d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a16:	f000 fc53 	bl	80042c0 <xTaskResumeAll>
 8003a1a:	e76c      	b.n	80038f6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003a1e:	f000 f979 	bl	8003d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a22:	f000 fc4d 	bl	80042c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a26:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3738      	adds	r7, #56	; 0x38
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	e000ed04 	.word	0xe000ed04

08003a34 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08c      	sub	sp, #48	; 0x30
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003a40:	2300      	movs	r3, #0
 8003a42:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10a      	bne.n	8003a64 <xQueueReceive+0x30>
	__asm volatile
 8003a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a52:	f383 8811 	msr	BASEPRI, r3
 8003a56:	f3bf 8f6f 	isb	sy
 8003a5a:	f3bf 8f4f 	dsb	sy
 8003a5e:	623b      	str	r3, [r7, #32]
}
 8003a60:	bf00      	nop
 8003a62:	e7fe      	b.n	8003a62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d103      	bne.n	8003a72 <xQueueReceive+0x3e>
 8003a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <xQueueReceive+0x42>
 8003a72:	2301      	movs	r3, #1
 8003a74:	e000      	b.n	8003a78 <xQueueReceive+0x44>
 8003a76:	2300      	movs	r3, #0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10a      	bne.n	8003a92 <xQueueReceive+0x5e>
	__asm volatile
 8003a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a80:	f383 8811 	msr	BASEPRI, r3
 8003a84:	f3bf 8f6f 	isb	sy
 8003a88:	f3bf 8f4f 	dsb	sy
 8003a8c:	61fb      	str	r3, [r7, #28]
}
 8003a8e:	bf00      	nop
 8003a90:	e7fe      	b.n	8003a90 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a92:	f000 ffbf 	bl	8004a14 <xTaskGetSchedulerState>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d102      	bne.n	8003aa2 <xQueueReceive+0x6e>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <xQueueReceive+0x72>
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <xQueueReceive+0x74>
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10a      	bne.n	8003ac2 <xQueueReceive+0x8e>
	__asm volatile
 8003aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab0:	f383 8811 	msr	BASEPRI, r3
 8003ab4:	f3bf 8f6f 	isb	sy
 8003ab8:	f3bf 8f4f 	dsb	sy
 8003abc:	61bb      	str	r3, [r7, #24]
}
 8003abe:	bf00      	nop
 8003ac0:	e7fe      	b.n	8003ac0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ac2:	f001 f9df 	bl	8004e84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01f      	beq.n	8003b12 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003ad2:	68b9      	ldr	r1, [r7, #8]
 8003ad4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ad6:	f000 f8f7 	bl	8003cc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003adc:	1e5a      	subs	r2, r3, #1
 8003ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d00f      	beq.n	8003b0a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aec:	3310      	adds	r3, #16
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fdd0 	bl	8004694 <xTaskRemoveFromEventList>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d007      	beq.n	8003b0a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003afa:	4b3d      	ldr	r3, [pc, #244]	; (8003bf0 <xQueueReceive+0x1bc>)
 8003afc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b00:	601a      	str	r2, [r3, #0]
 8003b02:	f3bf 8f4f 	dsb	sy
 8003b06:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003b0a:	f001 f9eb 	bl	8004ee4 <vPortExitCritical>
				return pdPASS;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e069      	b.n	8003be6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d103      	bne.n	8003b20 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003b18:	f001 f9e4 	bl	8004ee4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	e062      	b.n	8003be6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d106      	bne.n	8003b34 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b26:	f107 0310 	add.w	r3, r7, #16
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 fe14 	bl	8004758 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b30:	2301      	movs	r3, #1
 8003b32:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b34:	f001 f9d6 	bl	8004ee4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b38:	f000 fbb4 	bl	80042a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b3c:	f001 f9a2 	bl	8004e84 <vPortEnterCritical>
 8003b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b46:	b25b      	sxtb	r3, r3
 8003b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b4c:	d103      	bne.n	8003b56 <xQueueReceive+0x122>
 8003b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b5c:	b25b      	sxtb	r3, r3
 8003b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b62:	d103      	bne.n	8003b6c <xQueueReceive+0x138>
 8003b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b6c:	f001 f9ba 	bl	8004ee4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b70:	1d3a      	adds	r2, r7, #4
 8003b72:	f107 0310 	add.w	r3, r7, #16
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f000 fe03 	bl	8004784 <xTaskCheckForTimeOut>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d123      	bne.n	8003bcc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b86:	f000 f917 	bl	8003db8 <prvIsQueueEmpty>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d017      	beq.n	8003bc0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b92:	3324      	adds	r3, #36	; 0x24
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	4611      	mov	r1, r2
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 fd57 	bl	800464c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003b9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ba0:	f000 f8b8 	bl	8003d14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003ba4:	f000 fb8c 	bl	80042c0 <xTaskResumeAll>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d189      	bne.n	8003ac2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003bae:	4b10      	ldr	r3, [pc, #64]	; (8003bf0 <xQueueReceive+0x1bc>)
 8003bb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	f3bf 8f4f 	dsb	sy
 8003bba:	f3bf 8f6f 	isb	sy
 8003bbe:	e780      	b.n	8003ac2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003bc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bc2:	f000 f8a7 	bl	8003d14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003bc6:	f000 fb7b 	bl	80042c0 <xTaskResumeAll>
 8003bca:	e77a      	b.n	8003ac2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003bcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bce:	f000 f8a1 	bl	8003d14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003bd2:	f000 fb75 	bl	80042c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003bd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bd8:	f000 f8ee 	bl	8003db8 <prvIsQueueEmpty>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	f43f af6f 	beq.w	8003ac2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003be4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3730      	adds	r7, #48	; 0x30
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	e000ed04 	.word	0xe000ed04

08003bf4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b086      	sub	sp, #24
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003c00:	2300      	movs	r3, #0
 8003c02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10d      	bne.n	8003c2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d14d      	bne.n	8003cb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 ff16 	bl	8004a50 <xTaskPriorityDisinherit>
 8003c24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	609a      	str	r2, [r3, #8]
 8003c2c:	e043      	b.n	8003cb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d119      	bne.n	8003c68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6858      	ldr	r0, [r3, #4]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	68b9      	ldr	r1, [r7, #8]
 8003c40:	f002 fb28 	bl	8006294 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	441a      	add	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d32b      	bcc.n	8003cb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	605a      	str	r2, [r3, #4]
 8003c66:	e026      	b.n	8003cb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	68d8      	ldr	r0, [r3, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	461a      	mov	r2, r3
 8003c72:	68b9      	ldr	r1, [r7, #8]
 8003c74:	f002 fb0e 	bl	8006294 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	68da      	ldr	r2, [r3, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c80:	425b      	negs	r3, r3
 8003c82:	441a      	add	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	68da      	ldr	r2, [r3, #12]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d207      	bcs.n	8003ca4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9c:	425b      	negs	r3, r3
 8003c9e:	441a      	add	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d105      	bne.n	8003cb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d002      	beq.n	8003cb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1c5a      	adds	r2, r3, #1
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003cbe:	697b      	ldr	r3, [r7, #20]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d018      	beq.n	8003d0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce2:	441a      	add	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68da      	ldr	r2, [r3, #12]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d303      	bcc.n	8003cfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68d9      	ldr	r1, [r3, #12]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d04:	461a      	mov	r2, r3
 8003d06:	6838      	ldr	r0, [r7, #0]
 8003d08:	f002 fac4 	bl	8006294 <memcpy>
	}
}
 8003d0c:	bf00      	nop
 8003d0e:	3708      	adds	r7, #8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003d1c:	f001 f8b2 	bl	8004e84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d28:	e011      	b.n	8003d4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d012      	beq.n	8003d58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	3324      	adds	r3, #36	; 0x24
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 fcac 	bl	8004694 <xTaskRemoveFromEventList>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d001      	beq.n	8003d46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003d42:	f000 fd81 	bl	8004848 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003d46:	7bfb      	ldrb	r3, [r7, #15]
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	dce9      	bgt.n	8003d2a <prvUnlockQueue+0x16>
 8003d56:	e000      	b.n	8003d5a <prvUnlockQueue+0x46>
					break;
 8003d58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	22ff      	movs	r2, #255	; 0xff
 8003d5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003d62:	f001 f8bf 	bl	8004ee4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003d66:	f001 f88d 	bl	8004e84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d72:	e011      	b.n	8003d98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d012      	beq.n	8003da2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	3310      	adds	r3, #16
 8003d80:	4618      	mov	r0, r3
 8003d82:	f000 fc87 	bl	8004694 <xTaskRemoveFromEventList>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003d8c:	f000 fd5c 	bl	8004848 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003d90:	7bbb      	ldrb	r3, [r7, #14]
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	dce9      	bgt.n	8003d74 <prvUnlockQueue+0x60>
 8003da0:	e000      	b.n	8003da4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003da2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	22ff      	movs	r2, #255	; 0xff
 8003da8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003dac:	f001 f89a 	bl	8004ee4 <vPortExitCritical>
}
 8003db0:	bf00      	nop
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003dc0:	f001 f860 	bl	8004e84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d102      	bne.n	8003dd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	e001      	b.n	8003dd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003dd6:	f001 f885 	bl	8004ee4 <vPortExitCritical>

	return xReturn;
 8003dda:	68fb      	ldr	r3, [r7, #12]
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003dec:	f001 f84a 	bl	8004e84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d102      	bne.n	8003e02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	e001      	b.n	8003e06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003e02:	2300      	movs	r3, #0
 8003e04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e06:	f001 f86d 	bl	8004ee4 <vPortExitCritical>

	return xReturn;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3710      	adds	r7, #16
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b08e      	sub	sp, #56	; 0x38
 8003e18:	af04      	add	r7, sp, #16
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
 8003e20:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d10a      	bne.n	8003e3e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2c:	f383 8811 	msr	BASEPRI, r3
 8003e30:	f3bf 8f6f 	isb	sy
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	623b      	str	r3, [r7, #32]
}
 8003e3a:	bf00      	nop
 8003e3c:	e7fe      	b.n	8003e3c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <xTaskCreateStatic+0x46>
	__asm volatile
 8003e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e48:	f383 8811 	msr	BASEPRI, r3
 8003e4c:	f3bf 8f6f 	isb	sy
 8003e50:	f3bf 8f4f 	dsb	sy
 8003e54:	61fb      	str	r3, [r7, #28]
}
 8003e56:	bf00      	nop
 8003e58:	e7fe      	b.n	8003e58 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e5a:	23a0      	movs	r3, #160	; 0xa0
 8003e5c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	2ba0      	cmp	r3, #160	; 0xa0
 8003e62:	d00a      	beq.n	8003e7a <xTaskCreateStatic+0x66>
	__asm volatile
 8003e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e68:	f383 8811 	msr	BASEPRI, r3
 8003e6c:	f3bf 8f6f 	isb	sy
 8003e70:	f3bf 8f4f 	dsb	sy
 8003e74:	61bb      	str	r3, [r7, #24]
}
 8003e76:	bf00      	nop
 8003e78:	e7fe      	b.n	8003e78 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003e7a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d01e      	beq.n	8003ec0 <xTaskCreateStatic+0xac>
 8003e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01b      	beq.n	8003ec0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e8a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e90:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e94:	2202      	movs	r2, #2
 8003e96:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	9303      	str	r3, [sp, #12]
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea0:	9302      	str	r3, [sp, #8]
 8003ea2:	f107 0314 	add.w	r3, r7, #20
 8003ea6:	9301      	str	r3, [sp, #4]
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	68b9      	ldr	r1, [r7, #8]
 8003eb2:	68f8      	ldr	r0, [r7, #12]
 8003eb4:	f000 f850 	bl	8003f58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003eb8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003eba:	f000 f8eb 	bl	8004094 <prvAddNewTaskToReadyList>
 8003ebe:	e001      	b.n	8003ec4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003ec4:	697b      	ldr	r3, [r7, #20]
	}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3728      	adds	r7, #40	; 0x28
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b08c      	sub	sp, #48	; 0x30
 8003ed2:	af04      	add	r7, sp, #16
 8003ed4:	60f8      	str	r0, [r7, #12]
 8003ed6:	60b9      	str	r1, [r7, #8]
 8003ed8:	603b      	str	r3, [r7, #0]
 8003eda:	4613      	mov	r3, r2
 8003edc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003ede:	88fb      	ldrh	r3, [r7, #6]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f001 f8b0 	bl	8005048 <pvPortMalloc>
 8003ee8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00e      	beq.n	8003f0e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003ef0:	20a0      	movs	r0, #160	; 0xa0
 8003ef2:	f001 f8a9 	bl	8005048 <pvPortMalloc>
 8003ef6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	697a      	ldr	r2, [r7, #20]
 8003f02:	631a      	str	r2, [r3, #48]	; 0x30
 8003f04:	e005      	b.n	8003f12 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003f06:	6978      	ldr	r0, [r7, #20]
 8003f08:	f001 f96a 	bl	80051e0 <vPortFree>
 8003f0c:	e001      	b.n	8003f12 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d017      	beq.n	8003f48 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003f20:	88fa      	ldrh	r2, [r7, #6]
 8003f22:	2300      	movs	r3, #0
 8003f24:	9303      	str	r3, [sp, #12]
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	9302      	str	r3, [sp, #8]
 8003f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f2c:	9301      	str	r3, [sp, #4]
 8003f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68b9      	ldr	r1, [r7, #8]
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 f80e 	bl	8003f58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f3c:	69f8      	ldr	r0, [r7, #28]
 8003f3e:	f000 f8a9 	bl	8004094 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f42:	2301      	movs	r3, #1
 8003f44:	61bb      	str	r3, [r7, #24]
 8003f46:	e002      	b.n	8003f4e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f48:	f04f 33ff 	mov.w	r3, #4294967295
 8003f4c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f4e:	69bb      	ldr	r3, [r7, #24]
	}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3720      	adds	r7, #32
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
 8003f64:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f70:	3b01      	subs	r3, #1
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	f023 0307 	bic.w	r3, r3, #7
 8003f7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	f003 0307 	and.w	r3, r3, #7
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d00a      	beq.n	8003fa0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f8e:	f383 8811 	msr	BASEPRI, r3
 8003f92:	f3bf 8f6f 	isb	sy
 8003f96:	f3bf 8f4f 	dsb	sy
 8003f9a:	617b      	str	r3, [r7, #20]
}
 8003f9c:	bf00      	nop
 8003f9e:	e7fe      	b.n	8003f9e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d01f      	beq.n	8003fe6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	61fb      	str	r3, [r7, #28]
 8003faa:	e012      	b.n	8003fd2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	7819      	ldrb	r1, [r3, #0]
 8003fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	4413      	add	r3, r2
 8003fba:	3334      	adds	r3, #52	; 0x34
 8003fbc:	460a      	mov	r2, r1
 8003fbe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003fc0:	68ba      	ldr	r2, [r7, #8]
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d006      	beq.n	8003fda <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	61fb      	str	r3, [r7, #28]
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	2b0f      	cmp	r3, #15
 8003fd6:	d9e9      	bls.n	8003fac <prvInitialiseNewTask+0x54>
 8003fd8:	e000      	b.n	8003fdc <prvInitialiseNewTask+0x84>
			{
				break;
 8003fda:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fe4:	e003      	b.n	8003fee <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff0:	2b06      	cmp	r3, #6
 8003ff2:	d901      	bls.n	8003ff8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003ff4:	2306      	movs	r3, #6
 8003ff6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ffa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ffc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004000:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004002:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004006:	2200      	movs	r2, #0
 8004008:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800400a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400c:	3304      	adds	r3, #4
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff fabb 	bl	800358a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004016:	3318      	adds	r3, #24
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff fab6 	bl	800358a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800401e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004022:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004026:	f1c3 0207 	rsb	r2, r3, #7
 800402a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800402e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004032:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004036:	2200      	movs	r2, #0
 8004038:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800403c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800403e:	2200      	movs	r2, #0
 8004040:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004046:	334c      	adds	r3, #76	; 0x4c
 8004048:	224c      	movs	r2, #76	; 0x4c
 800404a:	2100      	movs	r1, #0
 800404c:	4618      	mov	r0, r3
 800404e:	f002 f897 	bl	8006180 <memset>
 8004052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004054:	4a0c      	ldr	r2, [pc, #48]	; (8004088 <prvInitialiseNewTask+0x130>)
 8004056:	651a      	str	r2, [r3, #80]	; 0x50
 8004058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405a:	4a0c      	ldr	r2, [pc, #48]	; (800408c <prvInitialiseNewTask+0x134>)
 800405c:	655a      	str	r2, [r3, #84]	; 0x54
 800405e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004060:	4a0b      	ldr	r2, [pc, #44]	; (8004090 <prvInitialiseNewTask+0x138>)
 8004062:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	68f9      	ldr	r1, [r7, #12]
 8004068:	69b8      	ldr	r0, [r7, #24]
 800406a:	f000 fddd 	bl	8004c28 <pxPortInitialiseStack>
 800406e:	4602      	mov	r2, r0
 8004070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004072:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800407a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800407c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800407e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004080:	bf00      	nop
 8004082:	3720      	adds	r7, #32
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	20004788 	.word	0x20004788
 800408c:	200047f0 	.word	0x200047f0
 8004090:	20004858 	.word	0x20004858

08004094 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800409c:	f000 fef2 	bl	8004e84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80040a0:	4b2a      	ldr	r3, [pc, #168]	; (800414c <prvAddNewTaskToReadyList+0xb8>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	3301      	adds	r3, #1
 80040a6:	4a29      	ldr	r2, [pc, #164]	; (800414c <prvAddNewTaskToReadyList+0xb8>)
 80040a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80040aa:	4b29      	ldr	r3, [pc, #164]	; (8004150 <prvAddNewTaskToReadyList+0xbc>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d109      	bne.n	80040c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80040b2:	4a27      	ldr	r2, [pc, #156]	; (8004150 <prvAddNewTaskToReadyList+0xbc>)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80040b8:	4b24      	ldr	r3, [pc, #144]	; (800414c <prvAddNewTaskToReadyList+0xb8>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d110      	bne.n	80040e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80040c0:	f000 fbe6 	bl	8004890 <prvInitialiseTaskLists>
 80040c4:	e00d      	b.n	80040e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80040c6:	4b23      	ldr	r3, [pc, #140]	; (8004154 <prvAddNewTaskToReadyList+0xc0>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d109      	bne.n	80040e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80040ce:	4b20      	ldr	r3, [pc, #128]	; (8004150 <prvAddNewTaskToReadyList+0xbc>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	429a      	cmp	r2, r3
 80040da:	d802      	bhi.n	80040e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80040dc:	4a1c      	ldr	r2, [pc, #112]	; (8004150 <prvAddNewTaskToReadyList+0xbc>)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80040e2:	4b1d      	ldr	r3, [pc, #116]	; (8004158 <prvAddNewTaskToReadyList+0xc4>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	3301      	adds	r3, #1
 80040e8:	4a1b      	ldr	r2, [pc, #108]	; (8004158 <prvAddNewTaskToReadyList+0xc4>)
 80040ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f0:	2201      	movs	r2, #1
 80040f2:	409a      	lsls	r2, r3
 80040f4:	4b19      	ldr	r3, [pc, #100]	; (800415c <prvAddNewTaskToReadyList+0xc8>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	4a18      	ldr	r2, [pc, #96]	; (800415c <prvAddNewTaskToReadyList+0xc8>)
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	4a15      	ldr	r2, [pc, #84]	; (8004160 <prvAddNewTaskToReadyList+0xcc>)
 800410c:	441a      	add	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	3304      	adds	r3, #4
 8004112:	4619      	mov	r1, r3
 8004114:	4610      	mov	r0, r2
 8004116:	f7ff fa45 	bl	80035a4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800411a:	f000 fee3 	bl	8004ee4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800411e:	4b0d      	ldr	r3, [pc, #52]	; (8004154 <prvAddNewTaskToReadyList+0xc0>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00e      	beq.n	8004144 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004126:	4b0a      	ldr	r3, [pc, #40]	; (8004150 <prvAddNewTaskToReadyList+0xbc>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004130:	429a      	cmp	r2, r3
 8004132:	d207      	bcs.n	8004144 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004134:	4b0b      	ldr	r3, [pc, #44]	; (8004164 <prvAddNewTaskToReadyList+0xd0>)
 8004136:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	f3bf 8f4f 	dsb	sy
 8004140:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	20000508 	.word	0x20000508
 8004150:	20000408 	.word	0x20000408
 8004154:	20000514 	.word	0x20000514
 8004158:	20000524 	.word	0x20000524
 800415c:	20000510 	.word	0x20000510
 8004160:	2000040c 	.word	0x2000040c
 8004164:	e000ed04 	.word	0xe000ed04

08004168 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004170:	2300      	movs	r3, #0
 8004172:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d017      	beq.n	80041aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800417a:	4b13      	ldr	r3, [pc, #76]	; (80041c8 <vTaskDelay+0x60>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00a      	beq.n	8004198 <vTaskDelay+0x30>
	__asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004186:	f383 8811 	msr	BASEPRI, r3
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	f3bf 8f4f 	dsb	sy
 8004192:	60bb      	str	r3, [r7, #8]
}
 8004194:	bf00      	nop
 8004196:	e7fe      	b.n	8004196 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004198:	f000 f884 	bl	80042a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800419c:	2100      	movs	r1, #0
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 fcdc 	bl	8004b5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80041a4:	f000 f88c 	bl	80042c0 <xTaskResumeAll>
 80041a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d107      	bne.n	80041c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80041b0:	4b06      	ldr	r3, [pc, #24]	; (80041cc <vTaskDelay+0x64>)
 80041b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	f3bf 8f4f 	dsb	sy
 80041bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80041c0:	bf00      	nop
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20000530 	.word	0x20000530
 80041cc:	e000ed04 	.word	0xe000ed04

080041d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08a      	sub	sp, #40	; 0x28
 80041d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80041d6:	2300      	movs	r3, #0
 80041d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80041da:	2300      	movs	r3, #0
 80041dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80041de:	463a      	mov	r2, r7
 80041e0:	1d39      	adds	r1, r7, #4
 80041e2:	f107 0308 	add.w	r3, r7, #8
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fc f9e8 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80041ec:	6839      	ldr	r1, [r7, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	9202      	str	r2, [sp, #8]
 80041f4:	9301      	str	r3, [sp, #4]
 80041f6:	2300      	movs	r3, #0
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	2300      	movs	r3, #0
 80041fc:	460a      	mov	r2, r1
 80041fe:	4921      	ldr	r1, [pc, #132]	; (8004284 <vTaskStartScheduler+0xb4>)
 8004200:	4821      	ldr	r0, [pc, #132]	; (8004288 <vTaskStartScheduler+0xb8>)
 8004202:	f7ff fe07 	bl	8003e14 <xTaskCreateStatic>
 8004206:	4603      	mov	r3, r0
 8004208:	4a20      	ldr	r2, [pc, #128]	; (800428c <vTaskStartScheduler+0xbc>)
 800420a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800420c:	4b1f      	ldr	r3, [pc, #124]	; (800428c <vTaskStartScheduler+0xbc>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d002      	beq.n	800421a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004214:	2301      	movs	r3, #1
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	e001      	b.n	800421e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800421a:	2300      	movs	r3, #0
 800421c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800421e:	697b      	ldr	r3, [r7, #20]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d11b      	bne.n	800425c <vTaskStartScheduler+0x8c>
	__asm volatile
 8004224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	613b      	str	r3, [r7, #16]
}
 8004236:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004238:	4b15      	ldr	r3, [pc, #84]	; (8004290 <vTaskStartScheduler+0xc0>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	334c      	adds	r3, #76	; 0x4c
 800423e:	4a15      	ldr	r2, [pc, #84]	; (8004294 <vTaskStartScheduler+0xc4>)
 8004240:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004242:	4b15      	ldr	r3, [pc, #84]	; (8004298 <vTaskStartScheduler+0xc8>)
 8004244:	f04f 32ff 	mov.w	r2, #4294967295
 8004248:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800424a:	4b14      	ldr	r3, [pc, #80]	; (800429c <vTaskStartScheduler+0xcc>)
 800424c:	2201      	movs	r2, #1
 800424e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004250:	4b13      	ldr	r3, [pc, #76]	; (80042a0 <vTaskStartScheduler+0xd0>)
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004256:	f000 fd73 	bl	8004d40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800425a:	e00e      	b.n	800427a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004262:	d10a      	bne.n	800427a <vTaskStartScheduler+0xaa>
	__asm volatile
 8004264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004268:	f383 8811 	msr	BASEPRI, r3
 800426c:	f3bf 8f6f 	isb	sy
 8004270:	f3bf 8f4f 	dsb	sy
 8004274:	60fb      	str	r3, [r7, #12]
}
 8004276:	bf00      	nop
 8004278:	e7fe      	b.n	8004278 <vTaskStartScheduler+0xa8>
}
 800427a:	bf00      	nop
 800427c:	3718      	adds	r7, #24
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	08006b74 	.word	0x08006b74
 8004288:	08004861 	.word	0x08004861
 800428c:	2000052c 	.word	0x2000052c
 8004290:	20000408 	.word	0x20000408
 8004294:	200000b0 	.word	0x200000b0
 8004298:	20000528 	.word	0x20000528
 800429c:	20000514 	.word	0x20000514
 80042a0:	2000050c 	.word	0x2000050c

080042a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80042a8:	4b04      	ldr	r3, [pc, #16]	; (80042bc <vTaskSuspendAll+0x18>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3301      	adds	r3, #1
 80042ae:	4a03      	ldr	r2, [pc, #12]	; (80042bc <vTaskSuspendAll+0x18>)
 80042b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80042b2:	bf00      	nop
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	20000530 	.word	0x20000530

080042c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80042c6:	2300      	movs	r3, #0
 80042c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80042ca:	2300      	movs	r3, #0
 80042cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80042ce:	4b41      	ldr	r3, [pc, #260]	; (80043d4 <xTaskResumeAll+0x114>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10a      	bne.n	80042ec <xTaskResumeAll+0x2c>
	__asm volatile
 80042d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042da:	f383 8811 	msr	BASEPRI, r3
 80042de:	f3bf 8f6f 	isb	sy
 80042e2:	f3bf 8f4f 	dsb	sy
 80042e6:	603b      	str	r3, [r7, #0]
}
 80042e8:	bf00      	nop
 80042ea:	e7fe      	b.n	80042ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80042ec:	f000 fdca 	bl	8004e84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80042f0:	4b38      	ldr	r3, [pc, #224]	; (80043d4 <xTaskResumeAll+0x114>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	3b01      	subs	r3, #1
 80042f6:	4a37      	ldr	r2, [pc, #220]	; (80043d4 <xTaskResumeAll+0x114>)
 80042f8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042fa:	4b36      	ldr	r3, [pc, #216]	; (80043d4 <xTaskResumeAll+0x114>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d161      	bne.n	80043c6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004302:	4b35      	ldr	r3, [pc, #212]	; (80043d8 <xTaskResumeAll+0x118>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d05d      	beq.n	80043c6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800430a:	e02e      	b.n	800436a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800430c:	4b33      	ldr	r3, [pc, #204]	; (80043dc <xTaskResumeAll+0x11c>)
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	3318      	adds	r3, #24
 8004318:	4618      	mov	r0, r3
 800431a:	f7ff f9a0 	bl	800365e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	3304      	adds	r3, #4
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff f99b 	bl	800365e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432c:	2201      	movs	r2, #1
 800432e:	409a      	lsls	r2, r3
 8004330:	4b2b      	ldr	r3, [pc, #172]	; (80043e0 <xTaskResumeAll+0x120>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4313      	orrs	r3, r2
 8004336:	4a2a      	ldr	r2, [pc, #168]	; (80043e0 <xTaskResumeAll+0x120>)
 8004338:	6013      	str	r3, [r2, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800433e:	4613      	mov	r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4a27      	ldr	r2, [pc, #156]	; (80043e4 <xTaskResumeAll+0x124>)
 8004348:	441a      	add	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	3304      	adds	r3, #4
 800434e:	4619      	mov	r1, r3
 8004350:	4610      	mov	r0, r2
 8004352:	f7ff f927 	bl	80035a4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800435a:	4b23      	ldr	r3, [pc, #140]	; (80043e8 <xTaskResumeAll+0x128>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004360:	429a      	cmp	r2, r3
 8004362:	d302      	bcc.n	800436a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004364:	4b21      	ldr	r3, [pc, #132]	; (80043ec <xTaskResumeAll+0x12c>)
 8004366:	2201      	movs	r2, #1
 8004368:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800436a:	4b1c      	ldr	r3, [pc, #112]	; (80043dc <xTaskResumeAll+0x11c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1cc      	bne.n	800430c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d001      	beq.n	800437c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004378:	f000 fb2c 	bl	80049d4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800437c:	4b1c      	ldr	r3, [pc, #112]	; (80043f0 <xTaskResumeAll+0x130>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d010      	beq.n	80043aa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004388:	f000 f846 	bl	8004418 <xTaskIncrementTick>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d002      	beq.n	8004398 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004392:	4b16      	ldr	r3, [pc, #88]	; (80043ec <xTaskResumeAll+0x12c>)
 8004394:	2201      	movs	r2, #1
 8004396:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3b01      	subs	r3, #1
 800439c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d1f1      	bne.n	8004388 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80043a4:	4b12      	ldr	r3, [pc, #72]	; (80043f0 <xTaskResumeAll+0x130>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80043aa:	4b10      	ldr	r3, [pc, #64]	; (80043ec <xTaskResumeAll+0x12c>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d009      	beq.n	80043c6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80043b2:	2301      	movs	r3, #1
 80043b4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80043b6:	4b0f      	ldr	r3, [pc, #60]	; (80043f4 <xTaskResumeAll+0x134>)
 80043b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043bc:	601a      	str	r2, [r3, #0]
 80043be:	f3bf 8f4f 	dsb	sy
 80043c2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80043c6:	f000 fd8d 	bl	8004ee4 <vPortExitCritical>

	return xAlreadyYielded;
 80043ca:	68bb      	ldr	r3, [r7, #8]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	20000530 	.word	0x20000530
 80043d8:	20000508 	.word	0x20000508
 80043dc:	200004c8 	.word	0x200004c8
 80043e0:	20000510 	.word	0x20000510
 80043e4:	2000040c 	.word	0x2000040c
 80043e8:	20000408 	.word	0x20000408
 80043ec:	2000051c 	.word	0x2000051c
 80043f0:	20000518 	.word	0x20000518
 80043f4:	e000ed04 	.word	0xe000ed04

080043f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80043fe:	4b05      	ldr	r3, [pc, #20]	; (8004414 <xTaskGetTickCount+0x1c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004404:	687b      	ldr	r3, [r7, #4]
}
 8004406:	4618      	mov	r0, r3
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
 8004412:	bf00      	nop
 8004414:	2000050c 	.word	0x2000050c

08004418 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800441e:	2300      	movs	r3, #0
 8004420:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004422:	4b4e      	ldr	r3, [pc, #312]	; (800455c <xTaskIncrementTick+0x144>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	f040 808e 	bne.w	8004548 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800442c:	4b4c      	ldr	r3, [pc, #304]	; (8004560 <xTaskIncrementTick+0x148>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	3301      	adds	r3, #1
 8004432:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004434:	4a4a      	ldr	r2, [pc, #296]	; (8004560 <xTaskIncrementTick+0x148>)
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d120      	bne.n	8004482 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004440:	4b48      	ldr	r3, [pc, #288]	; (8004564 <xTaskIncrementTick+0x14c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <xTaskIncrementTick+0x48>
	__asm volatile
 800444a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800444e:	f383 8811 	msr	BASEPRI, r3
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	f3bf 8f4f 	dsb	sy
 800445a:	603b      	str	r3, [r7, #0]
}
 800445c:	bf00      	nop
 800445e:	e7fe      	b.n	800445e <xTaskIncrementTick+0x46>
 8004460:	4b40      	ldr	r3, [pc, #256]	; (8004564 <xTaskIncrementTick+0x14c>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	60fb      	str	r3, [r7, #12]
 8004466:	4b40      	ldr	r3, [pc, #256]	; (8004568 <xTaskIncrementTick+0x150>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a3e      	ldr	r2, [pc, #248]	; (8004564 <xTaskIncrementTick+0x14c>)
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	4a3e      	ldr	r2, [pc, #248]	; (8004568 <xTaskIncrementTick+0x150>)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6013      	str	r3, [r2, #0]
 8004474:	4b3d      	ldr	r3, [pc, #244]	; (800456c <xTaskIncrementTick+0x154>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	3301      	adds	r3, #1
 800447a:	4a3c      	ldr	r2, [pc, #240]	; (800456c <xTaskIncrementTick+0x154>)
 800447c:	6013      	str	r3, [r2, #0]
 800447e:	f000 faa9 	bl	80049d4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004482:	4b3b      	ldr	r3, [pc, #236]	; (8004570 <xTaskIncrementTick+0x158>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	429a      	cmp	r2, r3
 800448a:	d348      	bcc.n	800451e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800448c:	4b35      	ldr	r3, [pc, #212]	; (8004564 <xTaskIncrementTick+0x14c>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d104      	bne.n	80044a0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004496:	4b36      	ldr	r3, [pc, #216]	; (8004570 <xTaskIncrementTick+0x158>)
 8004498:	f04f 32ff 	mov.w	r2, #4294967295
 800449c:	601a      	str	r2, [r3, #0]
					break;
 800449e:	e03e      	b.n	800451e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044a0:	4b30      	ldr	r3, [pc, #192]	; (8004564 <xTaskIncrementTick+0x14c>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d203      	bcs.n	80044c0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80044b8:	4a2d      	ldr	r2, [pc, #180]	; (8004570 <xTaskIncrementTick+0x158>)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80044be:	e02e      	b.n	800451e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	3304      	adds	r3, #4
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7ff f8ca 	bl	800365e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d004      	beq.n	80044dc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	3318      	adds	r3, #24
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7ff f8c1 	bl	800365e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e0:	2201      	movs	r2, #1
 80044e2:	409a      	lsls	r2, r3
 80044e4:	4b23      	ldr	r3, [pc, #140]	; (8004574 <xTaskIncrementTick+0x15c>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4313      	orrs	r3, r2
 80044ea:	4a22      	ldr	r2, [pc, #136]	; (8004574 <xTaskIncrementTick+0x15c>)
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044f2:	4613      	mov	r3, r2
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	4413      	add	r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4a1f      	ldr	r2, [pc, #124]	; (8004578 <xTaskIncrementTick+0x160>)
 80044fc:	441a      	add	r2, r3
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	3304      	adds	r3, #4
 8004502:	4619      	mov	r1, r3
 8004504:	4610      	mov	r0, r2
 8004506:	f7ff f84d 	bl	80035a4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800450e:	4b1b      	ldr	r3, [pc, #108]	; (800457c <xTaskIncrementTick+0x164>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004514:	429a      	cmp	r2, r3
 8004516:	d3b9      	bcc.n	800448c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004518:	2301      	movs	r3, #1
 800451a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800451c:	e7b6      	b.n	800448c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800451e:	4b17      	ldr	r3, [pc, #92]	; (800457c <xTaskIncrementTick+0x164>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004524:	4914      	ldr	r1, [pc, #80]	; (8004578 <xTaskIncrementTick+0x160>)
 8004526:	4613      	mov	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	4413      	add	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d901      	bls.n	800453a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004536:	2301      	movs	r3, #1
 8004538:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800453a:	4b11      	ldr	r3, [pc, #68]	; (8004580 <xTaskIncrementTick+0x168>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d007      	beq.n	8004552 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004542:	2301      	movs	r3, #1
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	e004      	b.n	8004552 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004548:	4b0e      	ldr	r3, [pc, #56]	; (8004584 <xTaskIncrementTick+0x16c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3301      	adds	r3, #1
 800454e:	4a0d      	ldr	r2, [pc, #52]	; (8004584 <xTaskIncrementTick+0x16c>)
 8004550:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004552:	697b      	ldr	r3, [r7, #20]
}
 8004554:	4618      	mov	r0, r3
 8004556:	3718      	adds	r7, #24
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000530 	.word	0x20000530
 8004560:	2000050c 	.word	0x2000050c
 8004564:	200004c0 	.word	0x200004c0
 8004568:	200004c4 	.word	0x200004c4
 800456c:	20000520 	.word	0x20000520
 8004570:	20000528 	.word	0x20000528
 8004574:	20000510 	.word	0x20000510
 8004578:	2000040c 	.word	0x2000040c
 800457c:	20000408 	.word	0x20000408
 8004580:	2000051c 	.word	0x2000051c
 8004584:	20000518 	.word	0x20000518

08004588 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004588:	b480      	push	{r7}
 800458a:	b087      	sub	sp, #28
 800458c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800458e:	4b29      	ldr	r3, [pc, #164]	; (8004634 <vTaskSwitchContext+0xac>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004596:	4b28      	ldr	r3, [pc, #160]	; (8004638 <vTaskSwitchContext+0xb0>)
 8004598:	2201      	movs	r2, #1
 800459a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800459c:	e044      	b.n	8004628 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800459e:	4b26      	ldr	r3, [pc, #152]	; (8004638 <vTaskSwitchContext+0xb0>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045a4:	4b25      	ldr	r3, [pc, #148]	; (800463c <vTaskSwitchContext+0xb4>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	fab3 f383 	clz	r3, r3
 80045b0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80045b2:	7afb      	ldrb	r3, [r7, #11]
 80045b4:	f1c3 031f 	rsb	r3, r3, #31
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	4921      	ldr	r1, [pc, #132]	; (8004640 <vTaskSwitchContext+0xb8>)
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	4613      	mov	r3, r2
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	4413      	add	r3, r2
 80045c4:	009b      	lsls	r3, r3, #2
 80045c6:	440b      	add	r3, r1
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <vTaskSwitchContext+0x5c>
	__asm volatile
 80045ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d2:	f383 8811 	msr	BASEPRI, r3
 80045d6:	f3bf 8f6f 	isb	sy
 80045da:	f3bf 8f4f 	dsb	sy
 80045de:	607b      	str	r3, [r7, #4]
}
 80045e0:	bf00      	nop
 80045e2:	e7fe      	b.n	80045e2 <vTaskSwitchContext+0x5a>
 80045e4:	697a      	ldr	r2, [r7, #20]
 80045e6:	4613      	mov	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4413      	add	r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	4a14      	ldr	r2, [pc, #80]	; (8004640 <vTaskSwitchContext+0xb8>)
 80045f0:	4413      	add	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	605a      	str	r2, [r3, #4]
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	3308      	adds	r3, #8
 8004606:	429a      	cmp	r2, r3
 8004608:	d104      	bne.n	8004614 <vTaskSwitchContext+0x8c>
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	605a      	str	r2, [r3, #4]
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	4a0a      	ldr	r2, [pc, #40]	; (8004644 <vTaskSwitchContext+0xbc>)
 800461c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800461e:	4b09      	ldr	r3, [pc, #36]	; (8004644 <vTaskSwitchContext+0xbc>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	334c      	adds	r3, #76	; 0x4c
 8004624:	4a08      	ldr	r2, [pc, #32]	; (8004648 <vTaskSwitchContext+0xc0>)
 8004626:	6013      	str	r3, [r2, #0]
}
 8004628:	bf00      	nop
 800462a:	371c      	adds	r7, #28
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr
 8004634:	20000530 	.word	0x20000530
 8004638:	2000051c 	.word	0x2000051c
 800463c:	20000510 	.word	0x20000510
 8004640:	2000040c 	.word	0x2000040c
 8004644:	20000408 	.word	0x20000408
 8004648:	200000b0 	.word	0x200000b0

0800464c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10a      	bne.n	8004672 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800465c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004660:	f383 8811 	msr	BASEPRI, r3
 8004664:	f3bf 8f6f 	isb	sy
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	60fb      	str	r3, [r7, #12]
}
 800466e:	bf00      	nop
 8004670:	e7fe      	b.n	8004670 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004672:	4b07      	ldr	r3, [pc, #28]	; (8004690 <vTaskPlaceOnEventList+0x44>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3318      	adds	r3, #24
 8004678:	4619      	mov	r1, r3
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7fe ffb6 	bl	80035ec <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004680:	2101      	movs	r1, #1
 8004682:	6838      	ldr	r0, [r7, #0]
 8004684:	f000 fa6a 	bl	8004b5c <prvAddCurrentTaskToDelayedList>
}
 8004688:	bf00      	nop
 800468a:	3710      	adds	r7, #16
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	20000408 	.word	0x20000408

08004694 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d10a      	bne.n	80046c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80046aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ae:	f383 8811 	msr	BASEPRI, r3
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	60fb      	str	r3, [r7, #12]
}
 80046bc:	bf00      	nop
 80046be:	e7fe      	b.n	80046be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	3318      	adds	r3, #24
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fe ffca 	bl	800365e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046ca:	4b1d      	ldr	r3, [pc, #116]	; (8004740 <xTaskRemoveFromEventList+0xac>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d11c      	bne.n	800470c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3304      	adds	r3, #4
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7fe ffc1 	bl	800365e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e0:	2201      	movs	r2, #1
 80046e2:	409a      	lsls	r2, r3
 80046e4:	4b17      	ldr	r3, [pc, #92]	; (8004744 <xTaskRemoveFromEventList+0xb0>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	4a16      	ldr	r2, [pc, #88]	; (8004744 <xTaskRemoveFromEventList+0xb0>)
 80046ec:	6013      	str	r3, [r2, #0]
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f2:	4613      	mov	r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	4413      	add	r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	4a13      	ldr	r2, [pc, #76]	; (8004748 <xTaskRemoveFromEventList+0xb4>)
 80046fc:	441a      	add	r2, r3
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	3304      	adds	r3, #4
 8004702:	4619      	mov	r1, r3
 8004704:	4610      	mov	r0, r2
 8004706:	f7fe ff4d 	bl	80035a4 <vListInsertEnd>
 800470a:	e005      	b.n	8004718 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	3318      	adds	r3, #24
 8004710:	4619      	mov	r1, r3
 8004712:	480e      	ldr	r0, [pc, #56]	; (800474c <xTaskRemoveFromEventList+0xb8>)
 8004714:	f7fe ff46 	bl	80035a4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800471c:	4b0c      	ldr	r3, [pc, #48]	; (8004750 <xTaskRemoveFromEventList+0xbc>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004722:	429a      	cmp	r2, r3
 8004724:	d905      	bls.n	8004732 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004726:	2301      	movs	r3, #1
 8004728:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800472a:	4b0a      	ldr	r3, [pc, #40]	; (8004754 <xTaskRemoveFromEventList+0xc0>)
 800472c:	2201      	movs	r2, #1
 800472e:	601a      	str	r2, [r3, #0]
 8004730:	e001      	b.n	8004736 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004736:	697b      	ldr	r3, [r7, #20]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3718      	adds	r7, #24
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	20000530 	.word	0x20000530
 8004744:	20000510 	.word	0x20000510
 8004748:	2000040c 	.word	0x2000040c
 800474c:	200004c8 	.word	0x200004c8
 8004750:	20000408 	.word	0x20000408
 8004754:	2000051c 	.word	0x2000051c

08004758 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004760:	4b06      	ldr	r3, [pc, #24]	; (800477c <vTaskInternalSetTimeOutState+0x24>)
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004768:	4b05      	ldr	r3, [pc, #20]	; (8004780 <vTaskInternalSetTimeOutState+0x28>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	605a      	str	r2, [r3, #4]
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr
 800477c:	20000520 	.word	0x20000520
 8004780:	2000050c 	.word	0x2000050c

08004784 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b088      	sub	sp, #32
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10a      	bne.n	80047aa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004798:	f383 8811 	msr	BASEPRI, r3
 800479c:	f3bf 8f6f 	isb	sy
 80047a0:	f3bf 8f4f 	dsb	sy
 80047a4:	613b      	str	r3, [r7, #16]
}
 80047a6:	bf00      	nop
 80047a8:	e7fe      	b.n	80047a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10a      	bne.n	80047c6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80047b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b4:	f383 8811 	msr	BASEPRI, r3
 80047b8:	f3bf 8f6f 	isb	sy
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	60fb      	str	r3, [r7, #12]
}
 80047c2:	bf00      	nop
 80047c4:	e7fe      	b.n	80047c4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80047c6:	f000 fb5d 	bl	8004e84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80047ca:	4b1d      	ldr	r3, [pc, #116]	; (8004840 <xTaskCheckForTimeOut+0xbc>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e2:	d102      	bne.n	80047ea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80047e4:	2300      	movs	r3, #0
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	e023      	b.n	8004832 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	4b15      	ldr	r3, [pc, #84]	; (8004844 <xTaskCheckForTimeOut+0xc0>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d007      	beq.n	8004806 <xTaskCheckForTimeOut+0x82>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d302      	bcc.n	8004806 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004800:	2301      	movs	r3, #1
 8004802:	61fb      	str	r3, [r7, #28]
 8004804:	e015      	b.n	8004832 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	429a      	cmp	r2, r3
 800480e:	d20b      	bcs.n	8004828 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	1ad2      	subs	r2, r2, r3
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f7ff ff9b 	bl	8004758 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004822:	2300      	movs	r3, #0
 8004824:	61fb      	str	r3, [r7, #28]
 8004826:	e004      	b.n	8004832 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2200      	movs	r2, #0
 800482c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800482e:	2301      	movs	r3, #1
 8004830:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004832:	f000 fb57 	bl	8004ee4 <vPortExitCritical>

	return xReturn;
 8004836:	69fb      	ldr	r3, [r7, #28]
}
 8004838:	4618      	mov	r0, r3
 800483a:	3720      	adds	r7, #32
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	2000050c 	.word	0x2000050c
 8004844:	20000520 	.word	0x20000520

08004848 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800484c:	4b03      	ldr	r3, [pc, #12]	; (800485c <vTaskMissedYield+0x14>)
 800484e:	2201      	movs	r2, #1
 8004850:	601a      	str	r2, [r3, #0]
}
 8004852:	bf00      	nop
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	2000051c 	.word	0x2000051c

08004860 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004868:	f000 f852 	bl	8004910 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800486c:	4b06      	ldr	r3, [pc, #24]	; (8004888 <prvIdleTask+0x28>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d9f9      	bls.n	8004868 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004874:	4b05      	ldr	r3, [pc, #20]	; (800488c <prvIdleTask+0x2c>)
 8004876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004884:	e7f0      	b.n	8004868 <prvIdleTask+0x8>
 8004886:	bf00      	nop
 8004888:	2000040c 	.word	0x2000040c
 800488c:	e000ed04 	.word	0xe000ed04

08004890 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004896:	2300      	movs	r3, #0
 8004898:	607b      	str	r3, [r7, #4]
 800489a:	e00c      	b.n	80048b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	4613      	mov	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4413      	add	r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	4a12      	ldr	r2, [pc, #72]	; (80048f0 <prvInitialiseTaskLists+0x60>)
 80048a8:	4413      	add	r3, r2
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fe fe4d 	bl	800354a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3301      	adds	r3, #1
 80048b4:	607b      	str	r3, [r7, #4]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b06      	cmp	r3, #6
 80048ba:	d9ef      	bls.n	800489c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80048bc:	480d      	ldr	r0, [pc, #52]	; (80048f4 <prvInitialiseTaskLists+0x64>)
 80048be:	f7fe fe44 	bl	800354a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80048c2:	480d      	ldr	r0, [pc, #52]	; (80048f8 <prvInitialiseTaskLists+0x68>)
 80048c4:	f7fe fe41 	bl	800354a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80048c8:	480c      	ldr	r0, [pc, #48]	; (80048fc <prvInitialiseTaskLists+0x6c>)
 80048ca:	f7fe fe3e 	bl	800354a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80048ce:	480c      	ldr	r0, [pc, #48]	; (8004900 <prvInitialiseTaskLists+0x70>)
 80048d0:	f7fe fe3b 	bl	800354a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80048d4:	480b      	ldr	r0, [pc, #44]	; (8004904 <prvInitialiseTaskLists+0x74>)
 80048d6:	f7fe fe38 	bl	800354a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80048da:	4b0b      	ldr	r3, [pc, #44]	; (8004908 <prvInitialiseTaskLists+0x78>)
 80048dc:	4a05      	ldr	r2, [pc, #20]	; (80048f4 <prvInitialiseTaskLists+0x64>)
 80048de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80048e0:	4b0a      	ldr	r3, [pc, #40]	; (800490c <prvInitialiseTaskLists+0x7c>)
 80048e2:	4a05      	ldr	r2, [pc, #20]	; (80048f8 <prvInitialiseTaskLists+0x68>)
 80048e4:	601a      	str	r2, [r3, #0]
}
 80048e6:	bf00      	nop
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	2000040c 	.word	0x2000040c
 80048f4:	20000498 	.word	0x20000498
 80048f8:	200004ac 	.word	0x200004ac
 80048fc:	200004c8 	.word	0x200004c8
 8004900:	200004dc 	.word	0x200004dc
 8004904:	200004f4 	.word	0x200004f4
 8004908:	200004c0 	.word	0x200004c0
 800490c:	200004c4 	.word	0x200004c4

08004910 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004916:	e019      	b.n	800494c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004918:	f000 fab4 	bl	8004e84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800491c:	4b10      	ldr	r3, [pc, #64]	; (8004960 <prvCheckTasksWaitingTermination+0x50>)
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	3304      	adds	r3, #4
 8004928:	4618      	mov	r0, r3
 800492a:	f7fe fe98 	bl	800365e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800492e:	4b0d      	ldr	r3, [pc, #52]	; (8004964 <prvCheckTasksWaitingTermination+0x54>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	3b01      	subs	r3, #1
 8004934:	4a0b      	ldr	r2, [pc, #44]	; (8004964 <prvCheckTasksWaitingTermination+0x54>)
 8004936:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004938:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <prvCheckTasksWaitingTermination+0x58>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	3b01      	subs	r3, #1
 800493e:	4a0a      	ldr	r2, [pc, #40]	; (8004968 <prvCheckTasksWaitingTermination+0x58>)
 8004940:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004942:	f000 facf 	bl	8004ee4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f810 	bl	800496c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800494c:	4b06      	ldr	r3, [pc, #24]	; (8004968 <prvCheckTasksWaitingTermination+0x58>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d1e1      	bne.n	8004918 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop
 8004958:	3708      	adds	r7, #8
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	200004dc 	.word	0x200004dc
 8004964:	20000508 	.word	0x20000508
 8004968:	200004f0 	.word	0x200004f0

0800496c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	334c      	adds	r3, #76	; 0x4c
 8004978:	4618      	mov	r0, r3
 800497a:	f001 fc09 	bl	8006190 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004984:	2b00      	cmp	r3, #0
 8004986:	d108      	bne.n	800499a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498c:	4618      	mov	r0, r3
 800498e:	f000 fc27 	bl	80051e0 <vPortFree>
				vPortFree( pxTCB );
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 fc24 	bl	80051e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004998:	e018      	b.n	80049cc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d103      	bne.n	80049ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fc1b 	bl	80051e0 <vPortFree>
	}
 80049aa:	e00f      	b.n	80049cc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d00a      	beq.n	80049cc <prvDeleteTCB+0x60>
	__asm volatile
 80049b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ba:	f383 8811 	msr	BASEPRI, r3
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	60fb      	str	r3, [r7, #12]
}
 80049c8:	bf00      	nop
 80049ca:	e7fe      	b.n	80049ca <prvDeleteTCB+0x5e>
	}
 80049cc:	bf00      	nop
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049da:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <prvResetNextTaskUnblockTime+0x38>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d104      	bne.n	80049ee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80049e4:	4b0a      	ldr	r3, [pc, #40]	; (8004a10 <prvResetNextTaskUnblockTime+0x3c>)
 80049e6:	f04f 32ff 	mov.w	r2, #4294967295
 80049ea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80049ec:	e008      	b.n	8004a00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049ee:	4b07      	ldr	r3, [pc, #28]	; (8004a0c <prvResetNextTaskUnblockTime+0x38>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	4a04      	ldr	r2, [pc, #16]	; (8004a10 <prvResetNextTaskUnblockTime+0x3c>)
 80049fe:	6013      	str	r3, [r2, #0]
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	200004c0 	.word	0x200004c0
 8004a10:	20000528 	.word	0x20000528

08004a14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004a1a:	4b0b      	ldr	r3, [pc, #44]	; (8004a48 <xTaskGetSchedulerState+0x34>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d102      	bne.n	8004a28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004a22:	2301      	movs	r3, #1
 8004a24:	607b      	str	r3, [r7, #4]
 8004a26:	e008      	b.n	8004a3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a28:	4b08      	ldr	r3, [pc, #32]	; (8004a4c <xTaskGetSchedulerState+0x38>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004a30:	2302      	movs	r3, #2
 8004a32:	607b      	str	r3, [r7, #4]
 8004a34:	e001      	b.n	8004a3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004a36:	2300      	movs	r3, #0
 8004a38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004a3a:	687b      	ldr	r3, [r7, #4]
	}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	20000514 	.word	0x20000514
 8004a4c:	20000530 	.word	0x20000530

08004a50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d06e      	beq.n	8004b44 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004a66:	4b3a      	ldr	r3, [pc, #232]	; (8004b50 <xTaskPriorityDisinherit+0x100>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d00a      	beq.n	8004a86 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a74:	f383 8811 	msr	BASEPRI, r3
 8004a78:	f3bf 8f6f 	isb	sy
 8004a7c:	f3bf 8f4f 	dsb	sy
 8004a80:	60fb      	str	r3, [r7, #12]
}
 8004a82:	bf00      	nop
 8004a84:	e7fe      	b.n	8004a84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10a      	bne.n	8004aa4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a92:	f383 8811 	msr	BASEPRI, r3
 8004a96:	f3bf 8f6f 	isb	sy
 8004a9a:	f3bf 8f4f 	dsb	sy
 8004a9e:	60bb      	str	r3, [r7, #8]
}
 8004aa0:	bf00      	nop
 8004aa2:	e7fe      	b.n	8004aa2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aa8:	1e5a      	subs	r2, r3, #1
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d044      	beq.n	8004b44 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d140      	bne.n	8004b44 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	3304      	adds	r3, #4
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fe fdc9 	bl	800365e <uxListRemove>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d115      	bne.n	8004afe <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ad6:	491f      	ldr	r1, [pc, #124]	; (8004b54 <xTaskPriorityDisinherit+0x104>)
 8004ad8:	4613      	mov	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	4413      	add	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d10a      	bne.n	8004afe <xTaskPriorityDisinherit+0xae>
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aec:	2201      	movs	r2, #1
 8004aee:	fa02 f303 	lsl.w	r3, r2, r3
 8004af2:	43da      	mvns	r2, r3
 8004af4:	4b18      	ldr	r3, [pc, #96]	; (8004b58 <xTaskPriorityDisinherit+0x108>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4013      	ands	r3, r2
 8004afa:	4a17      	ldr	r2, [pc, #92]	; (8004b58 <xTaskPriorityDisinherit+0x108>)
 8004afc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0a:	f1c3 0207 	rsb	r2, r3, #7
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b16:	2201      	movs	r2, #1
 8004b18:	409a      	lsls	r2, r3
 8004b1a:	4b0f      	ldr	r3, [pc, #60]	; (8004b58 <xTaskPriorityDisinherit+0x108>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	4a0d      	ldr	r2, [pc, #52]	; (8004b58 <xTaskPriorityDisinherit+0x108>)
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b28:	4613      	mov	r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4413      	add	r3, r2
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	4a08      	ldr	r2, [pc, #32]	; (8004b54 <xTaskPriorityDisinherit+0x104>)
 8004b32:	441a      	add	r2, r3
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	3304      	adds	r3, #4
 8004b38:	4619      	mov	r1, r3
 8004b3a:	4610      	mov	r0, r2
 8004b3c:	f7fe fd32 	bl	80035a4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004b40:	2301      	movs	r3, #1
 8004b42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004b44:	697b      	ldr	r3, [r7, #20]
	}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	20000408 	.word	0x20000408
 8004b54:	2000040c 	.word	0x2000040c
 8004b58:	20000510 	.word	0x20000510

08004b5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b66:	4b29      	ldr	r3, [pc, #164]	; (8004c0c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b6c:	4b28      	ldr	r3, [pc, #160]	; (8004c10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	3304      	adds	r3, #4
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7fe fd73 	bl	800365e <uxListRemove>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10b      	bne.n	8004b96 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004b7e:	4b24      	ldr	r3, [pc, #144]	; (8004c10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b84:	2201      	movs	r2, #1
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43da      	mvns	r2, r3
 8004b8c:	4b21      	ldr	r3, [pc, #132]	; (8004c14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4013      	ands	r3, r2
 8004b92:	4a20      	ldr	r2, [pc, #128]	; (8004c14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b94:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9c:	d10a      	bne.n	8004bb4 <prvAddCurrentTaskToDelayedList+0x58>
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d007      	beq.n	8004bb4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ba4:	4b1a      	ldr	r3, [pc, #104]	; (8004c10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	3304      	adds	r3, #4
 8004baa:	4619      	mov	r1, r3
 8004bac:	481a      	ldr	r0, [pc, #104]	; (8004c18 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004bae:	f7fe fcf9 	bl	80035a4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004bb2:	e026      	b.n	8004c02 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4413      	add	r3, r2
 8004bba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004bbc:	4b14      	ldr	r3, [pc, #80]	; (8004c10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	68ba      	ldr	r2, [r7, #8]
 8004bc2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d209      	bcs.n	8004be0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004bcc:	4b13      	ldr	r3, [pc, #76]	; (8004c1c <prvAddCurrentTaskToDelayedList+0xc0>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	4b0f      	ldr	r3, [pc, #60]	; (8004c10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	4610      	mov	r0, r2
 8004bda:	f7fe fd07 	bl	80035ec <vListInsert>
}
 8004bde:	e010      	b.n	8004c02 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004be0:	4b0f      	ldr	r3, [pc, #60]	; (8004c20 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	4b0a      	ldr	r3, [pc, #40]	; (8004c10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	3304      	adds	r3, #4
 8004bea:	4619      	mov	r1, r3
 8004bec:	4610      	mov	r0, r2
 8004bee:	f7fe fcfd 	bl	80035ec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004bf2:	4b0c      	ldr	r3, [pc, #48]	; (8004c24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d202      	bcs.n	8004c02 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004bfc:	4a09      	ldr	r2, [pc, #36]	; (8004c24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	6013      	str	r3, [r2, #0]
}
 8004c02:	bf00      	nop
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	2000050c 	.word	0x2000050c
 8004c10:	20000408 	.word	0x20000408
 8004c14:	20000510 	.word	0x20000510
 8004c18:	200004f4 	.word	0x200004f4
 8004c1c:	200004c4 	.word	0x200004c4
 8004c20:	200004c0 	.word	0x200004c0
 8004c24:	20000528 	.word	0x20000528

08004c28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	3b04      	subs	r3, #4
 8004c38:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004c40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	3b04      	subs	r3, #4
 8004c46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	f023 0201 	bic.w	r2, r3, #1
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	3b04      	subs	r3, #4
 8004c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004c58:	4a0c      	ldr	r2, [pc, #48]	; (8004c8c <pxPortInitialiseStack+0x64>)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	3b14      	subs	r3, #20
 8004c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	3b04      	subs	r3, #4
 8004c6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f06f 0202 	mvn.w	r2, #2
 8004c76:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	3b20      	subs	r3, #32
 8004c7c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr
 8004c8c:	08004c91 	.word	0x08004c91

08004c90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004c96:	2300      	movs	r3, #0
 8004c98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004c9a:	4b12      	ldr	r3, [pc, #72]	; (8004ce4 <prvTaskExitError+0x54>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca2:	d00a      	beq.n	8004cba <prvTaskExitError+0x2a>
	__asm volatile
 8004ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	60fb      	str	r3, [r7, #12]
}
 8004cb6:	bf00      	nop
 8004cb8:	e7fe      	b.n	8004cb8 <prvTaskExitError+0x28>
	__asm volatile
 8004cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	60bb      	str	r3, [r7, #8]
}
 8004ccc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004cce:	bf00      	nop
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d0fc      	beq.n	8004cd0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004cd6:	bf00      	nop
 8004cd8:	bf00      	nop
 8004cda:	3714      	adds	r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	2000000c 	.word	0x2000000c
	...

08004cf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004cf0:	4b07      	ldr	r3, [pc, #28]	; (8004d10 <pxCurrentTCBConst2>)
 8004cf2:	6819      	ldr	r1, [r3, #0]
 8004cf4:	6808      	ldr	r0, [r1, #0]
 8004cf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cfa:	f380 8809 	msr	PSP, r0
 8004cfe:	f3bf 8f6f 	isb	sy
 8004d02:	f04f 0000 	mov.w	r0, #0
 8004d06:	f380 8811 	msr	BASEPRI, r0
 8004d0a:	4770      	bx	lr
 8004d0c:	f3af 8000 	nop.w

08004d10 <pxCurrentTCBConst2>:
 8004d10:	20000408 	.word	0x20000408
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004d14:	bf00      	nop
 8004d16:	bf00      	nop

08004d18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004d18:	4808      	ldr	r0, [pc, #32]	; (8004d3c <prvPortStartFirstTask+0x24>)
 8004d1a:	6800      	ldr	r0, [r0, #0]
 8004d1c:	6800      	ldr	r0, [r0, #0]
 8004d1e:	f380 8808 	msr	MSP, r0
 8004d22:	f04f 0000 	mov.w	r0, #0
 8004d26:	f380 8814 	msr	CONTROL, r0
 8004d2a:	b662      	cpsie	i
 8004d2c:	b661      	cpsie	f
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	f3bf 8f6f 	isb	sy
 8004d36:	df00      	svc	0
 8004d38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004d3a:	bf00      	nop
 8004d3c:	e000ed08 	.word	0xe000ed08

08004d40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004d46:	4b46      	ldr	r3, [pc, #280]	; (8004e60 <xPortStartScheduler+0x120>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a46      	ldr	r2, [pc, #280]	; (8004e64 <xPortStartScheduler+0x124>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d10a      	bne.n	8004d66 <xPortStartScheduler+0x26>
	__asm volatile
 8004d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d54:	f383 8811 	msr	BASEPRI, r3
 8004d58:	f3bf 8f6f 	isb	sy
 8004d5c:	f3bf 8f4f 	dsb	sy
 8004d60:	613b      	str	r3, [r7, #16]
}
 8004d62:	bf00      	nop
 8004d64:	e7fe      	b.n	8004d64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004d66:	4b3e      	ldr	r3, [pc, #248]	; (8004e60 <xPortStartScheduler+0x120>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a3f      	ldr	r2, [pc, #252]	; (8004e68 <xPortStartScheduler+0x128>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d10a      	bne.n	8004d86 <xPortStartScheduler+0x46>
	__asm volatile
 8004d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d74:	f383 8811 	msr	BASEPRI, r3
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	60fb      	str	r3, [r7, #12]
}
 8004d82:	bf00      	nop
 8004d84:	e7fe      	b.n	8004d84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004d86:	4b39      	ldr	r3, [pc, #228]	; (8004e6c <xPortStartScheduler+0x12c>)
 8004d88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	22ff      	movs	r2, #255	; 0xff
 8004d96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004da0:	78fb      	ldrb	r3, [r7, #3]
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004da8:	b2da      	uxtb	r2, r3
 8004daa:	4b31      	ldr	r3, [pc, #196]	; (8004e70 <xPortStartScheduler+0x130>)
 8004dac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004dae:	4b31      	ldr	r3, [pc, #196]	; (8004e74 <xPortStartScheduler+0x134>)
 8004db0:	2207      	movs	r2, #7
 8004db2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004db4:	e009      	b.n	8004dca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004db6:	4b2f      	ldr	r3, [pc, #188]	; (8004e74 <xPortStartScheduler+0x134>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	4a2d      	ldr	r2, [pc, #180]	; (8004e74 <xPortStartScheduler+0x134>)
 8004dbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004dc0:	78fb      	ldrb	r3, [r7, #3]
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	005b      	lsls	r3, r3, #1
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004dca:	78fb      	ldrb	r3, [r7, #3]
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd2:	2b80      	cmp	r3, #128	; 0x80
 8004dd4:	d0ef      	beq.n	8004db6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004dd6:	4b27      	ldr	r3, [pc, #156]	; (8004e74 <xPortStartScheduler+0x134>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f1c3 0307 	rsb	r3, r3, #7
 8004dde:	2b04      	cmp	r3, #4
 8004de0:	d00a      	beq.n	8004df8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de6:	f383 8811 	msr	BASEPRI, r3
 8004dea:	f3bf 8f6f 	isb	sy
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	60bb      	str	r3, [r7, #8]
}
 8004df4:	bf00      	nop
 8004df6:	e7fe      	b.n	8004df6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004df8:	4b1e      	ldr	r3, [pc, #120]	; (8004e74 <xPortStartScheduler+0x134>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	021b      	lsls	r3, r3, #8
 8004dfe:	4a1d      	ldr	r2, [pc, #116]	; (8004e74 <xPortStartScheduler+0x134>)
 8004e00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e02:	4b1c      	ldr	r3, [pc, #112]	; (8004e74 <xPortStartScheduler+0x134>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e0a:	4a1a      	ldr	r2, [pc, #104]	; (8004e74 <xPortStartScheduler+0x134>)
 8004e0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	b2da      	uxtb	r2, r3
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e16:	4b18      	ldr	r3, [pc, #96]	; (8004e78 <xPortStartScheduler+0x138>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a17      	ldr	r2, [pc, #92]	; (8004e78 <xPortStartScheduler+0x138>)
 8004e1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e22:	4b15      	ldr	r3, [pc, #84]	; (8004e78 <xPortStartScheduler+0x138>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a14      	ldr	r2, [pc, #80]	; (8004e78 <xPortStartScheduler+0x138>)
 8004e28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004e2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004e2e:	f000 f8dd 	bl	8004fec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004e32:	4b12      	ldr	r3, [pc, #72]	; (8004e7c <xPortStartScheduler+0x13c>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004e38:	f000 f8fc 	bl	8005034 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004e3c:	4b10      	ldr	r3, [pc, #64]	; (8004e80 <xPortStartScheduler+0x140>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a0f      	ldr	r2, [pc, #60]	; (8004e80 <xPortStartScheduler+0x140>)
 8004e42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004e46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004e48:	f7ff ff66 	bl	8004d18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004e4c:	f7ff fb9c 	bl	8004588 <vTaskSwitchContext>
	prvTaskExitError();
 8004e50:	f7ff ff1e 	bl	8004c90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	bf00      	nop
 8004e60:	e000ed00 	.word	0xe000ed00
 8004e64:	410fc271 	.word	0x410fc271
 8004e68:	410fc270 	.word	0x410fc270
 8004e6c:	e000e400 	.word	0xe000e400
 8004e70:	20000534 	.word	0x20000534
 8004e74:	20000538 	.word	0x20000538
 8004e78:	e000ed20 	.word	0xe000ed20
 8004e7c:	2000000c 	.word	0x2000000c
 8004e80:	e000ef34 	.word	0xe000ef34

08004e84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
	__asm volatile
 8004e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e8e:	f383 8811 	msr	BASEPRI, r3
 8004e92:	f3bf 8f6f 	isb	sy
 8004e96:	f3bf 8f4f 	dsb	sy
 8004e9a:	607b      	str	r3, [r7, #4]
}
 8004e9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004e9e:	4b0f      	ldr	r3, [pc, #60]	; (8004edc <vPortEnterCritical+0x58>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	4a0d      	ldr	r2, [pc, #52]	; (8004edc <vPortEnterCritical+0x58>)
 8004ea6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004ea8:	4b0c      	ldr	r3, [pc, #48]	; (8004edc <vPortEnterCritical+0x58>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d10f      	bne.n	8004ed0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004eb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ee0 <vPortEnterCritical+0x5c>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00a      	beq.n	8004ed0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ebe:	f383 8811 	msr	BASEPRI, r3
 8004ec2:	f3bf 8f6f 	isb	sy
 8004ec6:	f3bf 8f4f 	dsb	sy
 8004eca:	603b      	str	r3, [r7, #0]
}
 8004ecc:	bf00      	nop
 8004ece:	e7fe      	b.n	8004ece <vPortEnterCritical+0x4a>
	}
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr
 8004edc:	2000000c 	.word	0x2000000c
 8004ee0:	e000ed04 	.word	0xe000ed04

08004ee4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b083      	sub	sp, #12
 8004ee8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004eea:	4b12      	ldr	r3, [pc, #72]	; (8004f34 <vPortExitCritical+0x50>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10a      	bne.n	8004f08 <vPortExitCritical+0x24>
	__asm volatile
 8004ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	607b      	str	r3, [r7, #4]
}
 8004f04:	bf00      	nop
 8004f06:	e7fe      	b.n	8004f06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004f08:	4b0a      	ldr	r3, [pc, #40]	; (8004f34 <vPortExitCritical+0x50>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	4a09      	ldr	r2, [pc, #36]	; (8004f34 <vPortExitCritical+0x50>)
 8004f10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f12:	4b08      	ldr	r3, [pc, #32]	; (8004f34 <vPortExitCritical+0x50>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d105      	bne.n	8004f26 <vPortExitCritical+0x42>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	2000000c 	.word	0x2000000c
	...

08004f40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004f40:	f3ef 8009 	mrs	r0, PSP
 8004f44:	f3bf 8f6f 	isb	sy
 8004f48:	4b15      	ldr	r3, [pc, #84]	; (8004fa0 <pxCurrentTCBConst>)
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	f01e 0f10 	tst.w	lr, #16
 8004f50:	bf08      	it	eq
 8004f52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004f56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f5a:	6010      	str	r0, [r2, #0]
 8004f5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004f60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004f64:	f380 8811 	msr	BASEPRI, r0
 8004f68:	f3bf 8f4f 	dsb	sy
 8004f6c:	f3bf 8f6f 	isb	sy
 8004f70:	f7ff fb0a 	bl	8004588 <vTaskSwitchContext>
 8004f74:	f04f 0000 	mov.w	r0, #0
 8004f78:	f380 8811 	msr	BASEPRI, r0
 8004f7c:	bc09      	pop	{r0, r3}
 8004f7e:	6819      	ldr	r1, [r3, #0]
 8004f80:	6808      	ldr	r0, [r1, #0]
 8004f82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f86:	f01e 0f10 	tst.w	lr, #16
 8004f8a:	bf08      	it	eq
 8004f8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004f90:	f380 8809 	msr	PSP, r0
 8004f94:	f3bf 8f6f 	isb	sy
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	f3af 8000 	nop.w

08004fa0 <pxCurrentTCBConst>:
 8004fa0:	20000408 	.word	0x20000408
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004fa4:	bf00      	nop
 8004fa6:	bf00      	nop

08004fa8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
	__asm volatile
 8004fae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb2:	f383 8811 	msr	BASEPRI, r3
 8004fb6:	f3bf 8f6f 	isb	sy
 8004fba:	f3bf 8f4f 	dsb	sy
 8004fbe:	607b      	str	r3, [r7, #4]
}
 8004fc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004fc2:	f7ff fa29 	bl	8004418 <xTaskIncrementTick>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d003      	beq.n	8004fd4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004fcc:	4b06      	ldr	r3, [pc, #24]	; (8004fe8 <SysTick_Handler+0x40>)
 8004fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	f383 8811 	msr	BASEPRI, r3
}
 8004fde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004fe0:	bf00      	nop
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	e000ed04 	.word	0xe000ed04

08004fec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004fec:	b480      	push	{r7}
 8004fee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ff0:	4b0b      	ldr	r3, [pc, #44]	; (8005020 <vPortSetupTimerInterrupt+0x34>)
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ff6:	4b0b      	ldr	r3, [pc, #44]	; (8005024 <vPortSetupTimerInterrupt+0x38>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004ffc:	4b0a      	ldr	r3, [pc, #40]	; (8005028 <vPortSetupTimerInterrupt+0x3c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a0a      	ldr	r2, [pc, #40]	; (800502c <vPortSetupTimerInterrupt+0x40>)
 8005002:	fba2 2303 	umull	r2, r3, r2, r3
 8005006:	099b      	lsrs	r3, r3, #6
 8005008:	4a09      	ldr	r2, [pc, #36]	; (8005030 <vPortSetupTimerInterrupt+0x44>)
 800500a:	3b01      	subs	r3, #1
 800500c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800500e:	4b04      	ldr	r3, [pc, #16]	; (8005020 <vPortSetupTimerInterrupt+0x34>)
 8005010:	2207      	movs	r2, #7
 8005012:	601a      	str	r2, [r3, #0]
}
 8005014:	bf00      	nop
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	e000e010 	.word	0xe000e010
 8005024:	e000e018 	.word	0xe000e018
 8005028:	20000000 	.word	0x20000000
 800502c:	10624dd3 	.word	0x10624dd3
 8005030:	e000e014 	.word	0xe000e014

08005034 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005034:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005044 <vPortEnableVFP+0x10>
 8005038:	6801      	ldr	r1, [r0, #0]
 800503a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800503e:	6001      	str	r1, [r0, #0]
 8005040:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005042:	bf00      	nop
 8005044:	e000ed88 	.word	0xe000ed88

08005048 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08a      	sub	sp, #40	; 0x28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005050:	2300      	movs	r3, #0
 8005052:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005054:	f7ff f926 	bl	80042a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005058:	4b5b      	ldr	r3, [pc, #364]	; (80051c8 <pvPortMalloc+0x180>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005060:	f000 f920 	bl	80052a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005064:	4b59      	ldr	r3, [pc, #356]	; (80051cc <pvPortMalloc+0x184>)
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	4013      	ands	r3, r2
 800506c:	2b00      	cmp	r3, #0
 800506e:	f040 8093 	bne.w	8005198 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d01d      	beq.n	80050b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005078:	2208      	movs	r2, #8
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4413      	add	r3, r2
 800507e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f003 0307 	and.w	r3, r3, #7
 8005086:	2b00      	cmp	r3, #0
 8005088:	d014      	beq.n	80050b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f023 0307 	bic.w	r3, r3, #7
 8005090:	3308      	adds	r3, #8
 8005092:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f003 0307 	and.w	r3, r3, #7
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00a      	beq.n	80050b4 <pvPortMalloc+0x6c>
	__asm volatile
 800509e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a2:	f383 8811 	msr	BASEPRI, r3
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	617b      	str	r3, [r7, #20]
}
 80050b0:	bf00      	nop
 80050b2:	e7fe      	b.n	80050b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d06e      	beq.n	8005198 <pvPortMalloc+0x150>
 80050ba:	4b45      	ldr	r3, [pc, #276]	; (80051d0 <pvPortMalloc+0x188>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d869      	bhi.n	8005198 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80050c4:	4b43      	ldr	r3, [pc, #268]	; (80051d4 <pvPortMalloc+0x18c>)
 80050c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80050c8:	4b42      	ldr	r3, [pc, #264]	; (80051d4 <pvPortMalloc+0x18c>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050ce:	e004      	b.n	80050da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80050d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80050d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d903      	bls.n	80050ec <pvPortMalloc+0xa4>
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1f1      	bne.n	80050d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80050ec:	4b36      	ldr	r3, [pc, #216]	; (80051c8 <pvPortMalloc+0x180>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d050      	beq.n	8005198 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2208      	movs	r2, #8
 80050fc:	4413      	add	r3, r2
 80050fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	6a3b      	ldr	r3, [r7, #32]
 8005106:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	1ad2      	subs	r2, r2, r3
 8005110:	2308      	movs	r3, #8
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	429a      	cmp	r2, r3
 8005116:	d91f      	bls.n	8005158 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005118:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	4413      	add	r3, r2
 800511e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <pvPortMalloc+0xf8>
	__asm volatile
 800512a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800512e:	f383 8811 	msr	BASEPRI, r3
 8005132:	f3bf 8f6f 	isb	sy
 8005136:	f3bf 8f4f 	dsb	sy
 800513a:	613b      	str	r3, [r7, #16]
}
 800513c:	bf00      	nop
 800513e:	e7fe      	b.n	800513e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005142:	685a      	ldr	r2, [r3, #4]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	1ad2      	subs	r2, r2, r3
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800514c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005152:	69b8      	ldr	r0, [r7, #24]
 8005154:	f000 f908 	bl	8005368 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005158:	4b1d      	ldr	r3, [pc, #116]	; (80051d0 <pvPortMalloc+0x188>)
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	4a1b      	ldr	r2, [pc, #108]	; (80051d0 <pvPortMalloc+0x188>)
 8005164:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005166:	4b1a      	ldr	r3, [pc, #104]	; (80051d0 <pvPortMalloc+0x188>)
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	4b1b      	ldr	r3, [pc, #108]	; (80051d8 <pvPortMalloc+0x190>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	429a      	cmp	r2, r3
 8005170:	d203      	bcs.n	800517a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005172:	4b17      	ldr	r3, [pc, #92]	; (80051d0 <pvPortMalloc+0x188>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a18      	ldr	r2, [pc, #96]	; (80051d8 <pvPortMalloc+0x190>)
 8005178:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800517a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517c:	685a      	ldr	r2, [r3, #4]
 800517e:	4b13      	ldr	r3, [pc, #76]	; (80051cc <pvPortMalloc+0x184>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	431a      	orrs	r2, r3
 8005184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005186:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518a:	2200      	movs	r2, #0
 800518c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800518e:	4b13      	ldr	r3, [pc, #76]	; (80051dc <pvPortMalloc+0x194>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	3301      	adds	r3, #1
 8005194:	4a11      	ldr	r2, [pc, #68]	; (80051dc <pvPortMalloc+0x194>)
 8005196:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005198:	f7ff f892 	bl	80042c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	f003 0307 	and.w	r3, r3, #7
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <pvPortMalloc+0x174>
	__asm volatile
 80051a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	60fb      	str	r3, [r7, #12]
}
 80051b8:	bf00      	nop
 80051ba:	e7fe      	b.n	80051ba <pvPortMalloc+0x172>
	return pvReturn;
 80051bc:	69fb      	ldr	r3, [r7, #28]
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3728      	adds	r7, #40	; 0x28
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	20004144 	.word	0x20004144
 80051cc:	20004158 	.word	0x20004158
 80051d0:	20004148 	.word	0x20004148
 80051d4:	2000413c 	.word	0x2000413c
 80051d8:	2000414c 	.word	0x2000414c
 80051dc:	20004150 	.word	0x20004150

080051e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d04d      	beq.n	800528e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80051f2:	2308      	movs	r3, #8
 80051f4:	425b      	negs	r3, r3
 80051f6:	697a      	ldr	r2, [r7, #20]
 80051f8:	4413      	add	r3, r2
 80051fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	685a      	ldr	r2, [r3, #4]
 8005204:	4b24      	ldr	r3, [pc, #144]	; (8005298 <vPortFree+0xb8>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4013      	ands	r3, r2
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10a      	bne.n	8005224 <vPortFree+0x44>
	__asm volatile
 800520e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005212:	f383 8811 	msr	BASEPRI, r3
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	f3bf 8f4f 	dsb	sy
 800521e:	60fb      	str	r3, [r7, #12]
}
 8005220:	bf00      	nop
 8005222:	e7fe      	b.n	8005222 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d00a      	beq.n	8005242 <vPortFree+0x62>
	__asm volatile
 800522c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005230:	f383 8811 	msr	BASEPRI, r3
 8005234:	f3bf 8f6f 	isb	sy
 8005238:	f3bf 8f4f 	dsb	sy
 800523c:	60bb      	str	r3, [r7, #8]
}
 800523e:	bf00      	nop
 8005240:	e7fe      	b.n	8005240 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	685a      	ldr	r2, [r3, #4]
 8005246:	4b14      	ldr	r3, [pc, #80]	; (8005298 <vPortFree+0xb8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4013      	ands	r3, r2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d01e      	beq.n	800528e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d11a      	bne.n	800528e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	685a      	ldr	r2, [r3, #4]
 800525c:	4b0e      	ldr	r3, [pc, #56]	; (8005298 <vPortFree+0xb8>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	43db      	mvns	r3, r3
 8005262:	401a      	ands	r2, r3
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005268:	f7ff f81c 	bl	80042a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	685a      	ldr	r2, [r3, #4]
 8005270:	4b0a      	ldr	r3, [pc, #40]	; (800529c <vPortFree+0xbc>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4413      	add	r3, r2
 8005276:	4a09      	ldr	r2, [pc, #36]	; (800529c <vPortFree+0xbc>)
 8005278:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800527a:	6938      	ldr	r0, [r7, #16]
 800527c:	f000 f874 	bl	8005368 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005280:	4b07      	ldr	r3, [pc, #28]	; (80052a0 <vPortFree+0xc0>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	3301      	adds	r3, #1
 8005286:	4a06      	ldr	r2, [pc, #24]	; (80052a0 <vPortFree+0xc0>)
 8005288:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800528a:	f7ff f819 	bl	80042c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800528e:	bf00      	nop
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	20004158 	.word	0x20004158
 800529c:	20004148 	.word	0x20004148
 80052a0:	20004154 	.word	0x20004154

080052a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80052aa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80052ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80052b0:	4b27      	ldr	r3, [pc, #156]	; (8005350 <prvHeapInit+0xac>)
 80052b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f003 0307 	and.w	r3, r3, #7
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00c      	beq.n	80052d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	3307      	adds	r3, #7
 80052c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0307 	bic.w	r3, r3, #7
 80052ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80052cc:	68ba      	ldr	r2, [r7, #8]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	4a1f      	ldr	r2, [pc, #124]	; (8005350 <prvHeapInit+0xac>)
 80052d4:	4413      	add	r3, r2
 80052d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80052dc:	4a1d      	ldr	r2, [pc, #116]	; (8005354 <prvHeapInit+0xb0>)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80052e2:	4b1c      	ldr	r3, [pc, #112]	; (8005354 <prvHeapInit+0xb0>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	4413      	add	r3, r2
 80052ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052f0:	2208      	movs	r2, #8
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	1a9b      	subs	r3, r3, r2
 80052f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f023 0307 	bic.w	r3, r3, #7
 80052fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4a15      	ldr	r2, [pc, #84]	; (8005358 <prvHeapInit+0xb4>)
 8005304:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005306:	4b14      	ldr	r3, [pc, #80]	; (8005358 <prvHeapInit+0xb4>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2200      	movs	r2, #0
 800530c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800530e:	4b12      	ldr	r3, [pc, #72]	; (8005358 <prvHeapInit+0xb4>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	1ad2      	subs	r2, r2, r3
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005324:	4b0c      	ldr	r3, [pc, #48]	; (8005358 <prvHeapInit+0xb4>)
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	4a0a      	ldr	r2, [pc, #40]	; (800535c <prvHeapInit+0xb8>)
 8005332:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	4a09      	ldr	r2, [pc, #36]	; (8005360 <prvHeapInit+0xbc>)
 800533a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800533c:	4b09      	ldr	r3, [pc, #36]	; (8005364 <prvHeapInit+0xc0>)
 800533e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005342:	601a      	str	r2, [r3, #0]
}
 8005344:	bf00      	nop
 8005346:	3714      	adds	r7, #20
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr
 8005350:	2000053c 	.word	0x2000053c
 8005354:	2000413c 	.word	0x2000413c
 8005358:	20004144 	.word	0x20004144
 800535c:	2000414c 	.word	0x2000414c
 8005360:	20004148 	.word	0x20004148
 8005364:	20004158 	.word	0x20004158

08005368 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005370:	4b28      	ldr	r3, [pc, #160]	; (8005414 <prvInsertBlockIntoFreeList+0xac>)
 8005372:	60fb      	str	r3, [r7, #12]
 8005374:	e002      	b.n	800537c <prvInsertBlockIntoFreeList+0x14>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	60fb      	str	r3, [r7, #12]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	429a      	cmp	r2, r3
 8005384:	d8f7      	bhi.n	8005376 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	68ba      	ldr	r2, [r7, #8]
 8005390:	4413      	add	r3, r2
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	429a      	cmp	r2, r3
 8005396:	d108      	bne.n	80053aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	441a      	add	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	68ba      	ldr	r2, [r7, #8]
 80053b4:	441a      	add	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d118      	bne.n	80053f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	4b15      	ldr	r3, [pc, #84]	; (8005418 <prvInsertBlockIntoFreeList+0xb0>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d00d      	beq.n	80053e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	441a      	add	r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	601a      	str	r2, [r3, #0]
 80053e4:	e008      	b.n	80053f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80053e6:	4b0c      	ldr	r3, [pc, #48]	; (8005418 <prvInsertBlockIntoFreeList+0xb0>)
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	e003      	b.n	80053f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d002      	beq.n	8005406 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005406:	bf00      	nop
 8005408:	3714      	adds	r7, #20
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	2000413c 	.word	0x2000413c
 8005418:	20004144 	.word	0x20004144

0800541c <task_>:

extern led_event_t *p_ao_evento;


static void task_(void* argument)  //el argumento de la funcion es la estructura del objeto activo
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  ao_led_t* hao = (ao_led_t*)argument; //aca lo desempaqueta en hao
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	60fb      	str	r3, [r7, #12]
  led_event_t p_ao_evento_recibir;
  while(true)
  {
	ELOG("--------- TASK ACTIVE OBJECT------- \r\n");
 8005428:	f7ff fd2c 	bl	8004e84 <vPortEnterCritical>
 800542c:	4b1d      	ldr	r3, [pc, #116]	; (80054a4 <task_+0x88>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a1d      	ldr	r2, [pc, #116]	; (80054a8 <task_+0x8c>)
 8005432:	213f      	movs	r1, #63	; 0x3f
 8005434:	4618      	mov	r0, r3
 8005436:	f000 fe4f 	bl	80060d8 <sniprintf>
 800543a:	4603      	mov	r3, r0
 800543c:	4a1b      	ldr	r2, [pc, #108]	; (80054ac <task_+0x90>)
 800543e:	6013      	str	r3, [r2, #0]
 8005440:	4b18      	ldr	r3, [pc, #96]	; (80054a4 <task_+0x88>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4618      	mov	r0, r3
 8005446:	f000 fa7f 	bl	8005948 <eboard_log>
 800544a:	f7ff fd4b 	bl	8004ee4 <vPortExitCritical>
    if(pdPASS == xQueueReceive(hao->hqueue, &p_ao_evento_recibir, portMAX_DELAY)) //No queda bloqueado esperando un evento
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f107 010b 	add.w	r1, r7, #11
 8005456:	f04f 32ff 	mov.w	r2, #4294967295
 800545a:	4618      	mov	r0, r3
 800545c:	f7fe faea 	bl	8003a34 <xQueueReceive>
 8005460:	4603      	mov	r3, r0
 8005462:	2b01      	cmp	r3, #1
 8005464:	d1e0      	bne.n	8005428 <task_+0xc>
    {
    	// procesar evento con maquina de estado
      ELOG("ao, led:%d", p_ao_evento_recibir);
 8005466:	f7ff fd0d 	bl	8004e84 <vPortEnterCritical>
 800546a:	4b0e      	ldr	r3, [pc, #56]	; (80054a4 <task_+0x88>)
 800546c:	6818      	ldr	r0, [r3, #0]
 800546e:	7afb      	ldrb	r3, [r7, #11]
 8005470:	4a0f      	ldr	r2, [pc, #60]	; (80054b0 <task_+0x94>)
 8005472:	213f      	movs	r1, #63	; 0x3f
 8005474:	f000 fe30 	bl	80060d8 <sniprintf>
 8005478:	4603      	mov	r3, r0
 800547a:	4a0c      	ldr	r2, [pc, #48]	; (80054ac <task_+0x90>)
 800547c:	6013      	str	r3, [r2, #0]
 800547e:	4b09      	ldr	r3, [pc, #36]	; (80054a4 <task_+0x88>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4618      	mov	r0, r3
 8005484:	f000 fa60 	bl	8005948 <eboard_log>
 8005488:	f7ff fd2c 	bl	8004ee4 <vPortExitCritical>
      proccess_ao_evento(&p_ao_evento_recibir);
 800548c:	f107 030b 	add.w	r3, r7, #11
 8005490:	4618      	mov	r0, r3
 8005492:	f000 f859 	bl	8005548 <proccess_ao_evento>
      hao->callback(hao, p_ao_evento_recibir);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	7afa      	ldrb	r2, [r7, #11]
 800549c:	4611      	mov	r1, r2
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	4798      	blx	r3
	ELOG("--------- TASK ACTIVE OBJECT------- \r\n");
 80054a2:	e7c1      	b.n	8005428 <task_+0xc>
 80054a4:	08006ce8 	.word	0x08006ce8
 80054a8:	08006b7c 	.word	0x08006b7c
 80054ac:	2000470c 	.word	0x2000470c
 80054b0:	08006ba4 	.word	0x08006ba4

080054b4 <ao_led_send>:
  }
}


bool ao_led_send(ao_led_t* hao,led_event_t* ao_event)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
	return (pdPASS == xQueueSend(hao->hqueue, (void*)&ao_event, 0));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6818      	ldr	r0, [r3, #0]
 80054c2:	4639      	mov	r1, r7
 80054c4:	2300      	movs	r3, #0
 80054c6:	2200      	movs	r2, #0
 80054c8:	f7fe f9b6 	bl	8003838 <xQueueGenericSend>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	bf0c      	ite	eq
 80054d2:	2301      	moveq	r3, #1
 80054d4:	2300      	movne	r3, #0
 80054d6:	b2db      	uxtb	r3, r3
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3708      	adds	r7, #8
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <ao_led_init>:

void ao_led_init(ao_led_t* hao, ao_led_callbak_t callback)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b086      	sub	sp, #24
 80054e4:	af02      	add	r7, sp, #8
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
  eboard_led_red(false);
 80054ea:	2000      	movs	r0, #0
 80054ec:	f000 f9d0 	bl	8005890 <eboard_led_red>
  eboard_led_green(false);
 80054f0:	2000      	movs	r0, #0
 80054f2:	f000 f9db 	bl	80058ac <eboard_led_green>

  hao->callback = callback; // recibe el puntero de la funcion
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	683a      	ldr	r2, [r7, #0]
 80054fa:	605a      	str	r2, [r3, #4]

  hao->hqueue = xQueueCreate(QUEUE_LENGTH_, QUEUE_ITEM_SIZE_); //se crea la cola
 80054fc:	2200      	movs	r2, #0
 80054fe:	2101      	movs	r1, #1
 8005500:	2005      	movs	r0, #5
 8005502:	f7fe f93f 	bl	8003784 <xQueueGenericCreate>
 8005506:	4602      	mov	r2, r0
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	601a      	str	r2, [r3, #0]
  while(NULL == hao->hqueue)
 800550c:	bf00      	nop
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d0fb      	beq.n	800550e <ao_led_init+0x2e>
  {
    // error
  }

  BaseType_t status;
  status = xTaskCreate(task_, "task_ao_led", 128, (void* const)hao, tskIDLE_PRIORITY, NULL); //se crea tarea y se envia un puntero tipo cualquiera con hao
 8005516:	2300      	movs	r3, #0
 8005518:	9301      	str	r3, [sp, #4]
 800551a:	2300      	movs	r3, #0
 800551c:	9300      	str	r3, [sp, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2280      	movs	r2, #128	; 0x80
 8005522:	4907      	ldr	r1, [pc, #28]	; (8005540 <ao_led_init+0x60>)
 8005524:	4807      	ldr	r0, [pc, #28]	; (8005544 <ao_led_init+0x64>)
 8005526:	f7fe fcd2 	bl	8003ece <xTaskCreate>
 800552a:	60f8      	str	r0, [r7, #12]
  while (pdPASS != status)
 800552c:	bf00      	nop
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2b01      	cmp	r3, #1
 8005532:	d1fc      	bne.n	800552e <ao_led_init+0x4e>
  {
    // error
  }
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	08006bb0 	.word	0x08006bb0
 8005544:	0800541d 	.word	0x0800541d

08005548 <proccess_ao_evento>:


//Proceso de evento
void proccess_ao_evento(led_event_t *evento_t)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
	switch (*evento_t) {
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	2b03      	cmp	r3, #3
 8005556:	d845      	bhi.n	80055e4 <proccess_ao_evento+0x9c>
 8005558:	a201      	add	r2, pc, #4	; (adr r2, 8005560 <proccess_ao_evento+0x18>)
 800555a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800555e:	bf00      	nop
 8005560:	08005571 	.word	0x08005571
 8005564:	0800557f 	.word	0x0800557f
 8005568:	080055ab 	.word	0x080055ab
 800556c:	080055d7 	.word	0x080055d7
		case inicial:
			eboard_led_green(false);
 8005570:	2000      	movs	r0, #0
 8005572:	f000 f99b 	bl	80058ac <eboard_led_green>
			eboard_led_red(false);
 8005576:	2000      	movs	r0, #0
 8005578:	f000 f98a 	bl	8005890 <eboard_led_red>

			break;
 800557c:	e039      	b.n	80055f2 <proccess_ao_evento+0xaa>
		case corto:
			eboard_led_green(!eboard_gpio_read(EBOARD_GPIO_LEDG));
 800557e:	2001      	movs	r0, #1
 8005580:	f000 f96a 	bl	8005858 <eboard_gpio_read>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	bf14      	ite	ne
 800558a:	2301      	movne	r3, #1
 800558c:	2300      	moveq	r3, #0
 800558e:	b2db      	uxtb	r3, r3
 8005590:	f083 0301 	eor.w	r3, r3, #1
 8005594:	b2db      	uxtb	r3, r3
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	b2db      	uxtb	r3, r3
 800559c:	4618      	mov	r0, r3
 800559e:	f000 f985 	bl	80058ac <eboard_led_green>
			eboard_led_red(false);
 80055a2:	2000      	movs	r0, #0
 80055a4:	f000 f974 	bl	8005890 <eboard_led_red>
			break;
 80055a8:	e023      	b.n	80055f2 <proccess_ao_evento+0xaa>
		case largo:
			eboard_led_red(!eboard_gpio_read(EBOARD_GPIO_LEDR));
 80055aa:	2000      	movs	r0, #0
 80055ac:	f000 f954 	bl	8005858 <eboard_gpio_read>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	bf14      	ite	ne
 80055b6:	2301      	movne	r3, #1
 80055b8:	2300      	moveq	r3, #0
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	f083 0301 	eor.w	r3, r3, #1
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	b2db      	uxtb	r3, r3
 80055c8:	4618      	mov	r0, r3
 80055ca:	f000 f961 	bl	8005890 <eboard_led_red>
			eboard_led_green(false);
 80055ce:	2000      	movs	r0, #0
 80055d0:	f000 f96c 	bl	80058ac <eboard_led_green>
			break;
 80055d4:	e00d      	b.n	80055f2 <proccess_ao_evento+0xaa>
		case trabado:
			eboard_led_green(true);
 80055d6:	2001      	movs	r0, #1
 80055d8:	f000 f968 	bl	80058ac <eboard_led_green>
			eboard_led_red(true);
 80055dc:	2001      	movs	r0, #1
 80055de:	f000 f957 	bl	8005890 <eboard_led_red>
			break;
 80055e2:	e006      	b.n	80055f2 <proccess_ao_evento+0xaa>
		default:
			eboard_led_green(false);
 80055e4:	2000      	movs	r0, #0
 80055e6:	f000 f961 	bl	80058ac <eboard_led_green>
			eboard_led_red(false);
 80055ea:	2000      	movs	r0, #0
 80055ec:	f000 f950 	bl	8005890 <eboard_led_red>
			break;
 80055f0:	bf00      	nop
	}
}
 80055f2:	bf00      	nop
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop

080055fc <app_init>:
/********************** external functions definition ************************/



void app_init(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af02      	add	r7, sp, #8
  // drivers
  {
    eboard_init();
 8005602:	f000 f9f7 	bl	80059f4 <eboard_init>
    ELOG("drivers init");
 8005606:	f7ff fc3d 	bl	8004e84 <vPortEnterCritical>
 800560a:	4b25      	ldr	r3, [pc, #148]	; (80056a0 <app_init+0xa4>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a25      	ldr	r2, [pc, #148]	; (80056a4 <app_init+0xa8>)
 8005610:	213f      	movs	r1, #63	; 0x3f
 8005612:	4618      	mov	r0, r3
 8005614:	f000 fd60 	bl	80060d8 <sniprintf>
 8005618:	4603      	mov	r3, r0
 800561a:	4a23      	ldr	r2, [pc, #140]	; (80056a8 <app_init+0xac>)
 800561c:	6013      	str	r3, [r2, #0]
 800561e:	4b20      	ldr	r3, [pc, #128]	; (80056a0 <app_init+0xa4>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4618      	mov	r0, r3
 8005624:	f000 f990 	bl	8005948 <eboard_log>
 8005628:	f7ff fc5c 	bl	8004ee4 <vPortExitCritical>


  // tasks
  {
    BaseType_t status;
    status = xTaskCreate(task_button, "task_button", (2 * configMINIMAL_STACK_SIZE), NULL,(tskIDLE_PRIORITY + 2UL), NULL);
 800562c:	2300      	movs	r3, #0
 800562e:	9301      	str	r3, [sp, #4]
 8005630:	2302      	movs	r3, #2
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	2300      	movs	r3, #0
 8005636:	f44f 7280 	mov.w	r2, #256	; 0x100
 800563a:	491c      	ldr	r1, [pc, #112]	; (80056ac <app_init+0xb0>)
 800563c:	481c      	ldr	r0, [pc, #112]	; (80056b0 <app_init+0xb4>)
 800563e:	f7fe fc46 	bl	8003ece <xTaskCreate>
 8005642:	6078      	str	r0, [r7, #4]
    while (pdPASS != status)
 8005644:	bf00      	nop
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2b01      	cmp	r3, #1
 800564a:	d1fc      	bne.n	8005646 <app_init+0x4a>
    {
      // error
    }
    ELOG("tasks init");
 800564c:	f7ff fc1a 	bl	8004e84 <vPortEnterCritical>
 8005650:	4b13      	ldr	r3, [pc, #76]	; (80056a0 <app_init+0xa4>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a17      	ldr	r2, [pc, #92]	; (80056b4 <app_init+0xb8>)
 8005656:	213f      	movs	r1, #63	; 0x3f
 8005658:	4618      	mov	r0, r3
 800565a:	f000 fd3d 	bl	80060d8 <sniprintf>
 800565e:	4603      	mov	r3, r0
 8005660:	4a11      	ldr	r2, [pc, #68]	; (80056a8 <app_init+0xac>)
 8005662:	6013      	str	r3, [r2, #0]
 8005664:	4b0e      	ldr	r3, [pc, #56]	; (80056a0 <app_init+0xa4>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4618      	mov	r0, r3
 800566a:	f000 f96d 	bl	8005948 <eboard_log>
 800566e:	f7ff fc39 	bl	8004ee4 <vPortExitCritical>

  }
  ELOG("app init");
 8005672:	f7ff fc07 	bl	8004e84 <vPortEnterCritical>
 8005676:	4b0a      	ldr	r3, [pc, #40]	; (80056a0 <app_init+0xa4>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a0f      	ldr	r2, [pc, #60]	; (80056b8 <app_init+0xbc>)
 800567c:	213f      	movs	r1, #63	; 0x3f
 800567e:	4618      	mov	r0, r3
 8005680:	f000 fd2a 	bl	80060d8 <sniprintf>
 8005684:	4603      	mov	r3, r0
 8005686:	4a08      	ldr	r2, [pc, #32]	; (80056a8 <app_init+0xac>)
 8005688:	6013      	str	r3, [r2, #0]
 800568a:	4b05      	ldr	r3, [pc, #20]	; (80056a0 <app_init+0xa4>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f000 f95a 	bl	8005948 <eboard_log>
 8005694:	f7ff fc26 	bl	8004ee4 <vPortExitCritical>
}
 8005698:	bf00      	nop
 800569a:	3708      	adds	r7, #8
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	08006ce8 	.word	0x08006ce8
 80056a4:	08006bbc 	.word	0x08006bbc
 80056a8:	2000470c 	.word	0x2000470c
 80056ac:	08006bcc 	.word	0x08006bcc
 80056b0:	08005e71 	.word	0x08005e71
 80056b4:	08006bd8 	.word	0x08006bd8
 80056b8:	08006be4 	.word	0x08006be4

080056bc <euart_hal_receive>:
/********************** internal functions definition ************************/

/********************** external functions definition ************************/

void euart_hal_receive(void *phardware_handle, uint8_t *pbuffer, size_t size)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
  HAL_UARTEx_ReceiveToIdle_IT((UART_HandleTypeDef*)phardware_handle, pbuffer, size);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	68b9      	ldr	r1, [r7, #8]
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	f7fc ff71 	bl	80025b8 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80056d6:	bf00      	nop
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <euart_hal_send>:

void euart_hal_send(void *phardware_handle, uint8_t *pbuffer, size_t size)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b084      	sub	sp, #16
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	60f8      	str	r0, [r7, #12]
 80056e6:	60b9      	str	r1, [r7, #8]
 80056e8:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit_IT((UART_HandleTypeDef*)phardware_handle, pbuffer, size);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	461a      	mov	r2, r3
 80056f0:	68b9      	ldr	r1, [r7, #8]
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f7fc ff1b 	bl	800252e <HAL_UART_Transmit_IT>
}
 80056f8:	bf00      	nop
 80056fa:	3710      	adds	r7, #16
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  eboard_hal_port_uart_error((void*)huart);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 f947 	bl	800599c <eboard_hal_port_uart_error>
  // TODO: ¿?
}
 800570e:	bf00      	nop
 8005710:	3708      	adds	r7, #8
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b082      	sub	sp, #8
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	460b      	mov	r3, r1
 8005720:	807b      	strh	r3, [r7, #2]
  eboard_hal_port_uart_rx_irq((void*)huart, size);
 8005722:	887b      	ldrh	r3, [r7, #2]
 8005724:	4619      	mov	r1, r3
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f942 	bl	80059b0 <eboard_hal_port_uart_rx_irq>
}
 800572c:	bf00      	nop
 800572e:	3708      	adds	r7, #8
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}

08005734 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  eboard_hal_port_uart_tx_irq((void*)huart);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 f949 	bl	80059d4 <eboard_hal_port_uart_tx_irq>
}
 8005742:	bf00      	nop
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <eboard_hal_port_gpio_write>:

void eboard_hal_port_gpio_write(void *handle, bool value)
{
 800574a:	b580      	push	{r7, lr}
 800574c:	b084      	sub	sp, #16
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
 8005752:	460b      	mov	r3, r1
 8005754:	70fb      	strb	r3, [r7, #3]
  driver_gpio_descriptor_t_ *hgpio = (driver_gpio_descriptor_t_*)handle;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin(hgpio->GPIOx, hgpio->GPIO_Pin, value ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6858      	ldr	r0, [r3, #4]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	891b      	ldrh	r3, [r3, #8]
 8005762:	78fa      	ldrb	r2, [r7, #3]
 8005764:	4619      	mov	r1, r3
 8005766:	f7fb fd9b 	bl	80012a0 <HAL_GPIO_WritePin>
}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <eboard_hal_port_gpio_read>:

bool eboard_hal_port_gpio_read(void *handle)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b084      	sub	sp, #16
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  driver_gpio_descriptor_t_ *hgpio = (driver_gpio_descriptor_t_*)handle;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	60fb      	str	r3, [r7, #12]
  GPIO_PinState state = HAL_GPIO_ReadPin(hgpio->GPIOx, hgpio->GPIO_Pin);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	891b      	ldrh	r3, [r3, #8]
 8005786:	4619      	mov	r1, r3
 8005788:	4610      	mov	r0, r2
 800578a:	f7fb fd71 	bl	8001270 <HAL_GPIO_ReadPin>
 800578e:	4603      	mov	r3, r0
 8005790:	72fb      	strb	r3, [r7, #11]
  return (GPIO_PIN_SET == state);
 8005792:	7afb      	ldrb	r3, [r7, #11]
 8005794:	2b01      	cmp	r3, #1
 8005796:	bf0c      	ite	eq
 8005798:	2301      	moveq	r3, #1
 800579a:	2300      	movne	r3, #0
 800579c:	b2db      	uxtb	r3, r3
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3710      	adds	r7, #16
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <eboard_osal_port_get_time>:

uint32_t eboard_osal_port_get_time(void)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	af00      	add	r7, sp, #0
  return (uint32_t)xTaskGetTickCount();
 80057aa:	f7fe fe25 	bl	80043f8 <xTaskGetTickCount>
 80057ae:	4603      	mov	r3, r0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <eboard_uart_init>:
/********************** internal functions definition ************************/

/********************** external functions definition ************************/

void eboard_uart_init(void* phuart)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af02      	add	r7, sp, #8
 80057ba:	6078      	str	r0, [r7, #4]
  euart_init(pheuart_, phuart, tx_buffer_, RB_TX_BUFFER_SIZE_, rx_buffer_, RB_RX_BUFFER_SIZE_);
 80057bc:	4807      	ldr	r0, [pc, #28]	; (80057dc <eboard_uart_init+0x28>)
 80057be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057c2:	9301      	str	r3, [sp, #4]
 80057c4:	4b06      	ldr	r3, [pc, #24]	; (80057e0 <eboard_uart_init+0x2c>)
 80057c6:	9300      	str	r3, [sp, #0]
 80057c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057cc:	4a05      	ldr	r2, [pc, #20]	; (80057e4 <eboard_uart_init+0x30>)
 80057ce:	6879      	ldr	r1, [r7, #4]
 80057d0:	f000 fa84 	bl	8005cdc <euart_init>
}
 80057d4:	bf00      	nop
 80057d6:	3708      	adds	r7, #8
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	2000465c 	.word	0x2000465c
 80057e0:	2000455c 	.word	0x2000455c
 80057e4:	2000415c 	.word	0x2000415c

080057e8 <eboard_gpio_init>:

void eboard_gpio_init(eboard_gpio_idx_t idx, void* hgpio)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	4603      	mov	r3, r0
 80057f0:	6039      	str	r1, [r7, #0]
 80057f2:	71fb      	strb	r3, [r7, #7]
	gpios_[idx].hgpio = hgpio;
 80057f4:	79fb      	ldrb	r3, [r7, #7]
 80057f6:	4905      	ldr	r1, [pc, #20]	; (800580c <eboard_gpio_init+0x24>)
 80057f8:	683a      	ldr	r2, [r7, #0]
 80057fa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
}
 80057fe:	bf00      	nop
 8005800:	370c      	adds	r7, #12
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	20000044 	.word	0x20000044

08005810 <eboard_gpio_write>:

void eboard_gpio_write(eboard_gpio_idx_t idx, bool value)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	4603      	mov	r3, r0
 8005818:	460a      	mov	r2, r1
 800581a:	71fb      	strb	r3, [r7, #7]
 800581c:	4613      	mov	r3, r2
 800581e:	71bb      	strb	r3, [r7, #6]
  if(EBOARD_GPIO__CNT <= idx)
 8005820:	79fb      	ldrb	r3, [r7, #7]
 8005822:	2b03      	cmp	r3, #3
 8005824:	d810      	bhi.n	8005848 <eboard_gpio_write+0x38>
  {
    return;
  }

  eboard_gpio_descriptor_t_* hgpio = gpios_ + idx;
 8005826:	79fb      	ldrb	r3, [r7, #7]
 8005828:	00db      	lsls	r3, r3, #3
 800582a:	4a0a      	ldr	r2, [pc, #40]	; (8005854 <eboard_gpio_write+0x44>)
 800582c:	4413      	add	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]
  if(hgpio->input)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	791b      	ldrb	r3, [r3, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d109      	bne.n	800584c <eboard_gpio_write+0x3c>
  {
    return;
  }

  eboard_hal_port_gpio_write((void*)hgpio->hgpio, value);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	79ba      	ldrb	r2, [r7, #6]
 800583e:	4611      	mov	r1, r2
 8005840:	4618      	mov	r0, r3
 8005842:	f7ff ff82 	bl	800574a <eboard_hal_port_gpio_write>
 8005846:	e002      	b.n	800584e <eboard_gpio_write+0x3e>
    return;
 8005848:	bf00      	nop
 800584a:	e000      	b.n	800584e <eboard_gpio_write+0x3e>
    return;
 800584c:	bf00      	nop
}
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	20000044 	.word	0x20000044

08005858 <eboard_gpio_read>:

bool eboard_gpio_read(eboard_gpio_idx_t idx)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	4603      	mov	r3, r0
 8005860:	71fb      	strb	r3, [r7, #7]
  if(EBOARD_GPIO__CNT <= idx)
 8005862:	79fb      	ldrb	r3, [r7, #7]
 8005864:	2b03      	cmp	r3, #3
 8005866:	d901      	bls.n	800586c <eboard_gpio_read+0x14>
  {
    return false;
 8005868:	2300      	movs	r3, #0
 800586a:	e00a      	b.n	8005882 <eboard_gpio_read+0x2a>
  }

  eboard_gpio_descriptor_t_* hgpio = gpios_ + idx;
 800586c:	79fb      	ldrb	r3, [r7, #7]
 800586e:	00db      	lsls	r3, r3, #3
 8005870:	4a06      	ldr	r2, [pc, #24]	; (800588c <eboard_gpio_read+0x34>)
 8005872:	4413      	add	r3, r2
 8005874:	60fb      	str	r3, [r7, #12]
  return eboard_hal_port_gpio_read((void*)hgpio->hgpio);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff ff79 	bl	8005772 <eboard_hal_port_gpio_read>
 8005880:	4603      	mov	r3, r0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	20000044 	.word	0x20000044

08005890 <eboard_led_red>:

void eboard_led_red(bool value)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	71fb      	strb	r3, [r7, #7]
  eboard_gpio_write(EBOARD_GPIO_LEDR, value);
 800589a:	79fb      	ldrb	r3, [r7, #7]
 800589c:	4619      	mov	r1, r3
 800589e:	2000      	movs	r0, #0
 80058a0:	f7ff ffb6 	bl	8005810 <eboard_gpio_write>
}
 80058a4:	bf00      	nop
 80058a6:	3708      	adds	r7, #8
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <eboard_led_green>:

void eboard_led_green(bool value)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	4603      	mov	r3, r0
 80058b4:	71fb      	strb	r3, [r7, #7]
  eboard_gpio_write(EBOARD_GPIO_LEDG, value);
 80058b6:	79fb      	ldrb	r3, [r7, #7]
 80058b8:	4619      	mov	r1, r3
 80058ba:	2001      	movs	r0, #1
 80058bc:	f7ff ffa8 	bl	8005810 <eboard_gpio_write>
}
 80058c0:	bf00      	nop
 80058c2:	3708      	adds	r7, #8
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <eboard_uart_write>:
{
  return euart_write_buffer_len(pheuart_);
}

size_t eboard_uart_write(const uint8_t *buffer, size_t size)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  return euart_write(pheuart_, buffer, size);
 80058d2:	4b05      	ldr	r3, [pc, #20]	; (80058e8 <eboard_uart_write+0x20>)
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	6879      	ldr	r1, [r7, #4]
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fa21 	bl	8005d20 <euart_write>
 80058de:	4603      	mov	r3, r0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3708      	adds	r7, #8
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	2000465c 	.word	0x2000465c

080058ec <eboard_uart_swrite>:
{
  return eboard_uart_write(&byte, 1);
}

size_t eboard_uart_swrite(const char *str)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  size_t len = strlen(str);
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f7fa fc8b 	bl	8000210 <strlen>
 80058fa:	60f8      	str	r0, [r7, #12]
  if (0 == len)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d101      	bne.n	8005906 <eboard_uart_swrite+0x1a>
  {
    return 0;
 8005902:	2300      	movs	r3, #0
 8005904:	e006      	b.n	8005914 <eboard_uart_swrite+0x28>
  }
  return eboard_uart_write((const uint8_t*)str, len + 1);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	3301      	adds	r3, #1
 800590a:	4619      	mov	r1, r3
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f7ff ffdb 	bl	80058c8 <eboard_uart_write>
 8005912:	4603      	mov	r3, r0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3710      	adds	r7, #16
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <eboard_uart_swrite_line>:

size_t eboard_uart_swrite_line(const char *str)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b084      	sub	sp, #16
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  size_t ret = eboard_uart_swrite(str);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f7ff ffe1 	bl	80058ec <eboard_uart_swrite>
 800592a:	60f8      	str	r0, [r7, #12]
  ret += eboard_uart_swrite(NEW_LINE_);
 800592c:	4805      	ldr	r0, [pc, #20]	; (8005944 <eboard_uart_swrite_line+0x28>)
 800592e:	f7ff ffdd 	bl	80058ec <eboard_uart_swrite>
 8005932:	4602      	mov	r2, r0
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4413      	add	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]
  return ret;
 800593a:	68fb      	ldr	r3, [r7, #12]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	08006bf0 	.word	0x08006bf0

08005948 <eboard_log>:
  str[ret] = '\0';
  return ret;
}

void eboard_log(const char* str)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  sprintf(elog_buffer_, "[%lu] ", eboard_osal_port_get_time());\
 8005950:	f7ff ff29 	bl	80057a6 <eboard_osal_port_get_time>
 8005954:	4603      	mov	r3, r0
 8005956:	461a      	mov	r2, r3
 8005958:	490b      	ldr	r1, [pc, #44]	; (8005988 <eboard_log+0x40>)
 800595a:	480c      	ldr	r0, [pc, #48]	; (800598c <eboard_log+0x44>)
 800595c:	f000 fbf0 	bl	8006140 <siprintf>
  eboard_uart_swrite(elog_buffer_);
 8005960:	480a      	ldr	r0, [pc, #40]	; (800598c <eboard_log+0x44>)
 8005962:	f7ff ffc3 	bl	80058ec <eboard_uart_swrite>
  eboard_uart_swrite(str);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7ff ffc0 	bl	80058ec <eboard_uart_swrite>
  eboard_uart_swrite_line((elog_msg_len < (ELOG_MAXLEN - 1)) ? "" : " ...");
 800596c:	4b08      	ldr	r3, [pc, #32]	; (8005990 <eboard_log+0x48>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2b3e      	cmp	r3, #62	; 0x3e
 8005972:	dc01      	bgt.n	8005978 <eboard_log+0x30>
 8005974:	4b07      	ldr	r3, [pc, #28]	; (8005994 <eboard_log+0x4c>)
 8005976:	e000      	b.n	800597a <eboard_log+0x32>
 8005978:	4b07      	ldr	r3, [pc, #28]	; (8005998 <eboard_log+0x50>)
 800597a:	4618      	mov	r0, r3
 800597c:	f7ff ffce 	bl	800591c <eboard_uart_swrite_line>
}
 8005980:	bf00      	nop
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}
 8005988:	08006bf4 	.word	0x08006bf4
 800598c:	200046ac 	.word	0x200046ac
 8005990:	2000470c 	.word	0x2000470c
 8005994:	08006bfc 	.word	0x08006bfc
 8005998:	08006c00 	.word	0x08006c00

0800599c <eboard_hal_port_uart_error>:

// port uart
void eboard_hal_port_uart_error(void* huart)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  // TODO: ¿?
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr

080059b0 <eboard_hal_port_uart_rx_irq>:

void eboard_hal_port_uart_rx_irq(void* huart, uint16_t size)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	460b      	mov	r3, r1
 80059ba:	807b      	strh	r3, [r7, #2]
  euart_rx_irq(pheuart_, huart, size);
 80059bc:	4804      	ldr	r0, [pc, #16]	; (80059d0 <eboard_hal_port_uart_rx_irq+0x20>)
 80059be:	887b      	ldrh	r3, [r7, #2]
 80059c0:	461a      	mov	r2, r3
 80059c2:	6879      	ldr	r1, [r7, #4]
 80059c4:	f000 f9c6 	bl	8005d54 <euart_rx_irq>
}
 80059c8:	bf00      	nop
 80059ca:	3708      	adds	r7, #8
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	2000465c 	.word	0x2000465c

080059d4 <eboard_hal_port_uart_tx_irq>:

void eboard_hal_port_uart_tx_irq(void* huart)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b082      	sub	sp, #8
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  euart_tx_irq(pheuart_, (void*)huart);
 80059dc:	4b04      	ldr	r3, [pc, #16]	; (80059f0 <eboard_hal_port_uart_tx_irq+0x1c>)
 80059de:	6879      	ldr	r1, [r7, #4]
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 f9d6 	bl	8005d92 <euart_tx_irq>
}
 80059e6:	bf00      	nop
 80059e8:	3708      	adds	r7, #8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	2000465c 	.word	0x2000465c

080059f4 <eboard_init>:

void eboard_init(void)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b082      	sub	sp, #8
 80059f8:	af00      	add	r7, sp, #0
  eboard_uart_init((void*)p_huart_selected_);
 80059fa:	4b10      	ldr	r3, [pc, #64]	; (8005a3c <eboard_init+0x48>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4618      	mov	r0, r3
 8005a00:	f7ff fed8 	bl	80057b4 <eboard_uart_init>

  for (eboard_gpio_idx_t idx = 0; idx < EBOARD_GPIO__CNT; ++idx)
 8005a04:	2300      	movs	r3, #0
 8005a06:	71fb      	strb	r3, [r7, #7]
 8005a08:	e00f      	b.n	8005a2a <eboard_init+0x36>
  {
    eboard_gpio_init(idx, (void*)(driver_gpios_ + idx));
 8005a0a:	79fa      	ldrb	r2, [r7, #7]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	4413      	add	r3, r2
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	461a      	mov	r2, r3
 8005a16:	4b0a      	ldr	r3, [pc, #40]	; (8005a40 <eboard_init+0x4c>)
 8005a18:	441a      	add	r2, r3
 8005a1a:	79fb      	ldrb	r3, [r7, #7]
 8005a1c:	4611      	mov	r1, r2
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7ff fee2 	bl	80057e8 <eboard_gpio_init>
  for (eboard_gpio_idx_t idx = 0; idx < EBOARD_GPIO__CNT; ++idx)
 8005a24:	79fb      	ldrb	r3, [r7, #7]
 8005a26:	3301      	adds	r3, #1
 8005a28:	71fb      	strb	r3, [r7, #7]
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	2b03      	cmp	r3, #3
 8005a2e:	d9ec      	bls.n	8005a0a <eboard_init+0x16>
  }
}
 8005a30:	bf00      	nop
 8005a32:	bf00      	nop
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	20000040 	.word	0x20000040
 8005a40:	20000010 	.word	0x20000010

08005a44 <inc_idex_>:
 */

#include "eringbuffer.h"

inline static void inc_idex_(size_t *index, size_t size)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  *index += 1;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	601a      	str	r2, [r3, #0]
  if(size <= *index)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	683a      	ldr	r2, [r7, #0]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d802      	bhi.n	8005a68 <inc_idex_+0x24>
  {
    *index = 0;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	601a      	str	r2, [r3, #0]
  }
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <write_byte_>:

inline static void write_byte_(eringbuffer_t *rb, uint8_t byte)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	70fb      	strb	r3, [r7, #3]
  rb->buffer[rb->w] = byte;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	4413      	add	r3, r2
 8005a8a:	78fa      	ldrb	r2, [r7, #3]
 8005a8c:	701a      	strb	r2, [r3, #0]
  inc_idex_(&(rb->w), rb->size);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f103 020c 	add.w	r2, r3, #12
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	4619      	mov	r1, r3
 8005a9a:	4610      	mov	r0, r2
 8005a9c:	f7ff ffd2 	bl	8005a44 <inc_idex_>
  rb->len++;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	609a      	str	r2, [r3, #8]
}
 8005aaa:	bf00      	nop
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <read_byte_>:

inline static void read_byte_(eringbuffer_t *rb, uint8_t *byte)
{
 8005ab2:	b580      	push	{r7, lr}
 8005ab4:	b082      	sub	sp, #8
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	6078      	str	r0, [r7, #4]
 8005aba:	6039      	str	r1, [r7, #0]
  *byte = rb->buffer[rb->r];
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	781a      	ldrb	r2, [r3, #0]
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	701a      	strb	r2, [r3, #0]
  inc_idex_(&(rb->r), rb->size);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f103 0210 	add.w	r2, r3, #16
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	4610      	mov	r0, r2
 8005ada:	f7ff ffb3 	bl	8005a44 <inc_idex_>
  rb->len--;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	1e5a      	subs	r2, r3, #1
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	609a      	str	r2, [r3, #8]
}
 8005ae8:	bf00      	nop
 8005aea:	3708      	adds	r7, #8
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <eringbuffer_init>:

void eringbuffer_init(eringbuffer_t *rb, uint8_t *buffer, size_t size)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
  rb->buffer = buffer;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	601a      	str	r2, [r3, #0]
  rb->size = size;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	605a      	str	r2, [r3, #4]
  rb->len = 0;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	609a      	str	r2, [r3, #8]
  rb->w = 0;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	60da      	str	r2, [r3, #12]
  rb->r = 0;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	611a      	str	r2, [r3, #16]
}
 8005b1a:	bf00      	nop
 8005b1c:	3714      	adds	r7, #20
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <eringbuffer_len>:
{
  return rb->size;
}

size_t eringbuffer_len(const eringbuffer_t *rb)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
  return rb->len;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	689b      	ldr	r3, [r3, #8]
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <eringbuffer_free>:

size_t eringbuffer_free(const eringbuffer_t *rb)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  return rb->size - rb->len;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	1ad3      	subs	r3, r2, r3
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <eringbuffer_is_full>:

bool eringbuffer_is_full(const eringbuffer_t *rb)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  return (0 == eringbuffer_free(rb));
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f7ff ffea 	bl	8005b3e <eringbuffer_free>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	bf0c      	ite	eq
 8005b70:	2301      	moveq	r3, #1
 8005b72:	2300      	movne	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <eringbuffer_is_empty>:

bool eringbuffer_is_empty(const eringbuffer_t *rb)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b082      	sub	sp, #8
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  return (0 == eringbuffer_len(rb));
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f7ff ffcd 	bl	8005b26 <eringbuffer_len>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	bf0c      	ite	eq
 8005b92:	2301      	moveq	r3, #1
 8005b94:	2300      	movne	r3, #0
 8005b96:	b2db      	uxtb	r3, r3
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3708      	adds	r7, #8
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <eringbuffer_write_byte>:

size_t eringbuffer_write_byte(eringbuffer_t *rb, uint8_t byte)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	70fb      	strb	r3, [r7, #3]
  if(eringbuffer_is_full(rb))
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7ff ffd5 	bl	8005b5c <eringbuffer_is_full>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d001      	beq.n	8005bbc <eringbuffer_write_byte+0x1c>
  {
    return 0;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	e005      	b.n	8005bc8 <eringbuffer_write_byte+0x28>
  }
  write_byte_(rb, byte);
 8005bbc:	78fb      	ldrb	r3, [r7, #3]
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f7ff ff57 	bl	8005a74 <write_byte_>
  return 1;
 8005bc6:	2301      	movs	r3, #1
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3708      	adds	r7, #8
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <eringbuffer_write>:

size_t eringbuffer_write(eringbuffer_t *rb, const uint8_t *buffer, size_t size)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b086      	sub	sp, #24
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	60f8      	str	r0, [r7, #12]
 8005bd8:	60b9      	str	r1, [r7, #8]
 8005bda:	607a      	str	r2, [r7, #4]
  size_t i;
  for(i = 0; i < size; ++i)
 8005bdc:	2300      	movs	r3, #0
 8005bde:	617b      	str	r3, [r7, #20]
 8005be0:	e00d      	b.n	8005bfe <eringbuffer_write+0x2e>
  {
    if(0 == eringbuffer_write_byte(rb, buffer[i]))
 8005be2:	68ba      	ldr	r2, [r7, #8]
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	4413      	add	r3, r2
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	4619      	mov	r1, r3
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f7ff ffd7 	bl	8005ba0 <eringbuffer_write_byte>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d007      	beq.n	8005c08 <eringbuffer_write+0x38>
  for(i = 0; i < size; ++i)
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	617b      	str	r3, [r7, #20]
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d3ed      	bcc.n	8005be2 <eringbuffer_write+0x12>
 8005c06:	e000      	b.n	8005c0a <eringbuffer_write+0x3a>
    {
      break;
 8005c08:	bf00      	nop
    }
  }
  return i;
 8005c0a:	697b      	ldr	r3, [r7, #20]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <eringbuffer_read_byte>:

size_t eringbuffer_read_byte(eringbuffer_t *rb, uint8_t *byte)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b082      	sub	sp, #8
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  if(eringbuffer_is_empty(rb))
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7ff ffad 	bl	8005b7e <eringbuffer_is_empty>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <eringbuffer_read_byte+0x1a>
  {
    return 0;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e004      	b.n	8005c38 <eringbuffer_read_byte+0x24>
  }
  read_byte_(rb, byte);
 8005c2e:	6839      	ldr	r1, [r7, #0]
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7ff ff3e 	bl	8005ab2 <read_byte_>
  return 1;
 8005c36:	2301      	movs	r3, #1
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3708      	adds	r7, #8
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <eringbuffer_read>:

size_t eringbuffer_read(eringbuffer_t *rb, uint8_t *buffer, size_t size)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b086      	sub	sp, #24
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
  size_t i;
  for(i = 0; i < size; ++i)
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	617b      	str	r3, [r7, #20]
 8005c50:	e00c      	b.n	8005c6c <eringbuffer_read+0x2c>
  {
    if(0 == eringbuffer_read_byte(rb, buffer + i))
 8005c52:	68ba      	ldr	r2, [r7, #8]
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	4413      	add	r3, r2
 8005c58:	4619      	mov	r1, r3
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f7ff ffda 	bl	8005c14 <eringbuffer_read_byte>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d007      	beq.n	8005c76 <eringbuffer_read+0x36>
  for(i = 0; i < size; ++i)
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	3301      	adds	r3, #1
 8005c6a:	617b      	str	r3, [r7, #20]
 8005c6c:	697a      	ldr	r2, [r7, #20]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d3ee      	bcc.n	8005c52 <eringbuffer_read+0x12>
 8005c74:	e000      	b.n	8005c78 <eringbuffer_read+0x38>
    {
      break;
 8005c76:	bf00      	nop
    }
  }
  return i;
 8005c78:	697b      	ldr	r3, [r7, #20]
}
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	3718      	adds	r7, #24
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	bd80      	pop	{r7, pc}

08005c82 <hal_receive_>:
#define pTX_BUFFER      (phandle->tx.pbuffer)
#define pRX_RB          (&(phandle->rx.rb))
#define pRX_BUFFER      (phandle->rx.pbuffer)

void hal_receive_(euart_t *phandle)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b082      	sub	sp, #8
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  euart_hal_receive(phandle->phardware_handle, pRX_BUFFER, EUART_HAL_BUFFER_SIZE);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6818      	ldr	r0, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	3340      	adds	r3, #64	; 0x40
 8005c92:	2210      	movs	r2, #16
 8005c94:	4619      	mov	r1, r3
 8005c96:	f7ff fd11 	bl	80056bc <euart_hal_receive>
}
 8005c9a:	bf00      	nop
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <hal_send_>:

void hal_send_(euart_t *phandle)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b084      	sub	sp, #16
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  size_t tx_len = eringbuffer_read(pTX_RB, pTX_BUFFER, EUART_HAL_BUFFER_SIZE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f103 0008 	add.w	r0, r3, #8
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	331c      	adds	r3, #28
 8005cb4:	2210      	movs	r2, #16
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	f7ff ffc2 	bl	8005c40 <eringbuffer_read>
 8005cbc:	60f8      	str	r0, [r7, #12]
  euart_hal_send(phandle->phardware_handle, pTX_BUFFER, tx_len);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6818      	ldr	r0, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	331c      	adds	r3, #28
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	4619      	mov	r1, r3
 8005cca:	f7ff fd08 	bl	80056de <euart_hal_send>
  phandle->tx_free = false;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	711a      	strb	r2, [r3, #4]
}
 8005cd4:	bf00      	nop
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <euart_init>:

void euart_init(euart_t *phandle, void* phardware_handle, uint8_t* ptx_buffer, size_t tx_buffer_size, uint8_t* prx_buffer, size_t rx_buffer_size)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  phandle->phardware_handle = phardware_handle;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	601a      	str	r2, [r3, #0]
  eringbuffer_init(pTX_RB, ptx_buffer, tx_buffer_size);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	3308      	adds	r3, #8
 8005cf4:	683a      	ldr	r2, [r7, #0]
 8005cf6:	6879      	ldr	r1, [r7, #4]
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f7ff fef9 	bl	8005af0 <eringbuffer_init>
  eringbuffer_init(pRX_RB, prx_buffer, rx_buffer_size);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	332c      	adds	r3, #44	; 0x2c
 8005d02:	69fa      	ldr	r2, [r7, #28]
 8005d04:	69b9      	ldr	r1, [r7, #24]
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7ff fef2 	bl	8005af0 <eringbuffer_init>
  phandle->tx_free = true;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	711a      	strb	r2, [r3, #4]

  hal_receive_(phandle);
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f7ff ffb5 	bl	8005c82 <hal_receive_>
}
 8005d18:	bf00      	nop
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <euart_write>:
{
  return eringbuffer_len(pTX_RB);
}

size_t euart_write(euart_t *phandle, const uint8_t *buffer, size_t size)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b086      	sub	sp, #24
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
  size_t ret =  eringbuffer_write(pTX_RB, buffer, size);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	3308      	adds	r3, #8
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	68b9      	ldr	r1, [r7, #8]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7ff ff4b 	bl	8005bd0 <eringbuffer_write>
 8005d3a:	6178      	str	r0, [r7, #20]
  if(phandle->tx_free)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	791b      	ldrb	r3, [r3, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d002      	beq.n	8005d4a <euart_write+0x2a>
  {
    hal_send_(phandle);
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f7ff ffac 	bl	8005ca2 <hal_send_>
  }
  return ret;
 8005d4a:	697b      	ldr	r3, [r7, #20]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <euart_rx_irq>:
{
  return eringbuffer_read(pRX_RB, buffer, size);
}

void euart_rx_irq(euart_t *phandle, void *phardware_handle, size_t size)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
  if(phandle->phardware_handle != phardware_handle)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d10f      	bne.n	8005d8a <euart_rx_irq+0x36>
  {
    return;
  }

  if(0 < size)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d008      	beq.n	8005d82 <euart_rx_irq+0x2e>
  {
    eringbuffer_write(pRX_RB, pRX_BUFFER, size);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	3340      	adds	r3, #64	; 0x40
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	f7ff ff27 	bl	8005bd0 <eringbuffer_write>
  }
  hal_receive_(phandle);
 8005d82:	68f8      	ldr	r0, [r7, #12]
 8005d84:	f7ff ff7d 	bl	8005c82 <hal_receive_>
 8005d88:	e000      	b.n	8005d8c <euart_rx_irq+0x38>
    return;
 8005d8a:	bf00      	nop
}
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <euart_tx_irq>:

void euart_tx_irq(euart_t *phandle, void *phardware_handle)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b082      	sub	sp, #8
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
 8005d9a:	6039      	str	r1, [r7, #0]
  phandle->tx_free = true;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	711a      	strb	r2, [r3, #4]
  if(phandle->phardware_handle != phardware_handle)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d10e      	bne.n	8005dca <euart_tx_irq+0x38>
  {
    return;
  }

  if(!eringbuffer_is_empty(pTX_RB))
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	3308      	adds	r3, #8
 8005db0:	4618      	mov	r0, r3
 8005db2:	f7ff fee4 	bl	8005b7e <eringbuffer_is_empty>
 8005db6:	4603      	mov	r3, r0
 8005db8:	f083 0301 	eor.w	r3, r3, #1
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d004      	beq.n	8005dcc <euart_tx_irq+0x3a>
  {
    hal_send_(phandle);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f7ff ff6d 	bl	8005ca2 <hal_send_>
 8005dc8:	e000      	b.n	8005dcc <euart_tx_irq+0x3a>
    return;
 8005dca:	bf00      	nop
  }
}
 8005dcc:	3708      	adds	r7, #8
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
	...

08005dd4 <led_state_callback_>:
//---------------------------- MEMORIA DINAMICA TP2----------------------------------------

led_event_t *p_ao_evento; //Creacion del puntero que contendra la direccion de memoria que nos asigne la funcion MALLOC

void led_state_callback_(ao_led_t* hao, led_event_t state) //Esta funcion se llama cada vez que se cambia un evento
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	70fb      	strb	r3, [r7, #3]
	led_event_t ao_evento = state;
 8005de0:	78fb      	ldrb	r3, [r7, #3]
 8005de2:	73fb      	strb	r3, [r7, #15]
	ELOG("callback, led:%d", ao_evento);
 8005de4:	f7ff f84e 	bl	8004e84 <vPortEnterCritical>
 8005de8:	4b0a      	ldr	r3, [pc, #40]	; (8005e14 <led_state_callback_+0x40>)
 8005dea:	6818      	ldr	r0, [r3, #0]
 8005dec:	7bfb      	ldrb	r3, [r7, #15]
 8005dee:	4a0a      	ldr	r2, [pc, #40]	; (8005e18 <led_state_callback_+0x44>)
 8005df0:	213f      	movs	r1, #63	; 0x3f
 8005df2:	f000 f971 	bl	80060d8 <sniprintf>
 8005df6:	4603      	mov	r3, r0
 8005df8:	4a08      	ldr	r2, [pc, #32]	; (8005e1c <led_state_callback_+0x48>)
 8005dfa:	6013      	str	r3, [r2, #0]
 8005dfc:	4b05      	ldr	r3, [pc, #20]	; (8005e14 <led_state_callback_+0x40>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7ff fda1 	bl	8005948 <eboard_log>
 8005e06:	f7ff f86d 	bl	8004ee4 <vPortExitCritical>
}
 8005e0a:	bf00      	nop
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	08006ce8 	.word	0x08006ce8
 8005e18:	08006c08 	.word	0x08006c08
 8005e1c:	2000470c 	.word	0x2000470c

08005e20 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //Interrupcion del sw button
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	4603      	mov	r3, r0
 8005e28:	80fb      	strh	r3, [r7, #6]
	if(eboard_gpio_read(EBOARD_GPIO_SW)== false)
 8005e2a:	2003      	movs	r0, #3
 8005e2c:	f7ff fd14 	bl	8005858 <eboard_gpio_read>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f083 0301 	eor.w	r3, r3, #1
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d005      	beq.n	8005e48 <HAL_GPIO_EXTI_Callback+0x28>
	{
		pressed_start= xTaskGetTickCount();
 8005e3c:	f7fe fadc 	bl	80043f8 <xTaskGetTickCount>
 8005e40:	4603      	mov	r3, r0
 8005e42:	4a09      	ldr	r2, [pc, #36]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x48>)
 8005e44:	6013      	str	r3, [r2, #0]
	else
	{
		pressed_time= xTaskGetTickCount()-pressed_start;
		pressed_start=0;
	}
}
 8005e46:	e00a      	b.n	8005e5e <HAL_GPIO_EXTI_Callback+0x3e>
		pressed_time= xTaskGetTickCount()-pressed_start;
 8005e48:	f7fe fad6 	bl	80043f8 <xTaskGetTickCount>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	4b06      	ldr	r3, [pc, #24]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x48>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	4a05      	ldr	r2, [pc, #20]	; (8005e6c <HAL_GPIO_EXTI_Callback+0x4c>)
 8005e56:	6013      	str	r3, [r2, #0]
		pressed_start=0;
 8005e58:	4b03      	ldr	r3, [pc, #12]	; (8005e68 <HAL_GPIO_EXTI_Callback+0x48>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	601a      	str	r2, [r3, #0]
}
 8005e5e:	bf00      	nop
 8005e60:	3708      	adds	r7, #8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	20004710 	.word	0x20004710
 8005e6c:	20004714 	.word	0x20004714

08005e70 <task_button>:



void task_button(void* argument) //tarea productora, actualiza los eventos en la cola
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
	//ao_evento = inicial;
	ao_led_init(&ao_led, led_state_callback_); //se inicializa el objeto activo, y se pasa la funcion que sera el callback del objeto activo
 8005e78:	4970      	ldr	r1, [pc, #448]	; (800603c <task_button+0x1cc>)
 8005e7a:	4871      	ldr	r0, [pc, #452]	; (8006040 <task_button+0x1d0>)
 8005e7c:	f7ff fb30 	bl	80054e0 <ao_led_init>
	bool cola_status;
	while(1)
	{
		ELOG("--------- TASK BUTTON------- \r\n");
 8005e80:	f7ff f800 	bl	8004e84 <vPortEnterCritical>
 8005e84:	4b6f      	ldr	r3, [pc, #444]	; (8006044 <task_button+0x1d4>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a6f      	ldr	r2, [pc, #444]	; (8006048 <task_button+0x1d8>)
 8005e8a:	213f      	movs	r1, #63	; 0x3f
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f000 f923 	bl	80060d8 <sniprintf>
 8005e92:	4603      	mov	r3, r0
 8005e94:	4a6d      	ldr	r2, [pc, #436]	; (800604c <task_button+0x1dc>)
 8005e96:	6013      	str	r3, [r2, #0]
 8005e98:	4b6a      	ldr	r3, [pc, #424]	; (8006044 <task_button+0x1d4>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f7ff fd53 	bl	8005948 <eboard_log>
 8005ea2:	f7ff f81f 	bl	8004ee4 <vPortExitCritical>
		//Productora de eventos
		sprintf((char *)buffer,"Tiempo presionado: %lu\r\n" ,pressed_time);
 8005ea6:	4b6a      	ldr	r3, [pc, #424]	; (8006050 <task_button+0x1e0>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	461a      	mov	r2, r3
 8005eac:	4969      	ldr	r1, [pc, #420]	; (8006054 <task_button+0x1e4>)
 8005eae:	486a      	ldr	r0, [pc, #424]	; (8006058 <task_button+0x1e8>)
 8005eb0:	f000 f946 	bl	8006140 <siprintf>
		ELOG(buffer);
 8005eb4:	f7fe ffe6 	bl	8004e84 <vPortEnterCritical>
 8005eb8:	4b62      	ldr	r3, [pc, #392]	; (8006044 <task_button+0x1d4>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a66      	ldr	r2, [pc, #408]	; (8006058 <task_button+0x1e8>)
 8005ebe:	213f      	movs	r1, #63	; 0x3f
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 f909 	bl	80060d8 <sniprintf>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	4a60      	ldr	r2, [pc, #384]	; (800604c <task_button+0x1dc>)
 8005eca:	6013      	str	r3, [r2, #0]
 8005ecc:	4b5d      	ldr	r3, [pc, #372]	; (8006044 <task_button+0x1d4>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f7ff fd39 	bl	8005948 <eboard_log>
 8005ed6:	f7ff f805 	bl	8004ee4 <vPortExitCritical>
		p_ao_evento = pvPortMalloc(sizeof(led_event_t)); //puntero que guardara la direccion de la memoria dinamica asignada
 8005eda:	2001      	movs	r0, #1
 8005edc:	f7ff f8b4 	bl	8005048 <pvPortMalloc>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	4a5e      	ldr	r2, [pc, #376]	; (800605c <task_button+0x1ec>)
 8005ee4:	6013      	str	r3, [r2, #0]
		if (NULL != p_ao_evento ) {
 8005ee6:	4b5d      	ldr	r3, [pc, #372]	; (800605c <task_button+0x1ec>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d077      	beq.n	8005fde <task_button+0x16e>
			ELOG("Se alocaron %d bytes", sizeof(led_event_t));
 8005eee:	f7fe ffc9 	bl	8004e84 <vPortEnterCritical>
 8005ef2:	4b54      	ldr	r3, [pc, #336]	; (8006044 <task_button+0x1d4>)
 8005ef4:	6818      	ldr	r0, [r3, #0]
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	4a59      	ldr	r2, [pc, #356]	; (8006060 <task_button+0x1f0>)
 8005efa:	213f      	movs	r1, #63	; 0x3f
 8005efc:	f000 f8ec 	bl	80060d8 <sniprintf>
 8005f00:	4603      	mov	r3, r0
 8005f02:	4a52      	ldr	r2, [pc, #328]	; (800604c <task_button+0x1dc>)
 8005f04:	6013      	str	r3, [r2, #0]
 8005f06:	4b4f      	ldr	r3, [pc, #316]	; (8006044 <task_button+0x1d4>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7ff fd1c 	bl	8005948 <eboard_log>
 8005f10:	f7fe ffe8 	bl	8004ee4 <vPortExitCritical>
	        *p_ao_evento = inicial; //reset variable
 8005f14:	4b51      	ldr	r3, [pc, #324]	; (800605c <task_button+0x1ec>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	701a      	strb	r2, [r3, #0]
			procces_button(&p_ao_evento); //evento a enviar, se lo procesa en funcion del tiempo presionado
 8005f1c:	484f      	ldr	r0, [pc, #316]	; (800605c <task_button+0x1ec>)
 8005f1e:	f000 f8a7 	bl	8006070 <procces_button>
			//envio de notificacion
			cola_status = ao_led_send(&ao_led, p_ao_evento);//se encola el evento
 8005f22:	4b4e      	ldr	r3, [pc, #312]	; (800605c <task_button+0x1ec>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4619      	mov	r1, r3
 8005f28:	4845      	ldr	r0, [pc, #276]	; (8006040 <task_button+0x1d0>)
 8005f2a:	f7ff fac3 	bl	80054b4 <ao_led_send>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	73fb      	strb	r3, [r7, #15]
			if (pdPASS == cola_status)
 8005f32:	7bfb      	ldrb	r3, [r7, #15]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d013      	beq.n	8005f60 <task_button+0xf0>
			{
				ELOG("Mensaje enviado al proceso");
 8005f38:	f7fe ffa4 	bl	8004e84 <vPortEnterCritical>
 8005f3c:	4b41      	ldr	r3, [pc, #260]	; (8006044 <task_button+0x1d4>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a48      	ldr	r2, [pc, #288]	; (8006064 <task_button+0x1f4>)
 8005f42:	213f      	movs	r1, #63	; 0x3f
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 f8c7 	bl	80060d8 <sniprintf>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	4a3f      	ldr	r2, [pc, #252]	; (800604c <task_button+0x1dc>)
 8005f4e:	6013      	str	r3, [r2, #0]
 8005f50:	4b3c      	ldr	r3, [pc, #240]	; (8006044 <task_button+0x1d4>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7ff fcf7 	bl	8005948 <eboard_log>
 8005f5a:	f7fe ffc3 	bl	8004ee4 <vPortExitCritical>
 8005f5e:	e02a      	b.n	8005fb6 <task_button+0x146>
			}
			else
			{
				ELOG("No hay lugar en la cola para enviar el mensajes");
 8005f60:	f7fe ff90 	bl	8004e84 <vPortEnterCritical>
 8005f64:	4b37      	ldr	r3, [pc, #220]	; (8006044 <task_button+0x1d4>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a3f      	ldr	r2, [pc, #252]	; (8006068 <task_button+0x1f8>)
 8005f6a:	213f      	movs	r1, #63	; 0x3f
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 f8b3 	bl	80060d8 <sniprintf>
 8005f72:	4603      	mov	r3, r0
 8005f74:	4a35      	ldr	r2, [pc, #212]	; (800604c <task_button+0x1dc>)
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	4b32      	ldr	r3, [pc, #200]	; (8006044 <task_button+0x1d4>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff fce3 	bl	8005948 <eboard_log>
 8005f82:	f7fe ffaf 	bl	8004ee4 <vPortExitCritical>
				vPortFree((void*)p_ao_evento);
 8005f86:	4b35      	ldr	r3, [pc, #212]	; (800605c <task_button+0x1ec>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7ff f928 	bl	80051e0 <vPortFree>
				ELOG("Memoria liberada");
 8005f90:	f7fe ff78 	bl	8004e84 <vPortEnterCritical>
 8005f94:	4b2b      	ldr	r3, [pc, #172]	; (8006044 <task_button+0x1d4>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a34      	ldr	r2, [pc, #208]	; (800606c <task_button+0x1fc>)
 8005f9a:	213f      	movs	r1, #63	; 0x3f
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f000 f89b 	bl	80060d8 <sniprintf>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	4a29      	ldr	r2, [pc, #164]	; (800604c <task_button+0x1dc>)
 8005fa6:	6013      	str	r3, [r2, #0]
 8005fa8:	4b26      	ldr	r3, [pc, #152]	; (8006044 <task_button+0x1d4>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4618      	mov	r0, r3
 8005fae:	f7ff fccb 	bl	8005948 <eboard_log>
 8005fb2:	f7fe ff97 	bl	8004ee4 <vPortExitCritical>

			}
			//sprintf((char *)buffer,"Proccess button: %u \r\n",ao_evento);
			ELOG(buffer);
 8005fb6:	f7fe ff65 	bl	8004e84 <vPortEnterCritical>
 8005fba:	4b22      	ldr	r3, [pc, #136]	; (8006044 <task_button+0x1d4>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a26      	ldr	r2, [pc, #152]	; (8006058 <task_button+0x1e8>)
 8005fc0:	213f      	movs	r1, #63	; 0x3f
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f000 f888 	bl	80060d8 <sniprintf>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	4a20      	ldr	r2, [pc, #128]	; (800604c <task_button+0x1dc>)
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	4b1d      	ldr	r3, [pc, #116]	; (8006044 <task_button+0x1d4>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff fcb8 	bl	8005948 <eboard_log>
 8005fd8:	f7fe ff84 	bl	8004ee4 <vPortExitCritical>
 8005fdc:	e02a      	b.n	8006034 <task_button+0x1c4>
		}
		else
		{
			ELOG("No hay lugar en la cola para enviar el mensajes");
 8005fde:	f7fe ff51 	bl	8004e84 <vPortEnterCritical>
 8005fe2:	4b18      	ldr	r3, [pc, #96]	; (8006044 <task_button+0x1d4>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a20      	ldr	r2, [pc, #128]	; (8006068 <task_button+0x1f8>)
 8005fe8:	213f      	movs	r1, #63	; 0x3f
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 f874 	bl	80060d8 <sniprintf>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	4a16      	ldr	r2, [pc, #88]	; (800604c <task_button+0x1dc>)
 8005ff4:	6013      	str	r3, [r2, #0]
 8005ff6:	4b13      	ldr	r3, [pc, #76]	; (8006044 <task_button+0x1d4>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7ff fca4 	bl	8005948 <eboard_log>
 8006000:	f7fe ff70 	bl	8004ee4 <vPortExitCritical>
			vPortFree((void*)p_ao_evento);
 8006004:	4b15      	ldr	r3, [pc, #84]	; (800605c <task_button+0x1ec>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4618      	mov	r0, r3
 800600a:	f7ff f8e9 	bl	80051e0 <vPortFree>
			ELOG("Memoria liberada");
 800600e:	f7fe ff39 	bl	8004e84 <vPortEnterCritical>
 8006012:	4b0c      	ldr	r3, [pc, #48]	; (8006044 <task_button+0x1d4>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a15      	ldr	r2, [pc, #84]	; (800606c <task_button+0x1fc>)
 8006018:	213f      	movs	r1, #63	; 0x3f
 800601a:	4618      	mov	r0, r3
 800601c:	f000 f85c 	bl	80060d8 <sniprintf>
 8006020:	4603      	mov	r3, r0
 8006022:	4a0a      	ldr	r2, [pc, #40]	; (800604c <task_button+0x1dc>)
 8006024:	6013      	str	r3, [r2, #0]
 8006026:	4b07      	ldr	r3, [pc, #28]	; (8006044 <task_button+0x1d4>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4618      	mov	r0, r3
 800602c:	f7ff fc8c 	bl	8005948 <eboard_log>
 8006030:	f7fe ff58 	bl	8004ee4 <vPortExitCritical>
		}


		vTaskDelay(100);
 8006034:	2064      	movs	r0, #100	; 0x64
 8006036:	f7fe f897 	bl	8004168 <vTaskDelay>
		ELOG("--------- TASK BUTTON------- \r\n");
 800603a:	e721      	b.n	8005e80 <task_button+0x10>
 800603c:	08005dd5 	.word	0x08005dd5
 8006040:	2000477c 	.word	0x2000477c
 8006044:	08006ce8 	.word	0x08006ce8
 8006048:	08006c1c 	.word	0x08006c1c
 800604c:	2000470c 	.word	0x2000470c
 8006050:	20004714 	.word	0x20004714
 8006054:	08006c3c 	.word	0x08006c3c
 8006058:	20004718 	.word	0x20004718
 800605c:	20004784 	.word	0x20004784
 8006060:	08006c58 	.word	0x08006c58
 8006064:	08006c70 	.word	0x08006c70
 8006068:	08006c8c 	.word	0x08006c8c
 800606c:	08006cbc 	.word	0x08006cbc

08006070 <procces_button>:

}


void procces_button(led_event_t *evento)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
	if ( (t_corto <= pressed_time) && (pressed_time < t_largo))
 8006078:	4b16      	ldr	r3, [pc, #88]	; (80060d4 <procces_button+0x64>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2b63      	cmp	r3, #99	; 0x63
 800607e:	d908      	bls.n	8006092 <procces_button+0x22>
 8006080:	4b14      	ldr	r3, [pc, #80]	; (80060d4 <procces_button+0x64>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006088:	d203      	bcs.n	8006092 <procces_button+0x22>
	{
		*evento= corto;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	701a      	strb	r2, [r3, #0]
 8006090:	e01a      	b.n	80060c8 <procces_button+0x58>

	}
	else if((t_largo <= pressed_time) && (pressed_time < t_trabado))
 8006092:	4b10      	ldr	r3, [pc, #64]	; (80060d4 <procces_button+0x64>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800609a:	d308      	bcc.n	80060ae <procces_button+0x3e>
 800609c:	4b0d      	ldr	r3, [pc, #52]	; (80060d4 <procces_button+0x64>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80060a4:	d203      	bcs.n	80060ae <procces_button+0x3e>
	{
		*evento= largo;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2202      	movs	r2, #2
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	e00c      	b.n	80060c8 <procces_button+0x58>
	}
	else if(pressed_time > t_trabado)
 80060ae:	4b09      	ldr	r3, [pc, #36]	; (80060d4 <procces_button+0x64>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80060b6:	d903      	bls.n	80060c0 <procces_button+0x50>
	{
		*evento= trabado;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2203      	movs	r2, #3
 80060bc:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		*evento= inicial;
	}
}
 80060be:	e003      	b.n	80060c8 <procces_button+0x58>
		*evento= inicial;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2200      	movs	r2, #0
 80060c4:	701a      	strb	r2, [r3, #0]
}
 80060c6:	e7ff      	b.n	80060c8 <procces_button+0x58>
 80060c8:	bf00      	nop
 80060ca:	370c      	adds	r7, #12
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr
 80060d4:	20004714 	.word	0x20004714

080060d8 <sniprintf>:
 80060d8:	b40c      	push	{r2, r3}
 80060da:	b530      	push	{r4, r5, lr}
 80060dc:	4b17      	ldr	r3, [pc, #92]	; (800613c <sniprintf+0x64>)
 80060de:	1e0c      	subs	r4, r1, #0
 80060e0:	681d      	ldr	r5, [r3, #0]
 80060e2:	b09d      	sub	sp, #116	; 0x74
 80060e4:	da08      	bge.n	80060f8 <sniprintf+0x20>
 80060e6:	238b      	movs	r3, #139	; 0x8b
 80060e8:	602b      	str	r3, [r5, #0]
 80060ea:	f04f 30ff 	mov.w	r0, #4294967295
 80060ee:	b01d      	add	sp, #116	; 0x74
 80060f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060f4:	b002      	add	sp, #8
 80060f6:	4770      	bx	lr
 80060f8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80060fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006100:	bf14      	ite	ne
 8006102:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006106:	4623      	moveq	r3, r4
 8006108:	9304      	str	r3, [sp, #16]
 800610a:	9307      	str	r3, [sp, #28]
 800610c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006110:	9002      	str	r0, [sp, #8]
 8006112:	9006      	str	r0, [sp, #24]
 8006114:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006118:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800611a:	ab21      	add	r3, sp, #132	; 0x84
 800611c:	a902      	add	r1, sp, #8
 800611e:	4628      	mov	r0, r5
 8006120:	9301      	str	r3, [sp, #4]
 8006122:	f000 fa17 	bl	8006554 <_svfiprintf_r>
 8006126:	1c43      	adds	r3, r0, #1
 8006128:	bfbc      	itt	lt
 800612a:	238b      	movlt	r3, #139	; 0x8b
 800612c:	602b      	strlt	r3, [r5, #0]
 800612e:	2c00      	cmp	r4, #0
 8006130:	d0dd      	beq.n	80060ee <sniprintf+0x16>
 8006132:	9b02      	ldr	r3, [sp, #8]
 8006134:	2200      	movs	r2, #0
 8006136:	701a      	strb	r2, [r3, #0]
 8006138:	e7d9      	b.n	80060ee <sniprintf+0x16>
 800613a:	bf00      	nop
 800613c:	200000b0 	.word	0x200000b0

08006140 <siprintf>:
 8006140:	b40e      	push	{r1, r2, r3}
 8006142:	b500      	push	{lr}
 8006144:	b09c      	sub	sp, #112	; 0x70
 8006146:	ab1d      	add	r3, sp, #116	; 0x74
 8006148:	9002      	str	r0, [sp, #8]
 800614a:	9006      	str	r0, [sp, #24]
 800614c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006150:	4809      	ldr	r0, [pc, #36]	; (8006178 <siprintf+0x38>)
 8006152:	9107      	str	r1, [sp, #28]
 8006154:	9104      	str	r1, [sp, #16]
 8006156:	4909      	ldr	r1, [pc, #36]	; (800617c <siprintf+0x3c>)
 8006158:	f853 2b04 	ldr.w	r2, [r3], #4
 800615c:	9105      	str	r1, [sp, #20]
 800615e:	6800      	ldr	r0, [r0, #0]
 8006160:	9301      	str	r3, [sp, #4]
 8006162:	a902      	add	r1, sp, #8
 8006164:	f000 f9f6 	bl	8006554 <_svfiprintf_r>
 8006168:	9b02      	ldr	r3, [sp, #8]
 800616a:	2200      	movs	r2, #0
 800616c:	701a      	strb	r2, [r3, #0]
 800616e:	b01c      	add	sp, #112	; 0x70
 8006170:	f85d eb04 	ldr.w	lr, [sp], #4
 8006174:	b003      	add	sp, #12
 8006176:	4770      	bx	lr
 8006178:	200000b0 	.word	0x200000b0
 800617c:	ffff0208 	.word	0xffff0208

08006180 <memset>:
 8006180:	4402      	add	r2, r0
 8006182:	4603      	mov	r3, r0
 8006184:	4293      	cmp	r3, r2
 8006186:	d100      	bne.n	800618a <memset+0xa>
 8006188:	4770      	bx	lr
 800618a:	f803 1b01 	strb.w	r1, [r3], #1
 800618e:	e7f9      	b.n	8006184 <memset+0x4>

08006190 <_reclaim_reent>:
 8006190:	4b29      	ldr	r3, [pc, #164]	; (8006238 <_reclaim_reent+0xa8>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4283      	cmp	r3, r0
 8006196:	b570      	push	{r4, r5, r6, lr}
 8006198:	4604      	mov	r4, r0
 800619a:	d04b      	beq.n	8006234 <_reclaim_reent+0xa4>
 800619c:	69c3      	ldr	r3, [r0, #28]
 800619e:	b143      	cbz	r3, 80061b2 <_reclaim_reent+0x22>
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d144      	bne.n	8006230 <_reclaim_reent+0xa0>
 80061a6:	69e3      	ldr	r3, [r4, #28]
 80061a8:	6819      	ldr	r1, [r3, #0]
 80061aa:	b111      	cbz	r1, 80061b2 <_reclaim_reent+0x22>
 80061ac:	4620      	mov	r0, r4
 80061ae:	f000 f87f 	bl	80062b0 <_free_r>
 80061b2:	6961      	ldr	r1, [r4, #20]
 80061b4:	b111      	cbz	r1, 80061bc <_reclaim_reent+0x2c>
 80061b6:	4620      	mov	r0, r4
 80061b8:	f000 f87a 	bl	80062b0 <_free_r>
 80061bc:	69e1      	ldr	r1, [r4, #28]
 80061be:	b111      	cbz	r1, 80061c6 <_reclaim_reent+0x36>
 80061c0:	4620      	mov	r0, r4
 80061c2:	f000 f875 	bl	80062b0 <_free_r>
 80061c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80061c8:	b111      	cbz	r1, 80061d0 <_reclaim_reent+0x40>
 80061ca:	4620      	mov	r0, r4
 80061cc:	f000 f870 	bl	80062b0 <_free_r>
 80061d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061d2:	b111      	cbz	r1, 80061da <_reclaim_reent+0x4a>
 80061d4:	4620      	mov	r0, r4
 80061d6:	f000 f86b 	bl	80062b0 <_free_r>
 80061da:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80061dc:	b111      	cbz	r1, 80061e4 <_reclaim_reent+0x54>
 80061de:	4620      	mov	r0, r4
 80061e0:	f000 f866 	bl	80062b0 <_free_r>
 80061e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80061e6:	b111      	cbz	r1, 80061ee <_reclaim_reent+0x5e>
 80061e8:	4620      	mov	r0, r4
 80061ea:	f000 f861 	bl	80062b0 <_free_r>
 80061ee:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80061f0:	b111      	cbz	r1, 80061f8 <_reclaim_reent+0x68>
 80061f2:	4620      	mov	r0, r4
 80061f4:	f000 f85c 	bl	80062b0 <_free_r>
 80061f8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80061fa:	b111      	cbz	r1, 8006202 <_reclaim_reent+0x72>
 80061fc:	4620      	mov	r0, r4
 80061fe:	f000 f857 	bl	80062b0 <_free_r>
 8006202:	6a23      	ldr	r3, [r4, #32]
 8006204:	b1b3      	cbz	r3, 8006234 <_reclaim_reent+0xa4>
 8006206:	4620      	mov	r0, r4
 8006208:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800620c:	4718      	bx	r3
 800620e:	5949      	ldr	r1, [r1, r5]
 8006210:	b941      	cbnz	r1, 8006224 <_reclaim_reent+0x94>
 8006212:	3504      	adds	r5, #4
 8006214:	69e3      	ldr	r3, [r4, #28]
 8006216:	2d80      	cmp	r5, #128	; 0x80
 8006218:	68d9      	ldr	r1, [r3, #12]
 800621a:	d1f8      	bne.n	800620e <_reclaim_reent+0x7e>
 800621c:	4620      	mov	r0, r4
 800621e:	f000 f847 	bl	80062b0 <_free_r>
 8006222:	e7c0      	b.n	80061a6 <_reclaim_reent+0x16>
 8006224:	680e      	ldr	r6, [r1, #0]
 8006226:	4620      	mov	r0, r4
 8006228:	f000 f842 	bl	80062b0 <_free_r>
 800622c:	4631      	mov	r1, r6
 800622e:	e7ef      	b.n	8006210 <_reclaim_reent+0x80>
 8006230:	2500      	movs	r5, #0
 8006232:	e7ef      	b.n	8006214 <_reclaim_reent+0x84>
 8006234:	bd70      	pop	{r4, r5, r6, pc}
 8006236:	bf00      	nop
 8006238:	200000b0 	.word	0x200000b0

0800623c <__errno>:
 800623c:	4b01      	ldr	r3, [pc, #4]	; (8006244 <__errno+0x8>)
 800623e:	6818      	ldr	r0, [r3, #0]
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop
 8006244:	200000b0 	.word	0x200000b0

08006248 <__libc_init_array>:
 8006248:	b570      	push	{r4, r5, r6, lr}
 800624a:	4d0d      	ldr	r5, [pc, #52]	; (8006280 <__libc_init_array+0x38>)
 800624c:	4c0d      	ldr	r4, [pc, #52]	; (8006284 <__libc_init_array+0x3c>)
 800624e:	1b64      	subs	r4, r4, r5
 8006250:	10a4      	asrs	r4, r4, #2
 8006252:	2600      	movs	r6, #0
 8006254:	42a6      	cmp	r6, r4
 8006256:	d109      	bne.n	800626c <__libc_init_array+0x24>
 8006258:	4d0b      	ldr	r5, [pc, #44]	; (8006288 <__libc_init_array+0x40>)
 800625a:	4c0c      	ldr	r4, [pc, #48]	; (800628c <__libc_init_array+0x44>)
 800625c:	f000 fc6a 	bl	8006b34 <_init>
 8006260:	1b64      	subs	r4, r4, r5
 8006262:	10a4      	asrs	r4, r4, #2
 8006264:	2600      	movs	r6, #0
 8006266:	42a6      	cmp	r6, r4
 8006268:	d105      	bne.n	8006276 <__libc_init_array+0x2e>
 800626a:	bd70      	pop	{r4, r5, r6, pc}
 800626c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006270:	4798      	blx	r3
 8006272:	3601      	adds	r6, #1
 8006274:	e7ee      	b.n	8006254 <__libc_init_array+0xc>
 8006276:	f855 3b04 	ldr.w	r3, [r5], #4
 800627a:	4798      	blx	r3
 800627c:	3601      	adds	r6, #1
 800627e:	e7f2      	b.n	8006266 <__libc_init_array+0x1e>
 8006280:	08006d28 	.word	0x08006d28
 8006284:	08006d28 	.word	0x08006d28
 8006288:	08006d28 	.word	0x08006d28
 800628c:	08006d2c 	.word	0x08006d2c

08006290 <__retarget_lock_acquire_recursive>:
 8006290:	4770      	bx	lr

08006292 <__retarget_lock_release_recursive>:
 8006292:	4770      	bx	lr

08006294 <memcpy>:
 8006294:	440a      	add	r2, r1
 8006296:	4291      	cmp	r1, r2
 8006298:	f100 33ff 	add.w	r3, r0, #4294967295
 800629c:	d100      	bne.n	80062a0 <memcpy+0xc>
 800629e:	4770      	bx	lr
 80062a0:	b510      	push	{r4, lr}
 80062a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062aa:	4291      	cmp	r1, r2
 80062ac:	d1f9      	bne.n	80062a2 <memcpy+0xe>
 80062ae:	bd10      	pop	{r4, pc}

080062b0 <_free_r>:
 80062b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062b2:	2900      	cmp	r1, #0
 80062b4:	d044      	beq.n	8006340 <_free_r+0x90>
 80062b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062ba:	9001      	str	r0, [sp, #4]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f1a1 0404 	sub.w	r4, r1, #4
 80062c2:	bfb8      	it	lt
 80062c4:	18e4      	addlt	r4, r4, r3
 80062c6:	f000 f8df 	bl	8006488 <__malloc_lock>
 80062ca:	4a1e      	ldr	r2, [pc, #120]	; (8006344 <_free_r+0x94>)
 80062cc:	9801      	ldr	r0, [sp, #4]
 80062ce:	6813      	ldr	r3, [r2, #0]
 80062d0:	b933      	cbnz	r3, 80062e0 <_free_r+0x30>
 80062d2:	6063      	str	r3, [r4, #4]
 80062d4:	6014      	str	r4, [r2, #0]
 80062d6:	b003      	add	sp, #12
 80062d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062dc:	f000 b8da 	b.w	8006494 <__malloc_unlock>
 80062e0:	42a3      	cmp	r3, r4
 80062e2:	d908      	bls.n	80062f6 <_free_r+0x46>
 80062e4:	6825      	ldr	r5, [r4, #0]
 80062e6:	1961      	adds	r1, r4, r5
 80062e8:	428b      	cmp	r3, r1
 80062ea:	bf01      	itttt	eq
 80062ec:	6819      	ldreq	r1, [r3, #0]
 80062ee:	685b      	ldreq	r3, [r3, #4]
 80062f0:	1949      	addeq	r1, r1, r5
 80062f2:	6021      	streq	r1, [r4, #0]
 80062f4:	e7ed      	b.n	80062d2 <_free_r+0x22>
 80062f6:	461a      	mov	r2, r3
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	b10b      	cbz	r3, 8006300 <_free_r+0x50>
 80062fc:	42a3      	cmp	r3, r4
 80062fe:	d9fa      	bls.n	80062f6 <_free_r+0x46>
 8006300:	6811      	ldr	r1, [r2, #0]
 8006302:	1855      	adds	r5, r2, r1
 8006304:	42a5      	cmp	r5, r4
 8006306:	d10b      	bne.n	8006320 <_free_r+0x70>
 8006308:	6824      	ldr	r4, [r4, #0]
 800630a:	4421      	add	r1, r4
 800630c:	1854      	adds	r4, r2, r1
 800630e:	42a3      	cmp	r3, r4
 8006310:	6011      	str	r1, [r2, #0]
 8006312:	d1e0      	bne.n	80062d6 <_free_r+0x26>
 8006314:	681c      	ldr	r4, [r3, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	6053      	str	r3, [r2, #4]
 800631a:	440c      	add	r4, r1
 800631c:	6014      	str	r4, [r2, #0]
 800631e:	e7da      	b.n	80062d6 <_free_r+0x26>
 8006320:	d902      	bls.n	8006328 <_free_r+0x78>
 8006322:	230c      	movs	r3, #12
 8006324:	6003      	str	r3, [r0, #0]
 8006326:	e7d6      	b.n	80062d6 <_free_r+0x26>
 8006328:	6825      	ldr	r5, [r4, #0]
 800632a:	1961      	adds	r1, r4, r5
 800632c:	428b      	cmp	r3, r1
 800632e:	bf04      	itt	eq
 8006330:	6819      	ldreq	r1, [r3, #0]
 8006332:	685b      	ldreq	r3, [r3, #4]
 8006334:	6063      	str	r3, [r4, #4]
 8006336:	bf04      	itt	eq
 8006338:	1949      	addeq	r1, r1, r5
 800633a:	6021      	streq	r1, [r4, #0]
 800633c:	6054      	str	r4, [r2, #4]
 800633e:	e7ca      	b.n	80062d6 <_free_r+0x26>
 8006340:	b003      	add	sp, #12
 8006342:	bd30      	pop	{r4, r5, pc}
 8006344:	200048c8 	.word	0x200048c8

08006348 <sbrk_aligned>:
 8006348:	b570      	push	{r4, r5, r6, lr}
 800634a:	4e0e      	ldr	r6, [pc, #56]	; (8006384 <sbrk_aligned+0x3c>)
 800634c:	460c      	mov	r4, r1
 800634e:	6831      	ldr	r1, [r6, #0]
 8006350:	4605      	mov	r5, r0
 8006352:	b911      	cbnz	r1, 800635a <sbrk_aligned+0x12>
 8006354:	f000 fba6 	bl	8006aa4 <_sbrk_r>
 8006358:	6030      	str	r0, [r6, #0]
 800635a:	4621      	mov	r1, r4
 800635c:	4628      	mov	r0, r5
 800635e:	f000 fba1 	bl	8006aa4 <_sbrk_r>
 8006362:	1c43      	adds	r3, r0, #1
 8006364:	d00a      	beq.n	800637c <sbrk_aligned+0x34>
 8006366:	1cc4      	adds	r4, r0, #3
 8006368:	f024 0403 	bic.w	r4, r4, #3
 800636c:	42a0      	cmp	r0, r4
 800636e:	d007      	beq.n	8006380 <sbrk_aligned+0x38>
 8006370:	1a21      	subs	r1, r4, r0
 8006372:	4628      	mov	r0, r5
 8006374:	f000 fb96 	bl	8006aa4 <_sbrk_r>
 8006378:	3001      	adds	r0, #1
 800637a:	d101      	bne.n	8006380 <sbrk_aligned+0x38>
 800637c:	f04f 34ff 	mov.w	r4, #4294967295
 8006380:	4620      	mov	r0, r4
 8006382:	bd70      	pop	{r4, r5, r6, pc}
 8006384:	200048cc 	.word	0x200048cc

08006388 <_malloc_r>:
 8006388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800638c:	1ccd      	adds	r5, r1, #3
 800638e:	f025 0503 	bic.w	r5, r5, #3
 8006392:	3508      	adds	r5, #8
 8006394:	2d0c      	cmp	r5, #12
 8006396:	bf38      	it	cc
 8006398:	250c      	movcc	r5, #12
 800639a:	2d00      	cmp	r5, #0
 800639c:	4607      	mov	r7, r0
 800639e:	db01      	blt.n	80063a4 <_malloc_r+0x1c>
 80063a0:	42a9      	cmp	r1, r5
 80063a2:	d905      	bls.n	80063b0 <_malloc_r+0x28>
 80063a4:	230c      	movs	r3, #12
 80063a6:	603b      	str	r3, [r7, #0]
 80063a8:	2600      	movs	r6, #0
 80063aa:	4630      	mov	r0, r6
 80063ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006484 <_malloc_r+0xfc>
 80063b4:	f000 f868 	bl	8006488 <__malloc_lock>
 80063b8:	f8d8 3000 	ldr.w	r3, [r8]
 80063bc:	461c      	mov	r4, r3
 80063be:	bb5c      	cbnz	r4, 8006418 <_malloc_r+0x90>
 80063c0:	4629      	mov	r1, r5
 80063c2:	4638      	mov	r0, r7
 80063c4:	f7ff ffc0 	bl	8006348 <sbrk_aligned>
 80063c8:	1c43      	adds	r3, r0, #1
 80063ca:	4604      	mov	r4, r0
 80063cc:	d155      	bne.n	800647a <_malloc_r+0xf2>
 80063ce:	f8d8 4000 	ldr.w	r4, [r8]
 80063d2:	4626      	mov	r6, r4
 80063d4:	2e00      	cmp	r6, #0
 80063d6:	d145      	bne.n	8006464 <_malloc_r+0xdc>
 80063d8:	2c00      	cmp	r4, #0
 80063da:	d048      	beq.n	800646e <_malloc_r+0xe6>
 80063dc:	6823      	ldr	r3, [r4, #0]
 80063de:	4631      	mov	r1, r6
 80063e0:	4638      	mov	r0, r7
 80063e2:	eb04 0903 	add.w	r9, r4, r3
 80063e6:	f000 fb5d 	bl	8006aa4 <_sbrk_r>
 80063ea:	4581      	cmp	r9, r0
 80063ec:	d13f      	bne.n	800646e <_malloc_r+0xe6>
 80063ee:	6821      	ldr	r1, [r4, #0]
 80063f0:	1a6d      	subs	r5, r5, r1
 80063f2:	4629      	mov	r1, r5
 80063f4:	4638      	mov	r0, r7
 80063f6:	f7ff ffa7 	bl	8006348 <sbrk_aligned>
 80063fa:	3001      	adds	r0, #1
 80063fc:	d037      	beq.n	800646e <_malloc_r+0xe6>
 80063fe:	6823      	ldr	r3, [r4, #0]
 8006400:	442b      	add	r3, r5
 8006402:	6023      	str	r3, [r4, #0]
 8006404:	f8d8 3000 	ldr.w	r3, [r8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d038      	beq.n	800647e <_malloc_r+0xf6>
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	42a2      	cmp	r2, r4
 8006410:	d12b      	bne.n	800646a <_malloc_r+0xe2>
 8006412:	2200      	movs	r2, #0
 8006414:	605a      	str	r2, [r3, #4]
 8006416:	e00f      	b.n	8006438 <_malloc_r+0xb0>
 8006418:	6822      	ldr	r2, [r4, #0]
 800641a:	1b52      	subs	r2, r2, r5
 800641c:	d41f      	bmi.n	800645e <_malloc_r+0xd6>
 800641e:	2a0b      	cmp	r2, #11
 8006420:	d917      	bls.n	8006452 <_malloc_r+0xca>
 8006422:	1961      	adds	r1, r4, r5
 8006424:	42a3      	cmp	r3, r4
 8006426:	6025      	str	r5, [r4, #0]
 8006428:	bf18      	it	ne
 800642a:	6059      	strne	r1, [r3, #4]
 800642c:	6863      	ldr	r3, [r4, #4]
 800642e:	bf08      	it	eq
 8006430:	f8c8 1000 	streq.w	r1, [r8]
 8006434:	5162      	str	r2, [r4, r5]
 8006436:	604b      	str	r3, [r1, #4]
 8006438:	4638      	mov	r0, r7
 800643a:	f104 060b 	add.w	r6, r4, #11
 800643e:	f000 f829 	bl	8006494 <__malloc_unlock>
 8006442:	f026 0607 	bic.w	r6, r6, #7
 8006446:	1d23      	adds	r3, r4, #4
 8006448:	1af2      	subs	r2, r6, r3
 800644a:	d0ae      	beq.n	80063aa <_malloc_r+0x22>
 800644c:	1b9b      	subs	r3, r3, r6
 800644e:	50a3      	str	r3, [r4, r2]
 8006450:	e7ab      	b.n	80063aa <_malloc_r+0x22>
 8006452:	42a3      	cmp	r3, r4
 8006454:	6862      	ldr	r2, [r4, #4]
 8006456:	d1dd      	bne.n	8006414 <_malloc_r+0x8c>
 8006458:	f8c8 2000 	str.w	r2, [r8]
 800645c:	e7ec      	b.n	8006438 <_malloc_r+0xb0>
 800645e:	4623      	mov	r3, r4
 8006460:	6864      	ldr	r4, [r4, #4]
 8006462:	e7ac      	b.n	80063be <_malloc_r+0x36>
 8006464:	4634      	mov	r4, r6
 8006466:	6876      	ldr	r6, [r6, #4]
 8006468:	e7b4      	b.n	80063d4 <_malloc_r+0x4c>
 800646a:	4613      	mov	r3, r2
 800646c:	e7cc      	b.n	8006408 <_malloc_r+0x80>
 800646e:	230c      	movs	r3, #12
 8006470:	603b      	str	r3, [r7, #0]
 8006472:	4638      	mov	r0, r7
 8006474:	f000 f80e 	bl	8006494 <__malloc_unlock>
 8006478:	e797      	b.n	80063aa <_malloc_r+0x22>
 800647a:	6025      	str	r5, [r4, #0]
 800647c:	e7dc      	b.n	8006438 <_malloc_r+0xb0>
 800647e:	605b      	str	r3, [r3, #4]
 8006480:	deff      	udf	#255	; 0xff
 8006482:	bf00      	nop
 8006484:	200048c8 	.word	0x200048c8

08006488 <__malloc_lock>:
 8006488:	4801      	ldr	r0, [pc, #4]	; (8006490 <__malloc_lock+0x8>)
 800648a:	f7ff bf01 	b.w	8006290 <__retarget_lock_acquire_recursive>
 800648e:	bf00      	nop
 8006490:	200048c4 	.word	0x200048c4

08006494 <__malloc_unlock>:
 8006494:	4801      	ldr	r0, [pc, #4]	; (800649c <__malloc_unlock+0x8>)
 8006496:	f7ff befc 	b.w	8006292 <__retarget_lock_release_recursive>
 800649a:	bf00      	nop
 800649c:	200048c4 	.word	0x200048c4

080064a0 <__ssputs_r>:
 80064a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a4:	688e      	ldr	r6, [r1, #8]
 80064a6:	461f      	mov	r7, r3
 80064a8:	42be      	cmp	r6, r7
 80064aa:	680b      	ldr	r3, [r1, #0]
 80064ac:	4682      	mov	sl, r0
 80064ae:	460c      	mov	r4, r1
 80064b0:	4690      	mov	r8, r2
 80064b2:	d82c      	bhi.n	800650e <__ssputs_r+0x6e>
 80064b4:	898a      	ldrh	r2, [r1, #12]
 80064b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80064ba:	d026      	beq.n	800650a <__ssputs_r+0x6a>
 80064bc:	6965      	ldr	r5, [r4, #20]
 80064be:	6909      	ldr	r1, [r1, #16]
 80064c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064c4:	eba3 0901 	sub.w	r9, r3, r1
 80064c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064cc:	1c7b      	adds	r3, r7, #1
 80064ce:	444b      	add	r3, r9
 80064d0:	106d      	asrs	r5, r5, #1
 80064d2:	429d      	cmp	r5, r3
 80064d4:	bf38      	it	cc
 80064d6:	461d      	movcc	r5, r3
 80064d8:	0553      	lsls	r3, r2, #21
 80064da:	d527      	bpl.n	800652c <__ssputs_r+0x8c>
 80064dc:	4629      	mov	r1, r5
 80064de:	f7ff ff53 	bl	8006388 <_malloc_r>
 80064e2:	4606      	mov	r6, r0
 80064e4:	b360      	cbz	r0, 8006540 <__ssputs_r+0xa0>
 80064e6:	6921      	ldr	r1, [r4, #16]
 80064e8:	464a      	mov	r2, r9
 80064ea:	f7ff fed3 	bl	8006294 <memcpy>
 80064ee:	89a3      	ldrh	r3, [r4, #12]
 80064f0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80064f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064f8:	81a3      	strh	r3, [r4, #12]
 80064fa:	6126      	str	r6, [r4, #16]
 80064fc:	6165      	str	r5, [r4, #20]
 80064fe:	444e      	add	r6, r9
 8006500:	eba5 0509 	sub.w	r5, r5, r9
 8006504:	6026      	str	r6, [r4, #0]
 8006506:	60a5      	str	r5, [r4, #8]
 8006508:	463e      	mov	r6, r7
 800650a:	42be      	cmp	r6, r7
 800650c:	d900      	bls.n	8006510 <__ssputs_r+0x70>
 800650e:	463e      	mov	r6, r7
 8006510:	6820      	ldr	r0, [r4, #0]
 8006512:	4632      	mov	r2, r6
 8006514:	4641      	mov	r1, r8
 8006516:	f000 faab 	bl	8006a70 <memmove>
 800651a:	68a3      	ldr	r3, [r4, #8]
 800651c:	1b9b      	subs	r3, r3, r6
 800651e:	60a3      	str	r3, [r4, #8]
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	4433      	add	r3, r6
 8006524:	6023      	str	r3, [r4, #0]
 8006526:	2000      	movs	r0, #0
 8006528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800652c:	462a      	mov	r2, r5
 800652e:	f000 fac9 	bl	8006ac4 <_realloc_r>
 8006532:	4606      	mov	r6, r0
 8006534:	2800      	cmp	r0, #0
 8006536:	d1e0      	bne.n	80064fa <__ssputs_r+0x5a>
 8006538:	6921      	ldr	r1, [r4, #16]
 800653a:	4650      	mov	r0, sl
 800653c:	f7ff feb8 	bl	80062b0 <_free_r>
 8006540:	230c      	movs	r3, #12
 8006542:	f8ca 3000 	str.w	r3, [sl]
 8006546:	89a3      	ldrh	r3, [r4, #12]
 8006548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800654c:	81a3      	strh	r3, [r4, #12]
 800654e:	f04f 30ff 	mov.w	r0, #4294967295
 8006552:	e7e9      	b.n	8006528 <__ssputs_r+0x88>

08006554 <_svfiprintf_r>:
 8006554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006558:	4698      	mov	r8, r3
 800655a:	898b      	ldrh	r3, [r1, #12]
 800655c:	061b      	lsls	r3, r3, #24
 800655e:	b09d      	sub	sp, #116	; 0x74
 8006560:	4607      	mov	r7, r0
 8006562:	460d      	mov	r5, r1
 8006564:	4614      	mov	r4, r2
 8006566:	d50e      	bpl.n	8006586 <_svfiprintf_r+0x32>
 8006568:	690b      	ldr	r3, [r1, #16]
 800656a:	b963      	cbnz	r3, 8006586 <_svfiprintf_r+0x32>
 800656c:	2140      	movs	r1, #64	; 0x40
 800656e:	f7ff ff0b 	bl	8006388 <_malloc_r>
 8006572:	6028      	str	r0, [r5, #0]
 8006574:	6128      	str	r0, [r5, #16]
 8006576:	b920      	cbnz	r0, 8006582 <_svfiprintf_r+0x2e>
 8006578:	230c      	movs	r3, #12
 800657a:	603b      	str	r3, [r7, #0]
 800657c:	f04f 30ff 	mov.w	r0, #4294967295
 8006580:	e0d0      	b.n	8006724 <_svfiprintf_r+0x1d0>
 8006582:	2340      	movs	r3, #64	; 0x40
 8006584:	616b      	str	r3, [r5, #20]
 8006586:	2300      	movs	r3, #0
 8006588:	9309      	str	r3, [sp, #36]	; 0x24
 800658a:	2320      	movs	r3, #32
 800658c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006590:	f8cd 800c 	str.w	r8, [sp, #12]
 8006594:	2330      	movs	r3, #48	; 0x30
 8006596:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800673c <_svfiprintf_r+0x1e8>
 800659a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800659e:	f04f 0901 	mov.w	r9, #1
 80065a2:	4623      	mov	r3, r4
 80065a4:	469a      	mov	sl, r3
 80065a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065aa:	b10a      	cbz	r2, 80065b0 <_svfiprintf_r+0x5c>
 80065ac:	2a25      	cmp	r2, #37	; 0x25
 80065ae:	d1f9      	bne.n	80065a4 <_svfiprintf_r+0x50>
 80065b0:	ebba 0b04 	subs.w	fp, sl, r4
 80065b4:	d00b      	beq.n	80065ce <_svfiprintf_r+0x7a>
 80065b6:	465b      	mov	r3, fp
 80065b8:	4622      	mov	r2, r4
 80065ba:	4629      	mov	r1, r5
 80065bc:	4638      	mov	r0, r7
 80065be:	f7ff ff6f 	bl	80064a0 <__ssputs_r>
 80065c2:	3001      	adds	r0, #1
 80065c4:	f000 80a9 	beq.w	800671a <_svfiprintf_r+0x1c6>
 80065c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065ca:	445a      	add	r2, fp
 80065cc:	9209      	str	r2, [sp, #36]	; 0x24
 80065ce:	f89a 3000 	ldrb.w	r3, [sl]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f000 80a1 	beq.w	800671a <_svfiprintf_r+0x1c6>
 80065d8:	2300      	movs	r3, #0
 80065da:	f04f 32ff 	mov.w	r2, #4294967295
 80065de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065e2:	f10a 0a01 	add.w	sl, sl, #1
 80065e6:	9304      	str	r3, [sp, #16]
 80065e8:	9307      	str	r3, [sp, #28]
 80065ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80065ee:	931a      	str	r3, [sp, #104]	; 0x68
 80065f0:	4654      	mov	r4, sl
 80065f2:	2205      	movs	r2, #5
 80065f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065f8:	4850      	ldr	r0, [pc, #320]	; (800673c <_svfiprintf_r+0x1e8>)
 80065fa:	f7f9 fe11 	bl	8000220 <memchr>
 80065fe:	9a04      	ldr	r2, [sp, #16]
 8006600:	b9d8      	cbnz	r0, 800663a <_svfiprintf_r+0xe6>
 8006602:	06d0      	lsls	r0, r2, #27
 8006604:	bf44      	itt	mi
 8006606:	2320      	movmi	r3, #32
 8006608:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800660c:	0711      	lsls	r1, r2, #28
 800660e:	bf44      	itt	mi
 8006610:	232b      	movmi	r3, #43	; 0x2b
 8006612:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006616:	f89a 3000 	ldrb.w	r3, [sl]
 800661a:	2b2a      	cmp	r3, #42	; 0x2a
 800661c:	d015      	beq.n	800664a <_svfiprintf_r+0xf6>
 800661e:	9a07      	ldr	r2, [sp, #28]
 8006620:	4654      	mov	r4, sl
 8006622:	2000      	movs	r0, #0
 8006624:	f04f 0c0a 	mov.w	ip, #10
 8006628:	4621      	mov	r1, r4
 800662a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800662e:	3b30      	subs	r3, #48	; 0x30
 8006630:	2b09      	cmp	r3, #9
 8006632:	d94d      	bls.n	80066d0 <_svfiprintf_r+0x17c>
 8006634:	b1b0      	cbz	r0, 8006664 <_svfiprintf_r+0x110>
 8006636:	9207      	str	r2, [sp, #28]
 8006638:	e014      	b.n	8006664 <_svfiprintf_r+0x110>
 800663a:	eba0 0308 	sub.w	r3, r0, r8
 800663e:	fa09 f303 	lsl.w	r3, r9, r3
 8006642:	4313      	orrs	r3, r2
 8006644:	9304      	str	r3, [sp, #16]
 8006646:	46a2      	mov	sl, r4
 8006648:	e7d2      	b.n	80065f0 <_svfiprintf_r+0x9c>
 800664a:	9b03      	ldr	r3, [sp, #12]
 800664c:	1d19      	adds	r1, r3, #4
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	9103      	str	r1, [sp, #12]
 8006652:	2b00      	cmp	r3, #0
 8006654:	bfbb      	ittet	lt
 8006656:	425b      	neglt	r3, r3
 8006658:	f042 0202 	orrlt.w	r2, r2, #2
 800665c:	9307      	strge	r3, [sp, #28]
 800665e:	9307      	strlt	r3, [sp, #28]
 8006660:	bfb8      	it	lt
 8006662:	9204      	strlt	r2, [sp, #16]
 8006664:	7823      	ldrb	r3, [r4, #0]
 8006666:	2b2e      	cmp	r3, #46	; 0x2e
 8006668:	d10c      	bne.n	8006684 <_svfiprintf_r+0x130>
 800666a:	7863      	ldrb	r3, [r4, #1]
 800666c:	2b2a      	cmp	r3, #42	; 0x2a
 800666e:	d134      	bne.n	80066da <_svfiprintf_r+0x186>
 8006670:	9b03      	ldr	r3, [sp, #12]
 8006672:	1d1a      	adds	r2, r3, #4
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	9203      	str	r2, [sp, #12]
 8006678:	2b00      	cmp	r3, #0
 800667a:	bfb8      	it	lt
 800667c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006680:	3402      	adds	r4, #2
 8006682:	9305      	str	r3, [sp, #20]
 8006684:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800674c <_svfiprintf_r+0x1f8>
 8006688:	7821      	ldrb	r1, [r4, #0]
 800668a:	2203      	movs	r2, #3
 800668c:	4650      	mov	r0, sl
 800668e:	f7f9 fdc7 	bl	8000220 <memchr>
 8006692:	b138      	cbz	r0, 80066a4 <_svfiprintf_r+0x150>
 8006694:	9b04      	ldr	r3, [sp, #16]
 8006696:	eba0 000a 	sub.w	r0, r0, sl
 800669a:	2240      	movs	r2, #64	; 0x40
 800669c:	4082      	lsls	r2, r0
 800669e:	4313      	orrs	r3, r2
 80066a0:	3401      	adds	r4, #1
 80066a2:	9304      	str	r3, [sp, #16]
 80066a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a8:	4825      	ldr	r0, [pc, #148]	; (8006740 <_svfiprintf_r+0x1ec>)
 80066aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066ae:	2206      	movs	r2, #6
 80066b0:	f7f9 fdb6 	bl	8000220 <memchr>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	d038      	beq.n	800672a <_svfiprintf_r+0x1d6>
 80066b8:	4b22      	ldr	r3, [pc, #136]	; (8006744 <_svfiprintf_r+0x1f0>)
 80066ba:	bb1b      	cbnz	r3, 8006704 <_svfiprintf_r+0x1b0>
 80066bc:	9b03      	ldr	r3, [sp, #12]
 80066be:	3307      	adds	r3, #7
 80066c0:	f023 0307 	bic.w	r3, r3, #7
 80066c4:	3308      	adds	r3, #8
 80066c6:	9303      	str	r3, [sp, #12]
 80066c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066ca:	4433      	add	r3, r6
 80066cc:	9309      	str	r3, [sp, #36]	; 0x24
 80066ce:	e768      	b.n	80065a2 <_svfiprintf_r+0x4e>
 80066d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80066d4:	460c      	mov	r4, r1
 80066d6:	2001      	movs	r0, #1
 80066d8:	e7a6      	b.n	8006628 <_svfiprintf_r+0xd4>
 80066da:	2300      	movs	r3, #0
 80066dc:	3401      	adds	r4, #1
 80066de:	9305      	str	r3, [sp, #20]
 80066e0:	4619      	mov	r1, r3
 80066e2:	f04f 0c0a 	mov.w	ip, #10
 80066e6:	4620      	mov	r0, r4
 80066e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066ec:	3a30      	subs	r2, #48	; 0x30
 80066ee:	2a09      	cmp	r2, #9
 80066f0:	d903      	bls.n	80066fa <_svfiprintf_r+0x1a6>
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0c6      	beq.n	8006684 <_svfiprintf_r+0x130>
 80066f6:	9105      	str	r1, [sp, #20]
 80066f8:	e7c4      	b.n	8006684 <_svfiprintf_r+0x130>
 80066fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80066fe:	4604      	mov	r4, r0
 8006700:	2301      	movs	r3, #1
 8006702:	e7f0      	b.n	80066e6 <_svfiprintf_r+0x192>
 8006704:	ab03      	add	r3, sp, #12
 8006706:	9300      	str	r3, [sp, #0]
 8006708:	462a      	mov	r2, r5
 800670a:	4b0f      	ldr	r3, [pc, #60]	; (8006748 <_svfiprintf_r+0x1f4>)
 800670c:	a904      	add	r1, sp, #16
 800670e:	4638      	mov	r0, r7
 8006710:	f3af 8000 	nop.w
 8006714:	1c42      	adds	r2, r0, #1
 8006716:	4606      	mov	r6, r0
 8006718:	d1d6      	bne.n	80066c8 <_svfiprintf_r+0x174>
 800671a:	89ab      	ldrh	r3, [r5, #12]
 800671c:	065b      	lsls	r3, r3, #25
 800671e:	f53f af2d 	bmi.w	800657c <_svfiprintf_r+0x28>
 8006722:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006724:	b01d      	add	sp, #116	; 0x74
 8006726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672a:	ab03      	add	r3, sp, #12
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	462a      	mov	r2, r5
 8006730:	4b05      	ldr	r3, [pc, #20]	; (8006748 <_svfiprintf_r+0x1f4>)
 8006732:	a904      	add	r1, sp, #16
 8006734:	4638      	mov	r0, r7
 8006736:	f000 f879 	bl	800682c <_printf_i>
 800673a:	e7eb      	b.n	8006714 <_svfiprintf_r+0x1c0>
 800673c:	08006cec 	.word	0x08006cec
 8006740:	08006cf6 	.word	0x08006cf6
 8006744:	00000000 	.word	0x00000000
 8006748:	080064a1 	.word	0x080064a1
 800674c:	08006cf2 	.word	0x08006cf2

08006750 <_printf_common>:
 8006750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006754:	4616      	mov	r6, r2
 8006756:	4699      	mov	r9, r3
 8006758:	688a      	ldr	r2, [r1, #8]
 800675a:	690b      	ldr	r3, [r1, #16]
 800675c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006760:	4293      	cmp	r3, r2
 8006762:	bfb8      	it	lt
 8006764:	4613      	movlt	r3, r2
 8006766:	6033      	str	r3, [r6, #0]
 8006768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800676c:	4607      	mov	r7, r0
 800676e:	460c      	mov	r4, r1
 8006770:	b10a      	cbz	r2, 8006776 <_printf_common+0x26>
 8006772:	3301      	adds	r3, #1
 8006774:	6033      	str	r3, [r6, #0]
 8006776:	6823      	ldr	r3, [r4, #0]
 8006778:	0699      	lsls	r1, r3, #26
 800677a:	bf42      	ittt	mi
 800677c:	6833      	ldrmi	r3, [r6, #0]
 800677e:	3302      	addmi	r3, #2
 8006780:	6033      	strmi	r3, [r6, #0]
 8006782:	6825      	ldr	r5, [r4, #0]
 8006784:	f015 0506 	ands.w	r5, r5, #6
 8006788:	d106      	bne.n	8006798 <_printf_common+0x48>
 800678a:	f104 0a19 	add.w	sl, r4, #25
 800678e:	68e3      	ldr	r3, [r4, #12]
 8006790:	6832      	ldr	r2, [r6, #0]
 8006792:	1a9b      	subs	r3, r3, r2
 8006794:	42ab      	cmp	r3, r5
 8006796:	dc26      	bgt.n	80067e6 <_printf_common+0x96>
 8006798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800679c:	1e13      	subs	r3, r2, #0
 800679e:	6822      	ldr	r2, [r4, #0]
 80067a0:	bf18      	it	ne
 80067a2:	2301      	movne	r3, #1
 80067a4:	0692      	lsls	r2, r2, #26
 80067a6:	d42b      	bmi.n	8006800 <_printf_common+0xb0>
 80067a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067ac:	4649      	mov	r1, r9
 80067ae:	4638      	mov	r0, r7
 80067b0:	47c0      	blx	r8
 80067b2:	3001      	adds	r0, #1
 80067b4:	d01e      	beq.n	80067f4 <_printf_common+0xa4>
 80067b6:	6823      	ldr	r3, [r4, #0]
 80067b8:	6922      	ldr	r2, [r4, #16]
 80067ba:	f003 0306 	and.w	r3, r3, #6
 80067be:	2b04      	cmp	r3, #4
 80067c0:	bf02      	ittt	eq
 80067c2:	68e5      	ldreq	r5, [r4, #12]
 80067c4:	6833      	ldreq	r3, [r6, #0]
 80067c6:	1aed      	subeq	r5, r5, r3
 80067c8:	68a3      	ldr	r3, [r4, #8]
 80067ca:	bf0c      	ite	eq
 80067cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067d0:	2500      	movne	r5, #0
 80067d2:	4293      	cmp	r3, r2
 80067d4:	bfc4      	itt	gt
 80067d6:	1a9b      	subgt	r3, r3, r2
 80067d8:	18ed      	addgt	r5, r5, r3
 80067da:	2600      	movs	r6, #0
 80067dc:	341a      	adds	r4, #26
 80067de:	42b5      	cmp	r5, r6
 80067e0:	d11a      	bne.n	8006818 <_printf_common+0xc8>
 80067e2:	2000      	movs	r0, #0
 80067e4:	e008      	b.n	80067f8 <_printf_common+0xa8>
 80067e6:	2301      	movs	r3, #1
 80067e8:	4652      	mov	r2, sl
 80067ea:	4649      	mov	r1, r9
 80067ec:	4638      	mov	r0, r7
 80067ee:	47c0      	blx	r8
 80067f0:	3001      	adds	r0, #1
 80067f2:	d103      	bne.n	80067fc <_printf_common+0xac>
 80067f4:	f04f 30ff 	mov.w	r0, #4294967295
 80067f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067fc:	3501      	adds	r5, #1
 80067fe:	e7c6      	b.n	800678e <_printf_common+0x3e>
 8006800:	18e1      	adds	r1, r4, r3
 8006802:	1c5a      	adds	r2, r3, #1
 8006804:	2030      	movs	r0, #48	; 0x30
 8006806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800680a:	4422      	add	r2, r4
 800680c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006814:	3302      	adds	r3, #2
 8006816:	e7c7      	b.n	80067a8 <_printf_common+0x58>
 8006818:	2301      	movs	r3, #1
 800681a:	4622      	mov	r2, r4
 800681c:	4649      	mov	r1, r9
 800681e:	4638      	mov	r0, r7
 8006820:	47c0      	blx	r8
 8006822:	3001      	adds	r0, #1
 8006824:	d0e6      	beq.n	80067f4 <_printf_common+0xa4>
 8006826:	3601      	adds	r6, #1
 8006828:	e7d9      	b.n	80067de <_printf_common+0x8e>
	...

0800682c <_printf_i>:
 800682c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006830:	7e0f      	ldrb	r7, [r1, #24]
 8006832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006834:	2f78      	cmp	r7, #120	; 0x78
 8006836:	4691      	mov	r9, r2
 8006838:	4680      	mov	r8, r0
 800683a:	460c      	mov	r4, r1
 800683c:	469a      	mov	sl, r3
 800683e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006842:	d807      	bhi.n	8006854 <_printf_i+0x28>
 8006844:	2f62      	cmp	r7, #98	; 0x62
 8006846:	d80a      	bhi.n	800685e <_printf_i+0x32>
 8006848:	2f00      	cmp	r7, #0
 800684a:	f000 80d4 	beq.w	80069f6 <_printf_i+0x1ca>
 800684e:	2f58      	cmp	r7, #88	; 0x58
 8006850:	f000 80c0 	beq.w	80069d4 <_printf_i+0x1a8>
 8006854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800685c:	e03a      	b.n	80068d4 <_printf_i+0xa8>
 800685e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006862:	2b15      	cmp	r3, #21
 8006864:	d8f6      	bhi.n	8006854 <_printf_i+0x28>
 8006866:	a101      	add	r1, pc, #4	; (adr r1, 800686c <_printf_i+0x40>)
 8006868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800686c:	080068c5 	.word	0x080068c5
 8006870:	080068d9 	.word	0x080068d9
 8006874:	08006855 	.word	0x08006855
 8006878:	08006855 	.word	0x08006855
 800687c:	08006855 	.word	0x08006855
 8006880:	08006855 	.word	0x08006855
 8006884:	080068d9 	.word	0x080068d9
 8006888:	08006855 	.word	0x08006855
 800688c:	08006855 	.word	0x08006855
 8006890:	08006855 	.word	0x08006855
 8006894:	08006855 	.word	0x08006855
 8006898:	080069dd 	.word	0x080069dd
 800689c:	08006905 	.word	0x08006905
 80068a0:	08006997 	.word	0x08006997
 80068a4:	08006855 	.word	0x08006855
 80068a8:	08006855 	.word	0x08006855
 80068ac:	080069ff 	.word	0x080069ff
 80068b0:	08006855 	.word	0x08006855
 80068b4:	08006905 	.word	0x08006905
 80068b8:	08006855 	.word	0x08006855
 80068bc:	08006855 	.word	0x08006855
 80068c0:	0800699f 	.word	0x0800699f
 80068c4:	682b      	ldr	r3, [r5, #0]
 80068c6:	1d1a      	adds	r2, r3, #4
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	602a      	str	r2, [r5, #0]
 80068cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80068d4:	2301      	movs	r3, #1
 80068d6:	e09f      	b.n	8006a18 <_printf_i+0x1ec>
 80068d8:	6820      	ldr	r0, [r4, #0]
 80068da:	682b      	ldr	r3, [r5, #0]
 80068dc:	0607      	lsls	r7, r0, #24
 80068de:	f103 0104 	add.w	r1, r3, #4
 80068e2:	6029      	str	r1, [r5, #0]
 80068e4:	d501      	bpl.n	80068ea <_printf_i+0xbe>
 80068e6:	681e      	ldr	r6, [r3, #0]
 80068e8:	e003      	b.n	80068f2 <_printf_i+0xc6>
 80068ea:	0646      	lsls	r6, r0, #25
 80068ec:	d5fb      	bpl.n	80068e6 <_printf_i+0xba>
 80068ee:	f9b3 6000 	ldrsh.w	r6, [r3]
 80068f2:	2e00      	cmp	r6, #0
 80068f4:	da03      	bge.n	80068fe <_printf_i+0xd2>
 80068f6:	232d      	movs	r3, #45	; 0x2d
 80068f8:	4276      	negs	r6, r6
 80068fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068fe:	485a      	ldr	r0, [pc, #360]	; (8006a68 <_printf_i+0x23c>)
 8006900:	230a      	movs	r3, #10
 8006902:	e012      	b.n	800692a <_printf_i+0xfe>
 8006904:	682b      	ldr	r3, [r5, #0]
 8006906:	6820      	ldr	r0, [r4, #0]
 8006908:	1d19      	adds	r1, r3, #4
 800690a:	6029      	str	r1, [r5, #0]
 800690c:	0605      	lsls	r5, r0, #24
 800690e:	d501      	bpl.n	8006914 <_printf_i+0xe8>
 8006910:	681e      	ldr	r6, [r3, #0]
 8006912:	e002      	b.n	800691a <_printf_i+0xee>
 8006914:	0641      	lsls	r1, r0, #25
 8006916:	d5fb      	bpl.n	8006910 <_printf_i+0xe4>
 8006918:	881e      	ldrh	r6, [r3, #0]
 800691a:	4853      	ldr	r0, [pc, #332]	; (8006a68 <_printf_i+0x23c>)
 800691c:	2f6f      	cmp	r7, #111	; 0x6f
 800691e:	bf0c      	ite	eq
 8006920:	2308      	moveq	r3, #8
 8006922:	230a      	movne	r3, #10
 8006924:	2100      	movs	r1, #0
 8006926:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800692a:	6865      	ldr	r5, [r4, #4]
 800692c:	60a5      	str	r5, [r4, #8]
 800692e:	2d00      	cmp	r5, #0
 8006930:	bfa2      	ittt	ge
 8006932:	6821      	ldrge	r1, [r4, #0]
 8006934:	f021 0104 	bicge.w	r1, r1, #4
 8006938:	6021      	strge	r1, [r4, #0]
 800693a:	b90e      	cbnz	r6, 8006940 <_printf_i+0x114>
 800693c:	2d00      	cmp	r5, #0
 800693e:	d04b      	beq.n	80069d8 <_printf_i+0x1ac>
 8006940:	4615      	mov	r5, r2
 8006942:	fbb6 f1f3 	udiv	r1, r6, r3
 8006946:	fb03 6711 	mls	r7, r3, r1, r6
 800694a:	5dc7      	ldrb	r7, [r0, r7]
 800694c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006950:	4637      	mov	r7, r6
 8006952:	42bb      	cmp	r3, r7
 8006954:	460e      	mov	r6, r1
 8006956:	d9f4      	bls.n	8006942 <_printf_i+0x116>
 8006958:	2b08      	cmp	r3, #8
 800695a:	d10b      	bne.n	8006974 <_printf_i+0x148>
 800695c:	6823      	ldr	r3, [r4, #0]
 800695e:	07de      	lsls	r6, r3, #31
 8006960:	d508      	bpl.n	8006974 <_printf_i+0x148>
 8006962:	6923      	ldr	r3, [r4, #16]
 8006964:	6861      	ldr	r1, [r4, #4]
 8006966:	4299      	cmp	r1, r3
 8006968:	bfde      	ittt	le
 800696a:	2330      	movle	r3, #48	; 0x30
 800696c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006970:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006974:	1b52      	subs	r2, r2, r5
 8006976:	6122      	str	r2, [r4, #16]
 8006978:	f8cd a000 	str.w	sl, [sp]
 800697c:	464b      	mov	r3, r9
 800697e:	aa03      	add	r2, sp, #12
 8006980:	4621      	mov	r1, r4
 8006982:	4640      	mov	r0, r8
 8006984:	f7ff fee4 	bl	8006750 <_printf_common>
 8006988:	3001      	adds	r0, #1
 800698a:	d14a      	bne.n	8006a22 <_printf_i+0x1f6>
 800698c:	f04f 30ff 	mov.w	r0, #4294967295
 8006990:	b004      	add	sp, #16
 8006992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006996:	6823      	ldr	r3, [r4, #0]
 8006998:	f043 0320 	orr.w	r3, r3, #32
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	4833      	ldr	r0, [pc, #204]	; (8006a6c <_printf_i+0x240>)
 80069a0:	2778      	movs	r7, #120	; 0x78
 80069a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	6829      	ldr	r1, [r5, #0]
 80069aa:	061f      	lsls	r7, r3, #24
 80069ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80069b0:	d402      	bmi.n	80069b8 <_printf_i+0x18c>
 80069b2:	065f      	lsls	r7, r3, #25
 80069b4:	bf48      	it	mi
 80069b6:	b2b6      	uxthmi	r6, r6
 80069b8:	07df      	lsls	r7, r3, #31
 80069ba:	bf48      	it	mi
 80069bc:	f043 0320 	orrmi.w	r3, r3, #32
 80069c0:	6029      	str	r1, [r5, #0]
 80069c2:	bf48      	it	mi
 80069c4:	6023      	strmi	r3, [r4, #0]
 80069c6:	b91e      	cbnz	r6, 80069d0 <_printf_i+0x1a4>
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	f023 0320 	bic.w	r3, r3, #32
 80069ce:	6023      	str	r3, [r4, #0]
 80069d0:	2310      	movs	r3, #16
 80069d2:	e7a7      	b.n	8006924 <_printf_i+0xf8>
 80069d4:	4824      	ldr	r0, [pc, #144]	; (8006a68 <_printf_i+0x23c>)
 80069d6:	e7e4      	b.n	80069a2 <_printf_i+0x176>
 80069d8:	4615      	mov	r5, r2
 80069da:	e7bd      	b.n	8006958 <_printf_i+0x12c>
 80069dc:	682b      	ldr	r3, [r5, #0]
 80069de:	6826      	ldr	r6, [r4, #0]
 80069e0:	6961      	ldr	r1, [r4, #20]
 80069e2:	1d18      	adds	r0, r3, #4
 80069e4:	6028      	str	r0, [r5, #0]
 80069e6:	0635      	lsls	r5, r6, #24
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	d501      	bpl.n	80069f0 <_printf_i+0x1c4>
 80069ec:	6019      	str	r1, [r3, #0]
 80069ee:	e002      	b.n	80069f6 <_printf_i+0x1ca>
 80069f0:	0670      	lsls	r0, r6, #25
 80069f2:	d5fb      	bpl.n	80069ec <_printf_i+0x1c0>
 80069f4:	8019      	strh	r1, [r3, #0]
 80069f6:	2300      	movs	r3, #0
 80069f8:	6123      	str	r3, [r4, #16]
 80069fa:	4615      	mov	r5, r2
 80069fc:	e7bc      	b.n	8006978 <_printf_i+0x14c>
 80069fe:	682b      	ldr	r3, [r5, #0]
 8006a00:	1d1a      	adds	r2, r3, #4
 8006a02:	602a      	str	r2, [r5, #0]
 8006a04:	681d      	ldr	r5, [r3, #0]
 8006a06:	6862      	ldr	r2, [r4, #4]
 8006a08:	2100      	movs	r1, #0
 8006a0a:	4628      	mov	r0, r5
 8006a0c:	f7f9 fc08 	bl	8000220 <memchr>
 8006a10:	b108      	cbz	r0, 8006a16 <_printf_i+0x1ea>
 8006a12:	1b40      	subs	r0, r0, r5
 8006a14:	6060      	str	r0, [r4, #4]
 8006a16:	6863      	ldr	r3, [r4, #4]
 8006a18:	6123      	str	r3, [r4, #16]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a20:	e7aa      	b.n	8006978 <_printf_i+0x14c>
 8006a22:	6923      	ldr	r3, [r4, #16]
 8006a24:	462a      	mov	r2, r5
 8006a26:	4649      	mov	r1, r9
 8006a28:	4640      	mov	r0, r8
 8006a2a:	47d0      	blx	sl
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d0ad      	beq.n	800698c <_printf_i+0x160>
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	079b      	lsls	r3, r3, #30
 8006a34:	d413      	bmi.n	8006a5e <_printf_i+0x232>
 8006a36:	68e0      	ldr	r0, [r4, #12]
 8006a38:	9b03      	ldr	r3, [sp, #12]
 8006a3a:	4298      	cmp	r0, r3
 8006a3c:	bfb8      	it	lt
 8006a3e:	4618      	movlt	r0, r3
 8006a40:	e7a6      	b.n	8006990 <_printf_i+0x164>
 8006a42:	2301      	movs	r3, #1
 8006a44:	4632      	mov	r2, r6
 8006a46:	4649      	mov	r1, r9
 8006a48:	4640      	mov	r0, r8
 8006a4a:	47d0      	blx	sl
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	d09d      	beq.n	800698c <_printf_i+0x160>
 8006a50:	3501      	adds	r5, #1
 8006a52:	68e3      	ldr	r3, [r4, #12]
 8006a54:	9903      	ldr	r1, [sp, #12]
 8006a56:	1a5b      	subs	r3, r3, r1
 8006a58:	42ab      	cmp	r3, r5
 8006a5a:	dcf2      	bgt.n	8006a42 <_printf_i+0x216>
 8006a5c:	e7eb      	b.n	8006a36 <_printf_i+0x20a>
 8006a5e:	2500      	movs	r5, #0
 8006a60:	f104 0619 	add.w	r6, r4, #25
 8006a64:	e7f5      	b.n	8006a52 <_printf_i+0x226>
 8006a66:	bf00      	nop
 8006a68:	08006cfd 	.word	0x08006cfd
 8006a6c:	08006d0e 	.word	0x08006d0e

08006a70 <memmove>:
 8006a70:	4288      	cmp	r0, r1
 8006a72:	b510      	push	{r4, lr}
 8006a74:	eb01 0402 	add.w	r4, r1, r2
 8006a78:	d902      	bls.n	8006a80 <memmove+0x10>
 8006a7a:	4284      	cmp	r4, r0
 8006a7c:	4623      	mov	r3, r4
 8006a7e:	d807      	bhi.n	8006a90 <memmove+0x20>
 8006a80:	1e43      	subs	r3, r0, #1
 8006a82:	42a1      	cmp	r1, r4
 8006a84:	d008      	beq.n	8006a98 <memmove+0x28>
 8006a86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a8e:	e7f8      	b.n	8006a82 <memmove+0x12>
 8006a90:	4402      	add	r2, r0
 8006a92:	4601      	mov	r1, r0
 8006a94:	428a      	cmp	r2, r1
 8006a96:	d100      	bne.n	8006a9a <memmove+0x2a>
 8006a98:	bd10      	pop	{r4, pc}
 8006a9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006aa2:	e7f7      	b.n	8006a94 <memmove+0x24>

08006aa4 <_sbrk_r>:
 8006aa4:	b538      	push	{r3, r4, r5, lr}
 8006aa6:	4d06      	ldr	r5, [pc, #24]	; (8006ac0 <_sbrk_r+0x1c>)
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	4604      	mov	r4, r0
 8006aac:	4608      	mov	r0, r1
 8006aae:	602b      	str	r3, [r5, #0]
 8006ab0:	f7fa f822 	bl	8000af8 <_sbrk>
 8006ab4:	1c43      	adds	r3, r0, #1
 8006ab6:	d102      	bne.n	8006abe <_sbrk_r+0x1a>
 8006ab8:	682b      	ldr	r3, [r5, #0]
 8006aba:	b103      	cbz	r3, 8006abe <_sbrk_r+0x1a>
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	bd38      	pop	{r3, r4, r5, pc}
 8006ac0:	200048c0 	.word	0x200048c0

08006ac4 <_realloc_r>:
 8006ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ac8:	4680      	mov	r8, r0
 8006aca:	4614      	mov	r4, r2
 8006acc:	460e      	mov	r6, r1
 8006ace:	b921      	cbnz	r1, 8006ada <_realloc_r+0x16>
 8006ad0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	f7ff bc57 	b.w	8006388 <_malloc_r>
 8006ada:	b92a      	cbnz	r2, 8006ae8 <_realloc_r+0x24>
 8006adc:	f7ff fbe8 	bl	80062b0 <_free_r>
 8006ae0:	4625      	mov	r5, r4
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ae8:	f000 f81b 	bl	8006b22 <_malloc_usable_size_r>
 8006aec:	4284      	cmp	r4, r0
 8006aee:	4607      	mov	r7, r0
 8006af0:	d802      	bhi.n	8006af8 <_realloc_r+0x34>
 8006af2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006af6:	d812      	bhi.n	8006b1e <_realloc_r+0x5a>
 8006af8:	4621      	mov	r1, r4
 8006afa:	4640      	mov	r0, r8
 8006afc:	f7ff fc44 	bl	8006388 <_malloc_r>
 8006b00:	4605      	mov	r5, r0
 8006b02:	2800      	cmp	r0, #0
 8006b04:	d0ed      	beq.n	8006ae2 <_realloc_r+0x1e>
 8006b06:	42bc      	cmp	r4, r7
 8006b08:	4622      	mov	r2, r4
 8006b0a:	4631      	mov	r1, r6
 8006b0c:	bf28      	it	cs
 8006b0e:	463a      	movcs	r2, r7
 8006b10:	f7ff fbc0 	bl	8006294 <memcpy>
 8006b14:	4631      	mov	r1, r6
 8006b16:	4640      	mov	r0, r8
 8006b18:	f7ff fbca 	bl	80062b0 <_free_r>
 8006b1c:	e7e1      	b.n	8006ae2 <_realloc_r+0x1e>
 8006b1e:	4635      	mov	r5, r6
 8006b20:	e7df      	b.n	8006ae2 <_realloc_r+0x1e>

08006b22 <_malloc_usable_size_r>:
 8006b22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b26:	1f18      	subs	r0, r3, #4
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	bfbc      	itt	lt
 8006b2c:	580b      	ldrlt	r3, [r1, r0]
 8006b2e:	18c0      	addlt	r0, r0, r3
 8006b30:	4770      	bx	lr
	...

08006b34 <_init>:
 8006b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b36:	bf00      	nop
 8006b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b3a:	bc08      	pop	{r3}
 8006b3c:	469e      	mov	lr, r3
 8006b3e:	4770      	bx	lr

08006b40 <_fini>:
 8006b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b42:	bf00      	nop
 8006b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b46:	bc08      	pop	{r3}
 8006b48:	469e      	mov	lr, r3
 8006b4a:	4770      	bx	lr
