
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/sphinx3_2520B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 2589700 heartbeat IPC: 3.86145 cumulative IPC: 3.86145 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2589701 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9442133 heartbeat IPC: 1.45934 cumulative IPC: 1.45934 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 16510311 heartbeat IPC: 1.41479 cumulative IPC: 1.43672 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 23303330 heartbeat IPC: 1.4721 cumulative IPC: 1.44832 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 30241783 heartbeat IPC: 1.44124 cumulative IPC: 1.44655 (Simulation time: 0 hr 3 min 52 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 36934943 heartbeat IPC: 1.49406 cumulative IPC: 1.45581 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 43472015 heartbeat IPC: 1.52974 cumulative IPC: 1.46763 (Simulation time: 0 hr 5 min 30 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 50043765 heartbeat IPC: 1.52166 cumulative IPC: 1.47511 (Simulation time: 0 hr 6 min 19 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 56698766 heartbeat IPC: 1.50263 cumulative IPC: 1.4785 (Simulation time: 0 hr 7 min 9 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 63446926 heartbeat IPC: 1.48189 cumulative IPC: 1.47887 (Simulation time: 0 hr 7 min 58 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 72396978 heartbeat IPC: 1.11731 cumulative IPC: 1.43252 (Simulation time: 0 hr 8 min 57 sec) 
Finished CPU 0 instructions: 100000004 cycles: 69807278 cumulative IPC: 1.43252 (Simulation time: 0 hr 8 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.43252 instructions: 100000004 cycles: 69807278
cpu0_DTLB TOTAL     ACCESS:   16034706  HIT:   15978789  MISS:      55917
cpu0_DTLB LOAD      ACCESS:   14992610  HIT:   14940045  MISS:      52565
cpu0_DTLB RFO       ACCESS:    1042096  HIT:    1038744  MISS:       3352
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.4483 cycles
cpu0_ITLB TOTAL     ACCESS:    9357720  HIT:    9357678  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9357720  HIT:    9357678  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 151.452 cycles
cpu0_L1I TOTAL     ACCESS:     267789  HIT:     266489  MISS:       1300
cpu0_L1I LOAD      ACCESS:     267789  HIT:     266489  MISS:       1300
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 134.381 cycles
cpu0_STLB TOTAL     ACCESS:      55959  HIT:      51152  MISS:       4807
cpu0_STLB LOAD      ACCESS:      52607  HIT:      47932  MISS:       4675
cpu0_STLB RFO       ACCESS:       3352  HIT:       3220  MISS:        132
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.2099 cycles
cpu0_L1D TOTAL     ACCESS:   11372972  HIT:   10033588  MISS:    1339384
cpu0_L1D LOAD      ACCESS:   10039838  HIT:    8826103  MISS:    1213735
cpu0_L1D RFO       ACCESS:    1328606  HIT:    1203071  MISS:     125535
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       4528  HIT:       4414  MISS:        114
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 95.9429 cycles
cpu0_L2C TOTAL     ACCESS:    1472894  HIT:     251120  MISS:    1221774
cpu0_L2C LOAD      ACCESS:    1215034  HIT:     113617  MISS:    1101417
cpu0_L2C RFO       ACCESS:     125535  HIT:       5425  MISS:     120110
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     132211  HIT:     132049  MISS:        162
cpu0_L2C TRANSLATION ACCESS:        114  HIT:         29  MISS:         85
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 93.2283 cycles
LLC TOTAL     ACCESS:    1348264  HIT:     836082  MISS:     512182
LLC LOAD      ACCESS:    1101417  HIT:     637401  MISS:     464016
LLC RFO       ACCESS:     120110  HIT:      77674  MISS:      42436
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     126652  HIT:     120989  MISS:       5663
LLC TRANSLATION ACCESS:         85  HIT:         18  MISS:         67
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 172.296 cycles
OPTgen accesses: 21070
OPTgen hits: 15509
OPTgen hit rate: 73.607



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     131413  ROW_BUFFER_MISS:     372984
 DBUS AVG_CONGESTED_CYCLE:    3.88193
 WQ ROW_BUFFER_HIT:      20554  ROW_BUFFER_MISS:      24205  FULL:        636


CPU 0 Branch Prediction Accuracy: 93.1904% MPKI: 5.9173 Average ROB Occupancy at Mispredict: 202.606
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00106
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.91482
BRANCH_DIRECT_CALL: 0.00069
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.0007

