// Seed: 4120195532
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri0 id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri id_3,
    input supply0 id_4,
    output wand id_5
);
  uwire id_7;
  wire id_8;
  supply1 id_9;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
  assign id_1 = id_0;
  wire id_10;
  assign id_7 = -1'b0;
  assign id_9 = -1;
endmodule
