<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="logic_analyser_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="logic_analyser_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="574273852fs"></ZoomEndTime>
      <Cursor1Time time="84305000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="204"></NameColumnWidth>
      <ValueColumnWidth column_width="83"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="19" />
   <wvobject fp_name="/logic_analyser_tb/uut/u_clk_gen/fpga_clk" type="logic">
      <obj_property name="ElementShortName">fpga_clk</obj_property>
      <obj_property name="ObjectShortName">fpga_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/usb_clk" type="logic">
      <obj_property name="ElementShortName">usb_clk</obj_property>
      <obj_property name="ObjectShortName">usb_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/read_en" type="logic">
      <obj_property name="ElementShortName">read_en</obj_property>
      <obj_property name="ObjectShortName">read_en</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_buffer/data_in" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_in[1:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[1:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">data_in (to BUF)[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_buffer/data_out_temp" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out_temp[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_temp[7:0]</obj_property>
      <obj_property name="label">data_out_temp (from BUF)[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_buffer/buffer_en" type="logic">
      <obj_property name="ElementShortName">buffer_en</obj_property>
      <obj_property name="ObjectShortName">buffer_en</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_buffer/buffer_memory" type="array">
      <obj_property name="ElementShortName">buffer_memory[0:3][1:0]</obj_property>
      <obj_property name="ObjectShortName">buffer_memory[0:3][1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/data_in" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
      <obj_property name="label">data_in (to FIFO)[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/data_out" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[7:0]</obj_property>
      <obj_property name="label">data_out (from FIFO)[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/write_address" type="other">
      <obj_property name="ElementShortName">write_address</obj_property>
      <obj_property name="ObjectShortName">write_address</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/read_address" type="other">
      <obj_property name="ElementShortName">read_address</obj_property>
      <obj_property name="ObjectShortName">read_address</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/fifo_mem" type="array">
      <obj_property name="ElementShortName">fifo_mem[0:7][7:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_mem[0:7][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/fifo_remaining_data" type="other">
      <obj_property name="ElementShortName">fifo_remaining_data</obj_property>
      <obj_property name="ObjectShortName">fifo_remaining_data</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/effective_write_clk" type="logic">
      <obj_property name="ElementShortName">effective_write_clk</obj_property>
      <obj_property name="ObjectShortName">effective_write_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/effective_read_en" type="logic">
      <obj_property name="ElementShortName">effective_read_en</obj_property>
      <obj_property name="ObjectShortName">effective_read_en</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/master_write_controller" type="logic">
      <obj_property name="ElementShortName">master_write_controller</obj_property>
      <obj_property name="ObjectShortName">master_write_controller</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_fifo/master_read_controller" type="logic">
      <obj_property name="ElementShortName">master_read_controller</obj_property>
      <obj_property name="ObjectShortName">master_read_controller</obj_property>
   </wvobject>
   <wvobject fp_name="/logic_analyser_tb/uut/u_buffer/counter" type="other">
      <obj_property name="ElementShortName">counter</obj_property>
      <obj_property name="ObjectShortName">counter</obj_property>
   </wvobject>
</wave_config>
