

================================================================
== Vivado HLS Report for 'kmeans'
================================================================
* Date:           Fri Jul 22 15:56:22 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kmeans_proj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.320 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      412|      452| 4.120 us | 4.520 us |  412|  452|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |        2|        2|          1|          -|          -|     2|    no    |
        |- Loop 2     |      200|      200|          4|          -|          -|    50|    no    |
        |- Loop 3     |      206|      246| 103 ~ 123 |          -|          -|     2|    no    |
        | + Loop 3.1  |      100|      100|          2|          -|          -|    50|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 8 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 
9 --> 10 11 31 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kmeans_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_cluster_id = alloca [50 x i1], align 1" [kmeans.cpp:12]   --->   Operation 33 'alloca' 'data_cluster_id' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [kmeans.cpp:19]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i2 [ 0, %0 ], [ %i, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit ]"   --->   Operation 35 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %p_Val2_1, -2" [kmeans.cpp:19]   --->   Operation 36 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.56ns)   --->   "%i = add i2 %p_Val2_1, 1" [kmeans.cpp:19]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader877.preheader, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Et.exit" [kmeans.cpp:19]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %p_Val2_1 to i64" [kmeans.cpp:20]   --->   Operation 40 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln728 = trunc i2 %p_Val2_1 to i1" [kmeans.cpp:20]   --->   Operation 41 'trunc' 'trunc_ln728' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %trunc_ln728, i10 0)" [kmeans.cpp:20]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i11 %shl_ln to i17" [kmeans.cpp:20]   --->   Operation 43 'zext' 'zext_ln728' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%centroids_x_V_addr = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln20" [kmeans.cpp:20]   --->   Operation 44 'getelementptr' 'centroids_x_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "store i17 %zext_ln728, i17* %centroids_x_V_addr, align 4" [kmeans.cpp:20]   --->   Operation 45 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%centroids_y_V_addr = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln20" [kmeans.cpp:21]   --->   Operation 46 'getelementptr' 'centroids_y_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "store i17 %zext_ln728, i17* %centroids_y_V_addr, align 4" [kmeans.cpp:21]   --->   Operation 47 'store' <Predicate = (!icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [kmeans.cpp:19]   --->   Operation 48 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%p_Val2_3 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 49 'load' 'p_Val2_3' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 50 'load' 'p_Val2_5' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 51 'load' 'centroids_x_V_load' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 52 'load' 'centroids_y_V_load' <Predicate = (icmp_ln19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 53 [1/2] (2.32ns)   --->   "%p_Val2_3 = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 53 'load' 'p_Val2_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 0), align 4" [kmeans.cpp:31]   --->   Operation 54 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 55 [1/2] (2.32ns)   --->   "%centroids_x_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_x_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 55 'load' 'centroids_x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 56 [1/2] (2.32ns)   --->   "%centroids_y_V_load = load i17* getelementptr inbounds ([2 x i17]* @centroids_y_V, i64 0, i64 1), align 4" [kmeans.cpp:34]   --->   Operation 56 'load' 'centroids_y_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_3 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader877" [kmeans.cpp:30]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i_3, %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i251 ], [ 0, %.preheader877.preheader ]"   --->   Operation 58 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.42ns)   --->   "%icmp_ln30 = icmp eq i6 %i_1, -14" [kmeans.cpp:30]   --->   Operation 59 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 60 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.82ns)   --->   "%i_3 = add i6 %i_1, 1" [kmeans.cpp:30]   --->   Operation 61 'add' 'i_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi18ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i251" [kmeans.cpp:30]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %i_1 to i64" [kmeans.cpp:31]   --->   Operation 63 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%x_data_V_addr = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln31" [kmeans.cpp:31]   --->   Operation 64 'getelementptr' 'x_data_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%p_Val2_2 = load i13* %x_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 65 'load' 'p_Val2_2' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%y_data_V_addr = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln31" [kmeans.cpp:31]   --->   Operation 66 'getelementptr' 'y_data_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%p_Val2_4 = load i13* %y_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 67 'load' 'p_Val2_4' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader" [kmeans.cpp:44]   --->   Operation 68 'br' <Predicate = (icmp_ln30)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%p_Val2_2 = load i13* %x_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 69 'load' 'p_Val2_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%p_Val2_4 = load i13* %y_data_V_addr, align 2" [kmeans.cpp:31]   --->   Operation 70 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>

State 6 <SV = 5> <Delay = 6.32>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i13 %p_Val2_2 to i17" [kmeans.cpp:31]   --->   Operation 71 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.10ns)   --->   "%sub_ln703 = sub i17 %sext_ln1265, %p_Val2_3" [kmeans.cpp:31]   --->   Operation 72 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node min_distance_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703, i32 16)" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 73 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.10ns)   --->   "%sub_ln703_4 = sub i17 0, %sub_ln703" [kmeans.cpp:5->kmeans.cpp:31]   --->   Operation 74 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node min_distance_V)   --->   "%p_Val2_6 = select i1 %tmp, i17 %sub_ln703_4, i17 %sub_ln703" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 75 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i13 %p_Val2_4 to i17" [kmeans.cpp:31]   --->   Operation 76 'sext' 'sext_ln1265_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (2.10ns)   --->   "%sub_ln703_1 = sub i17 %sext_ln1265_1, %p_Val2_5" [kmeans.cpp:31]   --->   Operation 77 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node min_distance_V)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_1, i32 16)" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 78 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.10ns)   --->   "%sub_ln703_5 = sub i17 0, %sub_ln703_1" [kmeans.cpp:5->kmeans.cpp:31]   --->   Operation 79 'sub' 'sub_ln703_5' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node min_distance_V)   --->   "%p_Val2_7 = select i1 %tmp_1, i17 %sub_ln703_5, i17 %sub_ln703_1" [kmeans.cpp:4->kmeans.cpp:31]   --->   Operation 80 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (2.10ns) (out node of the LUT)   --->   "%min_distance_V = add i17 %p_Val2_7, %p_Val2_6" [kmeans.cpp:31]   --->   Operation 81 'add' 'min_distance_V' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.10ns)   --->   "%sub_ln703_2 = sub i17 %sext_ln1265, %centroids_x_V_load" [kmeans.cpp:34]   --->   Operation 82 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_2, i32 16)" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 83 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.10ns)   --->   "%sub_ln703_6 = sub i17 0, %sub_ln703_2" [kmeans.cpp:5->kmeans.cpp:34]   --->   Operation 84 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln4 = select i1 %tmp_2, i17 %sub_ln703_6, i17 %sub_ln703_2" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 85 'select' 'select_ln4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (2.10ns)   --->   "%sub_ln703_3 = sub i17 %sext_ln1265_1, %centroids_y_V_load" [kmeans.cpp:34]   --->   Operation 86 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln703_3, i32 16)" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 87 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (2.10ns)   --->   "%sub_ln703_7 = sub i17 0, %sub_ln703_3" [kmeans.cpp:5->kmeans.cpp:34]   --->   Operation 88 'sub' 'sub_ln703_7' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln4_2 = select i1 %tmp_3, i17 %sub_ln703_7, i17 %sub_ln703_3" [kmeans.cpp:4->kmeans.cpp:34]   --->   Operation 89 'select' 'select_ln4_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (2.10ns) (out node of the LUT)   --->   "%add_ln703 = add i17 %select_ln4_2, %select_ln4" [kmeans.cpp:34]   --->   Operation 90 'add' 'add_ln703' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.75>
ST_7 : Operation 91 [1/1] (2.43ns)   --->   "%icmp_ln1495 = icmp slt i17 %add_ln703, %min_distance_V" [kmeans.cpp:35]   --->   Operation 91 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%data_cluster_id_addr = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln31" [kmeans.cpp:40]   --->   Operation 92 'getelementptr' 'data_cluster_id_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (2.32ns)   --->   "store i1 %icmp_ln1495, i1* %data_cluster_id_addr, align 1" [kmeans.cpp:40]   --->   Operation 93 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader877" [kmeans.cpp:30]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.76>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_4, %._crit_edge879 ], [ 0, %.preheader.preheader ]"   --->   Operation 95 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.95ns)   --->   "%icmp_ln44 = icmp eq i2 %i_2, -2" [kmeans.cpp:44]   --->   Operation 96 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 97 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.56ns)   --->   "%i_4 = add i2 %i_2, 1" [kmeans.cpp:44]   --->   Operation 98 'add' 'i_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %.critedge, label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader" [kmeans.cpp:44]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [kmeans.cpp:49]   --->   Operation 100 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [kmeans.cpp:63]   --->   Operation 101 'ret' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.71>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i17 [ %mean_value_x_V_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 102 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i17 [ %mean_value_y_V_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 103 'phi' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%j_1 = phi i6 [ %j, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 104 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_V = phi i16 [ %count_1, %_ifconv ], [ 0, %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.preheader ]"   --->   Operation 105 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.42ns)   --->   "%icmp_ln49 = icmp eq i6 %j_1, -14" [kmeans.cpp:49]   --->   Operation 106 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.82ns)   --->   "%j = add i6 %j_1, 1" [kmeans.cpp:49]   --->   Operation 108 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %2, label %_ifconv" [kmeans.cpp:49]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %j_1 to i64" [kmeans.cpp:50]   --->   Operation 110 'zext' 'zext_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%data_cluster_id_addr_1 = getelementptr [50 x i1]* %data_cluster_id, i64 0, i64 %zext_ln50" [kmeans.cpp:50]   --->   Operation 111 'getelementptr' 'data_cluster_id_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (2.32ns)   --->   "%data_cluster_id_load = load i1* %data_cluster_id_addr_1, align 1" [kmeans.cpp:50]   --->   Operation 112 'load' 'data_cluster_id_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%x_data_V_addr_1 = getelementptr [50 x i13]* @x_data_V, i64 0, i64 %zext_ln50" [kmeans.cpp:51]   --->   Operation 113 'getelementptr' 'x_data_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (3.25ns)   --->   "%p_Val2_8 = load i13* %x_data_V_addr_1, align 2" [kmeans.cpp:51]   --->   Operation 114 'load' 'p_Val2_8' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%y_data_V_addr_1 = getelementptr [50 x i13]* @y_data_V, i64 0, i64 %zext_ln50" [kmeans.cpp:52]   --->   Operation 115 'getelementptr' 'y_data_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%p_Val2_10 = load i13* %y_data_V_addr_1, align 2" [kmeans.cpp:52]   --->   Operation 116 'load' 'p_Val2_10' <Predicate = (!icmp_ln49)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_9 : Operation 117 [1/1] (2.42ns)   --->   "%icmp_ln57 = icmp eq i16 %tmp_V, 0" [kmeans.cpp:57]   --->   Operation 117 'icmp' 'icmp_ln57' <Predicate = (icmp_ln49)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %._crit_edge879, label %3" [kmeans.cpp:57]   --->   Operation 118 'br' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i17 %p_Val2_s to i18" [kmeans.cpp:58]   --->   Operation 119 'sext' 'sext_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i16 %tmp_V to i18" [kmeans.cpp:58]   --->   Operation 120 'zext' 'zext_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 121 [22/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 121 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i17 %p_Val2_11 to i18" [kmeans.cpp:59]   --->   Operation 122 'sext' 'sext_ln1148_1' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 123 [22/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 123 'sdiv' 'sdiv_ln1148_1' <Predicate = (icmp_ln49 & !icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 6.14>
ST_10 : Operation 124 [1/2] (2.32ns)   --->   "%data_cluster_id_load = load i1* %data_cluster_id_addr_1, align 1" [kmeans.cpp:50]   --->   Operation 124 'load' 'data_cluster_id_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i1 %data_cluster_id_load to i2" [kmeans.cpp:50]   --->   Operation 125 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln50 = icmp eq i2 %zext_ln50_1, %i_2" [kmeans.cpp:50]   --->   Operation 126 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/2] (3.25ns)   --->   "%p_Val2_8 = load i13* %x_data_V_addr_1, align 2" [kmeans.cpp:51]   --->   Operation 127 'load' 'p_Val2_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i13 %p_Val2_8 to i17" [kmeans.cpp:51]   --->   Operation 128 'sext' 'sext_ln1265_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (2.10ns)   --->   "%mean_value_x_V = add i17 %sext_ln1265_2, %p_Val2_s" [kmeans.cpp:51]   --->   Operation 129 'add' 'mean_value_x_V' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/2] (3.25ns)   --->   "%p_Val2_10 = load i13* %y_data_V_addr_1, align 2" [kmeans.cpp:52]   --->   Operation 130 'load' 'p_Val2_10' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 50> <ROM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1265_3 = sext i13 %p_Val2_10 to i17" [kmeans.cpp:52]   --->   Operation 131 'sext' 'sext_ln1265_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (2.10ns)   --->   "%mean_value_y_V = add i17 %sext_ln1265_3, %p_Val2_11" [kmeans.cpp:52]   --->   Operation 132 'add' 'mean_value_y_V' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (2.07ns)   --->   "%count = add i16 %tmp_V, 1" [kmeans.cpp:53]   --->   Operation 133 'add' 'count' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.78ns)   --->   "%mean_value_x_V_1 = select i1 %icmp_ln50, i17 %mean_value_x_V, i17 %p_Val2_s" [kmeans.cpp:50]   --->   Operation 134 'select' 'mean_value_x_V_1' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.78ns)   --->   "%mean_value_y_V_1 = select i1 %icmp_ln50, i17 %mean_value_y_V, i17 %p_Val2_11" [kmeans.cpp:50]   --->   Operation 135 'select' 'mean_value_y_V_1' <Predicate = true> <Delay = 0.78> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.80ns)   --->   "%count_1 = select i1 %icmp_ln50, i16 %count, i16 %tmp_V" [kmeans.cpp:50]   --->   Operation 136 'select' 'count_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi17ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [kmeans.cpp:49]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 3.71>
ST_11 : Operation 138 [21/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 138 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [21/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 139 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 3.71>
ST_12 : Operation 140 [20/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 140 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [20/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 141 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 3.71>
ST_13 : Operation 142 [19/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 142 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [19/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 143 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 3.71>
ST_14 : Operation 144 [18/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 144 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [18/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 145 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 3.71>
ST_15 : Operation 146 [17/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 146 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [17/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 147 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 3.71>
ST_16 : Operation 148 [16/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 148 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [16/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 149 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 3.71>
ST_17 : Operation 150 [15/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 150 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [15/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 151 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 3.71>
ST_18 : Operation 152 [14/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 152 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 153 [14/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 153 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 3.71>
ST_19 : Operation 154 [13/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 154 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [13/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 155 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 3.71>
ST_20 : Operation 156 [12/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 156 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [12/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 157 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 3.71>
ST_21 : Operation 158 [11/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 158 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [11/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 159 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 3.71>
ST_22 : Operation 160 [10/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 160 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [10/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 161 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 3.71>
ST_23 : Operation 162 [9/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 162 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 163 [9/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 163 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 3.71>
ST_24 : Operation 164 [8/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [8/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 165 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 3.71>
ST_25 : Operation 166 [7/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [7/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 167 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 3.71>
ST_26 : Operation 168 [6/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 169 [6/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 169 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 3.71>
ST_27 : Operation 170 [5/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [5/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 171 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 3.71>
ST_28 : Operation 172 [4/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 173 [4/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 173 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 3.71>
ST_29 : Operation 174 [3/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 175 [3/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 175 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 3.71>
ST_30 : Operation 176 [2/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [2/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 177 'sdiv' 'sdiv_ln1148_1' <Predicate = true> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 6.03>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i2 %i_2 to i64" [kmeans.cpp:58]   --->   Operation 178 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 179 [1/22] (3.71ns)   --->   "%sdiv_ln1148 = sdiv i18 %sext_ln1148, %zext_ln1148" [kmeans.cpp:58]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%r_V = trunc i18 %sdiv_ln1148 to i17" [kmeans.cpp:58]   --->   Operation 180 'trunc' 'r_V' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%centroids_x_V_addr_1 = getelementptr [2 x i17]* @centroids_x_V, i64 0, i64 %zext_ln58" [kmeans.cpp:58]   --->   Operation 181 'getelementptr' 'centroids_x_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (2.32ns)   --->   "store i17 %r_V, i17* %centroids_x_V_addr_1, align 4" [kmeans.cpp:58]   --->   Operation 182 'store' <Predicate = (!icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_31 : Operation 183 [1/22] (3.71ns)   --->   "%sdiv_ln1148_1 = sdiv i18 %sext_ln1148_1, %zext_ln1148" [kmeans.cpp:59]   --->   Operation 183 'sdiv' 'sdiv_ln1148_1' <Predicate = (!icmp_ln57)> <Delay = 3.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 17> <Delay = 3.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (0.00ns)   --->   "%r_V_1 = trunc i18 %sdiv_ln1148_1 to i17" [kmeans.cpp:59]   --->   Operation 184 'trunc' 'r_V_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%centroids_y_V_addr_1 = getelementptr [2 x i17]* @centroids_y_V, i64 0, i64 %zext_ln58" [kmeans.cpp:59]   --->   Operation 185 'getelementptr' 'centroids_y_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (2.32ns)   --->   "store i17 %r_V_1, i17* %centroids_y_V_addr_1, align 4" [kmeans.cpp:59]   --->   Operation 186 'store' <Predicate = (!icmp_ln57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 2> <RAM>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "br label %._crit_edge879" [kmeans.cpp:60]   --->   Operation 187 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader" [kmeans.cpp:44]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', kmeans.cpp:19) [11]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kmeans.cpp:19) [11]  (0 ns)
	'getelementptr' operation ('centroids_x_V_addr', kmeans.cpp:20) [21]  (0 ns)
	'store' operation ('store_ln20', kmeans.cpp:20) of variable 'zext_ln728', kmeans.cpp:20 on array 'centroids_x_V' [22]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('__Val2__', kmeans.cpp:31) on array 'centroids_x_V' [27]  (2.32 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kmeans.cpp:30) [33]  (0 ns)
	'getelementptr' operation ('x_data_V_addr', kmeans.cpp:31) [40]  (0 ns)
	'load' operation ('__Val2__', kmeans.cpp:31) on array 'x_data_V' [41]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', kmeans.cpp:31) on array 'x_data_V' [41]  (3.25 ns)

 <State 6>: 6.32ns
The critical path consists of the following:
	'sub' operation ('sub_ln703', kmeans.cpp:31) [43]  (2.11 ns)
	'sub' operation ('sub_ln703_4', kmeans.cpp:5->kmeans.cpp:31) [45]  (2.11 ns)
	'select' operation ('__Val2__', kmeans.cpp:4->kmeans.cpp:31) [46]  (0 ns)
	'add' operation ('min_distance.V', kmeans.cpp:31) [54]  (2.11 ns)

 <State 7>: 4.75ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1495', kmeans.cpp:35) [64]  (2.43 ns)
	'store' operation ('store_ln40', kmeans.cpp:40) of variable 'icmp_ln1495', kmeans.cpp:35 on array 'data_cluster_id', kmeans.cpp:12 [66]  (2.32 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('mean_value_x.V') with incoming values : ('mean_value_x.V', kmeans.cpp:50) [79]  (1.77 ns)

 <State 9>: 3.72ns
The critical path consists of the following:
	'phi' operation ('mean_value_x.V') with incoming values : ('mean_value_x.V', kmeans.cpp:50) [79]  (0 ns)
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 10>: 6.14ns
The critical path consists of the following:
	'load' operation ('__Val2__', kmeans.cpp:51) on array 'x_data_V' [94]  (3.25 ns)
	'add' operation ('mean_value_x.V', kmeans.cpp:51) [96]  (2.11 ns)
	'select' operation ('mean_value_x.V', kmeans.cpp:50) [102]  (0.781 ns)

 <State 11>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 12>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 13>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 14>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 15>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 16>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 17>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 18>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 19>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 20>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 21>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 22>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 23>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 24>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 25>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 26>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 27>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 28>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 29>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 30>: 3.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)

 <State 31>: 6.04ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kmeans.cpp:58) [113]  (3.72 ns)
	'store' operation ('store_ln58', kmeans.cpp:58) of variable 'r.V', kmeans.cpp:58 on array 'centroids_x_V' [116]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
