Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec  7 23:13:08 2024
| Host         : FocusedXYArchlinuxLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPGA_timing_summary_routed.rpt -pb FPGA_timing_summary_routed.pb -rpx FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (2232)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2232)
---------------------------------
 There are 2232 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.283        0.000                      0                 8346        0.018        0.000                      0                 8346        2.000        0.000                       0                  2238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock                    {0.000 4.000}        8.000           125.000         
  clk_out3_CLK_WIZ_IP    {0.000 10.000}       20.000          50.000          
  clkfbout_CLK_WIZ_IP    {0.000 4.000}        8.000           125.000         
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  clk_out3_CLK_WIZ_IP_1  {0.000 10.000}       20.000          50.000          
  clkfbout_CLK_WIZ_IP_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out3_CLK_WIZ_IP          5.283        0.000                      0                 8346        0.098        0.000                      0                 8346        9.020        0.000                       0                  2234  
  clkfbout_CLK_WIZ_IP                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out3_CLK_WIZ_IP_1        5.285        0.000                      0                 8346        0.098        0.000                      0                 8346        9.020        0.000                       0                  2234  
  clkfbout_CLK_WIZ_IP_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_CLK_WIZ_IP_1  clk_out3_CLK_WIZ_IP          5.283        0.000                      0                 8346        0.018        0.000                      0                 8346  
clk_out3_CLK_WIZ_IP    clk_out3_CLK_WIZ_IP_1        5.283        0.000                      0                 8346        0.018        0.000                      0                 8346  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                        clk_out3_CLK_WIZ_IP    
(none)                                        clk_out3_CLK_WIZ_IP_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out3_CLK_WIZ_IP                           
(none)                 clk_out3_CLK_WIZ_IP_1                         
(none)                 clkfbout_CLK_WIZ_IP                           
(none)                 clkfbout_CLK_WIZ_IP_1                         
(none)                                        clk_out3_CLK_WIZ_IP    
(none)                                        clk_out3_CLK_WIZ_IP_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_CLK_WIZ_IP
  To Clock:  clk_out3_CLK_WIZ_IP

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 1.831ns (12.988%)  route 12.267ns (87.012%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 17.781 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.412     9.281    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.405 r  rvcpu/WBU_io_in_bits_r_wd[9]_i_1/O
                         net (fo=3, routed)           0.571     9.976    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][9]
    SLICE_X53Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.100 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2/O
                         net (fo=2, routed)           0.722    10.822    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I2_O)        0.120    10.942 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[9]_i_1/O
                         net (fo=1, routed)           0.644    11.586    rvcpu/_IDU_io_out_bits_jumpBSrc[9]
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.468    17.781    rvcpu/clk_out3
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/C
                         clock pessimism             -0.524    17.257    
                         clock uncertainty           -0.080    17.177    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)       -0.308    16.869    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.108ns  (logic 1.937ns (13.730%)  route 12.171ns (86.270%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 17.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          1.065     9.203    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.150     9.353 r  rvcpu/WBU_io_in_bits_r_wd[7]_i_1/O
                         net (fo=3, routed)           0.511     9.864    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][7]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.328    10.192 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2/O
                         net (fo=2, routed)           0.948    11.140    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.120    11.260 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[7]_i_1/O
                         net (fo=1, routed)           0.335    11.596    rvcpu/_IDU_io_out_bits_jumpBSrc[7]
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.472    17.785    rvcpu/clk_out3
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/C
                         clock pessimism             -0.524    17.261    
                         clock uncertainty           -0.080    17.181    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.250    16.931    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.284ns  (logic 2.069ns (14.485%)  route 12.215ns (85.515%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.613    11.440    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I3_O)        0.332    11.772 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.772    rvcpu/_IDU_io_out_bits_jumpBSrc[28]
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.031    17.201    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 2.069ns (14.456%)  route 12.244ns (85.544%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.642    11.468    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.332    11.800 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.800    rvcpu/EXU_n_102
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.081    17.251    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.263ns  (logic 1.835ns (12.866%)  route 12.428ns (87.134%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 17.777 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           1.069    11.627    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.751 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.751    rvcpu/EXU_n_104
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.464    17.777    rvcpu/clk_out3
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/C
                         clock pessimism             -0.524    17.253    
                         clock uncertainty           -0.080    17.173    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.081    17.254    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 2.063ns (14.614%)  route 12.053ns (85.386%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.021     9.744    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.868 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[26]_i_3/O
                         net (fo=1, routed)           0.647    10.515    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[26]
    SLICE_X52Y74         LUT3 (Prop_lut3_I2_O)        0.150    10.665 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2/O
                         net (fo=2, routed)           0.613    11.278    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    11.604 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_1/O
                         net (fo=1, routed)           0.000    11.604    rvcpu/EXU_n_100
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)        0.031    17.201    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.138ns  (logic 1.861ns (13.163%)  route 12.277ns (86.837%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 17.780 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.660     9.529    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.653 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_1/O
                         net (fo=3, routed)           0.573    10.226    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][15]
    SLICE_X55Y66         LUT5 (Prop_lut5_I2_O)        0.124    10.350 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2/O
                         net (fo=2, routed)           1.126    11.475    rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I1_O)        0.150    11.625 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_1/O
                         net (fo=1, routed)           0.000    11.625    rvcpu/_IDU_io_out_bits_aluASrc[15]
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.467    17.780    rvcpu/clk_out3
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/C
                         clock pessimism             -0.524    17.256    
                         clock uncertainty           -0.080    17.176    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.075    17.251    rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        13.986ns  (logic 1.835ns (13.121%)  route 12.151ns (86.879%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           0.791    11.349    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.473 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.473    rvcpu/_IDU_io_out_bits_jumpBSrc[30]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.203    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        13.980ns  (logic 1.835ns (13.126%)  route 12.145ns (86.874%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.730     9.453    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.577 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_1/O
                         net (fo=3, routed)           0.728    10.306    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][3]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.430 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[31]_i_4/O
                         net (fo=2, routed)           0.914    11.344    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[31]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.468 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[31]_i_1/O
                         net (fo=1, routed)           0.000    11.468    rvcpu/_IDU_io_out_bits_jumpBSrc[31]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.203    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        13.977ns  (logic 1.835ns (13.128%)  route 12.142ns (86.872%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.841     9.564    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.688 r  rvcpu/WBU_io_in_bits_r_wd[27]_i_1/O
                         net (fo=3, routed)           0.628    10.315    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][0]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.439 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[27]_i_3/O
                         net (fo=2, routed)           0.902    11.341    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[27]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.465 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[27]_i_1/O
                         net (fo=1, routed)           0.000    11.465    rvcpu/_IDU_io_out_bits_jumpBSrc[27]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.029    17.201    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.320    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.419    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.140 r  clint/mtime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.140    clint/mtime_reg[8]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/C
                         clock pessimism              0.040    -0.354    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.249    clint/mtime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.129 r  clint/mtime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    clint/mtime_reg[8]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/C
                         clock pessimism              0.040    -0.354    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.249    clint/mtime_reg[10]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.373    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.493    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.421    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.075    -0.543    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y44         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.121    -0.355    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.212    -0.602    
    SLICE_X42Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.487    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rvcpu/EXU/csr_csrs_3_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU/csr_csrs_2_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.548    -0.631    rvcpu/EXU/clk_out3
    SLICE_X39Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_3_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  rvcpu/EXU/csr_csrs_3_2_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.411    rvcpu/EXU/csr_csrs_3_2[8]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.366 r  rvcpu/EXU/csr_csrs_2_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    rvcpu/EXU/csr_csrs_2_2[8]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.814    -0.405    rvcpu/EXU/clk_out3
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/C
                         clock pessimism             -0.214    -0.618    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.498    rvcpu/EXU/csr_csrs_2_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rvcpu/ICache/rdataReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.553    -0.626    rvcpu/ICache/clk_out3
    SLICE_X43Y62         FDRE                                         r  rvcpu/ICache/rdataReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  rvcpu/ICache/rdataReg_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.398    rvcpu/ICache/rdataReg[14]
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  rvcpu/ICache/IDU_io_in_bits_r_instruction[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    rvcpu/_ICache_io_out_bits_instruction[14]
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.820    -0.399    rvcpu/clk_out3
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/C
                         clock pessimism             -0.215    -0.613    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120    -0.493    rvcpu/IDU_io_in_bits_r_instruction_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.388    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.343 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.343    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.830    -0.389    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.215    -0.604    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120    -0.484    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.539    -0.640    rvcpu/clk_out3
    SLICE_X51Y74         FDRE                                         r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/Q
                         net (fo=2, routed)           0.091    -0.408    rvcpu/EXU/EXU_io_in_bits_r_jumpASrc_reg[31][24]
    SLICE_X50Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.363 r  rvcpu/EXU/EXU_io_in_bits_r_jumpASrc[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    rvcpu/_IDU_io_out_bits_jumpASrc[24]
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.804    -0.415    rvcpu/clk_out3
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/C
                         clock pessimism             -0.213    -0.627    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.121    -0.506    rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_CLK_WIZ_IP
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y2     bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y2     bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y18    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y18    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y15    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y15    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y12    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y12    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y16    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y16    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_WIZ_IP
  To Clock:  clkfbout_CLK_WIZ_IP

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_WIZ_IP
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  pll/pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_CLK_WIZ_IP_1
  To Clock:  clk_out3_CLK_WIZ_IP_1

Setup :            0  Failing Endpoints,  Worst Slack        5.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 1.831ns (12.988%)  route 12.267ns (87.012%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 17.781 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.412     9.281    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.405 r  rvcpu/WBU_io_in_bits_r_wd[9]_i_1/O
                         net (fo=3, routed)           0.571     9.976    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][9]
    SLICE_X53Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.100 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2/O
                         net (fo=2, routed)           0.722    10.822    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I2_O)        0.120    10.942 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[9]_i_1/O
                         net (fo=1, routed)           0.644    11.586    rvcpu/_IDU_io_out_bits_jumpBSrc[9]
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.468    17.781    rvcpu/clk_out3
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/C
                         clock pessimism             -0.524    17.257    
                         clock uncertainty           -0.079    17.178    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)       -0.308    16.870    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]
  -------------------------------------------------------------------
                         required time                         16.870    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.108ns  (logic 1.937ns (13.730%)  route 12.171ns (86.270%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 17.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          1.065     9.203    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.150     9.353 r  rvcpu/WBU_io_in_bits_r_wd[7]_i_1/O
                         net (fo=3, routed)           0.511     9.864    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][7]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.328    10.192 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2/O
                         net (fo=2, routed)           0.948    11.140    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.120    11.260 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[7]_i_1/O
                         net (fo=1, routed)           0.335    11.596    rvcpu/_IDU_io_out_bits_jumpBSrc[7]
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.472    17.785    rvcpu/clk_out3
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/C
                         clock pessimism             -0.524    17.261    
                         clock uncertainty           -0.079    17.182    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.250    16.932    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.284ns  (logic 2.069ns (14.485%)  route 12.215ns (85.515%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.613    11.440    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I3_O)        0.332    11.772 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.772    rvcpu/_IDU_io_out_bits_jumpBSrc[28]
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.079    17.171    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.031    17.202    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 2.069ns (14.456%)  route 12.244ns (85.544%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.642    11.468    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.332    11.800 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.800    rvcpu/EXU_n_102
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.079    17.171    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.081    17.252    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.263ns  (logic 1.835ns (12.866%)  route 12.428ns (87.134%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 17.777 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           1.069    11.627    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.751 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.751    rvcpu/EXU_n_104
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.464    17.777    rvcpu/clk_out3
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/C
                         clock pessimism             -0.524    17.253    
                         clock uncertainty           -0.079    17.174    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.081    17.255    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.255    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 2.063ns (14.614%)  route 12.053ns (85.386%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.021     9.744    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.868 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[26]_i_3/O
                         net (fo=1, routed)           0.647    10.515    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[26]
    SLICE_X52Y74         LUT3 (Prop_lut3_I2_O)        0.150    10.665 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2/O
                         net (fo=2, routed)           0.613    11.278    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    11.604 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_1/O
                         net (fo=1, routed)           0.000    11.604    rvcpu/EXU_n_100
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.079    17.171    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)        0.031    17.202    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.138ns  (logic 1.861ns (13.163%)  route 12.277ns (86.837%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 17.780 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.660     9.529    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.653 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_1/O
                         net (fo=3, routed)           0.573    10.226    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][15]
    SLICE_X55Y66         LUT5 (Prop_lut5_I2_O)        0.124    10.350 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2/O
                         net (fo=2, routed)           1.126    11.475    rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I1_O)        0.150    11.625 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_1/O
                         net (fo=1, routed)           0.000    11.625    rvcpu/_IDU_io_out_bits_aluASrc[15]
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.467    17.780    rvcpu/clk_out3
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/C
                         clock pessimism             -0.524    17.256    
                         clock uncertainty           -0.079    17.177    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.075    17.252    rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        13.986ns  (logic 1.835ns (13.121%)  route 12.151ns (86.879%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           0.791    11.349    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.473 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.473    rvcpu/_IDU_io_out_bits_jumpBSrc[30]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.079    17.173    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.204    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        13.980ns  (logic 1.835ns (13.126%)  route 12.145ns (86.874%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.730     9.453    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.577 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_1/O
                         net (fo=3, routed)           0.728    10.306    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][3]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.430 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[31]_i_4/O
                         net (fo=2, routed)           0.914    11.344    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[31]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.468 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[31]_i_1/O
                         net (fo=1, routed)           0.000    11.468    rvcpu/_IDU_io_out_bits_jumpBSrc[31]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.079    17.173    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.204    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]
  -------------------------------------------------------------------
                         required time                         17.204    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        13.977ns  (logic 1.835ns (13.128%)  route 12.142ns (86.872%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.841     9.564    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.688 r  rvcpu/WBU_io_in_bits_r_wd[27]_i_1/O
                         net (fo=3, routed)           0.628    10.315    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][0]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.439 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[27]_i_3/O
                         net (fo=2, routed)           0.902    11.341    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[27]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.465 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[27]_i_1/O
                         net (fo=1, routed)           0.000    11.465    rvcpu/_IDU_io_out_bits_jumpBSrc[27]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.079    17.173    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.029    17.202    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.320    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.419    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.140 r  clint/mtime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.140    clint/mtime_reg[8]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/C
                         clock pessimism              0.040    -0.354    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.249    clint/mtime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.129 r  clint/mtime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    clint/mtime_reg[8]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/C
                         clock pessimism              0.040    -0.354    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.249    clint/mtime_reg[10]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.373    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.493    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.421    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.075    -0.543    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y44         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.121    -0.355    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.212    -0.602    
    SLICE_X42Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.487    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rvcpu/EXU/csr_csrs_3_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU/csr_csrs_2_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.548    -0.631    rvcpu/EXU/clk_out3
    SLICE_X39Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_3_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  rvcpu/EXU/csr_csrs_3_2_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.411    rvcpu/EXU/csr_csrs_3_2[8]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.366 r  rvcpu/EXU/csr_csrs_2_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    rvcpu/EXU/csr_csrs_2_2[8]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.814    -0.405    rvcpu/EXU/clk_out3
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/C
                         clock pessimism             -0.214    -0.618    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.498    rvcpu/EXU/csr_csrs_2_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rvcpu/ICache/rdataReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.553    -0.626    rvcpu/ICache/clk_out3
    SLICE_X43Y62         FDRE                                         r  rvcpu/ICache/rdataReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  rvcpu/ICache/rdataReg_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.398    rvcpu/ICache/rdataReg[14]
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  rvcpu/ICache/IDU_io_in_bits_r_instruction[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    rvcpu/_ICache_io_out_bits_instruction[14]
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.820    -0.399    rvcpu/clk_out3
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/C
                         clock pessimism             -0.215    -0.613    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120    -0.493    rvcpu/IDU_io_in_bits_r_instruction_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.388    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.343 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.343    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.830    -0.389    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.215    -0.604    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120    -0.484    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.539    -0.640    rvcpu/clk_out3
    SLICE_X51Y74         FDRE                                         r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/Q
                         net (fo=2, routed)           0.091    -0.408    rvcpu/EXU/EXU_io_in_bits_r_jumpASrc_reg[31][24]
    SLICE_X50Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.363 r  rvcpu/EXU/EXU_io_in_bits_r_jumpASrc[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    rvcpu/_IDU_io_out_bits_jumpASrc[24]
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.804    -0.415    rvcpu/clk_out3
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/C
                         clock pessimism             -0.213    -0.627    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.121    -0.506    rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_CLK_WIZ_IP_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y2     bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y2     bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y18    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y18    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y15    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y15    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y12    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y12    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y16    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y16    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y45    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y47    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CLK_WIZ_IP_1
  To Clock:  clkfbout_CLK_WIZ_IP_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CLK_WIZ_IP_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  pll/pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  pll/pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_CLK_WIZ_IP_1
  To Clock:  clk_out3_CLK_WIZ_IP

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 1.831ns (12.988%)  route 12.267ns (87.012%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 17.781 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.412     9.281    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.405 r  rvcpu/WBU_io_in_bits_r_wd[9]_i_1/O
                         net (fo=3, routed)           0.571     9.976    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][9]
    SLICE_X53Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.100 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2/O
                         net (fo=2, routed)           0.722    10.822    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I2_O)        0.120    10.942 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[9]_i_1/O
                         net (fo=1, routed)           0.644    11.586    rvcpu/_IDU_io_out_bits_jumpBSrc[9]
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.468    17.781    rvcpu/clk_out3
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/C
                         clock pessimism             -0.524    17.257    
                         clock uncertainty           -0.080    17.177    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)       -0.308    16.869    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.108ns  (logic 1.937ns (13.730%)  route 12.171ns (86.270%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 17.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          1.065     9.203    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.150     9.353 r  rvcpu/WBU_io_in_bits_r_wd[7]_i_1/O
                         net (fo=3, routed)           0.511     9.864    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][7]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.328    10.192 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2/O
                         net (fo=2, routed)           0.948    11.140    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.120    11.260 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[7]_i_1/O
                         net (fo=1, routed)           0.335    11.596    rvcpu/_IDU_io_out_bits_jumpBSrc[7]
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.472    17.785    rvcpu/clk_out3
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/C
                         clock pessimism             -0.524    17.261    
                         clock uncertainty           -0.080    17.181    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.250    16.931    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.284ns  (logic 2.069ns (14.485%)  route 12.215ns (85.515%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.613    11.440    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I3_O)        0.332    11.772 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.772    rvcpu/_IDU_io_out_bits_jumpBSrc[28]
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.031    17.201    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 2.069ns (14.456%)  route 12.244ns (85.544%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.642    11.468    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.332    11.800 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.800    rvcpu/EXU_n_102
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.081    17.251    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.263ns  (logic 1.835ns (12.866%)  route 12.428ns (87.134%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 17.777 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           1.069    11.627    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.751 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.751    rvcpu/EXU_n_104
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.464    17.777    rvcpu/clk_out3
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/C
                         clock pessimism             -0.524    17.253    
                         clock uncertainty           -0.080    17.173    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.081    17.254    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 2.063ns (14.614%)  route 12.053ns (85.386%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.021     9.744    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.868 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[26]_i_3/O
                         net (fo=1, routed)           0.647    10.515    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[26]
    SLICE_X52Y74         LUT3 (Prop_lut3_I2_O)        0.150    10.665 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2/O
                         net (fo=2, routed)           0.613    11.278    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    11.604 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_1/O
                         net (fo=1, routed)           0.000    11.604    rvcpu/EXU_n_100
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)        0.031    17.201    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        14.138ns  (logic 1.861ns (13.163%)  route 12.277ns (86.837%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 17.780 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.660     9.529    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.653 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_1/O
                         net (fo=3, routed)           0.573    10.226    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][15]
    SLICE_X55Y66         LUT5 (Prop_lut5_I2_O)        0.124    10.350 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2/O
                         net (fo=2, routed)           1.126    11.475    rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I1_O)        0.150    11.625 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_1/O
                         net (fo=1, routed)           0.000    11.625    rvcpu/_IDU_io_out_bits_aluASrc[15]
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.467    17.780    rvcpu/clk_out3
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/C
                         clock pessimism             -0.524    17.256    
                         clock uncertainty           -0.080    17.176    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.075    17.251    rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        13.986ns  (logic 1.835ns (13.121%)  route 12.151ns (86.879%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           0.791    11.349    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.473 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.473    rvcpu/_IDU_io_out_bits_jumpBSrc[30]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.203    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        13.980ns  (logic 1.835ns (13.126%)  route 12.145ns (86.874%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.730     9.453    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.577 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_1/O
                         net (fo=3, routed)           0.728    10.306    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][3]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.430 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[31]_i_4/O
                         net (fo=2, routed)           0.914    11.344    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[31]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.468 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[31]_i_1/O
                         net (fo=1, routed)           0.000    11.468    rvcpu/_IDU_io_out_bits_jumpBSrc[31]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.203    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP rise@20.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        13.977ns  (logic 1.835ns (13.128%)  route 12.142ns (86.872%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.841     9.564    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.688 r  rvcpu/WBU_io_in_bits_r_wd[27]_i_1/O
                         net (fo=3, routed)           0.628    10.315    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][0]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.439 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[27]_i_3/O
                         net (fo=2, routed)           0.902    11.341    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[27]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.465 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[27]_i_1/O
                         net (fo=1, routed)           0.000    11.465    rvcpu/_IDU_io_out_bits_jumpBSrc[27]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.029    17.201    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.320    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.080    -0.521    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.338    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.140 r  clint/mtime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.140    clint/mtime_reg[8]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/C
                         clock pessimism              0.040    -0.354    
                         clock uncertainty            0.080    -0.274    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.169    clint/mtime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.129 r  clint/mtime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    clint/mtime_reg[8]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/C
                         clock pessimism              0.040    -0.354    
                         clock uncertainty            0.080    -0.274    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.169    clint/mtime_reg[10]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.373    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.080    -0.521    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.412    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.421    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.080    -0.537    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.075    -0.462    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y44         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.121    -0.355    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.080    -0.521    
    SLICE_X42Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.406    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rvcpu/EXU/csr_csrs_3_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU/csr_csrs_2_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.548    -0.631    rvcpu/EXU/clk_out3
    SLICE_X39Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_3_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  rvcpu/EXU/csr_csrs_3_2_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.411    rvcpu/EXU/csr_csrs_3_2[8]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.366 r  rvcpu/EXU/csr_csrs_2_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    rvcpu/EXU/csr_csrs_2_2[8]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.814    -0.405    rvcpu/EXU/clk_out3
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/C
                         clock pessimism             -0.214    -0.618    
                         clock uncertainty            0.080    -0.538    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.418    rvcpu/EXU/csr_csrs_2_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rvcpu/ICache/rdataReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.553    -0.626    rvcpu/ICache/clk_out3
    SLICE_X43Y62         FDRE                                         r  rvcpu/ICache/rdataReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  rvcpu/ICache/rdataReg_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.398    rvcpu/ICache/rdataReg[14]
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  rvcpu/ICache/IDU_io_in_bits_r_instruction[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    rvcpu/_ICache_io_out_bits_instruction[14]
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.820    -0.399    rvcpu/clk_out3
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/C
                         clock pessimism             -0.215    -0.613    
                         clock uncertainty            0.080    -0.533    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120    -0.413    rvcpu/IDU_io_in_bits_r_instruction_reg[14]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.388    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.343 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.343    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.830    -0.389    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.215    -0.604    
                         clock uncertainty            0.080    -0.523    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120    -0.403    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP rise@0.000ns - clk_out3_CLK_WIZ_IP_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.539    -0.640    rvcpu/clk_out3
    SLICE_X51Y74         FDRE                                         r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/Q
                         net (fo=2, routed)           0.091    -0.408    rvcpu/EXU/EXU_io_in_bits_r_jumpASrc_reg[31][24]
    SLICE_X50Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.363 r  rvcpu/EXU/EXU_io_in_bits_r_jumpASrc[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    rvcpu/_IDU_io_out_bits_jumpASrc[24]
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.804    -0.415    rvcpu/clk_out3
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/C
                         clock pessimism             -0.213    -0.627    
                         clock uncertainty            0.080    -0.547    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.121    -0.426    rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_CLK_WIZ_IP
  To Clock:  clk_out3_CLK_WIZ_IP_1

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 1.831ns (12.988%)  route 12.267ns (87.012%))
  Logic Levels:           9  (LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.219ns = ( 17.781 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.412     9.281    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.405 r  rvcpu/WBU_io_in_bits_r_wd[9]_i_1/O
                         net (fo=3, routed)           0.571     9.976    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][9]
    SLICE_X53Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.100 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2/O
                         net (fo=2, routed)           0.722    10.822    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[9]_i_2_n_0
    SLICE_X45Y66         LUT4 (Prop_lut4_I2_O)        0.120    10.942 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[9]_i_1/O
                         net (fo=1, routed)           0.644    11.586    rvcpu/_IDU_io_out_bits_jumpBSrc[9]
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.468    17.781    rvcpu/clk_out3
    SLICE_X45Y68         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]/C
                         clock pessimism             -0.524    17.257    
                         clock uncertainty           -0.080    17.177    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)       -0.308    16.869    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[9]
  -------------------------------------------------------------------
                         required time                         16.869    
                         arrival time                         -11.586    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.108ns  (logic 1.937ns (13.730%)  route 12.171ns (86.270%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.215ns = ( 17.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          1.065     9.203    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.150     9.353 r  rvcpu/WBU_io_in_bits_r_wd[7]_i_1/O
                         net (fo=3, routed)           0.511     9.864    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][7]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.328    10.192 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2/O
                         net (fo=2, routed)           0.948    11.140    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[7]_i_2_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I2_O)        0.120    11.260 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[7]_i_1/O
                         net (fo=1, routed)           0.335    11.596    rvcpu/_IDU_io_out_bits_jumpBSrc[7]
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.472    17.785    rvcpu/clk_out3
    SLICE_X47Y65         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]/C
                         clock pessimism             -0.524    17.261    
                         clock uncertainty           -0.080    17.181    
    SLICE_X47Y65         FDRE (Setup_fdre_C_D)       -0.250    16.931    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[7]
  -------------------------------------------------------------------
                         required time                         16.931    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.284ns  (logic 2.069ns (14.485%)  route 12.215ns (85.515%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.613    11.440    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X47Y74         LUT5 (Prop_lut5_I3_O)        0.332    11.772 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.772    rvcpu/_IDU_io_out_bits_jumpBSrc[28]
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X47Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.031    17.201    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.451ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 2.069ns (14.456%)  route 12.244ns (85.544%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.252     9.975    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[28]_i_4/O
                         net (fo=1, routed)           0.578    10.677    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[28]
    SLICE_X51Y72         LUT3 (Prop_lut3_I2_O)        0.150    10.827 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3/O
                         net (fo=2, routed)           0.642    11.468    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_3_n_0
    SLICE_X46Y74         LUT5 (Prop_lut5_I4_O)        0.332    11.800 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[28]_i_1/O
                         net (fo=1, routed)           0.000    11.800    rvcpu/EXU_n_102
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X46Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X46Y74         FDRE (Setup_fdre_C_D)        0.081    17.251    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  5.451    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.263ns  (logic 1.835ns (12.866%)  route 12.428ns (87.134%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 17.777 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           1.069    11.627    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.751 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.751    rvcpu/EXU_n_104
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.464    17.777    rvcpu/clk_out3
    SLICE_X46Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]/C
                         clock pessimism             -0.524    17.253    
                         clock uncertainty           -0.080    17.173    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.081    17.254    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.597ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 2.063ns (14.614%)  route 12.053ns (85.386%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          1.021     9.744    rvcpu/RegFile/EXU_io_in_bits_r_jumpBSrc_reg[18]_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.868 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[26]_i_3/O
                         net (fo=1, routed)           0.647    10.515    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc_reg[26]
    SLICE_X52Y74         LUT3 (Prop_lut3_I2_O)        0.150    10.665 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2/O
                         net (fo=2, routed)           0.613    11.278    rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_2_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.326    11.604 r  rvcpu/EXU/EXU_io_in_bits_r_aluBSrc[26]_i_1/O
                         net (fo=1, routed)           0.000    11.604    rvcpu/EXU_n_100
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.461    17.774    rvcpu/clk_out3
    SLICE_X44Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]/C
                         clock pessimism             -0.524    17.250    
                         clock uncertainty           -0.080    17.170    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)        0.031    17.201    rvcpu/EXU_io_in_bits_r_aluBSrc_reg[26]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  5.597    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        14.138ns  (logic 1.861ns (13.163%)  route 12.277ns (86.837%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 17.780 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.607     8.745    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_2/O
                         net (fo=2, routed)           0.660     9.529    rvcpu/WBU_io_in_bits_r_wd[15]_i_2_n_0
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.653 r  rvcpu/WBU_io_in_bits_r_wd[15]_i_1/O
                         net (fo=3, routed)           0.573    10.226    rvcpu/EXU/EXU_io_in_bits_r_aluASrc_reg[28][15]
    SLICE_X55Y66         LUT5 (Prop_lut5_I2_O)        0.124    10.350 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2/O
                         net (fo=2, routed)           1.126    11.475    rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_2_n_0
    SLICE_X44Y70         LUT3 (Prop_lut3_I1_O)        0.150    11.625 r  rvcpu/EXU/EXU_io_in_bits_r_aluASrc[15]_i_1/O
                         net (fo=1, routed)           0.000    11.625    rvcpu/_IDU_io_out_bits_aluASrc[15]
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.467    17.780    rvcpu/clk_out3
    SLICE_X44Y70         FDRE                                         r  rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]/C
                         clock pessimism             -0.524    17.256    
                         clock uncertainty           -0.080    17.176    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)        0.075    17.251    rvcpu/EXU_io_in_bits_r_aluASrc_reg[15]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        13.986ns  (logic 1.835ns (13.121%)  route 12.151ns (86.879%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.778     9.501    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.625 r  rvcpu/WBU_io_in_bits_r_wd[30]_i_1/O
                         net (fo=3, routed)           0.809    10.434    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][2]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[30]_i_3/O
                         net (fo=2, routed)           0.791    11.349    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[30]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.473 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[30]_i_1/O
                         net (fo=1, routed)           0.000    11.473    rvcpu/_IDU_io_out_bits_jumpBSrc[30]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.203    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        13.980ns  (logic 1.835ns (13.126%)  route 12.145ns (86.874%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.730     9.453    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.577 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_1/O
                         net (fo=3, routed)           0.728    10.306    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][3]
    SLICE_X54Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.430 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[31]_i_4/O
                         net (fo=2, routed)           0.914    11.344    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[31]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.468 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[31]_i_1/O
                         net (fo=1, routed)           0.000    11.468    rvcpu/_IDU_io_out_bits_jumpBSrc[31]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.031    17.203    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[31]
  -------------------------------------------------------------------
                         required time                         17.203    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_CLK_WIZ_IP_1 rise@20.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        13.977ns  (logic 1.835ns (13.128%)  route 12.142ns (86.872%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.712    -2.512    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_aclk
    SLICE_X59Y53         FDRE                                         r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep/Q
                         net (fo=128, routed)         4.482     2.426    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_rep_n_0
    SLICE_X32Y131        LUT6 (Prop_lut6_I2_O)        0.124     2.550 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.550    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_8_n_0
    SLICE_X32Y131        MUXF7 (Prop_muxf7_I1_O)      0.214     2.764 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2/O
                         net (fo=1, routed)           2.840     5.604    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_2_n_0
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.297     5.901 r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0/O
                         net (fo=2, routed)           0.931     6.832    rvcpu/s_axi_rdata[1]
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.124     6.956 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_8/O
                         net (fo=2, routed)           1.059     8.014    rvcpu/WBU_io_in_bits_r_wd[28]_i_8_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.138 r  rvcpu/WBU_io_in_bits_r_wd[28]_i_3/O
                         net (fo=13, routed)          0.461     8.599    rvcpu/WBU_io_in_bits_r_wd[28]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.723 r  rvcpu/WBU_io_in_bits_r_wd[31]_i_2/O
                         net (fo=25, routed)          0.841     9.564    rvcpu/WBU_io_in_bits_r_wd[31]_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.688 r  rvcpu/WBU_io_in_bits_r_wd[27]_i_1/O
                         net (fo=3, routed)           0.628    10.315    rvcpu/RegFile/EXU_io_in_bits_r_jumpASrc_reg[31][0]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.124    10.439 r  rvcpu/RegFile/EXU_io_in_bits_r_aluBSrc[27]_i_3/O
                         net (fo=2, routed)           0.902    11.341    rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc_reg[27]
    SLICE_X48Y77         LUT5 (Prop_lut5_I3_O)        0.124    11.465 r  rvcpu/EXU/EXU_io_in_bits_r_jumpBSrc[27]_i_1/O
                         net (fo=1, routed)           0.000    11.465    rvcpu/_IDU_io_out_bits_jumpBSrc[27]
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    14.215 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    16.222    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.463    17.776    rvcpu/clk_out3
    SLICE_X48Y77         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]/C
                         clock pessimism             -0.524    17.252    
                         clock uncertainty           -0.080    17.172    
    SLICE_X48Y77         FDRE (Setup_fdre_C_D)        0.029    17.201    rvcpu/EXU_io_in_bits_r_jumpBSrc_reg[27]
  -------------------------------------------------------------------
                         required time                         17.201    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  5.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.156    -0.320    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.080    -0.521    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.338    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.140 r  clint/mtime_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.140    clint/mtime_reg[8]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[8]/C
                         clock pessimism              0.040    -0.354    
                         clock uncertainty            0.080    -0.274    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.169    clint/mtime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 clint/mtime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clint/mtime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.127%)  route 0.121ns (24.873%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.394ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    clint/clk_out3
    SLICE_X45Y49         FDRE                                         r  clint/mtime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  clint/mtime_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.355    clint/mtime_reg[6]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.195 r  clint/mtime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.194    clint/mtime_reg[4]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.129 r  clint/mtime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.129    clint/mtime_reg[8]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.825    -0.394    clint/clk_out3
    SLICE_X45Y50         FDRE                                         r  clint/mtime_reg[10]/C
                         clock pessimism              0.040    -0.354    
                         clock uncertainty            0.080    -0.274    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105    -0.169    clint/mtime_reg[10]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y45         FDRE                                         r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.104    -0.373    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y45         SRLC32E                                      r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.080    -0.521    
    SLICE_X46Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109    -0.412    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.421    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.080    -0.537    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.075    -0.462    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y44         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.121    -0.355    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y45         SRL16E                                       r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.080    -0.521    
    SLICE_X42Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.406    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rvcpu/EXU/csr_csrs_3_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU/csr_csrs_2_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.548    -0.631    rvcpu/EXU/clk_out3
    SLICE_X39Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_3_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  rvcpu/EXU/csr_csrs_3_2_reg[8]/Q
                         net (fo=3, routed)           0.079    -0.411    rvcpu/EXU/csr_csrs_3_2[8]
    SLICE_X38Y69         LUT5 (Prop_lut5_I2_O)        0.045    -0.366 r  rvcpu/EXU/csr_csrs_2_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    rvcpu/EXU/csr_csrs_2_2[8]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.814    -0.405    rvcpu/EXU/clk_out3
    SLICE_X38Y69         FDRE                                         r  rvcpu/EXU/csr_csrs_2_2_reg[8]/C
                         clock pessimism             -0.214    -0.618    
                         clock uncertainty            0.080    -0.538    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.120    -0.418    rvcpu/EXU/csr_csrs_2_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 rvcpu/ICache/rdataReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.553    -0.626    rvcpu/ICache/clk_out3
    SLICE_X43Y62         FDRE                                         r  rvcpu/ICache/rdataReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  rvcpu/ICache/rdataReg_reg[14]/Q
                         net (fo=1, routed)           0.087    -0.398    rvcpu/ICache/rdataReg[14]
    SLICE_X42Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  rvcpu/ICache/IDU_io_in_bits_r_instruction[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    rvcpu/_ICache_io_out_bits_instruction[14]
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.820    -0.399    rvcpu/clk_out3
    SLICE_X42Y62         FDRE                                         r  rvcpu/IDU_io_in_bits_r_instruction_reg[14]/C
                         clock pessimism             -0.215    -0.613    
                         clock uncertainty            0.080    -0.533    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120    -0.413    rvcpu/IDU_io_in_bits_r_instruction_reg[14]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.563    -0.617    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X47Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.388    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.343 r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.343    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.830    -0.389    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X46Y48         FDRE                                         r  uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.215    -0.604    
                         clock uncertainty            0.080    -0.523    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120    -0.403    uart/AXI4_TO_AXI4Lite/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_CLK_WIZ_IP_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_CLK_WIZ_IP_1 rise@0.000ns - clk_out3_CLK_WIZ_IP rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.539    -0.640    rvcpu/clk_out3
    SLICE_X51Y74         FDRE                                         r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  rvcpu/IDU_io_in_bits_r_pc_reg[24]/Q
                         net (fo=2, routed)           0.091    -0.408    rvcpu/EXU/EXU_io_in_bits_r_jumpASrc_reg[31][24]
    SLICE_X50Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.363 r  rvcpu/EXU/EXU_io_in_bits_r_jumpASrc[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    rvcpu/_IDU_io_out_bits_jumpASrc[24]
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.804    -0.415    rvcpu/clk_out3
    SLICE_X50Y74         FDRE                                         r  rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]/C
                         clock pessimism             -0.213    -0.627    
                         clock uncertainty            0.080    -0.547    
    SLICE_X50Y74         FDRE (Hold_fdre_C_D)         0.121    -0.426    rvcpu/EXU_io_in_bits_r_jumpASrc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_CLK_WIZ_IP

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_rx
                            (input port)
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 1.487ns (31.058%)  route 3.300ns (68.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_rx (IN)
                         net (fo=0)                   0.000     0.000    io_rx
    W19                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  io_rx_IBUF_inst/O
                         net (fo=1, routed)           3.300     4.787    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.495    -2.191    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_rx
                            (input port)
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.255ns (14.647%)  route 1.483ns (85.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_rx (IN)
                         net (fo=0)                   0.000     0.000    io_rx
    W19                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  io_rx_IBUF_inst/O
                         net (fo=1, routed)           1.483     1.738    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_CLK_WIZ_IP_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_rx
                            (input port)
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 1.487ns (31.058%)  route 3.300ns (68.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_rx (IN)
                         net (fo=0)                   0.000     0.000    io_rx
    W19                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  io_rx_IBUF_inst/O
                         net (fo=1, routed)           3.300     4.787    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.495    -2.191    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_rx
                            (input port)
  Destination:            uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.255ns (14.647%)  route 1.483ns (85.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_rx (IN)
                         net (fo=0)                   0.000     0.000    io_rx
    W19                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  io_rx_IBUF_inst/O
                         net (fo=1, routed)           1.483     1.738    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.829    -0.390    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y46         FDRE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_CLK_WIZ_IP
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 4.001ns (51.184%)  route 3.816ns (48.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.668    -2.556    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y47         FDSE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDSE (Prop_fdse_C_Q)         0.456    -2.100 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.816     1.716    io_tx_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.545     5.261 r  io_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.261    io_tx
    W18                                                               r  io_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.387ns (49.534%)  route 1.413ns (50.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y47         FDSE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.413     0.936    io_tx_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.246     2.182 r  io_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.182    io_tx
    W18                                                               r  io_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_CLK_WIZ_IP_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 4.001ns (51.184%)  route 3.816ns (48.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -9.282    -6.525 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.200    -4.325    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.668    -2.556    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y47         FDSE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDSE (Prop_fdse_C_Q)         0.456    -2.100 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.816     1.716    io_tx_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.545     5.261 r  io_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.261    io_tx
    W18                                                               r  io_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.387ns (49.534%)  route 1.413ns (50.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.576    -1.917 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.711    -1.205    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.562    -0.618    uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X48Y47         FDSE                                         r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.477 r  uart/uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.413     0.936    io_tx_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.246     2.182 r  io_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.182    io_tx
    W18                                                               r  io_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CLK_WIZ_IP
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_WIZ_IP'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pll/pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 0.029ns (1.660%)  route 1.718ns (98.340%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_WIZ_IP fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clock (IN)
                         net (fo=0)                   0.000     4.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.903     1.984 f  pll/pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.768     2.752    pll/pll/inst/clkfbout_CLK_WIZ_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.781 f  pll/pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.950     3.731    pll/pll/inst/clkfbout_buf_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_WIZ_IP'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pll/pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 0.091ns (2.339%)  route 3.799ns (97.661%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clkfbout_CLK_WIZ_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.792    -1.895    pll/pll/inst/clkfbout_buf_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CLK_WIZ_IP_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_WIZ_IP_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pll/pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 0.029ns (1.660%)  route 1.718ns (98.340%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_WIZ_IP_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clock (IN)
                         net (fo=0)                   0.000     4.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     4.406 f  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     4.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.903     1.984 f  pll/pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.768     2.752    pll/pll/inst/clkfbout_CLK_WIZ_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.781 f  pll/pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.950     3.731    pll/pll/inst/clkfbout_buf_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CLK_WIZ_IP_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pll/pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 0.091ns (2.339%)  route 3.799ns (97.661%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clkfbout_CLK_WIZ_IP
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.792    -1.895    pll/pll/inst/clkfbout_buf_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_CLK_WIZ_IP

Max Delay           408 Endpoints
Min Delay           408 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.544ns  (logic 1.617ns (10.405%)  route 13.927ns (89.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.978    15.544    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y8          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.622    -2.065    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.436ns  (logic 1.617ns (10.478%)  route 13.819ns (89.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.870    15.436    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y9          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.623    -2.064    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.138ns  (logic 1.617ns (10.685%)  route 13.520ns (89.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.571    15.138    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y7          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.618    -2.069    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.042ns  (logic 1.617ns (10.752%)  route 13.425ns (89.248%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.476    15.042    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y28         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.695    -1.992    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y28         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.976ns  (logic 1.617ns (10.800%)  route 13.359ns (89.200%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.409    14.976    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y27         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.691    -1.996    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y27         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.788ns  (logic 1.617ns (10.937%)  route 13.170ns (89.063%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.221    14.788    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y6          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.613    -2.074    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y6          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.452ns  (logic 1.617ns (11.192%)  route 12.834ns (88.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.885    14.452    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y26         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.686    -2.001    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.381ns  (logic 1.617ns (11.247%)  route 12.763ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.814    14.381    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y5          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.608    -2.079    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.374ns  (logic 1.617ns (11.252%)  route 12.757ns (88.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.808    14.374    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y23         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.819    -1.868    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y23         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.205ns  (logic 1.617ns (11.386%)  route 12.588ns (88.614%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.638    14.205    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y25         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.811    -1.876    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y25         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvcpu/ICache/readCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.518ns  (logic 0.276ns (10.975%)  route 2.242ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=5, routed)           2.127     2.358    rvcpu/ICache/reset_IBUF
    SLICE_X52Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.403 r  rvcpu/ICache/readCount[0]_i_1/O
                         net (fo=1, routed)           0.115     2.518    rvcpu/ICache/readCount[0]_i_1_n_0
    SLICE_X52Y57         FDRE                                         r  rvcpu/ICache/readCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.819    -0.400    rvcpu/ICache/clk_out3
    SLICE_X52Y57         FDRE                                         r  rvcpu/ICache/readCount_reg[0]/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/IFU/pc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.045ns (1.707%)  route 2.592ns (98.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.211     2.637    rvcpu/IFU/_GEN
    SLICE_X52Y65         FDRE                                         r  rvcpu/IFU/pc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.814    -0.405    rvcpu/IFU/clk_out3
    SLICE_X52Y65         FDRE                                         r  rvcpu/IFU/pc_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvcpu/ICache/readCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.794ns  (logic 0.321ns (11.503%)  route 2.473ns (88.497%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=5, routed)           2.206     2.437    rvcpu/ICache/reset_IBUF
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.045     2.482 f  rvcpu/ICache/readCount[2]_i_2/O
                         net (fo=1, routed)           0.267     2.749    rvcpu/ICache/readCount[2]_i_2_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.045     2.794 r  rvcpu/ICache/readCount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.794    rvcpu/ICache/readCount[2]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  rvcpu/ICache/readCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.819    -0.400    rvcpu/ICache/clk_out3
    SLICE_X50Y58         FDRE                                         r  rvcpu/ICache/readCount_reg[2]/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.799ns  (logic 0.042ns (1.501%)  route 2.757ns (98.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.042     2.423 f  pll/Mem_i_1/O
                         net (fo=140, routed)         0.376     2.799    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X3Y13         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.880    -0.338    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/s_aclk
    RAMB36_X3Y13         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/WBU_io_in_valid_REG_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.807ns  (logic 0.045ns (1.603%)  route 2.762ns (98.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.381     2.807    rvcpu/_GEN
    SLICE_X56Y63         FDRE                                         r  rvcpu/WBU_io_in_valid_REG_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.842    -0.377    rvcpu/clk_out3
    SLICE_X56Y63         FDRE                                         r  rvcpu/WBU_io_in_valid_REG_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/ICache/cacheBlocksValid_0_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.045ns (1.572%)  route 2.817ns (98.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.436     2.862    rvcpu/ICache/_GEN
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_0_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/ICache/clk_out3
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_0_0_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/ICache/cacheBlocksValid_1_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.045ns (1.572%)  route 2.817ns (98.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.436     2.862    rvcpu/ICache/_GEN
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_1_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/ICache/clk_out3
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_1_0_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/ICache/rdataValid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.045ns (1.572%)  route 2.817ns (98.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.436     2.862    rvcpu/ICache/_GEN
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/rdataValid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/ICache/clk_out3
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/rdataValid_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/IDU_io_in_valid_REG_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.915ns  (logic 0.045ns (1.544%)  route 2.870ns (98.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.489     2.915    rvcpu/_GEN
    SLICE_X49Y60         FDRE                                         r  rvcpu/IDU_io_in_valid_REG_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.822    -0.397    rvcpu/clk_out3
    SLICE_X49Y60         FDRE                                         r  rvcpu/IDU_io_in_valid_REG_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/EXU_io_in_valid_REG_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.915ns  (logic 0.045ns (1.544%)  route 2.870ns (98.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.490     2.915    rvcpu/_GEN
    SLICE_X51Y61         FDRE                                         r  rvcpu/EXU_io_in_valid_REG_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/clk_out3
    SLICE_X51Y61         FDRE                                         r  rvcpu/EXU_io_in_valid_REG_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_CLK_WIZ_IP_1

Max Delay           408 Endpoints
Min Delay           408 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.544ns  (logic 1.617ns (10.405%)  route 13.927ns (89.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.978    15.544    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y8          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.622    -2.065    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.436ns  (logic 1.617ns (10.478%)  route 13.819ns (89.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.870    15.436    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y9          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.623    -2.064    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.138ns  (logic 1.617ns (10.685%)  route 13.520ns (89.315%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.571    15.138    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y7          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.618    -2.069    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.042ns  (logic 1.617ns (10.752%)  route 13.425ns (89.248%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.476    15.042    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y28         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.695    -1.992    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y28         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.976ns  (logic 1.617ns (10.800%)  route 13.359ns (89.200%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.409    14.976    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y27         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.691    -1.996    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y27         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.788ns  (logic 1.617ns (10.937%)  route 13.170ns (89.063%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         8.221    14.788    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y6          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.613    -2.074    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y6          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.452ns  (logic 1.617ns (11.192%)  route 12.834ns (88.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.885    14.452    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X2Y26         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.686    -2.001    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y26         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.381ns  (logic 1.617ns (11.247%)  route 12.763ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.814    14.381    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X0Y5          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.608    -2.079    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.374ns  (logic 1.617ns (11.252%)  route 12.757ns (88.748%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.808    14.374    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y23         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.819    -1.868    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y23         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.205ns  (logic 1.617ns (11.386%)  route 12.588ns (88.614%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=5, routed)           4.949     6.413    pll/reset_IBUF
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.154     6.567 f  pll/Mem_i_1/O
                         net (fo=140, routed)         7.638    14.205    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y25         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.346    -5.785 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.007    -3.778    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        1.811    -1.876    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y25         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvcpu/ICache/readCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.518ns  (logic 0.276ns (10.975%)  route 2.242ns (89.025%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=5, routed)           2.127     2.358    rvcpu/ICache/reset_IBUF
    SLICE_X52Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.403 r  rvcpu/ICache/readCount[0]_i_1/O
                         net (fo=1, routed)           0.115     2.518    rvcpu/ICache/readCount[0]_i_1_n_0
    SLICE_X52Y57         FDRE                                         r  rvcpu/ICache/readCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.819    -0.400    rvcpu/ICache/clk_out3
    SLICE_X52Y57         FDRE                                         r  rvcpu/ICache/readCount_reg[0]/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/IFU/pc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.637ns  (logic 0.045ns (1.707%)  route 2.592ns (98.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.211     2.637    rvcpu/IFU/_GEN
    SLICE_X52Y65         FDRE                                         r  rvcpu/IFU/pc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.814    -0.405    rvcpu/IFU/clk_out3
    SLICE_X52Y65         FDRE                                         r  rvcpu/IFU/pc_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvcpu/ICache/readCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.794ns  (logic 0.321ns (11.503%)  route 2.473ns (88.497%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=5, routed)           2.206     2.437    rvcpu/ICache/reset_IBUF
    SLICE_X52Y58         LUT4 (Prop_lut4_I2_O)        0.045     2.482 f  rvcpu/ICache/readCount[2]_i_2/O
                         net (fo=1, routed)           0.267     2.749    rvcpu/ICache/readCount[2]_i_2_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I4_O)        0.045     2.794 r  rvcpu/ICache/readCount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.794    rvcpu/ICache/readCount[2]_i_1_n_0
    SLICE_X50Y58         FDRE                                         r  rvcpu/ICache/readCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.819    -0.400    rvcpu/ICache/clk_out3
    SLICE_X50Y58         FDRE                                         r  rvcpu/ICache/readCount_reg[2]/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.799ns  (logic 0.042ns (1.501%)  route 2.757ns (98.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I0_O)        0.042     2.423 f  pll/Mem_i_1/O
                         net (fo=140, routed)         0.376     2.799    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X3Y13         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.880    -0.338    bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/s_aclk
    RAMB36_X3Y13         RAMB36E1                                     r  bram/Mem/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/WBU_io_in_valid_REG_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.807ns  (logic 0.045ns (1.603%)  route 2.762ns (98.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.381     2.807    rvcpu/_GEN
    SLICE_X56Y63         FDRE                                         r  rvcpu/WBU_io_in_valid_REG_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.842    -0.377    rvcpu/clk_out3
    SLICE_X56Y63         FDRE                                         r  rvcpu/WBU_io_in_valid_REG_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/ICache/cacheBlocksValid_0_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.045ns (1.572%)  route 2.817ns (98.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.436     2.862    rvcpu/ICache/_GEN
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_0_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/ICache/clk_out3
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_0_0_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/ICache/cacheBlocksValid_1_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.045ns (1.572%)  route 2.817ns (98.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.436     2.862    rvcpu/ICache/_GEN
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_1_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/ICache/clk_out3
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/cacheBlocksValid_1_0_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/ICache/rdataValid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.862ns  (logic 0.045ns (1.572%)  route 2.817ns (98.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.436     2.862    rvcpu/ICache/_GEN
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/rdataValid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/ICache/clk_out3
    SLICE_X51Y60         FDRE                                         r  rvcpu/ICache/rdataValid_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/IDU_io_in_valid_REG_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.915ns  (logic 0.045ns (1.544%)  route 2.870ns (98.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.489     2.915    rvcpu/_GEN
    SLICE_X49Y60         FDRE                                         r  rvcpu/IDU_io_in_valid_REG_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.822    -0.397    rvcpu/clk_out3
    SLICE_X49Y60         FDRE                                         r  rvcpu/IDU_io_in_valid_REG_reg/C

Slack:                    inf
  Source:                 pll/pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            rvcpu/EXU_io_in_valid_REG_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_CLK_WIZ_IP_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.915ns  (logic 0.045ns (1.544%)  route 2.870ns (98.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV                    0.000     0.000 f  pll/pll/inst/plle2_adv_inst/LOCKED
                         net (fo=4, routed)           2.381     2.381    pll/locked
    SLICE_X52Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.426 r  pll/pc[0]_i_1/O
                         net (fo=114, routed)         0.490     2.915    rvcpu/_GEN
    SLICE_X51Y61         FDRE                                         r  rvcpu/EXU_io_in_valid_REG_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_CLK_WIZ_IP_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    pll/pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pll/pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    pll/pll/inst/clk_in1_CLK_WIZ_IP
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.903    -2.016 r  pll/pll/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.768    -1.248    pll/pll/inst/clk_out3_CLK_WIZ_IP
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  pll/pll/inst/clkout3_buf/O
                         net (fo=2232, routed)        0.818    -0.401    rvcpu/clk_out3
    SLICE_X51Y61         FDRE                                         r  rvcpu/EXU_io_in_valid_REG_reg/C





