RADEON_CRTC_EXT_DISP_EN	,	V_191
RADEON_P2PLL_PVG_SHIFT	,	V_250
fp_vert_stretch	,	V_29
radeon_encoder_lvds	,	V_228
DRM_MODE_DPMS_STANDBY	,	V_112
RADEON_FP_V_SYNC_STRT_WID	,	V_81
dev	,	V_6
rmx_type	,	V_59
vram_start	,	V_146
pixclks_cntl	,	V_242
hscale	,	V_19
RADEON_PPLL_RESET	,	V_269
state	,	V_121
drm_vblank_pre_modeset	,	F_19
radeon_crtc_set_base	,	F_20
defined	,	F_42
radeon_crtc_dpms	,	F_14
unlikely	,	F_27
crtc_tile_x0_y0	,	V_132
RADEON_PPLL_ATOMIC_UPDATE_W	,	V_87
DRM_MODE_DPMS_OFF	,	V_114
crtc_h_sync_strt_wid	,	V_167
"Wrote: rd=%d, fd=%d, pd=%d\n"	,	L_9
RADEON_PPLL_ATOMIC_UPDATE_R	,	V_86
adjusted_mode	,	V_280
ref_freq	,	V_91
fp_horz_vert_active	,	V_30
radeon_legacy_tv_adjust_crtc_reg	,	F_39
radeon_restore_common_regs	,	F_6
crtc_offset	,	V_12
atomic	,	V_122
uint8_t	,	T_2
CHIP_RS100	,	V_43
drm_vblank_post_modeset	,	F_17
gen_cntl_reg	,	V_137
RADEON_PIX2CLK_SRC_SEL_MASK	,	V_244
rbo	,	V_129
RADEON_VERT_STRETCH_BLEND	,	V_69
RADEON_VERT_STRETCH_ENABLE	,	V_68
hdisplay	,	V_16
freq	,	V_206
RADEON_P2PLL_SLEEP	,	V_257
radeon_bo_pin	,	F_28
is_tv	,	V_170
ref_div	,	V_92
encoder_type	,	V_223
RREG32	,	F_5
radeon_pll2_write_update	,	F_12
rdev	,	V_8
reference_freq	,	V_241
RADEON_P2PLL_FB0_DIV_MASK	,	V_254
radeon_crtc_scaling_mode_fixup	,	F_49
RADEON_HORZ_STRETCH_ENABLE	,	V_65
R300_PPLL_REF_DIV_ACC_SHIFT	,	V_276
drm_crtc	,	V_1
RADEON_FP_VERT_STRETCH	,	V_36
to_radeon_encoder	,	F_37
old_fb	,	V_118
RADEON_HORZ_STRETCH_BLEND	,	V_64
radeon_overscan_setup	,	F_1
RADEON_CRTC_OFFSET	,	V_162
i	,	V_84
uint32_t	,	T_4
RADEON_CRTC2_HSYNC_DIS	,	V_99
crtc_hblank_start	,	V_74
MacModel	,	V_238
RMX_CENTER	,	V_70
r	,	V_139
crtc_vblank_start	,	V_76
htotal_cntl	,	V_211
R300_CRTC_MICRO_TILE_BUFFER_DIS	,	V_151
gem_to_radeon_bo	,	F_25
CHIP_RS200	,	V_44
x	,	V_115
y	,	V_116
RADEON_TILING_MACRO	,	V_149
DRM_DEBUG_KMS	,	F_23
RADEON_DISPLAY_BASE_ADDR	,	V_158
crtc_v_total_disp	,	V_168
radeon_device	,	V_7
mdelay	,	F_45
mode_set_atomic	,	V_120
disp_merge_cntl	,	V_190
RADEON_VCLK_SRC_SEL_MASK	,	V_267
to_radeon_framebuffer	,	F_24
RADEON_DISP_RGB_OFFSET_EN	,	V_197
hsync_wid	,	V_21
WREG32_PLL	,	F_44
RADEON_PLL_LEGACY	,	V_220
drm_gem_object	,	V_126
hsync_start	,	V_23
native_mode	,	V_35
RADEON_CRTC_TILE_EN	,	V_153
RADEON_PIX2CLK_SRC_SEL_P2PLLCLK	,	V_245
R300_CRTC_X_Y_MODE_EN	,	V_150
info	,	V_237
drm_display_mode	,	V_3
radeon_crtc_mode_fixup	,	F_48
RADEON_FP_HORZ_STRETCH	,	V_39
crtci	,	V_281
DRM_MODE_FLAG_NHSYNC	,	V_51
byteshift	,	V_154
"Wrote: 0x%08x 0x%08x 0x%08x (0x%08x)\n"	,	L_8
radeon_legacy_rmx_mode_set	,	F_4
p2pll	,	V_218
radeon_legacy_tv_adjust_pll2	,	F_43
radeon_legacy_tv_adjust_pll1	,	F_46
radeon_crtc_prepare	,	F_51
radeon_bo_unpin	,	F_33
DRM_ERROR	,	F_31
pll_ref_div	,	V_209
crtc_pitch	,	V_133
RADEON_P2PLL_REF_DIV	,	V_88
RADEON_FP_HORZ_VERT_ACTIVE	,	V_79
fb	,	V_119
RADEON_GEM_DOMAIN_VRAM	,	V_141
RADEON_P2PLL_RESET	,	V_248
RADEON_VCLK_SRC_SEL_PPLLCLK	,	V_279
DRM_MODE_DPMS_ON	,	V_104
RADEON_HTOTAL_CNTL	,	V_277
RADEON_P2PLL_REF_DIV_MASK	,	V_252
WREG32	,	F_3
RADEON_PPLL_POST3_DIV_MASK	,	V_261
is_atom_bios	,	V_227
RADEON_PIX2CLK_SRC_SEL_CPUCLK	,	V_246
RADEON_P2PLL_DIV_0	,	V_253
p1pll	,	V_219
radeon_pll_write_update	,	F_9
crtc_hsync_end	,	V_48
divider	,	V_214
fp_crtc_h_total_disp	,	V_32
radeon_bo	,	V_128
mask	,	V_95
RADEON_XCRT_CNT_EN	,	V_195
vdisplay	,	V_18
crtc_vsync_end	,	V_55
fp_v_sync_strt_wid	,	V_33
reference_div	,	V_204
DRM_MODE_ENCODER_LVDS	,	V_226
legacy_helper_funcs	,	V_283
RADEON_FP_CRTC_H_TOTAL_DISP	,	V_82
RADEON_CRTC_VSTAT_MODE_MASK	,	V_157
DRM_MODE_ENCODER_DAC	,	V_224
RADEON_CRTC_PITCH	,	V_163
dev_private	,	V_9
R300_CRTC_MACRO_TILE_EN	,	V_152
disp2_merge_cntl	,	V_175
RADEON_CRTC_AUTO_VERT_CENTER_EN	,	V_72
obj	,	V_127
RMX_FULL	,	V_60
RADEON_OVR_WID_TOP_BOTTOM	,	V_14
radeon_set_crtc_timing	,	F_35
family	,	V_42
CHIP_RS480	,	V_183
RADEON_VCLK_SRC_SEL_CPUCLK	,	V_266
base	,	V_130
RADEON_HORZ_FP_LOOP_STRETCH	,	V_40
DRM_MODE_FLAG_INTERLACE	,	V_180
uint64_t	,	T_5
RADEON_FP_H2_SYNC_STRT_WID	,	V_186
crtc_hdisplay	,	V_47
RADEON_CRTC2_EN	,	V_107
panel_post_divider	,	V_234
bits_per_pixel	,	V_140
radeon_set_pll	,	F_40
RADEON_CRTC_DISPLAY_DIS	,	V_101
xres	,	V_15
radeon_pll_wait_for_read_update_complete	,	F_7
drm_device	,	V_5
RADEON_HTOTAL2_CNTL	,	V_256
RADEON_CRTC_DBL_SCAN_EN	,	V_192
RADEON_OVR_CLR	,	V_11
crtc_h_total_disp	,	V_166
frac_fb_div	,	V_203
post_divs	,	V_217
RADEON_P2PLL_POST0_DIV_MASK	,	V_255
RADEON_CRTC_MORE_CNTL	,	V_78
pitch	,	V_147
RADEON_CRTC_EXT_CNTL	,	V_111
RADEON_CRTC2_CSYNC_EN	,	V_179
RADEON_CRTC2_DISP_REQ_EN_B	,	V_100
R300_PPLL_REF_DIV_ACC_MASK	,	V_275
panel_fb_divider	,	V_233
radeon_crtc_commit	,	F_52
RADEON_CRTC_AUTO_HORZ_CENTER_EN	,	V_71
"trying to scanout microtiled buffer\n"	,	L_3
RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN	,	V_148
radeon_compute_pll_gain	,	F_13
radeon_bo_get_tiling_flags	,	F_30
encoder	,	V_165
crtc_vdisplay	,	V_54
fb_div	,	V_93
R300_CRTC_TILE_X0_Y0	,	V_160
crtc	,	V_2
__powerpc__	,	V_236
pll_gain	,	V_207
ASIC_IS_R300	,	F_32
RADEON_FP_V2_SYNC_STRT_WID	,	V_187
RADEON_CRTC2_H_TOTAL_DISP	,	V_282
RADEON_CRTC_CSYNC_EN	,	V_193
RADEON_CRTC_HSYNC_DIS	,	V_103
fp_crtc_v_total_disp	,	V_34
DRM_INFO	,	F_38
RADEON_P2PLL_ATOMIC_UPDATE_R	,	V_89
RADEON_PPLL_PVG_MASK	,	V_273
RADEON_PLL_DIV_SEL	,	V_264
RADEON_CLOCK_CNTL_INDEX	,	V_263
use_bios_dividers	,	V_231
post_divider	,	V_205
flags	,	V_50
target_fb	,	V_125
vscale	,	V_20
RADEON_CRTC2_DISP_DIS	,	V_97
RADEON_DISP_MERGE_CNTL	,	V_196
RADEON_CRTC2_DBL_SCAN_EN	,	V_177
RADEON_CRTC_V_SYNC_STRT_WID	,	V_201
enabled	,	V_105
pll_fb_post_div	,	V_210
radeon_fb	,	V_124
crtc_vtotal	,	V_53
post_div	,	V_216
drm_crtc_helper_add	,	F_54
RADEON_HORZ_AUTO_RATIO_INC	,	V_41
RADEON_DISP2_MERGE_CNTL	,	V_184
blank_width	,	V_24
RADEON_CRTC2_VSYNC_DIS	,	V_98
RADEON_CRTC_H_TOTAL_DISP	,	V_198
"Wrote2: 0x%08x 0x%08x 0x%08x (0x%08x)\n"	,	L_6
RADEON_P2PLL_ATOMIC_UPDATE_W	,	V_90
"Mode need scaling but only first crtc can do that.\n"	,	L_10
crtc_hblank_end	,	V_73
crtc_hsync_start	,	V_49
RADEON_PPLL_ATOMIC_UPDATE_EN	,	V_270
EINVAL	,	V_142
RADEON_PPLL_FB3_DIV_MASK	,	V_262
radeon_crtc_load_lut	,	F_18
crtc_gen_cntl	,	V_188
RADEON_PLL_PREFER_HIGH_FB_DIV	,	V_221
crtc_vsync_start	,	V_56
RADEON_PPLL_REF_DIV	,	V_85
fp_h_sync_strt_wid	,	V_31
DRM_MODE_FLAG_NVSYNC	,	V_57
RADEON_TILING_MICRO	,	V_143
RADEON_VERT_STRETCH_RATIO_MASK	,	V_67
vsync_wid	,	V_22
"\n"	,	L_1
RADEON_CRTC2_GEN_CNTL	,	V_106
RADEON_PPLL_REF_DIV_MASK	,	V_259
radeon_crtc_do_set_base	,	F_21
RADEON_P2PLL_CNTL	,	V_247
RADEON_HORZ_STRETCH_RATIO_MASK	,	V_63
RADEON_PLL_NO_ODD_POST_DIV	,	V_225
mode	,	V_4
crtc_offset_cntl	,	V_131
drm_encoder	,	V_164
radeon_pll	,	V_212
RADEON_PLL_USE_REF_DIV	,	V_235
r100_pll_errata_after_index	,	F_47
u32	,	T_1
mc	,	V_145
RADEON_VERT_STRETCH_RATIO_MAX	,	V_66
radeon_pm_compute_clocks	,	F_15
tiling_flags	,	V_135
RADEON_MAC_IBOOK	,	V_239
RADEON_PPLL_CNTL	,	V_268
WREG32_PLL_P	,	F_10
radeon_crtc	,	V_10
to_radeon_crtc	,	F_2
tile_addr	,	V_155
RREG32_PLL	,	F_8
radeon_crtc_set_base_atomic	,	F_22
RADEON_PPLL_DIV_3	,	V_260
offset	,	V_156
RADEON_CRTC_V_TOTAL_DISP	,	V_200
RMX_OFF	,	V_77
radeon_encoder	,	V_171
crtc_htotal	,	V_46
RADEON_CRTC_OFFSET_CNTL	,	V_161
format	,	V_136
WREG32_P	,	F_16
lvds	,	V_229
RADEON_CRTC2_INTERLACE_EN	,	V_181
RADEON_OVR_WID_LEFT_RIGHT	,	V_13
use_bios_divs	,	V_208
RADEON_CRTC_H_SYNC_POL	,	V_52
gen_cntl_val	,	V_138
panel_ref_divider	,	V_232
"dc=%u, fd=%d, rd=%d, pd=%d\n"	,	L_5
crtc_more_cntl	,	V_27
uint16_t	,	T_3
RADEON_IS_MOBILITY	,	V_258
fp_horz_stretch	,	V_28
DRM_MODE_FLAG_CSYNC	,	V_178
vcoFreq	,	V_94
RADEON_VERT_STRETCH_RESERVED	,	V_37
crtc_v_sync_strt_wid	,	V_169
RADEON_VERT_AUTO_RATIO_INC	,	V_38
CHIP_RS300	,	V_274
RADEON_VCLK_ECP_CNTL	,	V_265
list_for_each_entry	,	F_36
RADEON_PPLL_VGA_ATOMIC_UPDATE_EN	,	V_271
yres	,	V_17
RADEON_CRTC_V_SYNC_POL	,	V_58
pitch_pixels	,	V_134
RADEON_PIXCLKS_CNTL	,	V_243
legacy_display_base_addr	,	V_144
bitvalue	,	V_215
RADEON_CRTC_H_CUTOFF_ACTIVE_EN	,	V_45
ATOM_DEVICE_TV_SUPPORT	,	V_173
CHIP_RS400	,	V_182
scale	,	V_25
RADEON_PLL_PREFER_LOW_REF_DIV	,	V_222
RMX_ASPECT	,	V_61
drm_framebuffer	,	V_117
crtc_ext_cntl	,	V_189
htotal	,	V_240
RADEON_DISP2_RGB_OFFSET_EN	,	V_185
enc_priv	,	V_230
"crtc %d is connected to a TV\n"	,	L_4
radeon_compute_pll_legacy	,	F_41
radeon_bo_reserve	,	F_26
RADEON_PPLL_PVG_SHIFT	,	V_272
RADEON_HORZ_STRETCH_RATIO_MAX	,	V_62
inc	,	V_26
RADEON_CRTC_EN	,	V_109
crtc_vblank_end	,	V_75
DRM_MODE_DPMS_SUSPEND	,	V_113
radeon_bandwidth_update	,	F_34
RADEON_CRTC_DISP_REQ_EN_B	,	V_110
RADEON_PPLL_SLEEP	,	V_278
RADEON_CRTC_INTERLACE_EN	,	V_194
crtc2_gen_cntl	,	V_174
RADEON_P2PLL_ATOMIC_UPDATE_EN	,	V_249
radeon_pll2_wait_for_read_update_complete	,	F_11
radeon_framebuffer	,	V_123
radeon_crtc_mode_set	,	F_50
R300_CRTC2_TILE_X0_Y0	,	V_159
"Wrote2: rd=%u, fd=%u, pd=%u\n"	,	L_7
feedback_div	,	V_202
pll	,	V_213
RADEON_CRTC_VSYNC_DIS	,	V_102
RADEON_FP_CRTC_V_TOTAL_DISP	,	V_83
"No FB bound\n"	,	L_2
radeon_bo_unreserve	,	F_29
RADEON_P2PLL_PVG_MASK	,	V_251
active_device	,	V_172
crtc_id	,	V_96
RADEON_CRTC_GEN_CNTL	,	V_108
DRM_MODE_FLAG_DBLSCAN	,	V_176
RADEON_CRTC_H_SYNC_STRT_WID	,	V_199
radeon_legacy_init_crtc	,	F_53
RADEON_FP_H_SYNC_STRT_WID	,	V_80
