var group__Parts =
[
    [ "EFR32MG12P433F1024GL125", "group__EFR32MG12P433F1024GL125.html", "group__EFR32MG12P433F1024GL125" ],
    [ "EFR32MG12P_ACMP", "group__EFR32MG12P__ACMP.html", "group__EFR32MG12P__ACMP" ],
    [ "EFR32MG12P_ACMP_BitFields", "group__EFR32MG12P__ACMP__BitFields.html", "group__EFR32MG12P__ACMP__BitFields" ],
    [ "EFR32MG12P_ADC", "group__EFR32MG12P__ADC.html", "group__EFR32MG12P__ADC" ],
    [ "EFR32MG12P_ADC_BitFields", "group__EFR32MG12P__ADC__BitFields.html", "group__EFR32MG12P__ADC__BitFields" ],
    [ "EFR32MG12P_AF_Pins", "group__EFR32MG12P__AF__Pins.html", "group__EFR32MG12P__AF__Pins" ],
    [ "EFR32MG12P_AF_Ports", "group__EFR32MG12P__AF__Ports.html", "group__EFR32MG12P__AF__Ports" ],
    [ "EFR32MG12P_CMU", "group__EFR32MG12P__CMU.html", "group__EFR32MG12P__CMU" ],
    [ "EFR32MG12P_CMU_BitFields", "group__EFR32MG12P__CMU__BitFields.html", "group__EFR32MG12P__CMU__BitFields" ],
    [ "EFR32MG12P_CRYOTIMER", "group__EFR32MG12P__CRYOTIMER.html", "group__EFR32MG12P__CRYOTIMER" ],
    [ "EFR32MG12P_CRYOTIMER_BitFields", "group__EFR32MG12P__CRYOTIMER__BitFields.html", "group__EFR32MG12P__CRYOTIMER__BitFields" ],
    [ "EFR32MG12P_CRYPTO", "group__EFR32MG12P__CRYPTO.html", "group__EFR32MG12P__CRYPTO" ],
    [ "EFR32MG12P_CRYPTO_BitFields", "group__EFR32MG12P__CRYPTO__BitFields.html", "group__EFR32MG12P__CRYPTO__BitFields" ],
    [ "EFR32MG12P_CSEN", "group__EFR32MG12P__CSEN.html", "group__EFR32MG12P__CSEN" ],
    [ "EFR32MG12P_CSEN_BitFields", "group__EFR32MG12P__CSEN__BitFields.html", "group__EFR32MG12P__CSEN__BitFields" ],
    [ "EFR32MG12P_DEVINFO", "group__EFR32MG12P__DEVINFO.html", "group__EFR32MG12P__DEVINFO" ],
    [ "EFR32MG12P_DEVINFO_BitFields", "group__EFR32MG12P__DEVINFO__BitFields.html", "group__EFR32MG12P__DEVINFO__BitFields" ],
    [ "EFR32MG12P_DMAREQ_BitFields", "group__EFR32MG12P__DMAREQ__BitFields.html", "group__EFR32MG12P__DMAREQ__BitFields" ],
    [ "EFR32MG12P_DMA_DESCRIPTOR", "group__EFR32MG12P__DMA__DESCRIPTOR.html", "group__EFR32MG12P__DMA__DESCRIPTOR" ],
    [ "EFR32MG12P_EMU", "group__EFR32MG12P__EMU.html", "group__EFR32MG12P__EMU" ],
    [ "EFR32MG12P_EMU_BitFields", "group__EFR32MG12P__EMU__BitFields.html", "group__EFR32MG12P__EMU__BitFields" ],
    [ "EFR32MG12P_ETM", "group__EFR32MG12P__ETM.html", "group__EFR32MG12P__ETM" ],
    [ "EFR32MG12P_ETM_BitFields", "group__EFR32MG12P__ETM__BitFields.html", "group__EFR32MG12P__ETM__BitFields" ],
    [ "EFR32MG12P_FPUEH", "group__EFR32MG12P__FPUEH.html", "group__EFR32MG12P__FPUEH" ],
    [ "EFR32MG12P_FPUEH_BitFields", "group__EFR32MG12P__FPUEH__BitFields.html", "group__EFR32MG12P__FPUEH__BitFields" ],
    [ "EFR32MG12P_GPCRC", "group__EFR32MG12P__GPCRC.html", "group__EFR32MG12P__GPCRC" ],
    [ "EFR32MG12P_GPCRC_BitFields", "group__EFR32MG12P__GPCRC__BitFields.html", "group__EFR32MG12P__GPCRC__BitFields" ],
    [ "EFR32MG12P_GPIO", "group__EFR32MG12P__GPIO.html", "group__EFR32MG12P__GPIO" ],
    [ "EFR32MG12P_GPIO_BitFields", "group__EFR32MG12P__GPIO__BitFields.html", "group__EFR32MG12P__GPIO__BitFields" ],
    [ "EFR32MG12P_I2C", "group__EFR32MG12P__I2C.html", "group__EFR32MG12P__I2C" ],
    [ "EFR32MG12P_I2C_BitFields", "group__EFR32MG12P__I2C__BitFields.html", "group__EFR32MG12P__I2C__BitFields" ],
    [ "EFR32MG12P_IDAC", "group__EFR32MG12P__IDAC.html", "group__EFR32MG12P__IDAC" ],
    [ "EFR32MG12P_IDAC_BitFields", "group__EFR32MG12P__IDAC__BitFields.html", "group__EFR32MG12P__IDAC__BitFields" ],
    [ "EFR32MG12P_LDMA", "group__EFR32MG12P__LDMA.html", "group__EFR32MG12P__LDMA" ],
    [ "EFR32MG12P_LDMA_BitFields", "group__EFR32MG12P__LDMA__BitFields.html", "group__EFR32MG12P__LDMA__BitFields" ],
    [ "EFR32MG12P_LESENSE", "group__EFR32MG12P__LESENSE.html", "group__EFR32MG12P__LESENSE" ],
    [ "EFR32MG12P_LESENSE_BitFields", "group__EFR32MG12P__LESENSE__BitFields.html", "group__EFR32MG12P__LESENSE__BitFields" ],
    [ "EFR32MG12P_LETIMER", "group__EFR32MG12P__LETIMER.html", "group__EFR32MG12P__LETIMER" ],
    [ "EFR32MG12P_LETIMER_BitFields", "group__EFR32MG12P__LETIMER__BitFields.html", "group__EFR32MG12P__LETIMER__BitFields" ],
    [ "EFR32MG12P_LEUART", "group__EFR32MG12P__LEUART.html", "group__EFR32MG12P__LEUART" ],
    [ "EFR32MG12P_LEUART_BitFields", "group__EFR32MG12P__LEUART__BitFields.html", "group__EFR32MG12P__LEUART__BitFields" ],
    [ "EFR32MG12P_MSC", "group__EFR32MG12P__MSC.html", "group__EFR32MG12P__MSC" ],
    [ "EFR32MG12P_MSC_BitFields", "group__EFR32MG12P__MSC__BitFields.html", "group__EFR32MG12P__MSC__BitFields" ],
    [ "EFR32MG12P_PCNT", "group__EFR32MG12P__PCNT.html", "group__EFR32MG12P__PCNT" ],
    [ "EFR32MG12P_PCNT_BitFields", "group__EFR32MG12P__PCNT__BitFields.html", "group__EFR32MG12P__PCNT__BitFields" ],
    [ "EFR32MG12P_PRS", "group__EFR32MG12P__PRS.html", "group__EFR32MG12P__PRS" ],
    [ "EFR32MG12P_PRS_BitFields", "group__EFR32MG12P__PRS__BitFields.html", "group__EFR32MG12P__PRS__BitFields" ],
    [ "EFR32MG12P_PRS_Signals", "group__EFR32MG12P__PRS__Signals.html", "group__EFR32MG12P__PRS__Signals" ],
    [ "EFR32MG12P_RMU", "group__EFR32MG12P__RMU.html", "group__EFR32MG12P__RMU" ],
    [ "EFR32MG12P_RMU_BitFields", "group__EFR32MG12P__RMU__BitFields.html", "group__EFR32MG12P__RMU__BitFields" ],
    [ "EFR32MG12P_ROMTABLE", "group__EFR32MG12P__ROMTABLE.html", "group__EFR32MG12P__ROMTABLE" ],
    [ "EFR32MG12P_ROMTABLE_BitFields", "group__EFR32MG12P__ROMTABLE__BitFields.html", "group__EFR32MG12P__ROMTABLE__BitFields" ],
    [ "EFR32MG12P_RTCC", "group__EFR32MG12P__RTCC.html", "group__EFR32MG12P__RTCC" ],
    [ "EFR32MG12P_RTCC_BitFields", "group__EFR32MG12P__RTCC__BitFields.html", "group__EFR32MG12P__RTCC__BitFields" ],
    [ "EFR32MG12P_SMU", "group__EFR32MG12P__SMU.html", "group__EFR32MG12P__SMU" ],
    [ "EFR32MG12P_SMU_BitFields", "group__EFR32MG12P__SMU__BitFields.html", "group__EFR32MG12P__SMU__BitFields" ],
    [ "EFR32MG12P_TIMER", "group__EFR32MG12P__TIMER.html", "group__EFR32MG12P__TIMER" ],
    [ "EFR32MG12P_TIMER_BitFields", "group__EFR32MG12P__TIMER__BitFields.html", "group__EFR32MG12P__TIMER__BitFields" ],
    [ "EFR32MG12P_TRNG", "group__EFR32MG12P__TRNG.html", "group__EFR32MG12P__TRNG" ],
    [ "EFR32MG12P_TRNG_BitFields", "group__EFR32MG12P__TRNG__BitFields.html", "group__EFR32MG12P__TRNG__BitFields" ],
    [ "EFR32MG12P_USART", "group__EFR32MG12P__USART.html", "group__EFR32MG12P__USART" ],
    [ "EFR32MG12P_USART_BitFields", "group__EFR32MG12P__USART__BitFields.html", "group__EFR32MG12P__USART__BitFields" ],
    [ "EFR32MG12P_VDAC", "group__EFR32MG12P__VDAC.html", "group__EFR32MG12P__VDAC" ],
    [ "EFR32MG12P_VDAC_BitFields", "group__EFR32MG12P__VDAC__BitFields.html", "group__EFR32MG12P__VDAC__BitFields" ],
    [ "EFR32MG12P_WDOG", "group__EFR32MG12P__WDOG.html", "group__EFR32MG12P__WDOG" ],
    [ "EFR32MG12P_WDOG_BitFields", "group__EFR32MG12P__WDOG__BitFields.html", "group__EFR32MG12P__WDOG__BitFields" ],
    [ "GPIO_P_TypeDef", "structGPIO__P__TypeDef.html", [
      [ "CTRL", "structGPIO__P__TypeDef.html#a473a74fcee9b697cf642c887f167e900", null ],
      [ "DIN", "structGPIO__P__TypeDef.html#a8d6bab03ea08dc3e2408dbead3f69e99", null ],
      [ "DOUT", "structGPIO__P__TypeDef.html#ad49eb368c1fb770c9b3873f27d7f3cf0", null ],
      [ "DOUTTGL", "structGPIO__P__TypeDef.html#a59db82cabeaa5f9878a9a31b3a8826be", null ],
      [ "MODEH", "structGPIO__P__TypeDef.html#a4ee759a562af28eccb7c297bfc618855", null ],
      [ "MODEL", "structGPIO__P__TypeDef.html#a5418724025e260191444b876c75da4bb", null ],
      [ "OVTDIS", "structGPIO__P__TypeDef.html#aa13d30a78116fd726ced16ec5c6a446c", null ],
      [ "PINLOCKN", "structGPIO__P__TypeDef.html#ae2004e79e252f39747bd7ab68d4d2022", null ],
      [ "RESERVED0", "structGPIO__P__TypeDef.html#ac768aace2b638e28a71c61ce85209752", null ],
      [ "RESERVED1", "structGPIO__P__TypeDef.html#a1ada3333a2b641e45ac711fa7d9ce88f", null ],
      [ "RESERVED2", "structGPIO__P__TypeDef.html#abc8a6fad4385f5a42d4d5ff4726f0f7c", null ]
    ] ],
    [ "LDMA_CH_TypeDef", "structLDMA__CH__TypeDef.html", [
      [ "CFG", "structLDMA__CH__TypeDef.html#ad3bd924dbcd8ef7bfc90468862b3c12c", null ],
      [ "CTRL", "structLDMA__CH__TypeDef.html#aefe522534d99ce9a2aabeb020f11524a", null ],
      [ "DST", "structLDMA__CH__TypeDef.html#ae6656c5bcba3f36eed25f78177fec7d5", null ],
      [ "LINK", "structLDMA__CH__TypeDef.html#ab5bf7c4a5756e627b794995dfa0d1112", null ],
      [ "LOOP", "structLDMA__CH__TypeDef.html#ac476343088929c64f9e057b0fe06ba3a", null ],
      [ "REQSEL", "structLDMA__CH__TypeDef.html#a9f363e562c41c7b425c6ccaa843c6820", null ],
      [ "RESERVED0", "structLDMA__CH__TypeDef.html#ad09e20eb84002a3af4622049f347e3ff", null ],
      [ "SRC", "structLDMA__CH__TypeDef.html#a736f9947656664e5bd6d079a62b800a0", null ]
    ] ],
    [ "LESENSE_BUF_TypeDef", "structLESENSE__BUF__TypeDef.html", [
      [ "DATA", "structLESENSE__BUF__TypeDef.html#a0a6246f8f5d30d6a4b15bae78be896ce", null ]
    ] ],
    [ "LESENSE_CH_TypeDef", "structLESENSE__CH__TypeDef.html", [
      [ "EVAL", "structLESENSE__CH__TypeDef.html#a1984b4d40a56cb6c582a76ef018f5e14", null ],
      [ "INTERACT", "structLESENSE__CH__TypeDef.html#a94b1e94a4cca9d5a689082294c29cfce", null ],
      [ "RESERVED0", "structLESENSE__CH__TypeDef.html#a0768d9423e8ff88ad6847b71a40357bd", null ],
      [ "TIMING", "structLESENSE__CH__TypeDef.html#aceba55cd81a504cebe984064835443d3", null ]
    ] ],
    [ "LESENSE_ST_TypeDef", "structLESENSE__ST__TypeDef.html", [
      [ "TCONFA", "structLESENSE__ST__TypeDef.html#a2211f6a54db2e01c7dffbc24a51f6a94", null ],
      [ "TCONFB", "structLESENSE__ST__TypeDef.html#a90b3be8fcd6ee7be5c28dfd060fc1776", null ]
    ] ],
    [ "PRS_CH_TypeDef", "structPRS__CH__TypeDef.html", [
      [ "CTRL", "structPRS__CH__TypeDef.html#a87aaa9a0fa4b70a4e86e3334756ba262", null ]
    ] ],
    [ "RTCC_CC_TypeDef", "structRTCC__CC__TypeDef.html", [
      [ "CCV", "structRTCC__CC__TypeDef.html#a7ca9507f64c5e3f5bb0f3d102decd83c", null ],
      [ "CTRL", "structRTCC__CC__TypeDef.html#a16bd404ffe39fd16376b7c93737f28ff", null ],
      [ "DATE", "structRTCC__CC__TypeDef.html#ac7c3d9668bf553c54aed3ce8993cd7f1", null ],
      [ "TIME", "structRTCC__CC__TypeDef.html#abd896bdee6228ea6f743da989e100576", null ]
    ] ],
    [ "RTCC_RET_TypeDef", "structRTCC__RET__TypeDef.html", [
      [ "REG", "structRTCC__RET__TypeDef.html#a638fd54f2c725d985b9dd10d6c4cc1f9", null ]
    ] ],
    [ "TIMER_CC_TypeDef", "structTIMER__CC__TypeDef.html", [
      [ "CCV", "structTIMER__CC__TypeDef.html#a08171cad28467b1a803b3557cc1127d7", null ],
      [ "CCVB", "structTIMER__CC__TypeDef.html#a954e0fd8b3bda78f99106ad3ebb7fa0f", null ],
      [ "CCVP", "structTIMER__CC__TypeDef.html#a1345286209ed7a06df44020b776103ca", null ],
      [ "CTRL", "structTIMER__CC__TypeDef.html#a6cc61bb28f687753c3527f6d0ccfba27", null ]
    ] ],
    [ "VDAC_OPA_TypeDef", "structVDAC__OPA__TypeDef.html", [
      [ "APORTCONFLICT", "structVDAC__OPA__TypeDef.html#ad1d6b76b44b5899775c0836d720f3c23", null ],
      [ "APORTREQ", "structVDAC__OPA__TypeDef.html#ad3efc923e992b7c279b5d5b6e19ed858", null ],
      [ "CAL", "structVDAC__OPA__TypeDef.html#a78da2e8b8aa4daab54306956d27b645a", null ],
      [ "CTRL", "structVDAC__OPA__TypeDef.html#a84bde9241587cccd43f205dcf096af15", null ],
      [ "MUX", "structVDAC__OPA__TypeDef.html#afc42aa9a1bdcb55020269c0879ad69a6", null ],
      [ "OUT", "structVDAC__OPA__TypeDef.html#a347f8053a1981d9f15805437ef1e664d", null ],
      [ "RESERVED0", "structVDAC__OPA__TypeDef.html#adca4251bef9d907fb672d49d2eab5d3b", null ],
      [ "TIMER", "structVDAC__OPA__TypeDef.html#a8995ffc089ce27070cd8472444879280", null ]
    ] ],
    [ "WDOG_PCH_TypeDef", "structWDOG__PCH__TypeDef.html", [
      [ "PRSCTRL", "structWDOG__PCH__TypeDef.html#a243ae3cf5e9ac59d197a16ccff02b2ce", null ]
    ] ]
];