Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 17 12:10:50 2021
| Host         : LAPTOP-DO70CIAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file m3_for_arty_a7_wrapper_timing_summary_routed.rpt -pb m3_for_arty_a7_wrapper_timing_summary_routed.pb -rpx m3_for_arty_a7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : m3_for_arty_a7_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 359 register/latch pins with no clock driven by root clock pin: SWCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 977 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.084        0.000                      0                11679        0.038        0.000                      0                11679        3.000        0.000                       0                  4872  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
slow_out_clk                           {0.000 50.000}       100.000         10.000          
sys_clock                              {0.000 5.000}        10.000          100.000         
  clkfbout_m3_for_arty_a7_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  cpu_clk                              {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_m3_for_arty_a7_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk                                    0.084        0.000                      0                 9463        0.038        0.000                      0                 9463        9.020        0.000                       0                  4868  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpu_clk       slow_out_clk       12.619        0.000                      0                    4        1.783        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                 10.449        0.000                      0                 2212        0.516        0.000                      0                 2212  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0
  To Clock:  clkfbout_m3_for_arty_a7_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_m3_for_arty_a7_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.608ns  (logic 5.032ns (25.663%)  route 14.576ns (74.337%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.903    15.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep__0
    SLICE_X38Y58         LUT5 (Prop_lut5_I2_O)        0.124    15.313 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=8, routed)           0.560    15.873    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_3
    SLICE_X38Y56         LUT6 (Prop_lut6_I2_O)        0.124    15.997 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___373_i_1/O
                         net (fo=24, routed)          0.928    16.926    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[4]_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.124    17.050 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_3/O
                         net (fo=1, routed)           0.866    17.915    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I2_O)        0.124    18.039 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[11]_i_1/O
                         net (fo=1, routed)           0.633    18.672    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[11]
    SLICE_X40Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.435    18.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X40Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]/C
                         clock pessimism              0.493    18.976    
                         clock uncertainty           -0.173    18.803    
    SLICE_X40Y52         FDCE (Setup_fdce_C_D)       -0.047    18.756    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[11]
  -------------------------------------------------------------------
                         required time                         18.756    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.451ns  (logic 5.032ns (25.870%)  route 14.419ns (74.130%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.898    15.184    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg_2
    SLICE_X37Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.308 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___41_i_3/O
                         net (fo=54, routed)          0.526    15.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]_2
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.124    15.958 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_9/O
                         net (fo=32, routed)          0.863    16.821    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_9_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.945 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[13]_i_6/O
                         net (fo=1, routed)           0.815    17.760    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[13]_i_6_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.884 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[13]_i_1/O
                         net (fo=1, routed)           0.631    18.515    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[13]
    SLICE_X39Y50         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.433    18.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X39Y50         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]/C
                         clock pessimism              0.493    18.974    
                         clock uncertainty           -0.173    18.801    
    SLICE_X39Y50         FDCE (Setup_fdce_C_D)       -0.047    18.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -18.515    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.388ns  (logic 5.032ns (25.955%)  route 14.356ns (74.045%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 18.483 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.903    15.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep__0
    SLICE_X38Y58         LUT5 (Prop_lut5_I2_O)        0.124    15.313 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=8, routed)           0.479    15.792    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_3
    SLICE_X38Y57         LUT5 (Prop_lut5_I3_O)        0.124    15.916 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___41_i_2/O
                         net (fo=3, routed)           0.578    16.494    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch_n_135
    SLICE_X37Y56         LUT4 (Prop_lut4_I1_O)        0.124    16.618 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___41/O
                         net (fo=32, routed)          1.330    17.949    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[31]_10
    SLICE_X41Y52         LUT6 (Prop_lut6_I1_O)        0.124    18.073 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[7]_i_1/O
                         net (fo=1, routed)           0.379    18.452    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[7]
    SLICE_X41Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.435    18.483    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X41Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]/C
                         clock pessimism              0.493    18.976    
                         clock uncertainty           -0.173    18.803    
    SLICE_X41Y52         FDCE (Setup_fdce_C_D)       -0.067    18.736    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[7]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                         -18.452    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.311ns  (logic 5.032ns (26.058%)  route 14.279ns (73.942%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.903    15.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep__0
    SLICE_X38Y58         LUT5 (Prop_lut5_I2_O)        0.124    15.313 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=8, routed)           0.608    15.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_3
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.045 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___369_i_2/O
                         net (fo=30, routed)          0.868    16.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[5]_1
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.037 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_4/O
                         net (fo=1, routed)           0.640    17.677    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_4_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.801 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[9]_i_1/O
                         net (fo=1, routed)           0.574    18.375    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[9]
    SLICE_X40Y53         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.434    18.482    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X40Y53         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]/C
                         clock pessimism              0.493    18.975    
                         clock uncertainty           -0.173    18.802    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)       -0.047    18.755    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[9]
  -------------------------------------------------------------------
                         required time                         18.755    
                         arrival time                         -18.375    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.309ns  (logic 5.032ns (26.060%)  route 14.277ns (73.940%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=1 LUT5=5 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.903    15.189    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep__0
    SLICE_X38Y58         LUT5 (Prop_lut5_I2_O)        0.124    15.313 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=8, routed)           0.608    15.921    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[16]_3
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.045 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___369_i_2/O
                         net (fo=30, routed)          0.717    16.762    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr_reg[5]_1
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.886 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4/O
                         net (fo=1, routed)           0.795    17.681    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_4_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.805 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[6]_i_1/O
                         net (fo=1, routed)           0.568    18.373    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[6]
    SLICE_X38Y54         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.432    18.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X38Y54         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]/C
                         clock pessimism              0.493    18.973    
                         clock uncertainty           -0.173    18.800    
    SLICE_X38Y54         FDCE (Setup_fdce_C_D)       -0.031    18.769    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[6]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -18.373    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.271ns  (logic 5.134ns (26.641%)  route 14.137ns (73.359%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=1 LUT5=9 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.428    11.928    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_pline_valid_de
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.052 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_11/O
                         net (fo=3, routed)           0.523    12.576    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_reg_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.700 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=10, routed)          0.665    13.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]_3
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    13.488 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_1/O
                         net (fo=12, routed)          0.965    14.453    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_n_157
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.577 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___35/O
                         net (fo=1, routed)           0.839    15.416    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___4
    SLICE_X46Y62         LUT5 (Prop_lut5_I1_O)        0.124    15.540 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___4_i_1/O
                         net (fo=6, routed)           0.601    16.141    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[1]_4
    SLICE_X46Y60         LUT2 (Prop_lut2_I1_O)        0.119    16.260 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[1]_i_6/O
                         net (fo=1, routed)           0.714    16.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[1]_i_6_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.355    17.328 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[1]_i_1/O
                         net (fo=6, routed)           0.542    17.870    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mcyc_state_ex[1]
    SLICE_X48Y59         LUT5 (Prop_lut5_I3_O)        0.124    17.994 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex[5]_i_2/O
                         net (fo=2, routed)           0.341    18.335    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mul_input_sel_ex[2]
    SLICE_X48Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.436    18.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X48Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]/C
                         clock pessimism              0.493    18.977    
                         clock uncertainty           -0.173    18.804    
    SLICE_X48Y59         FDCE (Setup_fdce_C_D)       -0.062    18.742    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[5]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -18.335    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.277ns  (logic 5.134ns (26.633%)  route 14.143ns (73.367%))
  Logic Levels:           27  (CARRY4=7 LUT2=2 LUT3=1 LUT5=9 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 18.484 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.428    11.928    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_pline_valid_de
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.124    12.052 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_11/O
                         net (fo=3, routed)           0.523    12.576    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_reg_1
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124    12.700 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=10, routed)          0.665    13.364    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]_3
    SLICE_X37Y64         LUT5 (Prop_lut5_I0_O)        0.124    13.488 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_1/O
                         net (fo=12, routed)          0.965    14.453    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_n_157
    SLICE_X45Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.577 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___35/O
                         net (fo=1, routed)           0.839    15.416    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___4
    SLICE_X46Y62         LUT5 (Prop_lut5_I1_O)        0.124    15.540 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/i___4_i_1/O
                         net (fo=6, routed)           0.601    16.141    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[1]_4
    SLICE_X46Y60         LUT2 (Prop_lut2_I1_O)        0.119    16.260 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[1]_i_6/O
                         net (fo=1, routed)           0.714    16.973    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[1]_i_6_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.355    17.328 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex[1]_i_1/O
                         net (fo=6, routed)           0.542    17.870    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mcyc_state_ex[1]
    SLICE_X48Y59         LUT5 (Prop_lut5_I3_O)        0.124    17.994 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex[5]_i_2/O
                         net (fo=2, routed)           0.347    18.341    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/nxt_mul_input_sel_ex[2]
    SLICE_X48Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.436    18.484    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X48Y59         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]/C
                         clock pessimism              0.493    18.977    
                         clock uncertainty           -0.173    18.804    
    SLICE_X48Y59         FDCE (Setup_fdce_C_D)       -0.047    18.757    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_ex_reg[2]
  -------------------------------------------------------------------
                         required time                         18.757    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.332ns  (logic 5.032ns (26.030%)  route 14.300ns (73.970%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=1 LUT5=4 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.735    15.021    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_rep__0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.145 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_lsu_ctl_ex[11]_i_1/O
                         net (fo=2, routed)           0.893    16.038    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_lsu_ctl_ex_reg[14]_0[5]
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.162 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_21/O
                         net (fo=2, routed)           0.591    16.753    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_21_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.124    16.877 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[31]_i_9/O
                         net (fo=33, routed)          1.395    18.272    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_ctl
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.396 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/addr_adder_in2_ex[4]_i_1/O
                         net (fo=1, routed)           0.000    18.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[31]_0[4]
    SLICE_X36Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.415    18.463    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X36Y75         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[4]/C
                         clock pessimism              0.493    18.956    
                         clock uncertainty           -0.173    18.783    
    SLICE_X36Y75         FDCE (Setup_fdce_C_D)        0.031    18.814    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[4]
  -------------------------------------------------------------------
                         required time                         18.814    
                         arrival time                         -18.396    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.235ns  (logic 5.032ns (26.160%)  route 14.203ns (73.840%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.898    15.184    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg_2
    SLICE_X37Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.308 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___41_i_3/O
                         net (fo=54, routed)          0.526    15.834    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]_2
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.124    15.958 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_9/O
                         net (fo=32, routed)          1.136    17.094    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_9_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.124    17.218 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[14]_i_3/O
                         net (fo=1, routed)           0.578    17.796    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[14]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    17.920 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[14]_i_1/O
                         net (fo=1, routed)           0.379    18.299    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[14]
    SLICE_X39Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.433    18.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X39Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]/C
                         clock pessimism              0.493    18.974    
                         clock uncertainty           -0.173    18.801    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)       -0.047    18.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[14]
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        19.124ns  (logic 5.032ns (26.313%)  route 14.092ns (73.687%))
  Logic Levels:           28  (CARRY4=7 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.531    -0.936    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X32Y74         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456    -0.480 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.585     0.105    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X35Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.685 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.694    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.808 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.808    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ppb_haddr_reg_reg[5]_i_5_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.922 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.922    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.036 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.036    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.150    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.264    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.577 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[3]
                         net (fo=16, routed)          0.565     2.142    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[22]
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.306     2.448 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___324_i_155/O
                         net (fo=16, routed)          0.994     3.443    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/ahb_haddrd[27]
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.567 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452/O
                         net (fo=1, routed)           0.452     4.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_452_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.143 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323/O
                         net (fo=1, routed)           0.575     4.717    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_323_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I2_O)        0.124     4.841 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_128/O
                         net (fo=3, routed)           0.967     5.809    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124     5.933 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_7/u_cm3_mpu_dcomp/i_/str_stat_ex[2]_i_31/O
                         net (fo=1, routed)           0.821     6.754    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.878 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_6/str_stat_ex[2]_i_9/O
                         net (fo=8, routed)           0.470     7.348    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_3
    SLICE_X37Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.472 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/i___324_i_9/O
                         net (fo=9, routed)           0.704     8.176    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_en_reg_1
    SLICE_X39Y79         MUXF7 (Prop_muxf7_S_O)       0.276     8.452 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd_reg[3]_i_2/O
                         net (fo=1, routed)           0.801     9.253    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/attrsd[1]
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.299     9.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/fpb_matched_protd[3]_i_1/O
                         net (fo=1, routed)           0.929    10.480    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/check_aligned_reg[1]
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.124    10.604 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/str_stat_ex[2]_i_3/O
                         net (fo=9, routed)           0.190    10.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.918 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/data_reg_ex[31]_i_12/O
                         net (fo=6, routed)           0.458    11.376    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/lsu_st_imm_nonbuf_ex
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124    11.500 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/poss_str_fwd_ex_i_4/O
                         net (fo=8, routed)           0.587    12.087    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_pline_valid_de
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    12.211 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21/O
                         net (fo=1, routed)           0.149    12.360    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_21_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.484 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8/O
                         net (fo=2, routed)           0.589    13.073    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___45_i_8_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.197 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___23_i_7/O
                         net (fo=1, routed)           0.300    13.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_cond_code_ex_reg[0]
    SLICE_X36Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.621 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___23_i_2/O
                         net (fo=10, routed)          0.541    14.162    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_cond_code_ex_reg[0]
    SLICE_X37Y64         LUT4 (Prop_lut4_I1_O)        0.124    14.286 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=136, routed)         0.898    15.184    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_det_erly_br_trk_reg_2
    SLICE_X37Y55         LUT4 (Prop_lut4_I3_O)        0.124    15.308 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/i___41_i_3/O
                         net (fo=54, routed)          0.687    15.995    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[26]_2
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.119 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_10/O
                         net (fo=32, routed)          0.916    17.035    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_10_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    17.159 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[12]_i_4/O
                         net (fo=1, routed)           0.573    17.732    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[12]_i_4_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.856 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[12]_i_1/O
                         net (fo=1, routed)           0.332    18.188    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[12]
    SLICE_X39Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.433    18.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X39Y52         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[12]/C
                         clock pessimism              0.493    18.974    
                         clock uncertainty           -0.173    18.801    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)       -0.081    18.720    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[12]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.591    -0.556    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y36          FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.118    -0.297    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X2Y35          SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.863    -0.792    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y35          SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.274    -0.518    
    SLICE_X2Y35          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.335    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.589    -0.558    m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X1Y30          FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  m3_for_arty_a7_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.101    -0.316    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X2Y29          SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.857    -0.798    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y29          SRLC32E                                      r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.253    -0.545    
    SLICE_X2Y29          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.362    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/timestamp_delayed_reg/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.166%)  route 0.151ns (44.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.673    -0.474    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X4Y100         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_valid_reg/Q
                         net (fo=6, routed)           0.151    -0.182    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_valid
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.045    -0.137 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/timestamp_delayed_i_1/O
                         net (fo=1, routed)           0.000    -0.137    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/timestamp_delayed_i_1_n_0
    SLICE_X5Y99          FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/timestamp_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.861    -0.794    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X5Y99          FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/timestamp_delayed_reg/C
                         clock pessimism              0.503    -0.291    
    SLICE_X5Y99          FDPE (Hold_fdpe_C_D)         0.091    -0.200    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/timestamp_delayed_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.940%)  route 0.210ns (50.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.551    -0.596    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y25         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.210    -0.223    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X36Y25         LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X36Y25         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.818    -0.837    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y25         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.503    -0.334    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.092    -0.242    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.059%)  route 0.209ns (49.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.551    -0.596    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y25         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.209    -0.224    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[3]
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.179    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__2_n_0
    SLICE_X36Y25         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.818    -0.837    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X36Y25         FDRE                                         r  m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.503    -0.334    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.091    -0.243    m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.670%)  route 0.185ns (33.330%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.590    -0.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X6Y99          FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]/Q
                         net (fo=4, routed)           0.185    -0.208    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.054 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.001 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.001    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__1_n_7
    SLICE_X6Y100         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.947    -0.708    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X6Y100         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[9]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.371ns (66.403%)  route 0.188ns (33.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.592    -0.555    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/HCLK
    SLICE_X2Y99          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[3]/Q
                         net (fo=2, routed)           0.187    -0.204    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[47]_0[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.050 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.049    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.004 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.004    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]_i_1_n_7
    SLICE_X2Y100         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.949    -0.706    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/HCLK
    SLICE_X2Y100         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.430%)  route 0.185ns (32.570%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.590    -0.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X6Y99          FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]/Q
                         net (fo=4, routed)           0.185    -0.208    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[8]_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.054 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001    -0.054    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__0_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.012 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.012    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/nxt_ts_count0_carry__1_n_5
    SLICE_X6Y100         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.947    -0.708    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X6Y100         FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[11]/C
                         clock pessimism              0.503    -0.205    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.071    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.384ns (67.167%)  route 0.188ns (32.833%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.592    -0.555    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/HCLK
    SLICE_X2Y99          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[3]/Q
                         net (fo=2, routed)           0.187    -0.204    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[47]_0[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.050 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.049    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.017 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[4]_i_1_n_5
    SLICE_X2Y100         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.949    -0.706    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/HCLK
    SLICE_X2Y100         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[6]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.134    -0.069    m3_for_arty_a7_i/Cortex_M3_0/inst/u_cm3_tscnt_48/tsvalueb_reg[6]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_reg/D
                            (rising edge-triggered cell FDPE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.254ns (47.244%)  route 0.284ns (52.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.590    -0.557    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X6Y99          FDRE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[6]/Q
                         net (fo=4, routed)           0.138    -0.255    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_count_reg[6]_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.045    -0.210 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_i_2/O
                         net (fo=2, routed)           0.146    -0.064    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_i_2_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.045    -0.019 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_i_1/O
                         net (fo=1, routed)           0.000    -0.019    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_i_1_n_0
    SLICE_X5Y100         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.947    -0.708    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/HCLK
    SLICE_X5Y100         FDPE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_reg/C
                         clock pessimism              0.503    -0.205    
    SLICE_X5Y100         FDPE (Hold_fdpe_C_D)         0.091    -0.114    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_ts/ts_overflow_reg
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y8      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y8      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7      m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y38      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y38      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y38      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y25     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y49      m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X10Y27     m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y49      m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y27      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y33      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y27      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y27      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y27      m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y49      m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  slow_out_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.619ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.508ns  (logic 3.963ns (52.790%)  route 3.545ns (47.210%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 79.103 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    81.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    75.776 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    77.437    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.533 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.570    79.103    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y41          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456    79.559 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.545    83.104    lopt_1
    J5                   OBUF (Prop_obuf_I_O)         3.507    86.611 r  led_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    86.611    led_4bits_tri_o[1]
    J5                                                                r  led_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.611    
  -------------------------------------------------------------------
                         slack                                 12.619    

Slack (MET) :             12.721ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        7.406ns  (logic 3.981ns (53.757%)  route 3.425ns (46.243%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 79.103 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    81.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    75.776 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    77.437    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.533 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.570    79.103    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y41          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456    79.559 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.425    82.984    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.525    86.510 r  led_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    86.510    led_4bits_tri_o[0]
    H5                                                                r  led_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -86.510    
  -------------------------------------------------------------------
                         slack                                 12.721    

Slack (MET) :             13.526ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.621ns  (logic 4.002ns (60.447%)  route 2.619ns (39.553%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 79.084 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    81.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    75.776 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    77.437    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.533 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.551    79.084    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456    79.540 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.619    82.159    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         3.546    85.705 r  led_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    85.705    led_4bits_tri_o[2]
    T9                                                                r  led_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.705    
  -------------------------------------------------------------------
                         slack                                 13.526    

Slack (MET) :             13.555ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (slow_out_clk rise@100.000ns - cpu_clk rise@80.000ns)
  Data Path Delay:        6.591ns  (logic 3.995ns (60.617%)  route 2.596ns (39.383%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 79.084 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    81.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    82.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    75.776 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    77.437    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.533 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.551    79.084    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.456    79.540 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.596    82.136    lopt_3
    T10                  OBUF (Prop_obuf_I_O)         3.539    85.676 r  led_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    85.676    led_4bits_tri_o[3]
    T10                                                               r  led_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.269    99.731    
                         output delay                -0.500    99.231    
  -------------------------------------------------------------------
                         required time                         99.231    
                         arrival time                         -85.676    
  -------------------------------------------------------------------
                         slack                                 13.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.783ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[3]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 1.381ns (64.421%)  route 0.763ns (35.579%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.555    -0.592    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.763     0.312    lopt_3
    T10                  OBUF (Prop_obuf_I_O)         1.240     1.552 r  led_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.552    led_4bits_tri_o[3]
    T10                                                               r  led_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[2]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 1.388ns (63.470%)  route 0.799ns (36.530%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.555    -0.592    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y24          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.799     0.347    lopt_2
    T9                   OBUF (Prop_obuf_I_O)         1.247     1.594 r  led_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.594    led_4bits_tri_o[2]
    T9                                                                r  led_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             2.234ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[0]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 1.367ns (52.930%)  route 1.216ns (47.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.567    -0.580    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y41          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.216     0.777    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.226     2.003 r  led_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.003    led_4bits_tri_o[0]
    H5                                                                r  led_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.253ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_4bits_tri_o[1]
                            (output port clocked by slow_out_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             slow_out_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (slow_out_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 1.349ns (51.844%)  route 1.254ns (48.156%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.567    -0.580    m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y41          FDRE                                         r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  m3_for_arty_a7_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.254     0.814    lopt_1
    J5                   OBUF (Prop_obuf_I_O)         1.208     2.023 r  led_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.023    led_4bits_tri_o[1]
    J5                                                                r  led_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock slow_out_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.269     0.269    
                         output delay                -0.500    -0.231    
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  2.253    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.449ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 0.580ns (6.541%)  route 8.287ns (93.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.884     0.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=819, routed)         7.404     7.955    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_ready_reg_0
    SLICE_X36Y43         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.448    18.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X36Y43         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[1]/C
                         clock pessimism              0.485    18.981    
                         clock uncertainty           -0.173    18.809    
    SLICE_X36Y43         FDCE (Recov_fdce_C_CLR)     -0.405    18.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[1]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 10.449    

Slack (MET) :             10.454ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 0.580ns (6.544%)  route 8.283ns (93.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.884     0.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=819, routed)         7.399     7.950    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_ready_reg_0
    SLICE_X37Y43         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.448    18.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X37Y43         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[0]/C
                         clock pessimism              0.485    18.981    
                         clock uncertainty           -0.173    18.809    
    SLICE_X37Y43         FDCE (Recov_fdce_C_CLR)     -0.405    18.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[0]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 10.454    

Slack (MET) :             10.467ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 0.580ns (6.553%)  route 8.271ns (93.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.884     0.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=819, routed)         7.387     7.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_ready_reg_0
    SLICE_X36Y47         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.449    18.498    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X36Y47         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[0]/C
                         clock pessimism              0.485    18.982    
                         clock uncertainty           -0.173    18.810    
    SLICE_X36Y47         FDCE (Recov_fdce_C_CLR)     -0.405    18.405    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[0]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                 10.467    

Slack (MET) :             10.467ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[3]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 0.580ns (6.553%)  route 8.271ns (93.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.884     0.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=819, routed)         7.387     7.938    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_ready_reg_0
    SLICE_X36Y47         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.449    18.498    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X36Y47         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[3]/C
                         clock pessimism              0.485    18.982    
                         clock uncertainty           -0.173    18.810    
    SLICE_X36Y47         FDCE (Recov_fdce_C_CLR)     -0.405    18.405    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_rd_a_addr_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                 10.467    

Slack (MET) :             10.612ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 0.580ns (6.663%)  route 8.124ns (93.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.884     0.427    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I0_O)        0.124     0.551 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2/O
                         net (fo=819, routed)         7.241     7.791    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_ready_reg_0
    SLICE_X37Y46         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.448    18.497    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X37Y46         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[2]/C
                         clock pessimism              0.485    18.981    
                         clock uncertainty           -0.173    18.809    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    18.404    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_ex_reg[2]
  -------------------------------------------------------------------
                         required time                         18.404    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 10.612    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_ctrl_enable_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 0.580ns (6.625%)  route 8.174ns (93.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 18.547 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.885     0.428    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X44Y98         LUT1 (Prop_lut1_I0_O)        0.124     0.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=658, routed)         7.289     7.842    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fpb_remap_func_reg[0]_2
    SLICE_X0Y83          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_ctrl_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.499    18.547    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/HCLK
    SLICE_X0Y83          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_ctrl_enable_reg/C
                         clock pessimism              0.493    19.040    
                         clock uncertainty           -0.173    18.867    
    SLICE_X0Y83          FDCE (Recov_fdce_C_CLR)     -0.405    18.462    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_ctrl_enable_reg
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.677ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hprot_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 0.580ns (6.719%)  route 8.052ns (93.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.885     0.428    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X44Y98         LUT1 (Prop_lut1_I0_O)        0.124     0.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=658, routed)         7.167     7.719    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/poreset_n_qq_reg
    SLICE_X11Y85         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hprot_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.433    18.481    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/HCLK
    SLICE_X11Y85         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hprot_reg/C
                         clock pessimism              0.493    18.974    
                         clock uncertainty           -0.173    18.801    
    SLICE_X11Y85         FDCE (Recov_fdce_C_CLR)     -0.405    18.396    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/hprot_reg
  -------------------------------------------------------------------
                         required time                         18.396    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                 10.677    

Slack (MET) :             10.680ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_emit_range1_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 0.580ns (6.723%)  route 8.047ns (93.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.885     0.428    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X44Y98         LUT1 (Prop_lut1_I0_O)        0.124     0.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=658, routed)         7.162     7.714    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/ahb_addr_reg_reg[4]_0
    SLICE_X9Y84          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_emit_range1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.431    18.479    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/HCLK
    SLICE_X9Y84          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_emit_range1_reg/C
                         clock pessimism              0.493    18.972    
                         clock uncertainty           -0.173    18.799    
    SLICE_X9Y84          FDCE (Recov_fdce_C_CLR)     -0.405    18.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_emit_range1_reg
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 10.680    

Slack (MET) :             10.680ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 0.580ns (6.723%)  route 8.047ns (93.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.885     0.428    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X44Y98         LUT1 (Prop_lut1_I0_O)        0.124     0.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=658, routed)         7.162     7.714    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/ahb_addr_reg_reg[4]_0
    SLICE_X9Y84          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.431    18.479    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/HCLK
    SLICE_X9Y84          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[0]/C
                         clock pessimism              0.493    18.972    
                         clock uncertainty           -0.173    18.799    
    SLICE_X9Y84          FDCE (Recov_fdce_C_CLR)     -0.405    18.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 10.680    

Slack (MET) :             10.680ns  (required time - arrival time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk rise@20.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 0.580ns (6.723%)  route 8.047ns (93.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 18.479 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.554    -0.913    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.456    -0.457 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.885     0.428    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/int_poreset_n
    SLICE_X44Y98         LUT1 (Prop_lut1_I0_O)        0.124     0.552 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/opt_demc_trcena_i_2/O
                         net (fo=658, routed)         7.162     7.714    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/ahb_addr_reg_reg[4]_0
    SLICE_X9Y84          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.957    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.048 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        1.431    18.479    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/HCLK
    SLICE_X9Y84          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[1]/C
                         clock pessimism              0.493    18.972    
                         clock uncertainty           -0.173    18.799    
    SLICE_X9Y84          FDCE (Recov_fdce_C_CLR)     -0.405    18.394    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/opt_dwt_function1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 10.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.791%)  route 0.275ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.597    -0.550    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X1Y43          FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.422 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.275    -0.148    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/FDRE_inst
    SLICE_X7Y39          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.864    -0.791    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X7Y39          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[16]/C
                         clock pessimism              0.274    -0.517    
    SLICE_X7Y39          FDCE (Remov_fdce_C_CLR)     -0.146    -0.663    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[16]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[20]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.791%)  route 0.275ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.597    -0.550    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X1Y43          FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.422 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.275    -0.148    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/FDRE_inst
    SLICE_X7Y39          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.864    -0.791    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X7Y39          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[20]/C
                         clock pessimism              0.274    -0.517    
    SLICE_X7Y39          FDCE (Remov_fdce_C_CLR)     -0.146    -0.663    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[20]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[21]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.791%)  route 0.275ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.597    -0.550    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X1Y43          FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.422 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.275    -0.148    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/FDRE_inst
    SLICE_X7Y39          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.864    -0.791    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X7Y39          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[21]/C
                         clock pessimism              0.274    -0.517    
    SLICE_X7Y39          FDCE (Remov_fdce_C_CLR)     -0.146    -0.663    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[21]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[29]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.791%)  route 0.275ns (68.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.597    -0.550    m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/slowest_sync_clk
    SLICE_X1Y43          FDRE                                         r  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128    -0.422 f  m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0/FDRE_inst/Q
                         net (fo=169, routed)         0.275    -0.148    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/FDRE_inst
    SLICE_X7Y39          FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.864    -0.791    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X7Y39          FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[29]/C
                         clock pessimism              0.274    -0.517    
    SLICE_X7Y39          FDCE (Remov_fdce_C_CLR)     -0.146    -0.663    m3_for_arty_a7_i/Cortex_M3_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[29]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.649%)  route 0.569ns (75.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.561    -0.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.183    -0.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.217 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.386     0.168    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X34Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.827    -0.827    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X34Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[0]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.649%)  route 0.569ns (75.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.561    -0.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.183    -0.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.217 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.386     0.168    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X34Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.827    -0.827    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X34Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[1]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.649%)  route 0.569ns (75.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.561    -0.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.183    -0.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.217 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.386     0.168    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X34Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.827    -0.827    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X34Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[2]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_ap_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.649%)  route 0.569ns (75.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.561    -0.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.183    -0.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.217 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.386     0.168    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg_0
    SLICE_X34Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.827    -0.827    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/HCLK
    SLICE_X34Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg/C
                         clock pessimism              0.503    -0.324    
    SLICE_X34Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/region_attrs_xn_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.649%)  route 0.569ns (75.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.561    -0.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.183    -0.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.217 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.386     0.168    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_tex_reg[0]_0
    SLICE_X35Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.827    -0.827    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/HCLK
    SLICE_X35Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X35Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.649%)  route 0.569ns (75.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.561    -0.586    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X44Y98         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=3, routed)           0.183    -0.262    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.217 f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         0.386     0.168    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_attrs_tex_reg[0]_0
    SLICE_X35Y97         FDCE                                         f  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_in1_m3_for_arty_a7_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clk_out1_m3_for_arty_a7_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4857, routed)        0.827    -0.827    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/HCLK
    SLICE_X35Y97         FDCE                                         r  m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[1]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X35Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.416    m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_4/region_srd_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.585    





