

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Sat Jul 22 03:51:13 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Version 2.40
    16                           ; Generated 17/11/2021 GMT
    17                           ; 
    18                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     _LATA	set	3977
    51   000000                     _TRISA	set	3986
    52   000000                     _ADCON1	set	4033
    53   000000                     _OSCCON	set	4051
    54   000000                     _TRISE	set	3990
    55   000000                     _TRISD	set	3989
    56   000000                     _TRISC	set	3988
    57   000000                     _TRISB	set	3987
    58   000000                     _LATE	set	3981
    59   000000                     _LATD	set	3980
    60   000000                     _LATC	set	3979
    61   000000                     _LATB	set	3978
    62                           
    63                           ; #config settings
    64                           
    65                           	psect	cinit
    66   007F9C                     __pcinit:
    67                           	callstack 0
    68   007F9C                     start_initialization:
    69                           	callstack 0
    70   007F9C                     __initialization:
    71                           	callstack 0
    72   007F9C                     end_of_initialization:
    73                           	callstack 0
    74   007F9C                     __end_of__initialization:
    75                           	callstack 0
    76   007F9C  0100               	movlb	0
    77   007F9E  EFD1  F03F         	goto	_main	;jump to C main() function
    78                           
    79                           	psect	cstackCOMRAM
    80   000001                     __pcstackCOMRAM:
    81                           	callstack 0
    82   000001                     ??_Exercise:
    83   000001                     
    84                           ; 1 bytes @ 0x0
    85   000001                     	ds	2
    86   000003                     
    87                           ; 1 bytes @ 0x2
    88 ;;
    89 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    90 ;;
    91 ;; *************** function _main *****************
    92 ;; Defined at:
    93 ;;		line 30 in file "main.c"
    94 ;; Parameters:    Size  Location     Type
    95 ;;		None
    96 ;; Auto vars:     Size  Location     Type
    97 ;;		None
    98 ;; Return value:  Size  Location     Type
    99 ;;                  1    wreg      void 
   100 ;; Registers used:
   101 ;;		wreg, status,2, status,0, cstack
   102 ;; Tracked objects:
   103 ;;		On entry : 0/0
   104 ;;		On exit  : 0/0
   105 ;;		Unchanged: 0/0
   106 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   107 ;;      Params:         0       0       0       0       0       0       0       0       0
   108 ;;      Locals:         0       0       0       0       0       0       0       0       0
   109 ;;      Temps:          0       0       0       0       0       0       0       0       0
   110 ;;      Totals:         0       0       0       0       0       0       0       0       0
   111 ;;Total ram usage:        0 bytes
   112 ;; Hardware stack levels required when called: 1
   113 ;; This function calls:
   114 ;;		_Exercise
   115 ;;		_Settings
   116 ;; This function is called by:
   117 ;;		Startup code after reset
   118 ;; This function uses a non-reentrant model
   119 ;;
   120                           
   121                           	psect	text0
   122   007FA2                     __ptext0:
   123                           	callstack 0
   124   007FA2                     _main:
   125                           	callstack 30
   126   007FA2                     
   127                           ;main.c: 32:     Settings();
   128   007FA2  ECE7  F03F         	call	_Settings	;wreg free
   129   007FA6                     l728:
   130                           
   131                           ;main.c: 35:         Exercise();
   132   007FA6  ECD9  F03F         	call	_Exercise	;wreg free
   133   007FAA  EFD3  F03F         	goto	l728
   134   007FAE  EF00  F000         	goto	start
   135   007FB2                     __end_of_main:
   136                           	callstack 0
   137                           
   138 ;; *************** function _Settings *****************
   139 ;; Defined at:
   140 ;;		line 41 in file "main.c"
   141 ;; Parameters:    Size  Location     Type
   142 ;;		None
   143 ;; Auto vars:     Size  Location     Type
   144 ;;		None
   145 ;; Return value:  Size  Location     Type
   146 ;;                  1    wreg      void 
   147 ;; Registers used:
   148 ;;		wreg, status,2
   149 ;; Tracked objects:
   150 ;;		On entry : 0/0
   151 ;;		On exit  : 0/0
   152 ;;		Unchanged: 0/0
   153 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   154 ;;      Params:         0       0       0       0       0       0       0       0       0
   155 ;;      Locals:         0       0       0       0       0       0       0       0       0
   156 ;;      Temps:          0       0       0       0       0       0       0       0       0
   157 ;;      Totals:         0       0       0       0       0       0       0       0       0
   158 ;;Total ram usage:        0 bytes
   159 ;; Hardware stack levels used: 1
   160 ;; This function calls:
   161 ;;		Nothing
   162 ;; This function is called by:
   163 ;;		_main
   164 ;; This function uses a non-reentrant model
   165 ;;
   166                           
   167                           	psect	text1
   168   007FCE                     __ptext1:
   169                           	callstack 0
   170   007FCE                     _Settings:
   171                           	callstack 30
   172   007FCE                     
   173                           ;main.c: 43:     OSCCON = 0x72;
   174   007FCE  0E72               	movlw	114
   175   007FD0  6ED3               	movwf	211,c	;volatile
   176                           
   177                           ;main.c: 44:     ADCON1 = 0x0F;
   178   007FD2  0E0F               	movlw	15
   179   007FD4  6EC1               	movwf	193,c	;volatile
   180                           
   181                           ;main.c: 47:     TRISA = 0;
   182   007FD6  0E00               	movlw	0
   183   007FD8  6E92               	movwf	146,c	;volatile
   184                           
   185                           ;main.c: 48:     TRISB = 0;
   186   007FDA  0E00               	movlw	0
   187   007FDC  6E93               	movwf	147,c	;volatile
   188                           
   189                           ;main.c: 49:     TRISC = 0;
   190   007FDE  0E00               	movlw	0
   191   007FE0  6E94               	movwf	148,c	;volatile
   192                           
   193                           ;main.c: 50:     TRISD = 0;
   194   007FE2  0E00               	movlw	0
   195   007FE4  6E95               	movwf	149,c	;volatile
   196                           
   197                           ;main.c: 51:     TRISE = 0;
   198   007FE6  0E00               	movlw	0
   199   007FE8  6E96               	movwf	150,c	;volatile
   200                           
   201                           ;main.c: 54:     LATA = 0;
   202   007FEA  0E00               	movlw	0
   203   007FEC  6E89               	movwf	137,c	;volatile
   204                           
   205                           ;main.c: 55:     LATB = 0;
   206   007FEE  0E00               	movlw	0
   207   007FF0  6E8A               	movwf	138,c	;volatile
   208                           
   209                           ;main.c: 56:     LATC = 0;
   210   007FF2  0E00               	movlw	0
   211   007FF4  6E8B               	movwf	139,c	;volatile
   212                           
   213                           ;main.c: 57:     LATD = 0;
   214   007FF6  0E00               	movlw	0
   215   007FF8  6E8C               	movwf	140,c	;volatile
   216                           
   217                           ;main.c: 58:     LATE = 0;
   218   007FFA  0E00               	movlw	0
   219   007FFC  6E8D               	movwf	141,c	;volatile
   220   007FFE  0012               	return		;funcret
   221   008000                     __end_of_Settings:
   222                           	callstack 0
   223                           
   224 ;; *************** function _Exercise *****************
   225 ;; Defined at:
   226 ;;		line 64 in file "main.c"
   227 ;; Parameters:    Size  Location     Type
   228 ;;		None
   229 ;; Auto vars:     Size  Location     Type
   230 ;;		None
   231 ;; Return value:  Size  Location     Type
   232 ;;                  1    wreg      void 
   233 ;; Registers used:
   234 ;;		wreg, status,2, status,0
   235 ;; Tracked objects:
   236 ;;		On entry : 0/0
   237 ;;		On exit  : 0/0
   238 ;;		Unchanged: 0/0
   239 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   240 ;;      Params:         0       0       0       0       0       0       0       0       0
   241 ;;      Locals:         0       0       0       0       0       0       0       0       0
   242 ;;      Temps:          2       0       0       0       0       0       0       0       0
   243 ;;      Totals:         2       0       0       0       0       0       0       0       0
   244 ;;Total ram usage:        2 bytes
   245 ;; Hardware stack levels used: 1
   246 ;; This function calls:
   247 ;;		Nothing
   248 ;; This function is called by:
   249 ;;		_main
   250 ;; This function uses a non-reentrant model
   251 ;;
   252                           
   253                           	psect	text2
   254   007FB2                     __ptext2:
   255                           	callstack 0
   256   007FB2                     _Exercise:
   257                           	callstack 30
   258   007FB2                     
   259                           ;main.c: 66:     LATA ^= 1;
   260   007FB2  0E01               	movlw	1
   261   007FB4  1A89               	xorwf	137,f,c	;volatile
   262   007FB6                     
   263                           ;main.c: 67:     _delay((unsigned long)((500)*(8000000/4000.0)));
   264   007FB6  0E06               	movlw	6
   265   007FB8  6E02               	movwf	(??_Exercise+1)^0,c
   266   007FBA  0E13               	movlw	19
   267   007FBC  6E01               	movwf	??_Exercise^0,c
   268   007FBE  0EAE               	movlw	174
   269   007FC0                     u17:
   270   007FC0  2EE8               	decfsz	wreg,f,c
   271   007FC2  D7FE               	bra	u17
   272   007FC4  2E01               	decfsz	??_Exercise^0,f,c
   273   007FC6  D7FC               	bra	u17
   274   007FC8  2E02               	decfsz	(??_Exercise+1)^0,f,c
   275   007FCA  D7FA               	bra	u17
   276   007FCC  0012               	return		;funcret
   277   007FCE                     __end_of_Exercise:
   278                           	callstack 0
   279   000000                     
   280                           	psect	rparam
   281   000000                     
   282                           	psect	idloc
   283                           
   284                           ;Config register IDLOC0 @ 0x200000
   285                           ;	unspecified, using default values
   286   200000                     	org	2097152
   287   200000  FF                 	db	255
   288                           
   289                           ;Config register IDLOC1 @ 0x200001
   290                           ;	unspecified, using default values
   291   200001                     	org	2097153
   292   200001  FF                 	db	255
   293                           
   294                           ;Config register IDLOC2 @ 0x200002
   295                           ;	unspecified, using default values
   296   200002                     	org	2097154
   297   200002  FF                 	db	255
   298                           
   299                           ;Config register IDLOC3 @ 0x200003
   300                           ;	unspecified, using default values
   301   200003                     	org	2097155
   302   200003  FF                 	db	255
   303                           
   304                           ;Config register IDLOC4 @ 0x200004
   305                           ;	unspecified, using default values
   306   200004                     	org	2097156
   307   200004  FF                 	db	255
   308                           
   309                           ;Config register IDLOC5 @ 0x200005
   310                           ;	unspecified, using default values
   311   200005                     	org	2097157
   312   200005  FF                 	db	255
   313                           
   314                           ;Config register IDLOC6 @ 0x200006
   315                           ;	unspecified, using default values
   316   200006                     	org	2097158
   317   200006  FF                 	db	255
   318                           
   319                           ;Config register IDLOC7 @ 0x200007
   320                           ;	unspecified, using default values
   321   200007                     	org	2097159
   322   200007  FF                 	db	255
   323                           
   324                           	psect	config
   325                           
   326                           ;Config register CONFIG1L @ 0x300000
   327                           ;	PLL Prescaler Selection bits
   328                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   329                           ;	System Clock Postscaler Selection bits
   330                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   331                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   332                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   333   300000                     	org	3145728
   334   300000  00                 	db	0
   335                           
   336                           ;Config register CONFIG1H @ 0x300001
   337                           ;	Oscillator Selection bits
   338                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   339                           ;	Fail-Safe Clock Monitor Enable bit
   340                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   341                           ;	Internal/External Oscillator Switchover bit
   342                           ;	IESO = OFF, Oscillator Switchover mode disabled
   343   300001                     	org	3145729
   344   300001  08                 	db	8
   345                           
   346                           ;Config register CONFIG2L @ 0x300002
   347                           ;	Power-up Timer Enable bit
   348                           ;	PWRT = OFF, PWRT disabled
   349                           ;	Brown-out Reset Enable bits
   350                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   351                           ;	Brown-out Reset Voltage bits
   352                           ;	BORV = 3, Minimum setting 2.05V
   353                           ;	USB Voltage Regulator Enable bit
   354                           ;	VREGEN = OFF, USB voltage regulator disabled
   355   300002                     	org	3145730
   356   300002  1F                 	db	31
   357                           
   358                           ;Config register CONFIG2H @ 0x300003
   359                           ;	Watchdog Timer Enable bit
   360                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   361                           ;	Watchdog Timer Postscale Select bits
   362                           ;	WDTPS = 32768, 1:32768
   363   300003                     	org	3145731
   364   300003  1E                 	db	30
   365                           
   366                           ; Padding undefined space
   367   300004                     	org	3145732
   368   300004  FF                 	db	255
   369                           
   370                           ;Config register CONFIG3H @ 0x300005
   371                           ;	CCP2 MUX bit
   372                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   373                           ;	PORTB A/D Enable bit
   374                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   375                           ;	Low-Power Timer 1 Oscillator Enable bit
   376                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   377                           ;	MCLR Pin Enable bit
   378                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   379   300005                     	org	3145733
   380   300005  83                 	db	131
   381                           
   382                           ;Config register CONFIG4L @ 0x300006
   383                           ;	Stack Full/Underflow Reset Enable bit
   384                           ;	STVREN = ON, Stack full/underflow will cause Reset
   385                           ;	Single-Supply ICSP Enable bit
   386                           ;	LVP = OFF, Single-Supply ICSP disabled
   387                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   388                           ;	ICPRT = OFF, ICPORT disabled
   389                           ;	Extended Instruction Set Enable bit
   390                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   391                           ;	Background Debugger Enable bit
   392                           ;	DEBUG = 0x1, unprogrammed default
   393   300006                     	org	3145734
   394   300006  81                 	db	129
   395                           
   396                           ; Padding undefined space
   397   300007                     	org	3145735
   398   300007  FF                 	db	255
   399                           
   400                           ;Config register CONFIG5L @ 0x300008
   401                           ;	Code Protection bit
   402                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   403                           ;	Code Protection bit
   404                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   405                           ;	Code Protection bit
   406                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   407                           ;	Code Protection bit
   408                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   409   300008                     	org	3145736
   410   300008  0F                 	db	15
   411                           
   412                           ;Config register CONFIG5H @ 0x300009
   413                           ;	Boot Block Code Protection bit
   414                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   415                           ;	Data EEPROM Code Protection bit
   416                           ;	CPD = OFF, Data EEPROM is not code-protected
   417   300009                     	org	3145737
   418   300009  C0                 	db	192
   419                           
   420                           ;Config register CONFIG6L @ 0x30000A
   421                           ;	Write Protection bit
   422                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   423                           ;	Write Protection bit
   424                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   425                           ;	Write Protection bit
   426                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   427                           ;	Write Protection bit
   428                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   429   30000A                     	org	3145738
   430   30000A  0F                 	db	15
   431                           
   432                           ;Config register CONFIG6H @ 0x30000B
   433                           ;	Configuration Register Write Protection bit
   434                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   435                           ;	Boot Block Write Protection bit
   436                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   437                           ;	Data EEPROM Write Protection bit
   438                           ;	WRTD = OFF, Data EEPROM is not write-protected
   439   30000B                     	org	3145739
   440   30000B  E0                 	db	224
   441                           
   442                           ;Config register CONFIG7L @ 0x30000C
   443                           ;	Table Read Protection bit
   444                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   445                           ;	Table Read Protection bit
   446                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   447                           ;	Table Read Protection bit
   448                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   449                           ;	Table Read Protection bit
   450                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   451   30000C                     	org	3145740
   452   30000C  0F                 	db	15
   453                           
   454                           ;Config register CONFIG7H @ 0x30000D
   455                           ;	Boot Block Table Read Protection bit
   456                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   457   30000D                     	org	3145741
   458   30000D  40                 	db	64
   459                           tosu	equ	0xFFF
   460                           tosh	equ	0xFFE
   461                           tosl	equ	0xFFD
   462                           stkptr	equ	0xFFC
   463                           pclatu	equ	0xFFB
   464                           pclath	equ	0xFFA
   465                           pcl	equ	0xFF9
   466                           tblptru	equ	0xFF8
   467                           tblptrh	equ	0xFF7
   468                           tblptrl	equ	0xFF6
   469                           tablat	equ	0xFF5
   470                           prodh	equ	0xFF4
   471                           prodl	equ	0xFF3
   472                           indf0	equ	0xFEF
   473                           postinc0	equ	0xFEE
   474                           postdec0	equ	0xFED
   475                           preinc0	equ	0xFEC
   476                           plusw0	equ	0xFEB
   477                           fsr0h	equ	0xFEA
   478                           fsr0l	equ	0xFE9
   479                           wreg	equ	0xFE8
   480                           indf1	equ	0xFE7
   481                           postinc1	equ	0xFE6
   482                           postdec1	equ	0xFE5
   483                           preinc1	equ	0xFE4
   484                           plusw1	equ	0xFE3
   485                           fsr1h	equ	0xFE2
   486                           fsr1l	equ	0xFE1
   487                           bsr	equ	0xFE0
   488                           indf2	equ	0xFDF
   489                           postinc2	equ	0xFDE
   490                           postdec2	equ	0xFDD
   491                           preinc2	equ	0xFDC
   492                           plusw2	equ	0xFDB
   493                           fsr2h	equ	0xFDA
   494                           fsr2l	equ	0xFD9
   495                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_Exercise

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                           _Exercise
                           _Settings
 ---------------------------------------------------------------------------------
 (1) _Settings                                             0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Exercise                                             2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Exercise
   _Settings

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRllh        2A      0       0      23        0.0%
BITBIGSFRlllh        4      0       0      24        0.0%
BITBIGSFRllll       29      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Sat Jul 22 03:51:13 2023

                     l41 7FFE                       l44 7FCC                       u17 7FC0  
                    l720 7FCE                      l722 7FB2                      l724 7FB6  
                    l726 7FA2                      l728 7FA6                      wreg 0FE8  
                   _LATA 0F89                     _LATB 0F8A                     _LATC 0F8B  
                   _LATD 0F8C                     _LATE 0F8D                     _main 7FA2  
                   start 0000             ___param_bank 0000                    ?_main 0001  
                  _TRISA 0F92                    _TRISB 0F93                    _TRISC 0F94  
                  _TRISD 0F95                    _TRISE 0F96          __initialization 7F9C  
           __end_of_main 7FB2         __end_of_Exercise 7FCE                   ??_main 0003  
          __activetblptr 0000         __end_of_Settings 8000                   _ADCON1 0FC1  
                 _OSCCON 0FD3                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7F9C            ___rparam_used 0001           __pcstackCOMRAM 0001  
              ?_Exercise 0001                ?_Settings 0001               ??_Exercise 0001  
                __Hparam 0000                  __Lparam 0000               ??_Settings 0001  
                __pcinit 7F9C                  __ramtop 0800                  __ptext0 7FA2  
                __ptext1 7FCE                  __ptext2 7FB2     end_of_initialization 7F9C  
    start_initialization 7F9C                 _Exercise 7FB2                 __Hrparam 0000  
               __Lrparam 0000                 _Settings 7FCE                 isa$xinst 0000  
