  Setting attribute of root '/': 'stdout_log' = genus.log.23-01-26_23-01
  Setting attribute of root '/': 'command_log' = genus.cmd.23-01-26_23-01
WARNING: This version of the tool is 1150 days old.
@genus:root: 1> pwd
/u/ekke/ASIC/lab2/syn/work
@genus:root: 2> 
@genus:root: 2> set top_design fifo1_sramb
fifo1_sramb
@genus:root: 3> dource ../scripts/genus.tcl
invalid command name "dource"
@genus:root: 4> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 23:33:49 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 23:33:50 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 23:33:50 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library

Threads Configured:8
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW1024x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1446)
        : Sequential timing checks, such as 'setup_rising' or 'hold_rising', on flop and latch cells require a clock pin. Verify that the 'clock' attribute of the clock pin is set to 'true' or that the clock pin has a 'clocked_on' attribute.
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW1024x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 1884)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2322)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW128x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 2760)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW128x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3636)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 3198)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x46' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4074)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x46'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x48' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4512)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x48'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW256x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 4950)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW256x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW32x50' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5388)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW32x50'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6264)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 6702)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW512x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 5826)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW512x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x128' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7140)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x128'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 7578)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x34' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8016)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x34'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP1RW64x8' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8454)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP1RW64x8'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x16' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 8892)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x16'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x32' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 9748)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x32'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'SRAMLP2RW128x4' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib, Line 10604)
Warning : Missing sequential block in the sequential cell. [LBR-526]
        : Sequential block (ff/ff_bank/latch/latch_bank) missing in cell(s) 'SRAMLP2RW128x4'. This may cause potential problems with results of downstream tools (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 24300 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 24301 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 24302 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)

  Message Summary for Library all 4 libraries:
  ********************************************
  Missing sequential block in the sequential cell. [LBR-526]: 36
  Missing clock pin in the sequential cell. [LBR-525]: 38
  Missing a function attribute in the output pin definition. [LBR-518]: 76
  An attribute is used before it is defined. [LBR-511]: 12
  An unsupported construct was detected in this library. [LBR-40]: 52
  ********************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
        : Review the definition of the test_cell's function or its parent library-cell's function.  An inconsistency between the two may exist.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
        : The timing arc connects two pins that are already connected by a sequential arc. It is not recommended to mix combinational arcs with sequential arcs in a sequential cell.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
        : Pin used in a next_state function must have an incoming setup timing arc. Otherwise, the library cell will be treated as a timing model.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 23:33:51 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 23:33:51 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
        : If user is setting write_sv_port_wrapper = true then the port names affected by usage of change_name need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
        : The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use new option.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
        : Add 'set_attribute ui_respects_preserve false' (legacy_ui) or 'set_db ui_respects_preserve false'(common_ui) to allow name changes on preserved objects.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 23:33:51 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.75
set wclk_period 0.75
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 37: set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 38: set_input_delay 0.4 -max -clock wclk -add_delay {winc}
set_input_delay 0.4 -max -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 39: set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 41: set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 42: set_input_delay -1 -min -clock wclk -add_delay {winc}
set_input_delay -1 -min -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 43: set_input_delay -1 -min -clock wclk -add_delay {rinc}
set_input_delay -1 -min -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 46: set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 47: set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 48: set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 50: set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 51: set_output_delay -1 -min -clock rclk -add_delay {rempty}
set_output_delay -1 -min -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 52: set_output_delay -1 -min -clock rclk -add_delay {wfull}
set_output_delay -1 -min -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 63: set_drive 0.0001 [get_ports -filter '\"direction ==in]
set_drive 0.0001 [get_ports -filter '\"direction ==in]
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command  cannot find any ports named '==in'
        : Use the 'vcd' and 'vls' commands to browse the virtual directories to find the object because the specified name and/or location does not exist.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|port_bus' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.

Usage: set_drive [-rise] [-fall] [-min] [-max] <float> <port|port_bus>+

    [-rise]:
        rise value 
    [-fall]:
        fall value 
    [-min]:
        minimum value 
    [-max]:
        maximum value 
    <float>:
        value 
    <port|port_bus>+:
        objects 
#@ End verbose source constraints/fifo1_sramb.sdc
#@ End verbose source scripts/genus.tcl
@genus:root: 5> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 23:36:20 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 23:36:20 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 23:36:20 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
        : You must set the 'init_lib_search_path' attribute before you set the 'library' attribute.
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 23:36:21 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 23:36:21 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 23:36:21 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.75
set wclk_period 0.75
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 37: set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 38: set_input_delay 0.4 -max -clock wclk -add_delay {winc}
set_input_delay 0.4 -max -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 39: set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 41: set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 42: set_input_delay -1 -min -clock wclk -add_delay {winc}
set_input_delay -1 -min -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 43: set_input_delay -1 -min -clock wclk -add_delay {rinc}
set_input_delay -1 -min -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 46: set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 47: set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 48: set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 50: set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 51: set_output_delay -1 -min -clock rclk -add_delay {rempty}
set_output_delay -1 -min -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 52: set_output_delay -1 -min -clock rclk -add_delay {wfull}
set_output_delay -1 -min -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 65: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 66: set_clock_uncertainity 0.1 [get_clocks *clk*]
set_clock_uncertainity 0.1 [get_clocks *clk*]
#@ End verbose source constraints/fifo1_sramb.sdc
#@ End verbose source scripts/genus.tcl
invalid command name "set_clock_uncertainity"
@genus:root: 6> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 23:36:59 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 23:36:59 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 23:36:59 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 23:37:00 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 23:37:00 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 23:37:00 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.75
set wclk_period 0.75
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 37: set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 38: set_input_delay 0.4 -max -clock wclk -add_delay {winc}
set_input_delay 0.4 -max -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 39: set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 41: set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 42: set_input_delay -1 -min -clock wclk -add_delay {winc}
set_input_delay -1 -min -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 43: set_input_delay -1 -min -clock wclk -add_delay {rinc}
set_input_delay -1 -min -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 46: set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 47: set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 48: set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 50: set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 51: set_output_delay -1 -min -clock rclk -add_delay {rempty}
set_output_delay -1 -min -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 52: set_output_delay -1 -min -clock rclk -add_delay {wfull}
set_output_delay -1 -min -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 65: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 66: set_clock_uncertainity 0.1 [get_clocks *clk*]
set_clock_uncertainity 0.1 [get_clocks *clk*]
#@ End verbose source constraints/fifo1_sramb.sdc
#@ End verbose source scripts/genus.tcl
invalid command name "set_clock_uncertainity"
@genus:root: 7> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 23:38:32 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 23:38:32 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 23:38:32 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 23:38:33 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 23:38:33 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 23:38:33 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.75
set wclk_period 0.75
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 37: set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 38: set_input_delay 0.4 -max -clock wclk -add_delay {winc}
set_input_delay 0.4 -max -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 39: set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 41: set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 42: set_input_delay -1 -min -clock wclk -add_delay {winc}
set_input_delay -1 -min -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 43: set_input_delay -1 -min -clock wclk -add_delay {rinc}
set_input_delay -1 -min -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 46: set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 47: set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 48: set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 50: set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 51: set_output_delay -1 -min -clock rclk -add_delay {rempty}
set_output_delay -1 -min -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 52: set_output_delay -1 -min -clock rclk -add_delay {wfull}
set_output_delay -1 -min -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 65: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 67: set_clock_transition 0.33 [get_clocks *clk*]
set_clock_transition 0.33 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 70: set_load 0.2 [get_ports -filter "direction == out"]
set_load 0.2 [get_ports -filter "direction == out"]
@file(fifo1_sramb.sdc) 73: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 74: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.025s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-362    |Info    |    8 |Assuming that the full range of indexed or      |
|             |        |      | sliced sensitivity signal is in the            |
|             |        |      | sensitivity list.                              |
| CDFG-372    |Info    |   20 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-472    |Warning |    8 |Unreachable statements for case item.           |
| CDFG-500    |Info    |    4 |Unused module input port.                       |
|             |        |      |In port definition within the module, the input |
|             |        |      | port is not used in any assignment statements  |
|             |        |      | or conditional expressions for decision        |
|             |        |      | statements.                                    |
| CDFG-769    |Info    |    8 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-818    |Warning |    4 |Using default parameter value for module        |
|             |        |      | elaboration.                                   |
| CDFG2G-622  |Warning |   32 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CHNM-102    |Info    | 1872 |Changed names successfully.                     |
| CHNM-107    |Warning |    8 |Option 'convert_string' is obsolete.            |
|             |        |      |The obsolete option still works in this         |
|             |        |      | release, but to avoid this warning and to      |
|             |        |      | ensure compatibility with future releases,     |
|             |        |      | update your script to use new option.          |
| CHNM-108    |Warning |   24 |Port names affected by change_names do not      |
|             |        |      | automatically get updated in written out SV    |
|             |        |      | wrapper module.                                |
|             |        |      |If user is setting write_sv_port_wrapper = true |
|             |        |      | then the port names affected by usage of       |
|             |        |      | change_name need to be updated manually in the |
|             |        |      | written out SV wrapper module.                 |
| CHNM-110    |Warning |  264 |Failed to change names.                         |
|             |        |      |Add 'set_attribute ui_respects_preserve false'  |
|             |        |      | (legacy_ui)                                    |
|             |        |      | or 'set_db ui_respects_preserve false'         |
|             |        |      | (common_ui)                                    |
|             |        |      | to allow name changes on preserved objects.    |
| CWD-19      |Info    |   26 |An implementation was inferred.                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    4 |Elaborating Design.                             |
| ELAB-2      |Info    |   20 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    4 |Done Elaborating Design.                        |
| ELABUTL-132 |Info    |   32 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| LBR-126     |Warning |   12 |Found a combinational arc in a sequential cell. |
|             |        |      |The timing arc connects two pins that are       |
|             |        |      | already connected by a sequential arc. It is   |
|             |        |      | not recommended to mix combinational arcs with |
|             |        |      | sequential arcs in a sequential cell.          |
| LBR-155     |Info    |  240 |Mismatch in unateness between 'timing_sense'    |
|             |        |      | attribute and the function.                    |
|             |        |      |The 'timing_sense' attribute will be respected. |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message |
|             |        |      | to 10 if information_level is less than 9.     |
| LBR-162     |Info    |  120 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-170     |Info    |   32 |Ignoring specified timing sense.                |
|             |        |      |Timing sense should never be set with           |
|             |        |      | 'rising_edge' or 'falling_edge' timing type.   |
| LBR-30      |Info    |    8 |Promoting a setup arc to recovery.              |
|             |        |      |Setup arcs to asynchronous input pins are not   |
|             |        |      | supported.                                     |
| LBR-31      |Info    |    8 |Promoting a hold arc to removal.                |
|             |        |      |Hold arcs to asynchronous input pins are not    |
|             |        |      | supported.                                     |
| LBR-34      |Warning |   40 |Missing an incoming setup timing arc for        |
|             |        |      | next_state library pin.                        |
|             |        |      |Pin used in a next_state function must have an  |
|             |        |      | incoming setup timing arc. Otherwise, the      |
|             |        |      | library cell will be treated as a timing       |
|             |        |      | model.                                         |
| LBR-38      |Warning |    4 |Libraries have inconsistent nominal operating   |
|             |        |      | conditions. In the Liberty library, there are  |
|             |        |      | attributes called nom_voltage, nom_process and |
|             |        |      | nom_temperature. Genus reports the message, if |
|             |        |      | the respective values of the 2 given .libs     |
|             |        |      | differ.                                        |
|             |        |      |This is a common source of delay calculation    |
|             |        |      | confusion and should be avoided.               |
| LBR-40      |Info    |   52 |An unsupported construct was detected in this   |
|             |        |      | library.                                       |
|             |        |      |Check to see if this construct is really needed |
|             |        |      | for synthesis. Many liberty constructs are not |
|             |        |      | actually required.                             |
| LBR-41      |Info    | 5696 |An output library pin lacks a function          |
|             |        |      | attribute.                                     |
|             |        |      |If the remainder of this library cell's         |
|             |        |      | semantic checks are successful, it will be     |
|             |        |      | considered as a timing-model                   |
|             |        |      | (because one of its outputs does not have a va |
|             |        |      | lid function.                                  |
| LBR-412     |Info    |   16 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-511     |Warning |   12 |An attribute is used before it is defined.      |
| LBR-518     |Info    |   76 |Missing a function attribute in the output pin  |
|             |        |      | definition.                                    |
| LBR-525     |Warning |   38 |Missing clock pin in the sequential cell.       |
|             |        |      |Sequential timing checks, such as               |
|             |        |      | 'setup_rising' or 'hold_rising', on flop and   |
|             |        |      | latch cells require a clock pin. Verify that   |
|             |        |      | the 'clock' attribute of the clock pin is set  |
|             |        |      | to 'true' or that the clock pin has a          |
|             |        |      | 'clocked_on' attribute.                        |
| LBR-526     |Warning |   36 |Missing sequential block in the sequential      |
|             |        |      | cell.                                          |
| LBR-64      |Warning |   64 |Malformed test_cell.                            |
|             |        |      |Review the definition of the test_cell's        |
|             |        |      | function or its parent library-cell's          |
|             |        |      | function.  An inconsistency between the two    |
|             |        |      | may exist.                                     |
| LBR-76      |Warning |   48 |Detected both combinational and sequential      |
|             |        |      | timing arcs in a library cell. This might      |
|             |        |      | prevent the tool from using this cell for      |
|             |        |      | technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                      |
|             |        |      |The library cell will be treated as a           |
|             |        |      | timing-model. Make sure that the timing arcs   |
|             |        |      | and output function are defined correctly.     |
|             |        |      | Even if the cell intends to have               |
|             |        |      | dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                        |
| LBR-9       |Warning |  328 |Library cell has no output pins defined.        |
|             |        |      |Add the missing output pin(s)                   |
|             |        |      | , then reload the library. Else the library    |
|             |        |      | cell will be marked as timing model i.e.       |
|             |        |      | unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there   |
|             |        |      | is no output pin, Genus will mark library cell |
|             |        |      | as unusable i.e. the attribute 'usable' will   |
|             |        |      | be marked to 'false' on the libcell.           |
|             |        |      | Therefore, the cell is not used for mapping    |
|             |        |      | and it will not be picked up from the library  |
|             |        |      | for synthesis. If you query the attribute      |
|             |        |      | 'unusable_reason' on the libcell; result will  |
|             |        |      | be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins |
|             |        |      | and not for the power_ground pins. Genus will  |
|             |        |      | depend upon the output function defined in the |
|             |        |      | pin group (output pin)                         |
|             |        |      | of the cell, to use it for mapping. The pg_pin |
|             |        |      | will not have any function defined.            |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SDC-208     |Warning |    1 |Could not find requested search value.          |
|             |        |      |Use the 'vcd' and 'vls' commands to browse the  |
|             |        |      | virtual directories to find the object because |
|             |        |      | the specified name and/or location does not    |
|             |        |      | exist.                                         |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| TUI-31      |Warning |    2 |Obsolete command.                               |
|             |        |      |This command is no longer supported.            |
| TUI-58      |Info    |    3 |Removed object.                                 |
| TUI-61      |Error   |    7 |A required object parameter could not be found. |
|             |        |      |Check to make sure that the object exists and   |
|             |        |      | is of the correct type.  The 'what_is' command |
|             |        |      | can be used to determine the type of an        |
|             |        |      | object.                                        |
| TUI-83      |Warning |    3 |Cannot modify library search path after reading |
|             |        |      | library(s).                                    |
|             |        |      |You must set the 'init_lib_search_path'         |
|             |        |      | attribute before you set the 'library'         |
|             |        |      | attribute.                                     |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack: -1469 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:  -513 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'wclk' target slack:  -185 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -137 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 2.359811999999998
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) | 100.0(100.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) | 100.0(100.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511883       301
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       575    511948       322
##>G:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
        : Try running the 'edit_netlist uniquify' command on the parent hierarchy of this (sub)design, if there exists any.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) | 100.0(100.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |  70.2( 66.7) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |  29.8( 33.3) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack: -1469 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:  -513 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'wclk' target slack:  -166 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -162 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511366    -2367 
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_0__U/CE2 --> rdata[7]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       OUTPUTS             -1469    -1438      +1%      750 
        INPUTS              -513     -513      +0%      375     (launch clock period: 750)
          rclk              -162     -244      -9%      750 
          wclk              -166     -174      -1%      750 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack: -1438 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:  -513 ps
Target path end-point (Pin: wdata_reg_2_/D (DFFARX1_RVT/D))

Cost Group 'wclk' target slack:  -164 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

Cost Group 'rclk' target slack:  -225 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |Sev  |Count |                    Message Text                      |
--------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                     |
|          |     |      |All computed switching activities are removed.        |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.          |
| SYNTH-2  |Info |    1 |Done synthesizing.                                    |
| SYNTH-4  |Info |    1 |Mapping.                                              |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.          |
|          |     |      |Try running the 'edit_netlist uniquify' command on    |
|          |     |      | the parent hierarchy of this (sub)                   |
|          |     |      | design, if there exists any.                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511341    -2371 
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_0__U/CE2 --> rdata[7]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       OUTPUTS             -1438    -1438      +0%      750 
        INPUTS              -513     -513      +0%      375     (launch clock period: 750)
          rclk              -225     -256      -3%      750 
          wclk              -164     -165      +0%      750 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 4.949865000000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |  28.4( 25.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |  12.0( 12.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |  59.6( 62.5) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo1_sramb/fv_map.fv.json' for netlist 'fv/fifo1_sramb/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |  25.3( 22.2) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |  10.7( 11.1) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |  53.2( 55.6) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |  10.7( 11.1) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.02046800000000104
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |  25.4( 22.2) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |  10.8( 11.1) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |  53.3( 55.6) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |  10.8( 11.1) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.2(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |  25.4( 22.2) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |  10.8( 11.1) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |  53.3( 55.6) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |  10.8( 11.1) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.2(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511341    -2371    -32554         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511341    -2371    -32554         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511361    -2351    -32690         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511422    -2314    -32553         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511445    -2310    -32500         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511452    -2305    -33628         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        99  (        8 /        8 )  0.10
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        78  (        0 /        0 )  0.00
    plc_st_fence        78  (        0 /        0 )  0.00
        plc_star        78  (        0 /        0 )  0.00
      plc_laf_st        78  (        0 /        0 )  0.00
 plc_laf_st_fence        78  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       107  (       23 /       36 )  0.19
   plc_laf_lo_st        74  (        0 /        0 )  0.00
       plc_lo_st        74  (        0 /        0 )  0.00
        mb_split        74  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511452    -2305    -33628         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511455    -2290    -33495         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       238  (       11 /       14 )  0.20
   plc_laf_lo_st       227  (        0 /        0 )  0.00
       plc_lo_st       227  (        0 /        0 )  0.00
            fopt       227  (        0 /        0 )  0.02
       crit_dnsz       230  (       18 /       26 )  0.24
             dup       209  (        4 /        4 )  0.04
        setup_dn       205  (        0 /        0 )  0.00
        mb_split       205  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9744340000000022
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |  23.0( 20.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   9.7( 10.0) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |  48.2( 50.0) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   9.7( 10.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.2(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   9.5( 10.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |  23.0( 20.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   9.7( 10.0) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |  48.2( 50.0) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   9.7( 10.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.2(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   9.5( 10.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       575    511948       322
##>M:Pre Cleanup                        1         -         -       575    511948       322
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       438    511340       324
##>M:Const Prop                         0     -1437     32151       438    511340       324
##>M:Cleanup                            1     -1437     31964       503    511457       324
##>M:MBCI                               0         -         -       503    511457       324
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        8
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
-------------------------------------------------------------------------------
 const_prop               511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
-------------------------------------------------------------------------------
 hi_fo_buf                511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511460    -2285    -33121         0       95
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511462    -2285    -33116         0      101
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[5]
 incr_delay               511464    -2285    -33111         0      106
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[4]
 incr_delay               511467    -2285    -33106         0      112
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[3]
 incr_delay               511469    -2285    -33101         0      118
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511471    -2285    -33096         0      123
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511474    -2285    -33091         0      129
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[0]
 incr_delay               511476    -2280    -33086         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511480    -2280    -33086         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511485    -2280    -33086         0      155
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[5]
 incr_delay               511490    -2280    -33085         0      166
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[4]
 incr_delay               511494    -2280    -33085         0      176
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[3]
 incr_delay               511499    -2280    -33085         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511525    -2221    -32748         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511545    -2210    -32792         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511552    -2207    -32848         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511565    -2201    -32875         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511565    -2200    -32908         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511565    -2200    -32876         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511572    -2192    -32938         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511574    -2192    -32952         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       583  (       10 /      182 )  1.25
       crit_upsz       575  (        1 /        1 )  0.12
       crit_slew       574  (        2 /       19 )  0.18
        setup_dn       572  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       572  (        0 /        0 )  0.00
    plc_st_fence       572  (        0 /        0 )  0.00
        plc_star       572  (        0 /        0 )  0.00
      plc_laf_st       572  (        0 /        0 )  0.00
 plc_laf_st_fence       572  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       572  (        0 /        0 )  0.00
       plc_lo_st       572  (        0 /        0 )  0.00
            fopt       572  (        0 /        0 )  0.01
       crit_swap       572  (        0 /        0 )  0.08
       mux2_swap       573  (        1 /        1 )  0.03
       crit_dnsz       515  (        2 /      164 )  0.99
       load_swap       581  (        1 /        1 )  0.11
            fopt       597  (       11 /      142 )  0.62
        setup_dn       580  (        0 /        0 )  0.00
       load_isol       582  (        3 /        3 )  0.35
       load_isol       573  (        0 /        0 )  0.01
        move_for       573  (        0 /        0 )  0.00
        move_for       573  (        0 /        0 )  0.00
          rem_bi       573  (        0 /        0 )  0.00
         offload       573  (        0 /        0 )  0.00
          rem_bi       582  (        1 /        5 )  0.04
         offload       572  (        0 /        0 )  0.02
           phase       572  (        0 /        0 )  0.00
        in_phase       572  (        0 /        0 )  0.00
       merge_bit       582  (        1 /        1 )  0.01
     merge_idrvr       578  (        0 /        0 )  0.00
     merge_iload       578  (        0 /        0 )  0.00
    merge_idload       578  (        0 /        0 )  0.00
      merge_drvr       578  (        0 /        3 )  0.07
      merge_load       578  (        0 /        3 )  0.07
          decomp       588  (        4 /        5 )  0.31
        p_decomp       578  (        0 /        0 )  0.01
        levelize       578  (        0 /       20 )  0.17
        mb_split       578  (        0 /        0 )  0.00
             dup       598  (       10 /       10 )  0.16
      mux_retime       580  (        0 /        4 )  0.01
         buf2inv       580  (        0 /        0 )  0.00
             exp       132  (       16 /       30 )  0.05
       gate_deco        68  (        0 /        0 )  0.46
       gcomp_tim        53  (        7 /        7 )  0.17
  inv_pair_2_buf       719  (        0 /        0 )  0.00

 incr_delay               511579    -2192    -32952         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511594    -2173    -32909         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511596    -2166    -32904         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511615    -2160    -32898         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511645    -2157    -32883         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511657    -2151    -32886         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511681    -2143    -32738         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511695    -2139    -32734         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511697    -2138    -32733         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511697    -2138    -32733         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511725    -2128    -32723         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511737    -2124    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511741    -2123    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511740    -2118    -32730         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511755    -2113    -32725         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511762    -2102    -32714         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511768    -2101    -32713         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511768    -2100    -32712         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511774    -2098    -32710         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511787    -2094    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511789    -2094    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511783    -2091    -32704         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511783    -2091    -32703         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511785    -2090    -32703         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511785    -2089    -32701         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511794    -2089    -32701         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511801    -2087    -32700         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511800    -2087    -32699         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511808    -2085    -32697         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511812    -2083    -32695         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2079    -32692         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511836    -2079    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511841    -2079    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511841    -2078    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511839    -2078    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511843    -2077    -32641         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511827    -2069    -32470         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511827    -2068    -32481         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511825    -2065    -31746         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2059    -31739         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2059    -31731         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511833    -2057    -31691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2054    -31687         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511835    -2049    -31689         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511844    -2048    -31676         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511844    -2047    -31676         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511844    -2046    -31665         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511842    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511832    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511832    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       136  (       22 /      106 )  19.83
        crr_glob       196  (       16 /       22 )  0.53
         crr_200       166  (       45 /      132 )  4.27
        crr_glob       259  (       44 /       45 )  0.30
         crr_300       101  (       10 /       70 )  3.08
        crr_glob       161  (        8 /       10 )  0.15
         crr_400        79  (        2 /       56 )  3.17
        crr_glob       135  (        2 /        2 )  0.12
         crr_111       219  (       44 /      183 )  12.74
        crr_glob       299  (       39 /       44 )  0.61
         crr_210       100  (        3 /       76 )  7.03
        crr_glob       141  (        2 /        3 )  0.21
         crr_110       186  (       27 /      153 )  8.11
        crr_glob       225  (       24 /       27 )  0.38
         crr_101       162  (       12 /      123 )  3.55
        crr_glob       173  (       12 /       12 )  0.21
         crr_201       125  (       16 /       99 )  3.94
        crr_glob       177  (       13 /       16 )  0.24
         crr_211       101  (        1 /       79 )  7.08
        crr_glob       140  (        1 /        1 )  0.24
        crit_msz       203  (       19 /       49 )  0.54
       crit_upsz       201  (        6 /        6 )  0.18
       crit_slew       183  (        2 /        8 )  0.15
        setup_dn       363  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       181  (        0 /        0 )  0.00
    plc_st_fence       181  (        0 /        0 )  0.00
        plc_star       181  (        0 /        0 )  0.00
      plc_laf_st       181  (        0 /        0 )  0.00
 plc_laf_st_fence       181  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       181  (        0 /        0 )  0.00
            fopt       392  (       14 /       45 )  0.31
       crit_swap       181  (        0 /        0 )  0.14
       mux2_swap       181  (        0 /        0 )  0.00
       crit_dnsz       178  (        1 /        9 )  0.21
       load_swap       182  (        0 /        0 )  0.11
            fopt       392  (       14 /       45 )  0.31
        setup_dn       363  (        0 /        0 )  0.00
       load_isol       390  (        6 /        6 )  0.62
       load_isol       390  (        6 /        6 )  0.62
        move_for       427  (        5 /        5 )  0.13
        move_for       427  (        5 /        5 )  0.13
          rem_bi       408  (        1 /        7 )  0.06
         offload       400  (        0 /        0 )  0.04
          rem_bi       408  (        1 /        7 )  0.06
         offload       400  (        0 /        0 )  0.04
       merge_bit       200  (        3 /        3 )  0.02
     merge_idrvr       190  (        0 /        0 )  0.00
     merge_iload       190  (        0 /        0 )  0.00
    merge_idload       190  (        0 /        0 )  0.00
      merge_drvr       186  (        1 /        5 )  0.08
      merge_load       181  (        0 /        4 )  0.07
           phase       181  (        0 /        0 )  0.00
          decomp       181  (        0 /        0 )  0.30
        p_decomp       181  (        0 /        0 )  0.20
        levelize       181  (        0 /       21 )  0.16
        mb_split       181  (        0 /        0 )  0.00
        in_phase       181  (        0 /        0 )  0.00
             dup       221  (       12 /       12 )  0.28
      mux_retime       191  (        0 /        0 )  0.00
         buf2inv       191  (        0 /        0 )  0.00
             exp        67  (        4 /       15 )  0.03
       gate_deco       131  (        0 /        0 )  0.80
       gcomp_tim       100  (        2 /        2 )  0.29
  inv_pair_2_buf       177  (        0 /        0 )  0.00
 init_drc                 511832    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511805    -2046    -31656         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        70  (        0 /        0 )  0.00
        plc_star        70  (        0 /        0 )  0.00
      drc_buf_sp       140  (        0 /       70 )  0.00
        drc_bufs       140  (        0 /       70 )  0.00
        drc_fopt        70  (        0 /        0 )  0.01
        drc_bufb        70  (        0 /        0 )  0.00
      simple_buf        70  (        0 /        0 )  0.00
             dup        70  (        0 /        0 )  0.00
       crit_dnsz        14  (        6 /       14 )  0.05
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511805    -2046    -31656         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511820    -2046    -30709         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511821    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       195  (        0 /        2 )  0.04
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       195  (        7 /       81 )  0.62
       crit_upsz       188  (        6 /        6 )  0.14
   plc_laf_lo_st       182  (        0 /        0 )  0.00
       plc_lo_st       182  (        0 /        0 )  0.00
       crit_swap       182  (        0 /        0 )  0.04
       mux2_swap       182  (        0 /        0 )  0.00
       crit_dnsz       179  (        4 /       69 )  0.39
       load_swap       178  (        0 /        0 )  0.04
            fopt       178  (        0 /       67 )  0.34
        setup_dn       178  (        0 /        0 )  0.00
       load_isol       178  (        0 /        0 )  0.38
       load_isol       178  (        0 /        0 )  0.05
        move_for       178  (        0 /        0 )  0.04
        move_for       178  (        1 /        1 )  0.03
          rem_bi       177  (        0 /        0 )  0.00
         offload       177  (        0 /        0 )  0.01
          rem_bi       177  (        1 /        2 )  0.03
         offload       176  (        0 /        1 )  0.03
       merge_bit       179  (        0 /        0 )  0.01
     merge_idrvr       176  (        0 /        0 )  0.00
     merge_iload       176  (        0 /        0 )  0.00
    merge_idload       176  (        0 /        0 )  0.00
      merge_drvr       176  (        0 /        2 )  0.03
      merge_load       176  (        2 /        3 )  0.04
           phase       174  (        0 /        0 )  0.00
          decomp       174  (        2 /        2 )  0.20
        p_decomp       172  (        0 /        0 )  0.14
        levelize       172  (        0 /        0 )  0.02
        mb_split       172  (        0 /        0 )  0.00
             dup       172  (        5 /        9 )  0.19
      mux_retime       167  (        0 /        0 )  0.00
       crr_local       167  (        9 /       23 )  2.13
         buf2inv       158  (        0 /        0 )  0.00

 init_area                511821    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 undup                    511814    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_buf                  511795    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv                  511777    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 merge_bi                 511746    -2046    -30612         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv_qb               511745    -2046    -30612         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 seq_res_area             511744    -2046    -30607         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 io_phase                 511737    -2046    -30607         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 gate_comp                511730    -2046    -30609         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 glob_area                511722    -2046    -30613         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 area_down                511713    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_buf                  511709    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv                  511705    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 merge_bi                 511703    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        3 /        5 )  0.05
         rem_buf        40  (        9 /       11 )  0.07
         rem_inv        52  (       12 /       16 )  0.11
        merge_bi        37  (       23 /       23 )  0.09
      rem_inv_qb        27  (        1 /        1 )  0.04
    seq_res_area        10  (        1 /        5 )  0.56
        io_phase        32  (       11 /       15 )  0.08
       gate_comp        46  (        4 /        7 )  0.16
       gcomp_mog         0  (        0 /        0 )  0.04
       glob_area        19  (       10 /       19 )  0.09
       area_down        34  (       12 /       15 )  0.15
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        30  (        2 /        2 )  0.05
         rem_inv        33  (        4 /        6 )  0.07
        merge_bi        14  (        2 /        2 )  0.03
      rem_inv_qb        26  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511703    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511707    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511712    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511711    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511710    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511710    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        21  (        0 /        9 )  3.31
        crr_glob        31  (        0 /        0 )  0.04
         crr_200        21  (        0 /        9 )  0.37
        crr_glob        31  (        0 /        0 )  0.01
         crr_300        27  (        2 /       14 )  0.67
        crr_glob        48  (        2 /        2 )  0.03
         crr_400        19  (        0 /        7 )  0.53
        crr_glob        32  (        0 /        0 )  0.02
         crr_111        31  (        1 /       19 )  1.30
        crr_glob        35  (        1 /        1 )  0.05
         crr_210        24  (        0 /       12 )  1.11
        crr_glob        32  (        0 /        0 )  0.03
         crr_110        30  (        0 /       17 )  1.02
        crr_glob        32  (        0 /        0 )  0.03
         crr_101        30  (        0 /       16 )  0.46
        crr_glob        32  (        0 /        0 )  0.03
         crr_201        24  (        0 /       12 )  0.45
        crr_glob        32  (        0 /        0 )  0.02
         crr_211        23  (        1 /       11 )  1.44
        crr_glob        33  (        1 /        1 )  0.04
        crit_msz        82  (        0 /       33 )  0.21
       crit_upsz        82  (        0 /        2 )  0.04
       crit_slew        82  (        0 /        0 )  0.03
        setup_dn       164  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        82  (        0 /        0 )  0.00
    plc_st_fence        82  (        0 /        0 )  0.00
        plc_star        82  (        0 /        0 )  0.00
      plc_laf_st        82  (        0 /        0 )  0.00
 plc_laf_st_fence        82  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        82  (        0 /        0 )  0.00
            fopt       164  (        0 /       32 )  0.16
       crit_swap        82  (        0 /        0 )  0.04
       mux2_swap        82  (        0 /        0 )  0.00
       crit_dnsz        30  (        0 /        8 )  0.06
       load_swap        82  (        0 /        0 )  0.02
            fopt       164  (        0 /       32 )  0.16
        setup_dn       164  (        0 /        0 )  0.00
       load_isol       164  (        0 /        0 )  0.12
       load_isol       164  (        0 /        0 )  0.12
        move_for       164  (        0 /        0 )  0.01
        move_for       164  (        0 /        0 )  0.01
          rem_bi       164  (        0 /        2 )  0.02
         offload       164  (        0 /        0 )  0.01
          rem_bi       164  (        0 /        2 )  0.02
         offload       164  (        0 /        0 )  0.01
       merge_bit        83  (        0 /        1 )  0.01
     merge_idrvr        82  (        0 /        0 )  0.00
     merge_iload        82  (        0 /        0 )  0.00
    merge_idload        82  (        0 /        0 )  0.00
      merge_drvr        82  (        0 /        0 )  0.01
      merge_load        82  (        0 /        1 )  0.01
           phase        82  (        0 /        0 )  0.00
          decomp        82  (        0 /        0 )  0.05
        p_decomp        82  (        0 /        0 )  0.04
        levelize        82  (        0 /        3 )  0.02
        mb_split        82  (        0 /        0 )  0.00
        in_phase        82  (        0 /        0 )  0.00
             dup        82  (        0 /        0 )  0.03
      mux_retime        82  (        0 /        0 )  0.00
         buf2inv        82  (        0 /        0 )  0.00
             exp         6  (        1 /        2 )  0.01
       gate_deco        22  (        0 /        0 )  0.12
       gcomp_tim        14  (        0 /        0 )  0.04
  inv_pair_2_buf       112  (        0 /        0 )  0.00
 init_drc                 511710    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511705    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        65  (        0 /        0 )  0.00
        plc_star        65  (        0 /        0 )  0.00
        drc_bufs       130  (        0 /       65 )  0.00
        drc_fopt        65  (        0 /        0 )  0.01
        drc_bufb        65  (        0 /        0 )  0.00
      simple_buf        65  (        0 /        0 )  0.00
             dup        65  (        0 /        0 )  0.00
       crit_dnsz         9  (        1 /        9 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511705    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511702    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        13  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        13  (        1 /        2 )  0.04
       crit_upsz        12  (        0 /        1 )  0.02
   plc_laf_lo_st        12  (        0 /        0 )  0.00
       plc_lo_st        12  (        0 /        0 )  0.00
       crit_swap        12  (        0 /        0 )  0.01
       mux2_swap        12  (        0 /        0 )  0.00
       crit_dnsz        19  (        0 /        0 )  0.02
       load_swap        12  (        0 /        0 )  0.01
            fopt        12  (        0 /        0 )  0.02
        setup_dn        12  (        0 /        0 )  0.00
       load_isol        12  (        0 /        0 )  0.05
       load_isol        12  (        0 /        0 )  0.01
        move_for        12  (        0 /        0 )  0.00
        move_for        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.01
       merge_bit        14  (        0 /        2 )  0.01
     merge_idrvr        12  (        0 /        0 )  0.00
     merge_iload        12  (        0 /        0 )  0.00
    merge_idload        12  (        0 /        0 )  0.00
      merge_drvr        12  (        0 /        0 )  0.00
      merge_load        12  (        0 /        0 )  0.00
           phase        12  (        0 /        0 )  0.00
          decomp        12  (        0 /        0 )  0.03
        p_decomp        12  (        0 /        0 )  0.01
        levelize        12  (        0 /        0 )  0.00
        mb_split        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.03
      mux_retime        12  (        0 /        0 )  0.00
       crr_local        12  (        1 /        2 )  0.43
         buf2inv        11  (        0 /        0 )  0.00

 init_area                511702    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 undup                    511700    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_buf                  511696    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv                  511694    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 merge_bi                 511691    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 io_phase                 511690    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 gate_comp                511688    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 area_down                511686    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         9  (        1 /        3 )  0.04
         rem_buf        26  (        1 /        1 )  0.04
         rem_inv        31  (        2 /        5 )  0.07
        merge_bi        14  (        2 /        4 )  0.04
      rem_inv_qb        27  (        0 /        0 )  0.04
        io_phase        23  (        1 /        3 )  0.05
       gate_comp        37  (        2 /        5 )  0.14
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        13  (        0 /       13 )  0.10
       area_down        31  (        4 /        6 )  0.13
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511686    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511690    -2046    -30605         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511695    -2046    -30605         0      155
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[5]
 incr_delay               511699    -2046    -30604         0      166
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[4]
 incr_delay               511704    -2046    -30604         0      176
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[3]
 incr_delay               511708    -2046    -30604         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511713    -2046    -30604         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511718    -2046    -30603         0      207
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[0]
 incr_delay               511722    -2046    -30603         0      218
            Worst cost_group: OUTPUTS, WNS: -1432.5
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       342  (        0 /      225 )  1.07
       crit_upsz       342  (        0 /       16 )  0.10
       crit_slew       342  (        0 /        0 )  0.06
        setup_dn       342  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       342  (        0 /        0 )  0.00
    plc_st_fence       342  (        0 /        0 )  0.00
        plc_star       342  (        0 /        0 )  0.00
      plc_laf_st       342  (        0 /        0 )  0.00
 plc_laf_st_fence       342  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       342  (        0 /        0 )  0.00
       plc_lo_st       342  (        0 /        0 )  0.00
            fopt       342  (        0 /        0 )  0.01
       crit_swap       342  (        0 /        0 )  0.04
       mux2_swap       342  (        0 /        0 )  0.00
       crit_dnsz       270  (        0 /      241 )  1.08
       load_swap       342  (        0 /        0 )  0.02
            fopt       342  (        0 /       96 )  0.42
        setup_dn       342  (        0 /        0 )  0.00
       load_isol       342  (        0 /        0 )  0.11
       load_isol       342  (        0 /        0 )  0.02
        move_for       342  (        0 /        0 )  0.01
        move_for       342  (        0 /        0 )  0.00
          rem_bi       342  (        0 /        0 )  0.00
         offload       342  (        0 /        0 )  0.00
          rem_bi       342  (        0 /        2 )  0.02
         offload       342  (        0 /        0 )  0.02
           phase       342  (        0 /        0 )  0.00
        in_phase       342  (        0 /        0 )  0.00
       merge_bit       343  (        0 /        1 )  0.01
     merge_idrvr       342  (        0 /        0 )  0.00
     merge_iload       342  (        0 /        0 )  0.00
    merge_idload       342  (        0 /        0 )  0.00
      merge_drvr       342  (        0 /        0 )  0.00
      merge_load       342  (        0 /        1 )  0.01
          decomp       342  (        0 /        0 )  0.05
        p_decomp       342  (        0 /        0 )  0.03
        levelize       342  (        0 /        3 )  0.02
        mb_split       342  (        0 /        0 )  0.00
             dup       342  (        0 /        0 )  0.03
      mux_retime       342  (        0 /        0 )  0.00
         buf2inv       342  (        0 /        0 )  0.00
             exp        11  (        8 /        8 )  0.02
       gate_deco        22  (        0 /        0 )  0.12
       gcomp_tim        14  (        0 /        0 )  0.04
  inv_pair_2_buf       482  (        0 /        0 )  0.00

 init_drc                 511722    -2046    -30603         0      218
            Worst cost_group: OUTPUTS, WNS: -1432.5
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        8 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 8> 
@genus:root: 8> 
@genus:root: 8> 
@genus:root: 8> source ../scripts/genus.tcl
Sourcing '../scripts/genus.tcl' (Thu Jan 26 23:42:07 PST 2023)...
#@ Begin verbose source scripts/genus.tcl
@file(genus.tcl) 1: history keep 100
@file(genus.tcl) 2: set_db timing_report_fields "delay arrival transition fanout load cell timing_point"
  Setting attribute of root '/': 'timing_report_fields' = delay arrival transition fanout load cell timing_point
@file(genus.tcl) 4: source -echo -verbose ../../$top_design.design_config.tcl
Sourcing '../../fifo1_sramb.design_config.tcl' (Thu Jan 26 23:42:07 PST 2023)...
#@ Begin verbose source fifo1_sramb.design_config.tcl
@file(fifo1_sramb.design_config.tcl) 1: set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
@file(fifo1_sramb.design_config.tcl) 24: set add_ios 1
set add_ios 1
@file(fifo1_sramb.design_config.tcl) 25: set pad_design 1
set pad_design 1
@file(fifo1_sramb.design_config.tcl) 26: set design_size { 580 580  } 
set design_size { 580 580  } 
@file(fifo1_sramb.design_config.tcl) 27: set design_io_border 310
set design_io_border 310
@file(fifo1_sramb.design_config.tcl) 28: set dc_floorplanning 1
set dc_floorplanning 1
@file(fifo1_sramb.design_config.tcl) 29: set enable_dft 0
set enable_dft 0
@file(fifo1_sramb.design_config.tcl) 30: set innovus_enable_manual_macro_placement 0
set innovus_enable_manual_macro_placement 0
@file(fifo1_sramb.design_config.tcl) 32: set rtl_list [list ../rtl/$top_design.sv ]
set rtl_list [list ../rtl/$top_design.sv ]
@file(fifo1_sramb.design_config.tcl) 33: set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
@file(fifo1_sramb.design_config.tcl) 34: set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
@file(fifo1_sramb.design_config.tcl) 35: set synth_corners $slow_corner
set synth_corners $slow_corner
@file(fifo1_sramb.design_config.tcl) 36: set synth_corners_target "ss0p95v125c" 
set synth_corners_target "ss0p95v125c" 
@file(fifo1_sramb.design_config.tcl) 38: set synth_corners_slow $slow_corner
set synth_corners_slow $slow_corner
@file(fifo1_sramb.design_config.tcl) 39: set synth_corners_fast $fast_corner
set synth_corners_fast $fast_corner
@file(fifo1_sramb.design_config.tcl) 40: set slow_metal Cmax_125
set slow_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 41: set fast_metal Cmax_125
set fast_metal Cmax_125
@file(fifo1_sramb.design_config.tcl) 42: set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
@file(fifo1_sramb.design_config.tcl) 43: set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
@file(fifo1_sramb.design_config.tcl) 44: set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
@file(fifo1_sramb.design_config.tcl) 46: set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
@file(fifo1_sramb.design_config.tcl) 47: set sub_lib_type_target "saed32rvt_"
set sub_lib_type_target "saed32rvt_"
@file(fifo1_sramb.design_config.tcl) 49: set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
set lef_types [list $lib_dir/stdcell_hvt/lef  \
$lib_dir/stdcell_rvt/lef \
$lib_dir/stdcell_lvt/lef \
$lib_dir/sram_lp/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
@file(fifo1_sramb.design_config.tcl) 57: set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
@file(fifo1_sramb.design_config.tcl) 58: set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway \
 ]
@file(fifo1_sramb.design_config.tcl) 64: set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
@file(fifo1_sramb.design_config.tcl) 67: set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
@file(fifo1_sramb.design_config.tcl) 68: set FCL 0
set FCL 0
@file(fifo1_sramb.design_config.tcl) 69: set split_constraints 0
set split_constraints 0
#@ End verbose source fifo1_sramb.design_config.tcl
@file(genus.tcl) 6: set designs [get_db designs * ]
@file(genus.tcl) 7: if { $designs != "" } {
  delete_obj $designs
}
@file(genus.tcl) 11: source ../scripts/genus-get-timlibslefs.tcl
Sourcing '../scripts/genus-get-timlibslefs.tcl' (Thu Jan 26 23:42:07 PST 2023)...
#@ Begin verbose source scripts/genus-get-timlibslefs.tcl
@file(genus-get-timlibslefs.tcl) 9: set search_path ""
@file(genus-get-timlibslefs.tcl) 10: foreach i $lib_types { lappend search_path $i }
@file(genus-get-timlibslefs.tcl) 20: set link_library ""
@file(genus-get-timlibslefs.tcl) 21: foreach i $search_path {
  foreach k $synth_corners {
      foreach m $sub_lib_type {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 32: foreach i $lib_types_target { 
   lappend search_path_target $i 
   lappend search_path $i 
}
@file(genus-get-timlibslefs.tcl) 45: set target_library ""
@file(genus-get-timlibslefs.tcl) 46: foreach i $search_path_target {
  foreach k $synth_corners_target {
      foreach m $sub_lib_type_target {
        foreach j [glob -nocomplain $i/$m$k.lib ] {
          lappend target_library [file tail $j ]
          lappend link_library [file tail $j ]
        }
      }
  }
}
@file(genus-get-timlibslefs.tcl) 58: set lef_path ""
@file(genus-get-timlibslefs.tcl) 59: foreach k $lef_types {
  foreach m $sub_lef_type {
    foreach j [glob -nocomplain $k/$m ] {
      lappend lef_path  $j 
    }
  }
}
@file(genus-get-timlibslefs.tcl) 69: lappend search_path .
#@ End verbose source scripts/genus-get-timlibslefs.tcl
@file(genus.tcl) 13: set_db init_lib_search_path $search_path
Warning : Cannot modify library search path after reading library(s). [TUI-83]
        : Cannot modify 'init_lib_search_path' attribute to '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .'
  Setting attribute of root '/': 'init_lib_search_path' = /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm .
@file(genus.tcl) 15: set_db library $link_library
Freeing libraries in memory (saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib)

Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'saed32io_wb_ss0p95v125c_2p25v' and 'saed32sramlp_ss0p75v125c_i0p75v'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32io_wb_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.750000, 125.000000) in library 'saed32sramlp_ss0p75v125c_i0p75v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32pll_ss0p95v125c_2p25v.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (0.990000, 0.950000, 125.000000) in library 'saed32rvt_ss0p95v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER15' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER35' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER50' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CAPCORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CAPCORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CIOVDDIOVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CIOVDDIOVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CORNER' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CVDDVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DIOVSSVSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DIOVSSVSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'VSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'AVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CIOVDDIOVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CIOVDDIOVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVDD_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVSS_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVDD_EW' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'IOVSS_NS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BUSKP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'CLOAD1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLH2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DHFILLHLHLS11_RVT' must have an output pin.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFNSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRARX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRASX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRSSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'RSDFFSRX2_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX1_RVT'.  Ignoring the test_cell.
Warning : Malformed test_cell. [LBR-64]
        : Unusable test_cell in 'SDFFSSRX2_RVT'.  Ignoring the test_cell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL128_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL1_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL2_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL3_RVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'SHFILL3_RVT' must have an output pin.
  Setting attribute of root '/': 'library' = saed32io_wb_ss0p95v125c_2p25v.lib saed32sramlp_ss0p75v125c_i0p75v.lib saed32pll_ss0p95v125c_2p25v.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib saed32rvt_ss0p95v125c.lib
@file(genus.tcl) 17: set_db dft_opcg_domain_blocking true
  Setting attribute of root '/': 'dft_opcg_domain_blocking' = true
@file(genus.tcl) 19: set_db auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(genus.tcl) 22: read_hdl -language sv ../rtl/${top_design}.sv
@file(genus.tcl) 34: elaborate $top_design
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_1X_n91' between pins 'REF_CLK' and 'CLK_1X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_2X_n93' between pins 'REF_CLK' and 'CLK_2X' in libcell 'PLL'.
Warning : Found a combinational arc in a sequential cell. [LBR-126]
        : The arc is named 'REF_CLK_CLK_4X_n95' between pins 'REF_CLK' and 'CLK_4X' in libcell 'PLL'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_H53' between pins 'CLK' and 'SE' in libcell 'CGLNPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_H50' between pins 'CLK' and 'EN' in libcell 'CGLNPSX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_SE_Ha3' between pins 'CLK' and 'SE' in libcell 'CGLPPRX8_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX16_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX2_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX4_RVT' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CLK_EN_Ha0' between pins 'CLK' and 'EN' in libcell 'CGLPPSX8_RVT' is a sequential timing arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFNX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RDFFX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX1_RVT/SI' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/D' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SE' has no incoming setup arc.
Warning : Missing an incoming setup timing arc for next_state library pin. [LBR-34]
        : Library pin 'RSDFFNSRX2_RVT/SI' has no incoming setup arc.
  Libraries have 130 usable logic and 108 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo1_sramb' from file '../rtl/fifo1_sramb.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo1_sramb' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 71.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'fifomem_DATASIZE8_ADDRSIZE10' in file '../rtl/fifo1_sramb.sv' on line 86.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[0]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[1]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[2]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[3]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[4]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[5]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[6]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'rdata[7]' in module 'fifomem_DATASIZE8_ADDRSIZE10'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo1_sramb'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(genus.tcl) 38: if { [info exists enable_dft] &&  $enable_dft  } {

   if { [file exists ../../${top_design}.dft_eco.tcl] == 1 } {
      # Make eco changes like instantiating a PLL.
      source -echo -verbose ../../${top_design}.dft_eco.tcl
   } 
   # Setup DFT/OPCG dependencies.
   source -echo -verbose ../../${top_design}.dft_config.tcl
}
@file(genus.tcl) 48: if { [ info exists add_ios ] && $add_ios } {
   source -echo -verbose ../scripts/genus-add_ios.tcl
   # Source the design dependent code that will put IOs on different sides
   source ../../$top_design.add_ios.tcl
}
Sourcing '../scripts/genus-add_ios.tcl' (Thu Jan 26 23:42:07 PST 2023)...
#@ Begin verbose source scripts/genus-add_ios.tcl
@file(genus-add_ios.tcl) 2: proc insert_io ...
proc insert_io { port side} {
global top_design
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design 
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "b"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if {  $side == "r"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design
   }
  }
  if { $side == "l"  } {
   if { [get_db [get_port $port ] .direction ] == "in" } {
    create_inst -name $this_io I1025_NS $top_design
   } else {
    create_inst -name $this_io D8I1025_NS $top_design 
   }
  }



  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_db [get_port $port ] .direction ] == "in" } {
     # Disconnect all pins related to the old port and make a new net name and connect them up to that new net.
     
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     foreach_in i $pins { 
        # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
        connect -net ${this_io}_net ${this_io}/DOUT [get_db $i .name ]
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $port $this_io/PADIO
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect 1 ${this_io}/R_EN
  } else {
     # Find all the hpins or real pins connected at the top level to the port net.
     # this is a little tricky since Genus indicates leaf pins which might cross hierarchy boundaries except for the all_connected command
     set pins [get_db [ all_connected $port ] -if ".obj_type==*pin"] 
     # disconnect seems to be working better with the get_db object instead of the text name.
     foreach_in i $pins { disconnect $i  }
     # Connect arguments must have the driver pin/port followed by a load.  net name is optional, but needed if a new net.
     connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $this_io/DIN
     # This internal driver might drive to other loads other than the port.  It might drive back into other spots in the design.
     set other_receivers [get_db $pins -if ".direction==in" ]
     if {$other_receivers!=""} { 
        connect -net ${this_io}_net [get_db $pins -if ".direction==out" ] $other_receivers
     }

     # connect up the PADIO to the original port net and connect other important PAD pins.
     connect -net $port $this_io/PADIO $port
     connect 1 $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
  }
}
#@ End verbose source scripts/genus-add_ios.tcl
Sourcing '../../fifo1_sramb.add_ios.tcl' (Thu Jan 26 23:42:07 PST 2023)...
#@ Begin verbose source fifo1_sramb.add_ios.tcl
@file(fifo1_sramb.add_ios.tcl) 2: proc get_port_names ...
@file(fifo1_sramb.add_ios.tcl) 11: foreach i [get_port_names [ get_ports rdata* ] ]  {
  insert_io  $i l 
}
@file(fifo1_sramb.add_ios.tcl) 14: foreach i [ get_port_names [ get_ports wdata* ] ] {
  insert_io  $i r 
}
@file(fifo1_sramb.add_ios.tcl) 17: foreach i { rempty wfull }  {
  insert_io  $i t 
}
@file(fifo1_sramb.add_ios.tcl) 20: foreach i { rrst_n rclk rinc wrst_n wclk2x wclk winc }  {
  insert_io  $i b 
}
#@ End verbose source fifo1_sramb.add_ios.tcl
@file(genus.tcl) 55: update_names -map { {"." "_" }} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 56: update_names -map {{"[" "_"} {"]" "_"}} -inst -force
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 57: update_names -map {{"[" "_"} {"]" "_"}} -port_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 58: update_names -map {{"[" "_"} {"]" "_"}} -hport_bus
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 59: update_names -inst -hnet -restricted {[} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 60: update_names -inst -hnet -restricted {]} -convert_string "_"
Warning : Option 'convert_string' is obsolete. [CHNM-107] [update_names]
        : Option 'convert_string' has been replaced by 'replace_str'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_0__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_1__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_2__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_3__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_4__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_5__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_6__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'genblk1_7__U'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_l_rdata_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_7_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_6_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_5_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_4_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_3_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_2_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_1_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_r_wdata_in_0_'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_rempty'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_t_wfull'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_rinc'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wrst_n'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk2x'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_wclk'.
Warning : Failed to change names. [CHNM-110]
        : Cannot change name of preserved instance 'io_b_winc'.
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus.tcl) 64: source -echo -verbose ../../constraints/${top_design}.sdc
Sourcing '../../constraints/fifo1_sramb.sdc' (Thu Jan 26 23:42:08 PST 2023)...
#@ Begin verbose source constraints/fifo1_sramb.sdc
@file(fifo1_sramb.sdc) 1: if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
@file(fifo1_sramb.sdc) 18: set wclk_period 0.75
set wclk_period 0.75
@file(fifo1_sramb.sdc) 19: set rclk_period 0.75
set rclk_period 0.75
@file(fifo1_sramb.sdc) 20: set wclk2x_period [ expr $wclk_period / 2 ]
set wclk2x_period [ expr $wclk_period / 2 ]
@file(fifo1_sramb.sdc) 22: create_clock -name "wclk" -period $wclk_period  wclk
create_clock -name "wclk" -period $wclk_period  wclk
@file(fifo1_sramb.sdc) 24: create_clock -name "rclk" -period $rclk_period rclk
create_clock -name "rclk" -period $rclk_period rclk
@file(fifo1_sramb.sdc) 27: create_clock -name "wclk2x" -period $wclk2x_period wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
@file(fifo1_sramb.sdc) 29: set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
@file(fifo1_sramb.sdc) 30: set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
@file(fifo1_sramb.sdc) 37: set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
set_input_delay 0.4 -max -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 38: set_input_delay 0.4 -max -clock wclk -add_delay {winc}
set_input_delay 0.4 -max -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 39: set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
set_input_delay 0.4 -max -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 41: set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
set_input_delay -1 -min -clock wclk -add_delay {wdata_in[*]}
@file(fifo1_sramb.sdc) 42: set_input_delay -1 -min -clock wclk -add_delay {winc}
set_input_delay -1 -min -clock wclk -add_delay {winc}
@file(fifo1_sramb.sdc) 43: set_input_delay -1 -min -clock wclk -add_delay {rinc}
set_input_delay -1 -min -clock wclk -add_delay {rinc}
@file(fifo1_sramb.sdc) 46: set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
set_output_delay 0.5 -max -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 47: set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
set_output_delay 0.5 -max -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 48: set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
set_output_delay 0.5 -max -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 50: set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
set_output_delay -1 -min -clock rclk -add_delay {rdata[*]}
@file(fifo1_sramb.sdc) 51: set_output_delay -1 -min -clock rclk -add_delay {rempty}
set_output_delay -1 -min -clock rclk -add_delay {rempty}
@file(fifo1_sramb.sdc) 52: set_output_delay -1 -min -clock rclk -add_delay {wfull}
set_output_delay -1 -min -clock rclk -add_delay {wfull}
@file(fifo1_sramb.sdc) 65: set_clock_latency 1 [get_clocks *clk*]
set_clock_latency 1 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 67: set_clock_transition 0.33 [get_clocks *clk*]
set_clock_transition 0.33 [get_clocks *clk*]
@file(fifo1_sramb.sdc) 70: set_load 0.2 [get_ports -filter "direction == out"]
set_load 0.2 [get_ports -filter "direction == out"]
@file(fifo1_sramb.sdc) 73: group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
@file(fifo1_sramb.sdc) 74: group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
#@ End verbose source constraints/fifo1_sramb.sdc
@file(genus.tcl) 66: set_dont_use [get_lib_cells */DELLN* ]
@file(genus.tcl) 68: syn_gen
  Libraries have 127 usable logic and 108 usable sequential lib-cells.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 11 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo1_sramb' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.9(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.8(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  92.0( 95.3) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo1_sramb, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'fifo1_sramb':
          sop(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo1_sramb'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_16'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_16'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo1_sramb'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo1_sramb, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo1_sramb, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.024s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                 Message Text                   |
--------------------------------------------------------------------------------
| CDFG-362    |Info    |    2 |Assuming that the full range of indexed or      |
|             |        |      | sliced sensitivity signal is in the            |
|             |        |      | sensitivity list.                              |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                |
|             |        |      |Review and make sure the mismatch is            |
|             |        |      | unintentional. Genus can possibly issue        |
|             |        |      | bitwidth mismatch warning for explicit         |
|             |        |      | assignments present in RTL as-well-as for      |
|             |        |      | implicit assignments inferred by the tool. For |
|             |        |      | example, in case of enum declaration without   |
|             |        |      | value, the tool will implicitly assign value   |
|             |        |      | to the enum variables. It also issues the      |
|             |        |      | warning for any bitwidth mismatch that appears |
|             |        |      | in this implicit assignment.                   |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.           |
| CDFG-500    |Info    |    1 |Unused module input port.                       |
|             |        |      |In port definition within the module, the input |
|             |        |      | port is not used in any assignment statements  |
|             |        |      | or conditional expressions for decision        |
|             |        |      | statements.                                    |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be          |
|             |        |      | optimized during syn_generic.                  |
| CDFG-818    |Warning |    1 |Using default parameter value for module        |
|             |        |      | elaboration.                                   |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.        |
|             |        |      |This may cause simulation mismatches between    |
|             |        |      | the original and synthesized designs.          |
| CHNM-102    |Info    |  468 |Changed names successfully.                     |
| CHNM-107    |Warning |    2 |Option 'convert_string' is obsolete.            |
|             |        |      |The obsolete option still works in this         |
|             |        |      | release, but to avoid this warning and to      |
|             |        |      | ensure compatibility with future releases,     |
|             |        |      | update your script to use new option.          |
| CHNM-108    |Warning |    6 |Port names affected by change_names do not      |
|             |        |      | automatically get updated in written out SV    |
|             |        |      | wrapper module.                                |
|             |        |      |If user is setting write_sv_port_wrapper = true |
|             |        |      | then the port names affected by usage of       |
|             |        |      | change_name need to be updated manually in the |
|             |        |      | written out SV wrapper module.                 |
| CHNM-110    |Warning |   66 |Failed to change names.                         |
|             |        |      |Add 'set_attribute ui_respects_preserve false'  |
|             |        |      | (legacy_ui)                                    |
|             |        |      | or 'set_db ui_respects_preserve false'         |
|             |        |      | (common_ui)                                    |
|             |        |      | to allow name changes on preserved objects.    |
| CWD-19      |Info    |   14 |An implementation was inferred.                 |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                      |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                 |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.           |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.      |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                   |
| ELAB-1      |Info    |    1 |Elaborating Design.                             |
| ELAB-2      |Info    |    5 |Elaborating Subdesign.                          |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                        |
| ELABUTL-132 |Info    |    8 |Unused instance port.                           |
|             |        |      |Please check the reported scenario of           |
|             |        |      | unconnected instance port to ensure that it    |
|             |        |      | matches the design intent.                     |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary      |
|             |        |      | outputs.                                       |
|             |        |      |Optimizations such as constant propagation or   |
|             |        |      | redundancy removal could change the            |
|             |        |      | connections so a hierarchical instance does    |
|             |        |      | not drive any primary outputs anymore. To see  |
|             |        |      | the list of deleted hierarchical instances,    |
|             |        |      | set the 'information_level' attribute to 2 or  |
|             |        |      | above. If the message is truncated set the     |
|             |        |      | message attribute 'truncate' to false to see   |
|             |        |      | the complete list. To prevent this             |
|             |        |      | optimization, set the 'delete_unloaded_insts'  |
|             |        |      | root/subdesign attribute to 'false' or         |
|             |        |      | 'preserve' instance attribute to 'true'.       |
| GLO-42      |Info    |    2 |Equivalent sequential instances have been       |
|             |        |      | merged.                                        |
|             |        |      |To prevent merging of sequential instances, set |
|             |        |      | the 'optimize_merge_flops' and                 |
|             |        |      | 'optimize_merge_latches' root attributes to    |
|             |        |      | 'false' or the 'optimize_merge_seq' instance   |
|             |        |      | attribute to 'false'.                          |
| LBR-126     |Warning |    3 |Found a combinational arc in a sequential cell. |
|             |        |      |The timing arc connects two pins that are       |
|             |        |      | already connected by a sequential arc. It is   |
|             |        |      | not recommended to mix combinational arcs with |
|             |        |      | sequential arcs in a sequential cell.          |
| LBR-155     |Info    |   60 |Mismatch in unateness between 'timing_sense'    |
|             |        |      | attribute and the function.                    |
|             |        |      |The 'timing_sense' attribute will be respected. |
| LBR-162     |Info    |   30 |Both 'pos_unate' and 'neg_unate' timing_sense   |
|             |        |      | arcs have been processed.                      |
|             |        |      |Setting the 'timing_sense' to non_unate.        |
| LBR-170     |Info    |    8 |Ignoring specified timing sense.                |
|             |        |      |Timing sense should never be set with           |
|             |        |      | 'rising_edge' or 'falling_edge' timing type.   |
| LBR-30      |Info    |    2 |Promoting a setup arc to recovery.              |
|             |        |      |Setup arcs to asynchronous input pins are not   |
|             |        |      | supported.                                     |
| LBR-31      |Info    |    2 |Promoting a hold arc to removal.                |
|             |        |      |Hold arcs to asynchronous input pins are not    |
|             |        |      | supported.                                     |
| LBR-34      |Warning |   10 |Missing an incoming setup timing arc for        |
|             |        |      | next_state library pin.                        |
|             |        |      |Pin used in a next_state function must have an  |
|             |        |      | incoming setup timing arc. Otherwise, the      |
|             |        |      | library cell will be treated as a timing       |
|             |        |      | model.                                         |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating   |
|             |        |      | conditions. In the Liberty library, there are  |
|             |        |      | attributes called nom_voltage, nom_process and |
|             |        |      | nom_temperature. Genus reports the message, if |
|             |        |      | the respective values of the 2 given .libs     |
|             |        |      | differ.                                        |
|             |        |      |This is a common source of delay calculation    |
|             |        |      | confusion and should be avoided.               |
| LBR-41      |Info    | 1424 |An output library pin lacks a function          |
|             |        |      | attribute.                                     |
|             |        |      |If the remainder of this library cell's         |
|             |        |      | semantic checks are successful, it will be     |
|             |        |      | considered as a timing-model                   |
|             |        |      | (because one of its outputs does not have a va |
|             |        |      | lid function.                                  |
| LBR-412     |Info    |    4 |Created nominal operating condition.            |
|             |        |      |The nominal operating condition is represented, |
|             |        |      | either by the nominal PVT values specified in  |
|             |        |      | the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperatu |
|             |        |      | re respectively)                               |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).  |
| LBR-64      |Warning |   16 |Malformed test_cell.                            |
|             |        |      |Review the definition of the test_cell's        |
|             |        |      | function or its parent library-cell's          |
|             |        |      | function.  An inconsistency between the two    |
|             |        |      | may exist.                                     |
| LBR-76      |Warning |   12 |Detected both combinational and sequential      |
|             |        |      | timing arcs in a library cell. This might      |
|             |        |      | prevent the tool from using this cell for      |
|             |        |      | technology mapping. The tool will treat it as  |
|             |        |      | unusable.                                      |
|             |        |      |The library cell will be treated as a           |
|             |        |      | timing-model. Make sure that the timing arcs   |
|             |        |      | and output function are defined correctly.     |
|             |        |      | Even if the cell intends to have               |
|             |        |      | dual-functionality, it cannot be unmapped or   |
|             |        |      | automatically inferred.                        |
| LBR-9       |Warning |   82 |Library cell has no output pins defined.        |
|             |        |      |Add the missing output pin(s)                   |
|             |        |      | , then reload the library. Else the library    |
|             |        |      | cell will be marked as timing model i.e.       |
|             |        |      | unusable. Timing_model means that the cell     |
|             |        |      | does not have any defined function. If there   |
|             |        |      | is no output pin, Genus will mark library cell |
|             |        |      | as unusable i.e. the attribute 'usable' will   |
|             |        |      | be marked to 'false' on the libcell.           |
|             |        |      | Therefore, the cell is not used for mapping    |
|             |        |      | and it will not be picked up from the library  |
|             |        |      | for synthesis. If you query the attribute      |
|             |        |      | 'unusable_reason' on the libcell; result will  |
|             |        |      | be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins |
|             |        |      | and not for the power_ground pins. Genus will  |
|             |        |      | depend upon the output function defined in the |
|             |        |      | pin group (output pin)                         |
|             |        |      | of the cell, to use it for mapping. The pg_pin |
|             |        |      | will not have any function defined.            |
| MESG-10     |Warning |    2 |Unknown message ID.                             |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.    |
| SYNTH-1     |Info    |    1 |Synthesizing.                                   |
| SYNTH-8     |Info    |    1 |Done incrementally optimizing.                  |
| TIM-11      |Warning |    5 |Timing problems have been detected in this      |
|             |        |      | design.                                        |
|             |        |      |Use 'check_timing_intent' or 'report timing     |
|             |        |      | -lint' to report more information.             |
| TUI-58      |Info    |    1 |Removed object.                                 |
| TUI-61      |Error   |    1 |A required object parameter could not be found. |
|             |        |      |Check to make sure that the object exists and   |
|             |        |      | is of the correct type.  The 'what_is' command |
|             |        |      | can be used to determine the type of an        |
|             |        |      | object.                                        |
| TUI-83      |Warning |    1 |Cannot modify library search path after reading |
|             |        |      | library(s).                                    |
|             |        |      |You must set the 'init_lib_search_path'         |
|             |        |      | attribute before you set the 'library'         |
|             |        |      | attribute.                                     |
--------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 60 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    2 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack: -1469 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:  -513 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'wclk' target slack:  -185 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -137 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

PBS_Generic_Opt-Post - Elapsed_Time 2, CPU_Time 2.4254099999999994
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.8(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  90.2( 94.4) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.9(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.8(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  90.2( 94.4) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.9(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       462    511883       316
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       575    511948       316
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo1_sramb' to generic gates.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(genus.tcl) 73: uniquify $top_design
Info    : The given (sub)design is already uniquified. [TUI-296]
        : design:fifo1_sramb.
@file(genus.tcl) 75: if { [info exists enable_dft] &&  $enable_dft  } {

   check_dft_rules
   # Need to have test_mode port defined to run this command. 
   fix_dft_violations -clock -async_set -async_reset -test_control test_mode  
   report dft_registers

}
@file(genus.tcl) 85: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo1_sramb' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.8(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  90.2( 94.0) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.9(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.8(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.8(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  90.2( 94.0) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.9(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 127 combo usable cells and 108 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'OUTPUTS' target slack: -1469 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:  -513 ps
Target path end-point (Pin: wdata_reg_7_/d)

Cost Group 'wclk' target slack:  -166 ps
Target path end-point (Pin: wptr_full/wfull_reg/d)

Cost Group 'rclk' target slack:  -162 ps
Target path end-point (Pin: rptr_empty/rempty_reg/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 60 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               511366    -2367 
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_0__U/CE2 --> rdata[7]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       OUTPUTS             -1469    -1438      +1%      750 
        INPUTS              -513     -513      +0%      375     (launch clock period: 750)
          rclk              -162     -244      -9%      750 
          wclk              -166     -174      -1%      750 

 
Global incremental target info
==============================
Cost Group 'OUTPUTS' target slack: -1438 ps
Target path end-point (Port: fifo1_sramb/rdata[0])

Cost Group 'INPUTS' target slack:  -513 ps
Target path end-point (Pin: wdata_reg_2_/D (DFFARX1_RVT/D))

Cost Group 'wclk' target slack:  -164 ps
Target path end-point (Pin: wptr_full/wfull_reg/D (DFFARX2_RVT/D))

Cost Group 'rclk' target slack:  -225 ps
Target path end-point (Pin: rptr_empty/rempty_reg/D (DFFASX2_RVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |Sev  |Count |                    Message Text                      |
--------------------------------------------------------------------------------
| PA-7     |Info |   16 |Resetting power analysis results.                     |
|          |     |      |All computed switching activities are removed.        |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.          |
| SYNTH-2  |Info |    1 |Done synthesizing.                                    |
| SYNTH-4  |Info |    1 |Mapping.                                              |
| TUI-296  |Info |    1 |The given (sub)design is already uniquified.          |
|          |     |      |Try running the 'edit_netlist uniquify' command on    |
|          |     |      | the parent hierarchy of this (sub)                   |
|          |     |      | design, if there exists any.                         |
--------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              511341    -2371 
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_0__U/CE2 --> rdata[7]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       OUTPUTS             -1438    -1438      +0%      750 
        INPUTS              -513     -513      +0%      375     (launch clock period: 750)
          rclk              -225     -256      -3%      750 
          wclk              -164     -165      +0%      750 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 5.816508000000027
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.7(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.6(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  86.4( 91.9) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:05(00:00:05) |   4.3(  2.3) |   23:42:16 (Jan26) |  331.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Existing dofile found. Copied as fv/fifo1_sramb/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo1_sramb/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.7(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.6(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  86.4( 91.9) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:05(00:00:05) |   4.3(  2.3) |   23:42:16 (Jan26) |  331.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.02172200000001112
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.7(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.6(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  86.4( 91.9) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:05(00:00:05) |   4.3(  2.3) |   23:42:16 (Jan26) |  331.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:fifo1_sramb ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.7(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.6(  2.3) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.7(  0.5) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.5) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  86.4( 91.9) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.5) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:05(00:00:05) |   4.3(  2.3) |   23:42:16 (Jan26) |  331.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                511341    -2371    -32554         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511341    -2371    -32554         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511361    -2351    -32690         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511422    -2314    -32553         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511445    -2310    -32500         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511452    -2305    -33628         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        99  (        8 /        8 )  0.11
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        78  (        0 /        0 )  0.00
    plc_st_fence        78  (        0 /        0 )  0.00
        plc_star        78  (        0 /        0 )  0.00
      plc_laf_st        78  (        0 /        0 )  0.00
 plc_laf_st_fence        78  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       107  (       23 /       36 )  0.19
   plc_laf_lo_st        74  (        0 /        0 )  0.00
       plc_lo_st        74  (        0 /        0 )  0.00
        mb_split        74  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                 511452    -2305    -33628         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511455    -2290    -33495         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       238  (       11 /       14 )  0.21
   plc_laf_lo_st       227  (        0 /        0 )  0.00
       plc_lo_st       227  (        0 /        0 )  0.00
            fopt       227  (        0 /        0 )  0.01
       crit_dnsz       230  (       18 /       26 )  0.25
             dup       209  (        4 /        4 )  0.04
        setup_dn       205  (        0 /        0 )  0.00
        mb_split       205  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9764020000000073
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.7(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.7(  0.4) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.6(  2.2) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.7(  0.4) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.4) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  85.8( 91.5) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.4) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:05(00:00:05) |   4.2(  2.2) |   23:42:16 (Jan26) |  331.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:52(00:09:27) |  00:00:00(00:00:01) |   0.7(  0.4) |   23:42:17 (Jan26) |  331.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:05:44) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:34 (Jan26) |  301.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:02(00:00:02) |   1.7(  0.9) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:38(00:05:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:36 (Jan26) |  322.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:05:47) |  00:00:01(00:00:01) |   0.7(  0.4) |   23:38:37 (Jan26) |  322.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:44(00:05:52) |  00:00:04(00:00:05) |   3.6(  2.2) |   23:38:42 (Jan26) |  324.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:01(00:00:01) |   0.7(  0.4) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:05:53) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:43 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:01) |   0.7(  0.4) |   23:38:44 (Jan26) |  324.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:05:54) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:38:44 (Jan26) |  324.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:43(00:09:18) |  00:01:57(00:03:24) |  85.8( 91.5) |   23:42:08 (Jan26) |  316.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:02(00:00:02) |   1.8(  0.9) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:20) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:10 (Jan26) |  316.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:01) |   0.0(  0.4) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:09:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:11 (Jan26) |  316.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:05(00:00:05) |   4.2(  2.2) |   23:42:16 (Jan26) |  331.8 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:51(00:09:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:16 (Jan26) |  331.8 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:52(00:09:27) |  00:00:00(00:00:01) |   0.7(  0.4) |   23:42:17 (Jan26) |  331.8 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:52(00:09:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:42:17 (Jan26) |  331.8 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       575    511948       316
##>M:Pre Cleanup                        0         -         -       575    511948       316
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       438    511340       331
##>M:Const Prop                         0     -1437     32151       438    511340       331
##>M:Cleanup                            1     -1437     31964       503    511457       331
##>M:MBCI                               0         -         -       503    511457       331
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        6
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(genus.tcl) 87: if { [info exists enable_dft] &&  $enable_dft  } {
   if { [file exists ../../${top_design}.reg_eco.tcl] == 1 } {
      # Make eco changes to registers.
      source -echo -verbose ../../${top_design}.reg_eco.tcl
   } 

   check_dft_rules
   # Connect the scan chain. 
   connect_scan_chains -auto_create_chains 
   report_scan_chains
}
@file(genus.tcl) 99: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo1_sramb' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
-------------------------------------------------------------------------------
 const_prop               511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
-------------------------------------------------------------------------------
 hi_fo_buf                511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511458    -2285    -33125         0       90
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511460    -2285    -33121         0       95
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511462    -2285    -33116         0      101
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[5]
 incr_delay               511464    -2285    -33111         0      106
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[4]
 incr_delay               511467    -2285    -33106         0      112
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[3]
 incr_delay               511469    -2285    -33101         0      118
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511471    -2285    -33096         0      123
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511474    -2285    -33091         0      129
            Worst cost_group: OUTPUTS, WNS: -1437.7
            Path: fifomem/genblk1_7__U/CE2 --> rdata[0]
 incr_delay               511476    -2280    -33086         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511480    -2280    -33086         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511485    -2280    -33086         0      155
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[5]
 incr_delay               511490    -2280    -33085         0      166
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[4]
 incr_delay               511494    -2280    -33085         0      176
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[3]
 incr_delay               511499    -2280    -33085         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511525    -2221    -32748         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511545    -2210    -32792         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511552    -2207    -32848         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511565    -2201    -32875         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511565    -2200    -32908         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511565    -2200    -32876         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511572    -2192    -32938         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511574    -2192    -32952         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       583  (       10 /      182 )  1.25
       crit_upsz       575  (        1 /        1 )  0.12
       crit_slew       574  (        2 /       19 )  0.17
        setup_dn       572  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       572  (        0 /        0 )  0.00
    plc_st_fence       572  (        0 /        0 )  0.00
        plc_star       572  (        0 /        0 )  0.00
      plc_laf_st       572  (        0 /        0 )  0.00
 plc_laf_st_fence       572  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       572  (        0 /        0 )  0.00
       plc_lo_st       572  (        0 /        0 )  0.00
            fopt       572  (        0 /        0 )  0.01
       crit_swap       572  (        0 /        0 )  0.08
       mux2_swap       573  (        1 /        1 )  0.03
       crit_dnsz       515  (        2 /      164 )  0.98
       load_swap       581  (        1 /        1 )  0.11
            fopt       597  (       11 /      142 )  0.62
        setup_dn       580  (        0 /        0 )  0.00
       load_isol       582  (        3 /        3 )  0.37
       load_isol       573  (        0 /        0 )  0.01
        move_for       573  (        0 /        0 )  0.00
        move_for       573  (        0 /        0 )  0.00
          rem_bi       573  (        0 /        0 )  0.00
         offload       573  (        0 /        0 )  0.00
          rem_bi       582  (        1 /        5 )  0.04
         offload       572  (        0 /        0 )  0.02
           phase       572  (        0 /        0 )  0.00
        in_phase       572  (        0 /        0 )  0.00
       merge_bit       582  (        1 /        1 )  0.01
     merge_idrvr       578  (        0 /        0 )  0.00
     merge_iload       578  (        0 /        0 )  0.00
    merge_idload       578  (        0 /        0 )  0.00
      merge_drvr       578  (        0 /        3 )  0.07
      merge_load       578  (        0 /        3 )  0.07
          decomp       588  (        4 /        5 )  0.31
        p_decomp       578  (        0 /        0 )  0.01
        levelize       578  (        0 /       20 )  0.16
        mb_split       578  (        0 /        0 )  0.00
             dup       598  (       10 /       10 )  0.18
      mux_retime       580  (        0 /        4 )  0.01
         buf2inv       580  (        0 /        0 )  0.00
             exp       132  (       16 /       30 )  0.05
       gate_deco        68  (        0 /        0 )  0.45
       gcomp_tim        53  (        7 /        7 )  0.17
  inv_pair_2_buf       719  (        0 /        0 )  0.00

 incr_delay               511579    -2192    -32952         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511594    -2173    -32909         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511596    -2166    -32904         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511615    -2160    -32898         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511645    -2157    -32883         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511657    -2151    -32886         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511681    -2143    -32738         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511695    -2139    -32734         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511697    -2138    -32733         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511697    -2138    -32733         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511725    -2128    -32723         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511737    -2124    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511741    -2123    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511740    -2118    -32730         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511755    -2113    -32725         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511762    -2102    -32714         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511768    -2101    -32713         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511768    -2100    -32712         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511774    -2098    -32710         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511787    -2094    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511789    -2094    -32718         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511783    -2091    -32704         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511783    -2091    -32703         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511785    -2090    -32703         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511785    -2089    -32701         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511794    -2089    -32701         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511801    -2087    -32700         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511800    -2087    -32699         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511808    -2085    -32697         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511812    -2083    -32695         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2079    -32692         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511836    -2079    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511841    -2079    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511841    -2078    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511839    -2078    -32691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511843    -2077    -32641         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511827    -2069    -32470         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511827    -2068    -32481         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511825    -2065    -31746         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2059    -31739         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2059    -31731         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511833    -2057    -31691         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511831    -2054    -31687         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511835    -2049    -31689         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511844    -2048    -31676         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511844    -2047    -31676         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511844    -2046    -31665         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511842    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511832    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511832    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       136  (       22 /      106 )  20.06
        crr_glob       196  (       16 /       22 )  0.53
         crr_200       166  (       45 /      132 )  4.36
        crr_glob       259  (       44 /       45 )  0.31
         crr_300       101  (       10 /       70 )  3.13
        crr_glob       161  (        8 /       10 )  0.16
         crr_400        79  (        2 /       56 )  3.24
        crr_glob       135  (        2 /        2 )  0.13
         crr_111       219  (       44 /      183 )  12.99
        crr_glob       299  (       39 /       44 )  0.62
         crr_210       100  (        3 /       76 )  7.07
        crr_glob       141  (        2 /        3 )  0.21
         crr_110       186  (       27 /      153 )  8.27
        crr_glob       225  (       24 /       27 )  0.40
         crr_101       162  (       12 /      123 )  3.69
        crr_glob       173  (       12 /       12 )  0.21
         crr_201       125  (       16 /       99 )  4.10
        crr_glob       177  (       13 /       16 )  0.24
         crr_211       101  (        1 /       79 )  7.14
        crr_glob       140  (        1 /        1 )  0.24
        crit_msz       203  (       19 /       49 )  0.54
       crit_upsz       201  (        6 /        6 )  0.18
       crit_slew       183  (        2 /        8 )  0.14
        setup_dn       363  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       181  (        0 /        0 )  0.00
    plc_st_fence       181  (        0 /        0 )  0.00
        plc_star       181  (        0 /        0 )  0.00
      plc_laf_st       181  (        0 /        0 )  0.00
 plc_laf_st_fence       181  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       181  (        0 /        0 )  0.00
            fopt       392  (       14 /       45 )  0.31
       crit_swap       181  (        0 /        0 )  0.14
       mux2_swap       181  (        0 /        0 )  0.00
       crit_dnsz       178  (        1 /        9 )  0.20
       load_swap       182  (        0 /        0 )  0.11
            fopt       392  (       14 /       45 )  0.31
        setup_dn       363  (        0 /        0 )  0.00
       load_isol       390  (        6 /        6 )  0.63
       load_isol       390  (        6 /        6 )  0.63
        move_for       427  (        5 /        5 )  0.14
        move_for       427  (        5 /        5 )  0.14
          rem_bi       408  (        1 /        7 )  0.06
         offload       400  (        0 /        0 )  0.04
          rem_bi       408  (        1 /        7 )  0.06
         offload       400  (        0 /        0 )  0.04
       merge_bit       200  (        3 /        3 )  0.02
     merge_idrvr       190  (        0 /        0 )  0.00
     merge_iload       190  (        0 /        0 )  0.00
    merge_idload       190  (        0 /        0 )  0.00
      merge_drvr       186  (        1 /        5 )  0.09
      merge_load       181  (        0 /        4 )  0.08
           phase       181  (        0 /        0 )  0.00
          decomp       181  (        0 /        0 )  0.32
        p_decomp       181  (        0 /        0 )  0.20
        levelize       181  (        0 /       21 )  0.16
        mb_split       181  (        0 /        0 )  0.00
        in_phase       181  (        0 /        0 )  0.00
             dup       221  (       12 /       12 )  0.28
      mux_retime       191  (        0 /        0 )  0.00
         buf2inv       191  (        0 /        0 )  0.00
             exp        67  (        4 /       15 )  0.03
       gate_deco       131  (        0 /        0 )  0.79
       gcomp_tim       100  (        2 /        2 )  0.29
  inv_pair_2_buf       177  (        0 /        0 )  0.00
 init_drc                 511832    -2046    -31655         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511805    -2046    -31656         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        70  (        0 /        0 )  0.00
        plc_star        70  (        0 /        0 )  0.00
      drc_buf_sp       140  (        0 /       70 )  0.00
        drc_bufs       140  (        0 /       70 )  0.00
        drc_fopt        70  (        0 /        0 )  0.01
        drc_bufb        70  (        0 /        0 )  0.00
      simple_buf        70  (        0 /        0 )  0.00
             dup        70  (        0 /        0 )  0.00
       crit_dnsz        14  (        6 /       14 )  0.05
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511805    -2046    -31656         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511820    -2046    -30709         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511821    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       195  (        0 /        2 )  0.05
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       195  (        7 /       81 )  0.63
       crit_upsz       188  (        6 /        6 )  0.15
   plc_laf_lo_st       182  (        0 /        0 )  0.00
       plc_lo_st       182  (        0 /        0 )  0.00
       crit_swap       182  (        0 /        0 )  0.04
       mux2_swap       182  (        0 /        0 )  0.00
       crit_dnsz       179  (        4 /       69 )  0.40
       load_swap       178  (        0 /        0 )  0.04
            fopt       178  (        0 /       67 )  0.34
        setup_dn       178  (        0 /        0 )  0.00
       load_isol       178  (        0 /        0 )  0.39
       load_isol       178  (        0 /        0 )  0.05
        move_for       178  (        0 /        0 )  0.04
        move_for       178  (        1 /        1 )  0.03
          rem_bi       177  (        0 /        0 )  0.00
         offload       177  (        0 /        0 )  0.01
          rem_bi       177  (        1 /        2 )  0.03
         offload       176  (        0 /        1 )  0.04
       merge_bit       179  (        0 /        0 )  0.01
     merge_idrvr       176  (        0 /        0 )  0.00
     merge_iload       176  (        0 /        0 )  0.00
    merge_idload       176  (        0 /        0 )  0.00
      merge_drvr       176  (        0 /        2 )  0.03
      merge_load       176  (        2 /        3 )  0.04
           phase       174  (        0 /        0 )  0.00
          decomp       174  (        2 /        2 )  0.21
        p_decomp       172  (        0 /        0 )  0.14
        levelize       172  (        0 /        0 )  0.02
        mb_split       172  (        0 /        0 )  0.00
             dup       172  (        5 /        9 )  0.21
      mux_retime       167  (        0 /        0 )  0.00
       crr_local       167  (        9 /       23 )  2.25
         buf2inv       158  (        0 /        0 )  0.00

 init_area                511821    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 undup                    511814    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_buf                  511795    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv                  511777    -2046    -30629         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 merge_bi                 511746    -2046    -30612         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv_qb               511745    -2046    -30612         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 seq_res_area             511744    -2046    -30607         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 io_phase                 511737    -2046    -30607         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 gate_comp                511730    -2046    -30609         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 glob_area                511722    -2046    -30613         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 area_down                511713    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_buf                  511709    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv                  511705    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 merge_bi                 511703    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        11  (        3 /        5 )  0.05
         rem_buf        40  (        9 /       11 )  0.07
         rem_inv        52  (       12 /       16 )  0.11
        merge_bi        37  (       23 /       23 )  0.09
      rem_inv_qb        27  (        1 /        1 )  0.04
    seq_res_area        10  (        1 /        5 )  0.60
        io_phase        32  (       11 /       15 )  0.09
       gate_comp        46  (        4 /        7 )  0.17
       gcomp_mog         0  (        0 /        0 )  0.04
       glob_area        19  (       10 /       19 )  0.10
       area_down        34  (       12 /       15 )  0.15
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        30  (        2 /        2 )  0.05
         rem_inv        33  (        4 /        6 )  0.07
        merge_bi        14  (        2 /        2 )  0.03
      rem_inv_qb        26  (        0 /        0 )  0.04

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511703    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511707    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511712    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511711    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511710    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511710    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        21  (        0 /        9 )  3.28
        crr_glob        31  (        0 /        0 )  0.04
         crr_200        21  (        0 /        9 )  0.36
        crr_glob        31  (        0 /        0 )  0.01
         crr_300        27  (        2 /       14 )  0.68
        crr_glob        48  (        2 /        2 )  0.03
         crr_400        19  (        0 /        7 )  0.55
        crr_glob        32  (        0 /        0 )  0.01
         crr_111        31  (        1 /       19 )  1.29
        crr_glob        35  (        1 /        1 )  0.05
         crr_210        24  (        0 /       12 )  1.10
        crr_glob        32  (        0 /        0 )  0.03
         crr_110        30  (        0 /       17 )  0.97
        crr_glob        32  (        0 /        0 )  0.04
         crr_101        30  (        0 /       16 )  0.46
        crr_glob        32  (        0 /        0 )  0.03
         crr_201        24  (        0 /       12 )  0.45
        crr_glob        32  (        0 /        0 )  0.03
         crr_211        23  (        1 /       11 )  1.46
        crr_glob        33  (        1 /        1 )  0.04
        crit_msz        82  (        0 /       33 )  0.21
       crit_upsz        82  (        0 /        2 )  0.04
       crit_slew        82  (        0 /        0 )  0.03
        setup_dn       164  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        82  (        0 /        0 )  0.00
    plc_st_fence        82  (        0 /        0 )  0.00
        plc_star        82  (        0 /        0 )  0.00
      plc_laf_st        82  (        0 /        0 )  0.00
 plc_laf_st_fence        82  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        82  (        0 /        0 )  0.00
            fopt       164  (        0 /       32 )  0.15
       crit_swap        82  (        0 /        0 )  0.04
       mux2_swap        82  (        0 /        0 )  0.00
       crit_dnsz        30  (        0 /        8 )  0.06
       load_swap        82  (        0 /        0 )  0.02
            fopt       164  (        0 /       32 )  0.15
        setup_dn       164  (        0 /        0 )  0.00
       load_isol       164  (        0 /        0 )  0.12
       load_isol       164  (        0 /        0 )  0.12
        move_for       164  (        0 /        0 )  0.00
        move_for       164  (        0 /        0 )  0.00
          rem_bi       164  (        0 /        2 )  0.02
         offload       164  (        0 /        0 )  0.02
          rem_bi       164  (        0 /        2 )  0.02
         offload       164  (        0 /        0 )  0.02
       merge_bit        83  (        0 /        1 )  0.01
     merge_idrvr        82  (        0 /        0 )  0.00
     merge_iload        82  (        0 /        0 )  0.00
    merge_idload        82  (        0 /        0 )  0.00
      merge_drvr        82  (        0 /        0 )  0.01
      merge_load        82  (        0 /        1 )  0.01
           phase        82  (        0 /        0 )  0.00
          decomp        82  (        0 /        0 )  0.05
        p_decomp        82  (        0 /        0 )  0.03
        levelize        82  (        0 /        3 )  0.02
        mb_split        82  (        0 /        0 )  0.00
        in_phase        82  (        0 /        0 )  0.00
             dup        82  (        0 /        0 )  0.03
      mux_retime        82  (        0 /        0 )  0.00
         buf2inv        82  (        0 /        0 )  0.00
             exp         6  (        1 /        2 )  0.01
       gate_deco        22  (        0 /        0 )  0.13
       gcomp_tim        14  (        0 /        0 )  0.04
  inv_pair_2_buf       112  (        0 /        0 )  0.00
 init_drc                 511710    -2046    -30606         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap             511705    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        65  (        0 /        0 )  0.00
        plc_star        65  (        0 /        0 )  0.00
        drc_bufs       130  (        0 /       65 )  0.00
        drc_fopt        65  (        0 /        0 )  0.01
        drc_bufb        65  (        0 /        0 )  0.00
      simple_buf        65  (        0 /        0 )  0.00
             dup        65  (        0 /        0 )  0.00
       crit_dnsz         9  (        1 /        9 )  0.04
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 511705    -2046    -30606         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_tns                 511702    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        13  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        13  (        1 /        2 )  0.04
       crit_upsz        12  (        0 /        1 )  0.02
   plc_laf_lo_st        12  (        0 /        0 )  0.00
       plc_lo_st        12  (        0 /        0 )  0.00
       crit_swap        12  (        0 /        0 )  0.01
       mux2_swap        12  (        0 /        0 )  0.00
       crit_dnsz        19  (        0 /        0 )  0.02
       load_swap        12  (        0 /        0 )  0.01
            fopt        12  (        0 /        0 )  0.02
        setup_dn        12  (        0 /        0 )  0.00
       load_isol        12  (        0 /        0 )  0.05
       load_isol        12  (        0 /        0 )  0.02
        move_for        12  (        0 /        0 )  0.00
        move_for        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.00
          rem_bi        12  (        0 /        0 )  0.00
         offload        12  (        0 /        0 )  0.01
       merge_bit        14  (        0 /        2 )  0.01
     merge_idrvr        12  (        0 /        0 )  0.00
     merge_iload        12  (        0 /        0 )  0.00
    merge_idload        12  (        0 /        0 )  0.00
      merge_drvr        12  (        0 /        0 )  0.00
      merge_load        12  (        0 /        0 )  0.00
           phase        12  (        0 /        0 )  0.00
          decomp        12  (        0 /        0 )  0.03
        p_decomp        12  (        0 /        0 )  0.02
        levelize        12  (        0 /        0 )  0.00
        mb_split        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.04
      mux_retime        12  (        0 /        0 )  0.00
       crr_local        12  (        1 /        2 )  0.45
         buf2inv        11  (        0 /        0 )  0.00

 init_area                511702    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 undup                    511700    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_buf                  511696    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 rem_inv                  511694    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 merge_bi                 511691    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 io_phase                 511690    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 gate_comp                511688    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 area_down                511686    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         9  (        1 /        3 )  0.04
         rem_buf        26  (        1 /        1 )  0.04
         rem_inv        31  (        2 /        5 )  0.07
        merge_bi        14  (        2 /        4 )  0.04
      rem_inv_qb        27  (        0 /        0 )  0.04
        io_phase        23  (        1 /        3 )  0.06
       gate_comp        37  (        2 /        5 )  0.17
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        13  (        0 /       13 )  0.09
       area_down        31  (        4 /        6 )  0.13
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay               511686    -2046    -30605         0      134
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]
 incr_delay               511690    -2046    -30605         0      145
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[6]
 incr_delay               511695    -2046    -30605         0      155
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[5]
 incr_delay               511699    -2046    -30604         0      166
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[4]
 incr_delay               511704    -2046    -30604         0      176
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[3]
 incr_delay               511708    -2046    -30604         0      186
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[2]
 incr_delay               511713    -2046    -30604         0      197
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[1]
 incr_delay               511718    -2046    -30603         0      207
            Worst cost_group: OUTPUTS, WNS: -1432.8
            Path: fifomem/genblk1_7__U/CE2 --> rdata[0]
 incr_delay               511722    -2046    -30603         0      218
            Worst cost_group: OUTPUTS, WNS: -1432.5
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       342  (        0 /      225 )  1.02
       crit_upsz       342  (        0 /       16 )  0.10
       crit_slew       342  (        0 /        0 )  0.06
        setup_dn       342  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       342  (        0 /        0 )  0.00
    plc_st_fence       342  (        0 /        0 )  0.00
        plc_star       342  (        0 /        0 )  0.00
      plc_laf_st       342  (        0 /        0 )  0.00
 plc_laf_st_fence       342  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       342  (        0 /        0 )  0.00
       plc_lo_st       342  (        0 /        0 )  0.00
            fopt       342  (        0 /        0 )  0.01
       crit_swap       342  (        0 /        0 )  0.04
       mux2_swap       342  (        0 /        0 )  0.00
       crit_dnsz       270  (        0 /      241 )  1.00
       load_swap       342  (        0 /        0 )  0.02
            fopt       342  (        0 /       96 )  0.41
        setup_dn       342  (        0 /        0 )  0.00
       load_isol       342  (        0 /        0 )  0.11
       load_isol       342  (        0 /        0 )  0.02
        move_for       342  (        0 /        0 )  0.01
        move_for       342  (        0 /        0 )  0.00
          rem_bi       342  (        0 /        0 )  0.00
         offload       342  (        0 /        0 )  0.00
          rem_bi       342  (        0 /        2 )  0.02
         offload       342  (        0 /        0 )  0.01
           phase       342  (        0 /        0 )  0.00
        in_phase       342  (        0 /        0 )  0.00
       merge_bit       343  (        0 /        1 )  0.01
     merge_idrvr       342  (        0 /        0 )  0.00
     merge_iload       342  (        0 /        0 )  0.00
    merge_idload       342  (        0 /        0 )  0.00
      merge_drvr       342  (        0 /        0 )  0.00
      merge_load       342  (        0 /        1 )  0.01
          decomp       342  (        0 /        0 )  0.05
        p_decomp       342  (        0 /        0 )  0.03
        levelize       342  (        0 /        3 )  0.02
        mb_split       342  (        0 /        0 )  0.00
             dup       342  (        0 /        0 )  0.03
      mux_retime       342  (        0 /        0 )  0.00
         buf2inv       342  (        0 /        0 )  0.00
             exp        11  (        8 /        8 )  0.01
       gate_deco        22  (        0 /        0 )  0.13
       gcomp_tim        14  (        0 /        0 )  0.04
  inv_pair_2_buf       482  (        0 /        0 )  0.00

 init_drc                 511722    -2046    -30603         0      218
            Worst cost_group: OUTPUTS, WNS: -1432.5
            Path: fifomem/genblk1_7__U/CE2 --> rdata[7]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        64  (        0 /        0 )  0.00
        plc_star        64  (        0 /        0 )  0.00
        drc_bufs       128  (        0 /       64 )  0.00
        drc_fopt        64  (        0 /        0 )  0.01
        drc_bufb        64  (        0 /        0 )  0.00
      simple_buf        64  (        0 /        0 )  0.00
             dup        64  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        8 )  0.03
       crit_upsz        64  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo1_sramb'.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(genus.tcl) 102: set stage genus
@file(genus.tcl) 103: report_qor > ../reports/${top_design}.$stage.qor.rpt
@file(genus.tcl) 105: report_timing -max_path 1000 > ../reports/${top_design}.$stage.timing.max.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo1_sramb'.
@file(genus.tcl) 106: check_timing_intent -verbose  > ../reports/${top_design}.$stage.check_timing.rpt
@file(genus.tcl) 107: check_design  > ../reports/${top_design}.$stage.check_design.rpt


 No LEF file read in.
@file(genus.tcl) 111: write_hdl $top_design > ../outputs/${top_design}.$stage.vg
@file(genus.tcl) 112: if { [info exists enable_dft] &&  $enable_dft  } {
   # output scan def. 
   write_scandef $top_design > ../outputs/${top_design}.$stage.scan.def
   write_sdc $top_design > ../outputs/${top_design}.$stage.sdc
}
@file(genus.tcl) 118: write_db -all_root_attributes -verbose ../outputs/${top_design}.$stage.db
Finished exporting design database to file '../outputs/fifo1_sramb.genus.db' for 'fifo1_sramb' (command execution time mm:ss cpu = 00:00, real = 00:00).
#@ End verbose source scripts/genus.tcl
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> 
@genus:root: 9> ls
WORK_autoread
alib-52
dc_shell.cmd.2023-01-22_18-45
dc_shell.cmd.2023-01-26_15-12
dc_shell.cmd.2023-01-26_17-04
dc_shell.cmd.2023-01-26_19-22
dc_shell.cmd.2023-01-26_19-29
dc_shell.cmd.2023-01-26_20-24
dc_shell.cmd.2023-01-26_21-08
dc_shell.log.2023-01-22_18-45
dc_shell.log.2023-01-26_15-12
dc_shell.log.2023-01-26_17-04
dc_shell.log.2023-01-26_21-08
default.svf
fv
genus.cmd.23-01-26_23-01
genus.log
genus.log.23-01-26_23-01
genus.log1
genus_startup.tcl
sram
srama_1
srama_2
sramb
@genus:root: 10> cd ../
@genus:root: 11> 
@genus:root: 11> ls
outputs
reports
rtl
scripts
work
@genus:root: 12> cd reports/
@genus:root: 13> ls
README
fifo1.dc.check_design.rpt
fifo1.dc.check_timing.rpt
fifo1.dc.constraint.rpt
fifo1.dc.mvrc.rpt
fifo1.dc.qor.rpt
fifo1.dc.timing.max.rpt
fifo1_sram.dc.check_design.rpt
fifo1_sram.dc.check_timing.rpt
fifo1_sram.dc.constraint.rpt
fifo1_sram.dc.mvrc.rpt
fifo1_sram.dc.qor.rpt
fifo1_sram.dc.timing.max.rpt
fifo1_srama.dc.check_design.rpt
fifo1_srama.dc.check_timing.rpt
fifo1_srama.dc.constraint.rpt
fifo1_srama.dc.mvrc.rpt
fifo1_srama.dc.qor.rpt
fifo1_srama.dc.timing.max.rpt
fifo1_sramb.dc.check_design.rpt
fifo1_sramb.dc.check_timing.rpt
fifo1_sramb.dc.constraint.rpt
fifo1_sramb.dc.mvrc.rpt
fifo1_sramb.dc.qor.rpt
fifo1_sramb.dc.timing.max.rpt
fifo1_sramb.genus.check_design.rpt
fifo1_sramb.genus.check_timing.rpt
fifo1_sramb.genus.qor.rpt
fifo1_sramb.genus.timing.max.rpt
@genus:root: 14> gvim fifo1_sramb.genus.qor.rpt
