{
  "DESIGN_NAME": "test_design",
  "VERILOG_FILES": "dir::test.v",
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 10.0,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 100 100",
  "PL_TARGET_DENSITY": 0.5,
  "FP_CORE_UTIL": 40
}

