INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/lab_1.1.srcs/sources_1/new/ModMul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ModMul'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/lab_1.1.srcs/sources_1/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MonPro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/ascii_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/bcd_ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_ascii'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/oled_drive.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_drive'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mcagr/lab_1.1/lab1_template/mod_mul_with_oled.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_mul_with_oled'
