#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 18 12:03:05 2021
# Process ID: 19920
# Current directory: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22044 E:\Users\Kyle\Documents\sr_proj_test\SDP\VHDL\image_uart_new\image_uart_new.xpr
# Log file: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/vivado.log
# Journal file: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.242 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new
close [ open E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd w ]
add_files E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
ERROR: [VRFC 10-2989] 'i_rst' is not declared [E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd:80]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd:29]
INFO: [VRFC 10-3070] VHDL file 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xelab -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.vga_position_controller [vga_position_controller_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=47.25...
Compiling module xil_defaultlib.vga_clk_vga_clk_clk_wiz
Compiling module xil_defaultlib.vga_clk
Compiling architecture behavioral of entity xil_defaultlib.vga_multiclock_wrapper [vga_multiclock_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.baud_gen [baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(w=2)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.twoto1mux [twoto1mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux64x1 [mux64x1_default]
Compiling architecture behavioral of entity xil_defaultlib.bigcountdown [bigcountdown_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO_loader [fifo_loader_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_configure [pixel_configure_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.instructionlist
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.uartloader_fifo
Compiling architecture behavioral of entity xil_defaultlib.system_wrapper [system_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx_sim [uart_rx_sim_default]
Compiling architecture behavioral of entity xil_defaultlib.command_tb_real
Built simulation snapshot command_tb_real_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "command_tb_real_behav -key {Behavioral:sim_1:Functional:command_tb_real} -tclbatch {command_tb_real.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source command_tb_real.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module command_tb_real.UUT.image.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'command_tb_real_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1005.242 ; gain = 0.000
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
WARNING: Simulation object /command_tb_real/UUT/verify/clk was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/reset was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/rd_uart was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/wr_uart was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/rx was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/w_data was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/tx_full was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/rx_empty was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/r_data was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/tx was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/tick was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/rx_done was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/tx_fifo_out was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/rx_data_out was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/tx_empty was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/tx_fifo_not_empty was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/tx_done was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/D_bit was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/SB_tick was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/DVSR was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/DVSR_bit was not found in the design.
WARNING: Simulation object /command_tb_real/UUT/verify/FIFO_w was not found in the design.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xelab -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module command_tb_real.UUT.image.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1005.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1005.242 ; gain = 0.000
save_wave_config {E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
ERROR: [VRFC 10-719] formal port/generic <o_r_data> is not declared in <uart_rx_sim> [E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd:82]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd:29]
INFO: [VRFC 10-3070] VHDL file 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.srcs/sources_1/new/uart_rx_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx_sim'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xelab -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.vga_position_controller [vga_position_controller_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=47.25...
Compiling module xil_defaultlib.vga_clk_vga_clk_clk_wiz
Compiling module xil_defaultlib.vga_clk
Compiling architecture behavioral of entity xil_defaultlib.vga_multiclock_wrapper [vga_multiclock_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.baud_gen [baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(w=2)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.twoto1mux [twoto1mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux64x1 [mux64x1_default]
Compiling architecture behavioral of entity xil_defaultlib.bigcountdown [bigcountdown_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO_loader [fifo_loader_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_configure [pixel_configure_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.instructionlist
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.uartloader_fifo
Compiling architecture behavioral of entity xil_defaultlib.system_wrapper [system_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx_sim [uart_rx_sim_default]
Compiling architecture behavioral of entity xil_defaultlib.command_tb_real
Built simulation snapshot command_tb_real_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "command_tb_real_behav -key {Behavioral:sim_1:Functional:command_tb_real} -tclbatch {command_tb_real.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source command_tb_real.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module command_tb_real.UUT.image.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'command_tb_real_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1005.242 ; gain = 0.000
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
WARNING: Simulation object /command_tb_real/verify/o_r_data was not found in the design.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xelab -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.vga_position_controller [vga_position_controller_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=47.25...
Compiling module xil_defaultlib.vga_clk_vga_clk_clk_wiz
Compiling module xil_defaultlib.vga_clk
Compiling architecture behavioral of entity xil_defaultlib.vga_multiclock_wrapper [vga_multiclock_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.baud_gen [baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(w=2)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.twoto1mux [twoto1mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux64x1 [mux64x1_default]
Compiling architecture behavioral of entity xil_defaultlib.bigcountdown [bigcountdown_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO_loader [fifo_loader_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_configure [pixel_configure_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.instructionlist
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.uartloader_fifo
Compiling architecture behavioral of entity xil_defaultlib.system_wrapper [system_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx_sim [uart_rx_sim_default]
Compiling architecture behavioral of entity xil_defaultlib.command_tb_real
Built simulation snapshot command_tb_real_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.242 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module command_tb_real.UUT.image.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1005.242 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1005.242 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1783.609 ; gain = 778.367
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Mar 18 12:19:06 2021] Launched synth_1...
Run output will be captured here: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Mar 18 12:19:26 2021] Launched synth_1...
Run output will be captured here: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.runs/synth_1/runme.log
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xelab -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "command_tb_real_behav -key {Behavioral:sim_1:Functional:command_tb_real} -tclbatch {command_tb_real.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source command_tb_real.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module command_tb_real.UUT.image.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'command_tb_real_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1783.609 ; gain = 0.000
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
WARNING: Simulation object /command_tb_real/verify/o_r_data was not found in the design.
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 1783.609 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.runs/synth_1

launch_runs synth_1 -jobs 16
[Thu Mar 18 12:22:28 2021] Launched synth_1...
Run output will be captured here: E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/source/source/system_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xelab -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.vga_position_controller [vga_position_controller_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=47.25...
Compiling module xil_defaultlib.vga_clk_vga_clk_clk_wiz
Compiling module xil_defaultlib.vga_clk
Compiling architecture behavioral of entity xil_defaultlib.vga_multiclock_wrapper [vga_multiclock_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.baud_gen [baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(w=2)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.twoto1mux [twoto1mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux64x1 [mux64x1_default]
Compiling architecture behavioral of entity xil_defaultlib.bigcountdown [bigcountdown_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO_loader [fifo_loader_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_configure [pixel_configure_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.instructionlist
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.uartloader_fifo
Compiling architecture behavioral of entity xil_defaultlib.system_wrapper [system_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx_sim [uart_rx_sim_default]
Compiling architecture behavioral of entity xil_defaultlib.command_tb_real
Built simulation snapshot command_tb_real_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1783.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "command_tb_real_behav -key {Behavioral:sim_1:Functional:command_tb_real} -tclbatch {command_tb_real.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source command_tb_real.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module command_tb_real.UUT.image.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'command_tb_real_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1783.609 ; gain = 0.000
open_wave_config E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/command_tb_real_behav.wcfg
WARNING: Simulation object /command_tb_real/verify/o_r_data was not found in the design.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'command_tb_real' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/instructionlist.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/ATcommands.coe'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/rom.mif'
INFO: [SIM-utils-43] Exported 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim/screen.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj command_tb_real_vlog.prj"
"xvhdl --incr --relax -prj command_tb_real_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/Fullsystem1.1/sim/command_tb_real.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'command_tb_real'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Users/Kyle/Documents/sr_proj_test/SDP/VHDL/image_uart_new/image_uart_new.sim/sim_1/behav/xsim'
"xelab -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ba14f7b4c19844af91c6930d84910655 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot command_tb_real_behav xil_defaultlib.command_tb_real xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.d_ff_generic [\d_ff_generic(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.vga_position_controller [vga_position_controller_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=47.25...
Compiling module xil_defaultlib.vga_clk_vga_clk_clk_wiz
Compiling module xil_defaultlib.vga_clk
Compiling architecture behavioral of entity xil_defaultlib.vga_multiclock_wrapper [vga_multiclock_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.baud_gen [baud_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [\fifo(w=2)\]
Compiling architecture behavioral of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.twoto1mux [twoto1mux_default]
Compiling architecture behavioral of entity xil_defaultlib.mux64x1 [mux64x1_default]
Compiling architecture behavioral of entity xil_defaultlib.bigcountdown [bigcountdown_default]
Compiling architecture behavioral of entity xil_defaultlib.FIFO_loader [fifo_loader_default]
Compiling architecture behavioral of entity xil_defaultlib.pixel_configure [pixel_configure_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,INI...
Compiling module xil_defaultlib.instructionlist
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.uartloader_fifo
Compiling architecture behavioral of entity xil_defaultlib.system_wrapper [system_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx_sim [uart_rx_sim_default]
Compiling architecture behavioral of entity xil_defaultlib.command_tb_real
Built simulation snapshot command_tb_real_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1783.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1783.609 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module command_tb_real.UUT.image.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1783.609 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1783.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 18 12:27:26 2021...
