
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 317027                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486080                       # Number of bytes of host memory used
host_op_rate                                   357332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8804.81                       # Real time elapsed on the host
host_tick_rate                              120684041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2791359478                       # Number of instructions simulated
sim_ops                                    3146240440                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1706346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3412648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 156137038                       # Number of branches fetched
system.switch_cpus.committedInsts           791359477                       # Number of instructions committed
system.switch_cpus.committedOps             898482986                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200323                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    241958202                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    233149752                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    125460055                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            17692917                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     726287576                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            726287576                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1227085066                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    639705566                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           177661474                       # Number of load instructions
system.switch_cpus.num_mem_refs             298266015                       # number of memory refs
system.switch_cpus.num_store_insts          120604541                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     140269601                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            140269601                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    188417797                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    112166538                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         503967151     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3316499      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        18313804      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        12111712      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         4985395      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       16515815      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     19876813      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2781925      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       17246923      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1101001      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        177661474     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       120604541     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          898483053                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           42                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1740936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1740847                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3481872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1740889                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1705530                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       622093                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1084211                       # Transaction distribution
system.membus.trans_dist::ReadExReq               814                       # Transaction distribution
system.membus.trans_dist::ReadExResp              814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1705530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2596059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2522933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5118992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5118992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    150901376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    147138560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    298039936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               298039936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1706344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1706344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1706344                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5041316797                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4927058478                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16156459767                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1740094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1278774                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2825165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1740094                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5222808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5222808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    306894976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              306894976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2363003                       # Total snoops (count)
system.tol2bus.snoopTraffic                  79627904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4103939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.424220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2363008     57.58%     57.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1740889     42.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     42      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4103939                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2547284532                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3629851560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    110766208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         110766208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     40135168                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       40135168                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       865361                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             865361                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       313556                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            313556                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    104240783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            104240783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      37770737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            37770737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      37770737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    104240783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           142011521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    627049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1705293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000605480638                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        35109                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        35109                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3140549                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            592370                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     865361                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    313556                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1730722                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  627112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 25429                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   63                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            55085                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            42077                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            59896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            39651                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            39802                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            43641                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           317343                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           239829                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            46101                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           141581                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          213792                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          192461                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          103502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           59517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           51008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           60007                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            27558                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16470                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            18306                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            19572                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            23734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            20552                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            19874                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            43946                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           145889                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           92070                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           51210                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           48056                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           22878                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           21989                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           36536                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.07                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33450834925                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8526465000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            65425078675                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19615.89                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38365.89                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1022744                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 400196                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.97                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.82                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1730722                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              627112                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 853243                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 852050                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 31891                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 32589                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 35108                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 35154                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 35121                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 35112                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 35110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 35111                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 35110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 35109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 35109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 35110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 35110                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 35109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 35109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 35109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 35109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 35109                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   745                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       909378                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   164.143280                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   147.937790                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    98.008429                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        36826      4.05%      4.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       700449     77.03%     81.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       114667     12.61%     93.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        36339      4.00%     97.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12466      1.37%     99.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4922      0.54%     99.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         2119      0.23%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          995      0.11%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          595      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       909378                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        35109                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     48.570936                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.430278                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.412501                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            39      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          608      1.73%      1.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2729      7.77%      9.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         5994     17.07%     26.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         7969     22.70%     49.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         7310     20.82%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         5037     14.35%     84.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2968      8.45%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1413      4.02%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          646      1.84%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          242      0.69%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          102      0.29%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           33      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           15      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        35109                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        35109                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.859409                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.850139                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.560157                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2520      7.18%      7.18% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             696      1.98%      9.16% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           31157     88.74%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             675      1.92%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              58      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        35109                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             109138752                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1627456                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               40129664                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              110766208                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            40135168                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      102.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       37.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   104.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    37.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.10                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062598615623                       # Total gap between requests
system.mem_ctrls0.avgGap                    901334.54                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    109138752                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     40129664                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 102709203.621496185660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 37765557.654885269701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1730722                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       627112                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  65425078675                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24551430154951                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37802.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  39149992.59                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3584894040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1905412575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6197298660                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2414636280                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    343689185880                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    118615318080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      560287280955                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       527.279810                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 305221610925                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 721895463993                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2908072020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1545676935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5978493360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         858439440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    348102460470                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    114899141280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      558172818945                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       525.289915                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 295511185366                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 731605889552                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    107645824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         107645824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     39492736                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       39492736                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       840983                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             840983                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       308537                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            308537                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    101304227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            101304227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      37166152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37166152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      37166152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    101304227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           138470379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    617017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1659436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000583762440                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        34536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        34536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3066917                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            582896                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     840983                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    308537                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1681966                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  617074                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 22530                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   57                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            55510                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            42804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            41390                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            39434                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            40273                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            44205                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           306112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           229103                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            31945                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           148777                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          209638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          195692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          104967                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           59560                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           50663                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           59363                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            28311                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            16820                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            17308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20173                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            24237                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            20821                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            19458                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            22944                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           157046                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           90469                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           51688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           48814                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           22774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           22292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           35645                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 32456961761                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8297180000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            63571386761                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19559.03                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38309.03                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  993858                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 396850                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.89                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.32                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1681966                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              617074                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 830246                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 829190                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 31431                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 32162                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 34535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 34576                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 34547                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 34539                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 34537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 34537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 34537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 34537                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 34536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   776                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       885721                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   164.488890                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   147.873004                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   100.772373                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        35743      4.04%      4.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       684149     77.24%     81.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       109431     12.36%     93.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        34706      3.92%     97.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        12244      1.38%     98.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         5119      0.58%     99.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         2293      0.26%     99.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1152      0.13%     99.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          884      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       885721                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        34536                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     48.048992                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.945190                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.199820                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            45      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          602      1.74%      1.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2827      8.19%     10.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6207     17.97%     28.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         7853     22.74%     50.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         7067     20.46%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         4957     14.35%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2735      7.92%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1366      3.96%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          550      1.59%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          215      0.62%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           80      0.23%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           18      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            9      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        34536                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        34536                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.865300                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.856267                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.553164                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2376      6.88%      6.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             730      2.11%      8.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           30662     88.78%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             709      2.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              56      0.16%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        34536                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             106203904                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1441920                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               39487744                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              107645824                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            39492736                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       99.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       37.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   101.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.07                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062596864640                       # Total gap between requests
system.mem_ctrls1.avgGap                    924383.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    106203904                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     39487744                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 99947252.478513151407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 37161454.247245870531                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1681966                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       617074                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  63571386761                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24583680774257                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     37795.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  39839112.93                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3498307260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1859386815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6144719700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2357727840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    343359648360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    118892130720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      559992456135                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       527.002354                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 305943707144                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 721173367774                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2825762100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1501924380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5703653340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         862991280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    342049136850                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    119995969440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      556819972830                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       524.016767                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 308800155569                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 718316919349                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        34592                       # number of demand (read+write) hits
system.l2.demand_hits::total                    34592                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        34592                       # number of overall hits
system.l2.overall_hits::total                   34592                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1706344                       # number of demand (read+write) misses
system.l2.demand_misses::total                1706344                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1706344                       # number of overall misses
system.l2.overall_misses::total               1706344                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 150911830041                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     150911830041                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 150911830041                       # number of overall miss cycles
system.l2.overall_miss_latency::total    150911830041                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1740936                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1740936                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1740936                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1740936                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.980130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980130                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.980130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980130                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88441.621409                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88441.621409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88441.621409                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88441.621409                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              622093                       # number of writebacks
system.l2.writebacks::total                    622093                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1706344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1706344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1706344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1706344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 136315875558                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 136315875558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 136315875558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 136315875558                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.980130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.980130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79887.687101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79887.687101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79887.687101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79887.687101                       # average overall mshr miss latency
system.l2.replacements                        2363003                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       656681                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           656681                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       656681                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       656681                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1084190                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1084190                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    28                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 814                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     66459375                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      66459375                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.966746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.966746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81645.423833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81645.423833                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     59499920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     59499920                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.966746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.966746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73095.724816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73095.724816                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        34564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1705530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1705530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 150845370666                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 150845370666                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1740094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1740094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.980137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.980137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88444.865037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88444.865037                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1705530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1705530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 136256375638                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 136256375638                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.980137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.980137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79890.928707                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79890.928707                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     2397705                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2363067                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.014658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.624629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.374605                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.291010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.708978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58072283                       # Number of tag accesses
system.l2.tags.data_accesses                 58072283                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    791359545                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2791563971                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    791359545                       # number of overall hits
system.cpu.icache.overall_hits::total      2791563971                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    791359545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2791564839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    791359545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2791564839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    791359545                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2791563971                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    791359545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2791564839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2791564839                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3216088.524194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108871029589                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108871029589                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    277807566                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        952191003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    277807566                       # number of overall hits
system.cpu.dcache.overall_hits::total       952191003                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1740907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6438665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1740907                       # number of overall misses
system.cpu.dcache.overall_misses::total       6438665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 154842905304                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 154842905304                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 154842905304                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 154842905304                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    279548473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    958629668                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    279548473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    958629668                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006717                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88943.812222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24048.914690                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88943.812222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24048.914690                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2892983                       # number of writebacks
system.cpu.dcache.writebacks::total           2892983                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1740907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1740907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1740907                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1740907                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 153390988866                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 153390988866                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 153390988866                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 153390988866                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001816                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88109.812222                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88109.812222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88109.812222                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88109.812222                       # average overall mshr miss latency
system.cpu.dcache.replacements                6438537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    167113330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       551453651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1740065                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5685550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 154774445163                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 154774445163                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    168853395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    557139201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88947.507802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27222.422661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1740065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1740065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 153323230953                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153323230953                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88113.507802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88113.507802                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    110694236                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      400737352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     68460141                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68460141                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    110695078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    401490467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001876                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81306.580760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    90.902639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     67757913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67757913                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80472.580760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80472.580760                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      9909434                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     32594577                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1723461                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1723461                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      9909463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     32594705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 59429.689655                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13464.539062                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1699275                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1699275                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 58595.689655                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58595.689655                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      9909463                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     32594705                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      9909463                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     32594705                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1023819078                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6438793                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.007919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.746013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.253301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32768649289                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32768649289                       # Number of data accesses

---------- End Simulation Statistics   ----------
