<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: APIs for SOC Specific Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__SOC__MODULE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">APIs for SOC Specific Functions<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>For more details and example usage, see <a class="el" href="DRIVERS_SOC_PAGE.html">SOC</a> </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga57fb4f87a0c39269295762472041b16a"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga57fb4f87a0c39269295762472041b16a">I2C_lld_isBaseAddrValid</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga57fb4f87a0c39269295762472041b16a"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to validate I2C base address.  <a href="group__DRV__SOC__MODULE.html#ga57fb4f87a0c39269295762472041b16a">More...</a><br /></td></tr>
<tr class="separator:ga57fb4f87a0c39269295762472041b16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7475d97945d6a78df0e06815cc857a5c"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7475d97945d6a78df0e06815cc857a5c">MCSPI_lld_isBaseAddrValid</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga7475d97945d6a78df0e06815cc857a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to validate MCSPI base address.  <a href="group__DRV__SOC__MODULE.html#ga7475d97945d6a78df0e06815cc857a5c">More...</a><br /></td></tr>
<tr class="separator:ga7475d97945d6a78df0e06815cc857a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d169293015dbfab92d8147d889c76c3"><td class="memItemLeft" align="right" valign="top">static int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga3d169293015dbfab92d8147d889c76c3">UART_IsBaseAddrValid</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga3d169293015dbfab92d8147d889c76c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">API to validate UART base address.  <a href="group__DRV__SOC__MODULE.html#ga3d169293015dbfab92d8147d889c76c3">More...</a><br /></td></tr>
<tr class="separator:ga3d169293015dbfab92d8147d889c76c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8123a7e779dfd49f7748349f7534be"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gada8123a7e779dfd49f7748349f7534be">SOC_moduleClockEnable</a> (uint32_t moduleId, uint32_t enable)</td></tr>
<tr class="memdesc:gada8123a7e779dfd49f7748349f7534be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clock to specified module.  <a href="group__DRV__SOC__MODULE.html#gada8123a7e779dfd49f7748349f7534be">More...</a><br /></td></tr>
<tr class="separator:gada8123a7e779dfd49f7748349f7534be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab11339d4a492d1fa8db1a2fb5119085f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gab11339d4a492d1fa8db1a2fb5119085f">SOC_moduleSetClockFrequencyWithParent</a> (uint32_t moduleId, uint32_t clkId, uint32_t clkParent, uint64_t clkRate)</td></tr>
<tr class="memdesc:gab11339d4a492d1fa8db1a2fb5119085f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set module clock to specified frequency and with a specific parent.  <a href="group__DRV__SOC__MODULE.html#gab11339d4a492d1fa8db1a2fb5119085f">More...</a><br /></td></tr>
<tr class="separator:gab11339d4a492d1fa8db1a2fb5119085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608010ad392d6331d0a0519f8424aca7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga608010ad392d6331d0a0519f8424aca7">SOC_moduleSetClockFrequency</a> (uint32_t moduleId, uint32_t clkId, uint64_t clkRate)</td></tr>
<tr class="memdesc:ga608010ad392d6331d0a0519f8424aca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set module clock to specified frequency.  <a href="group__DRV__SOC__MODULE.html#ga608010ad392d6331d0a0519f8424aca7">More...</a><br /></td></tr>
<tr class="separator:ga608010ad392d6331d0a0519f8424aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767f93259d6e27b6f00faa8d434fbc61"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga767f93259d6e27b6f00faa8d434fbc61">SOC_moduleGetClockFrequency</a> (uint32_t moduleId, uint32_t clkId, uint64_t *clkRate)</td></tr>
<tr class="memdesc:ga767f93259d6e27b6f00faa8d434fbc61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get module clock frequency.  <a href="group__DRV__SOC__MODULE.html#ga767f93259d6e27b6f00faa8d434fbc61">More...</a><br /></td></tr>
<tr class="separator:ga767f93259d6e27b6f00faa8d434fbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fa202291d97fe899178305711fedf6"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga56fa202291d97fe899178305711fedf6">SOC_getCoreName</a> (uint16_t coreId)</td></tr>
<tr class="memdesc:ga56fa202291d97fe899178305711fedf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a core ID to a user readable name.  <a href="group__DRV__SOC__MODULE.html#ga56fa202291d97fe899178305711fedf6">More...</a><br /></td></tr>
<tr class="separator:ga56fa202291d97fe899178305711fedf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33bb19e70642cf4aa8bfab89b52b49d6"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga33bb19e70642cf4aa8bfab89b52b49d6">SOC_getSelfCpuClk</a> (void)</td></tr>
<tr class="memdesc:ga33bb19e70642cf4aa8bfab89b52b49d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the clock frequency in Hz of the CPU on which the driver is running.  <a href="group__DRV__SOC__MODULE.html#ga33bb19e70642cf4aa8bfab89b52b49d6">More...</a><br /></td></tr>
<tr class="separator:ga33bb19e70642cf4aa8bfab89b52b49d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a189038389b315104384f5d591cae8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga38a189038389b315104384f5d591cae8">SOC_controlModuleLockMMR</a> (uint32_t domainId, uint32_t partition)</td></tr>
<tr class="memdesc:ga38a189038389b315104384f5d591cae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock control module partition to prevent writes into control MMRs.  <a href="group__DRV__SOC__MODULE.html#ga38a189038389b315104384f5d591cae8">More...</a><br /></td></tr>
<tr class="separator:ga38a189038389b315104384f5d591cae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b97815ae150f58089c2f44502710dec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7b97815ae150f58089c2f44502710dec">SOC_controlModuleUnlockMMR</a> (uint32_t domainId, uint32_t partition)</td></tr>
<tr class="memdesc:ga7b97815ae150f58089c2f44502710dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock control module partition to allow writes into control MMRs.  <a href="group__DRV__SOC__MODULE.html#ga7b97815ae150f58089c2f44502710dec">More...</a><br /></td></tr>
<tr class="separator:ga7b97815ae150f58089c2f44502710dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac389565caa4342dc40635cd2b214ee01"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gac389565caa4342dc40635cd2b214ee01">SOC_setEpwmTbClk</a> (uint32_t epwmInstance, uint32_t enable)</td></tr>
<tr class="memdesc:gac389565caa4342dc40635cd2b214ee01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable ePWM time base clock from Control MMR.  <a href="group__DRV__SOC__MODULE.html#gac389565caa4342dc40635cd2b214ee01">More...</a><br /></td></tr>
<tr class="separator:gac389565caa4342dc40635cd2b214ee01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f105b1a95447c1c4d46b28dd84405c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga02f105b1a95447c1c4d46b28dd84405c">SOC_allowEpwmTzReg</a> (uint32_t epwmInstance, uint32_t enable)</td></tr>
<tr class="memdesc:ga02f105b1a95447c1c4d46b28dd84405c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable writes to the EPWM tripZone registers.  <a href="group__DRV__SOC__MODULE.html#ga02f105b1a95447c1c4d46b28dd84405c">More...</a><br /></td></tr>
<tr class="separator:ga02f105b1a95447c1c4d46b28dd84405c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3dd12ed6ec3bce4b786744c5cb134d"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga9a3dd12ed6ec3bce4b786744c5cb134d">SOC_virtToPhy</a> (void *virtAddr)</td></tr>
<tr class="memdesc:ga9a3dd12ed6ec3bce4b786744c5cb134d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SOC Virtual (CPU) to Physical address translation function.  <a href="group__DRV__SOC__MODULE.html#ga9a3dd12ed6ec3bce4b786744c5cb134d">More...</a><br /></td></tr>
<tr class="separator:ga9a3dd12ed6ec3bce4b786744c5cb134d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e92e9398edf29e171ad3974ca8ef1d"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga91e92e9398edf29e171ad3974ca8ef1d">SOC_phyToVirt</a> (uint64_t phyAddr)</td></tr>
<tr class="memdesc:ga91e92e9398edf29e171ad3974ca8ef1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical to Virtual (CPU) address translation function.  <a href="group__DRV__SOC__MODULE.html#ga91e92e9398edf29e171ad3974ca8ef1d">More...</a><br /></td></tr>
<tr class="separator:ga91e92e9398edf29e171ad3974ca8ef1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315aa08e8e36ebbc4c42771f0d7e6a8d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga315aa08e8e36ebbc4c42771f0d7e6a8d">SOC_unlockAllMMR</a> (void)</td></tr>
<tr class="memdesc:ga315aa08e8e36ebbc4c42771f0d7e6a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlocks all the control MMRs.  <a href="group__DRV__SOC__MODULE.html#ga315aa08e8e36ebbc4c42771f0d7e6a8d">More...</a><br /></td></tr>
<tr class="separator:ga315aa08e8e36ebbc4c42771f0d7e6a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58c32a05571e2e722842e5a327afa2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaf58c32a05571e2e722842e5a327afa2b">SOC_setDevStat</a> (uint32_t bootMode)</td></tr>
<tr class="memdesc:gaf58c32a05571e2e722842e5a327afa2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change boot mode by setting devstat register.  <a href="group__DRV__SOC__MODULE.html#gaf58c32a05571e2e722842e5a327afa2b">More...</a><br /></td></tr>
<tr class="separator:gaf58c32a05571e2e722842e5a327afa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7785b90319b11fb60282c60fda62803e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga7785b90319b11fb60282c60fda62803e">SOC_isR5FDualCoreMode</a> (<a class="el" href="structCSL__ArmR5CPUInfo.html">CSL_ArmR5CPUInfo</a> *cpuInfo)</td></tr>
<tr class="memdesc:ga7785b90319b11fb60282c60fda62803e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return R5SS supporting single or dual core mode.  <a href="group__DRV__SOC__MODULE.html#ga7785b90319b11fb60282c60fda62803e">More...</a><br /></td></tr>
<tr class="separator:ga7785b90319b11fb60282c60fda62803e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfae83163d8d08bedfe81e76d1ac0fac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gabfae83163d8d08bedfe81e76d1ac0fac">SOC_generateSwWarmResetMainDomain</a> (void)</td></tr>
<tr class="memdesc:gabfae83163d8d08bedfe81e76d1ac0fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate SW Warm Reset Main Domain.  <a href="group__DRV__SOC__MODULE.html#gabfae83163d8d08bedfe81e76d1ac0fac">More...</a><br /></td></tr>
<tr class="separator:gabfae83163d8d08bedfe81e76d1ac0fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ad222c0086223c6915af9b5a5077a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga68ad222c0086223c6915af9b5a5077a8">SOC_generateSwPORResetMainDomain</a> (void)</td></tr>
<tr class="memdesc:ga68ad222c0086223c6915af9b5a5077a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate SW POR Reset Main Domain.  <a href="group__DRV__SOC__MODULE.html#ga68ad222c0086223c6915af9b5a5077a8">More...</a><br /></td></tr>
<tr class="separator:ga68ad222c0086223c6915af9b5a5077a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4549e8fe280bd0bf5d46d09d37ae8fd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gad4549e8fe280bd0bf5d46d09d37ae8fd">SOC_getWarmResetCauseMainDomain</a> (void)</td></tr>
<tr class="memdesc:gad4549e8fe280bd0bf5d46d09d37ae8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the reset reason source for Main Domain.  <a href="group__DRV__SOC__MODULE.html#gad4549e8fe280bd0bf5d46d09d37ae8fd">More...</a><br /></td></tr>
<tr class="separator:gad4549e8fe280bd0bf5d46d09d37ae8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc41ce8b58cc2e1e0c026887565992a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga9dc41ce8b58cc2e1e0c026887565992a">SOC_generateSwWarmResetMcuDomain</a> (void)</td></tr>
<tr class="memdesc:ga9dc41ce8b58cc2e1e0c026887565992a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate SW WARM Reset Mcu Domain.  <a href="group__DRV__SOC__MODULE.html#ga9dc41ce8b58cc2e1e0c026887565992a">More...</a><br /></td></tr>
<tr class="separator:ga9dc41ce8b58cc2e1e0c026887565992a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cf935a5964605fee355f2e99def47d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gae2cf935a5964605fee355f2e99def47d">SOC_generateSwWarmResetMainDomainFromMcuDomain</a> (void)</td></tr>
<tr class="memdesc:gae2cf935a5964605fee355f2e99def47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate SW WARM Reset Main Domain from Mcu Domain.  <a href="group__DRV__SOC__MODULE.html#gae2cf935a5964605fee355f2e99def47d">More...</a><br /></td></tr>
<tr class="separator:gae2cf935a5964605fee355f2e99def47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751821835b36128abffbc1480b84dc5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga751821835b36128abffbc1480b84dc5a">SOC_generateSwPORResetMainDomainFromMcuDomain</a> (void)</td></tr>
<tr class="memdesc:ga751821835b36128abffbc1480b84dc5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate SW POR Reset Main Domain from Mcu Domain.  <a href="group__DRV__SOC__MODULE.html#ga751821835b36128abffbc1480b84dc5a">More...</a><br /></td></tr>
<tr class="separator:ga751821835b36128abffbc1480b84dc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0bd887589429840445272c568008f3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gacd0bd887589429840445272c568008f3">SOC_getWarmResetCauseMcuDomain</a> (void)</td></tr>
<tr class="memdesc:gacd0bd887589429840445272c568008f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the reset reason source for Mcu Domain.  <a href="group__DRV__SOC__MODULE.html#gacd0bd887589429840445272c568008f3">More...</a><br /></td></tr>
<tr class="separator:gacd0bd887589429840445272c568008f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d09affae77c3d926674a0f28aea462"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga50d09affae77c3d926674a0f28aea462">SOC_clearResetCauseMainMcuDomain</a> (uint32_t resetCause)</td></tr>
<tr class="memdesc:ga50d09affae77c3d926674a0f28aea462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears reason for Warm and Main/Mcu Domain Power On Resets. CTRLMMR_RST_SRC is just a mirror of CTRLMMR_MCU_RST_SRC register. It is read only. So we need to write 1 to CTRLMMR_MCU_RST_SRC to clear the reset reason.  <a href="group__DRV__SOC__MODULE.html#ga50d09affae77c3d926674a0f28aea462">More...</a><br /></td></tr>
<tr class="separator:ga50d09affae77c3d926674a0f28aea462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3ca1166c636bf3b39c835673d8fc6d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaaa3ca1166c636bf3b39c835673d8fc6d">SOC_enableResetIsolation</a> (uint32_t main2McuIsolation, uint32_t mcu2MainIsolation, uint32_t debugIsolationEnable)</td></tr>
<tr class="memdesc:gaaa3ca1166c636bf3b39c835673d8fc6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable reset isolation of MCU domain for safety applications.  <a href="group__DRV__SOC__MODULE.html#gaaa3ca1166c636bf3b39c835673d8fc6d">More...</a><br /></td></tr>
<tr class="separator:gaaa3ca1166c636bf3b39c835673d8fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd960d0706e449eb47e782c82132ea7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga5bd960d0706e449eb47e782c82132ea7">SOC_setMCUResetIsolationDone</a> (uint32_t <a class="el" href="tisci__otp__revision_8h.html#ae7f66047e6e39ba2bb6af8b95f00d1dd">value</a>)</td></tr>
<tr class="memdesc:ga5bd960d0706e449eb47e782c82132ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set MCU reset isolation done flag.  <a href="group__DRV__SOC__MODULE.html#ga5bd960d0706e449eb47e782c82132ea7">More...</a><br /></td></tr>
<tr class="separator:ga5bd960d0706e449eb47e782c82132ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b638438b4470075fe2e0bf90f936f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga50b638438b4470075fe2e0bf90f936f9">SOC_waitMainDomainReset</a> (void)</td></tr>
<tr class="memdesc:ga50b638438b4470075fe2e0bf90f936f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for main domain reset to complete.  <a href="group__DRV__SOC__MODULE.html#ga50b638438b4470075fe2e0bf90f936f9">More...</a><br /></td></tr>
<tr class="separator:ga50b638438b4470075fe2e0bf90f936f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa260dbf7b1374805629b1d131cd7fe09"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaa260dbf7b1374805629b1d131cd7fe09">SOC_getPSCState</a> (uint32_t instNum, uint32_t domainNum, uint32_t moduleNum, uint32_t *domainState, uint32_t *moduleState)</td></tr>
<tr class="memdesc:gaa260dbf7b1374805629b1d131cd7fe09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PSC (Power Sleep Controller) state.  <a href="group__DRV__SOC__MODULE.html#gaa260dbf7b1374805629b1d131cd7fe09">More...</a><br /></td></tr>
<tr class="separator:gaa260dbf7b1374805629b1d131cd7fe09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070661ea21dbeee9177666959f1d616f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga070661ea21dbeee9177666959f1d616f">SOC_setPSCState</a> (uint32_t instNum, uint32_t domainNum, uint32_t moduleNum, uint32_t pscState)</td></tr>
<tr class="memdesc:ga070661ea21dbeee9177666959f1d616f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PSC (Power Sleep Controller) state.  <a href="group__DRV__SOC__MODULE.html#ga070661ea21dbeee9177666959f1d616f">More...</a><br /></td></tr>
<tr class="separator:ga070661ea21dbeee9177666959f1d616f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792ab6af72aaf9b971fcd51701c440e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga792ab6af72aaf9b971fcd51701c440e9">SOC_waitForFwlUnlock</a> (void)</td></tr>
<tr class="memdesc:ga792ab6af72aaf9b971fcd51701c440e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for Firewall unlock from SBL. The function polls for a Software defined Magic number at the PSRAM location (Software defined)  <a href="group__DRV__SOC__MODULE.html#ga792ab6af72aaf9b971fcd51701c440e9">More...</a><br /></td></tr>
<tr class="separator:ga792ab6af72aaf9b971fcd51701c440e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76fdc0bac0619c8b3e9ebd2a9b540cf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaa76fdc0bac0619c8b3e9ebd2a9b540cf">SOC_isHsDevice</a> (void)</td></tr>
<tr class="memdesc:gaa76fdc0bac0619c8b3e9ebd2a9b540cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the device is HS or not.  <a href="group__DRV__SOC__MODULE.html#gaa76fdc0bac0619c8b3e9ebd2a9b540cf">More...</a><br /></td></tr>
<tr class="separator:gaa76fdc0bac0619c8b3e9ebd2a9b540cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2830abb64f4f9a91ef77032e063b9418"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga2830abb64f4f9a91ef77032e063b9418">SOC_getFlashDataBaseAddr</a> (void)</td></tr>
<tr class="memdesc:ga2830abb64f4f9a91ef77032e063b9418"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the SOC mapped data base address of the flash.  <a href="group__DRV__SOC__MODULE.html#ga2830abb64f4f9a91ef77032e063b9418">More...</a><br /></td></tr>
<tr class="separator:ga2830abb64f4f9a91ef77032e063b9418"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga765f05232aa91e85c25a0ecbe426b84d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga765f05232aa91e85c25a0ecbe426b84d">SOC_BOOTMODE_MMCSD</a>&#160;&#160;&#160;(0X36C3)</td></tr>
<tr class="memdesc:ga765f05232aa91e85c25a0ecbe426b84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch value for SD card boot mode.  <a href="group__DRV__SOC__MODULE.html#ga765f05232aa91e85c25a0ecbe426b84d">More...</a><br /></td></tr>
<tr class="separator:ga765f05232aa91e85c25a0ecbe426b84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac357fc8674807a50597b12a42af919c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaac357fc8674807a50597b12a42af919c">SOC_FWL_OPEN_MAGIC_NUM</a>&#160;&#160;&#160;(0XFEDCBA98u)</td></tr>
<tr class="memdesc:gaac357fc8674807a50597b12a42af919c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software defined MAGIC number to indicate SRAM firewall open by SBL.  <a href="group__DRV__SOC__MODULE.html#gaac357fc8674807a50597b12a42af919c">More...</a><br /></td></tr>
<tr class="separator:gaac357fc8674807a50597b12a42af919c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476bdfa84570423118f3ddbe98a2c07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga476bdfa84570423118f3ddbe98a2c07b">MCU_MCSPI0_CFG_BASE_AFTER_ADDR_TRANSLATE</a>&#160;&#160;&#160;(CSL_MCU_MCSPI0_CFG_BASE + 0x80000000)</td></tr>
<tr class="separator:ga476bdfa84570423118f3ddbe98a2c07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc29ad98a7a47659b33f425c572dd544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gadc29ad98a7a47659b33f425c572dd544">MCU_MCSPI1_CFG_BASE_AFTER_ADDR_TRANSLATE</a>&#160;&#160;&#160;(CSL_MCU_MCSPI1_CFG_BASE + 0x80000000)</td></tr>
<tr class="separator:gadc29ad98a7a47659b33f425c572dd544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3554a9b37c95a387a11ae66c7332c18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga3554a9b37c95a387a11ae66c7332c18a">MCU_UART0_BASE_AFTER_ADDR_TRANSLATE</a>&#160;&#160;&#160;(CSL_MCU_UART0_BASE + 0x80000000)</td></tr>
<tr class="separator:ga3554a9b37c95a387a11ae66c7332c18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fc5ff981495241d1caea609b42d517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaa9fc5ff981495241d1caea609b42d517">MCU_UART1_BASE_AFTER_ADDR_TRANSLATE</a>&#160;&#160;&#160;(CSL_MCU_UART1_BASE + 0x80000000)</td></tr>
<tr class="separator:gaa9fc5ff981495241d1caea609b42d517"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC Domain ID</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp019e7326fba614e7c04a4be97e83fce6"></a><a class="anchor" id="SOC_DomainId_t"></a></p>
</td></tr>
<tr class="memitem:ga5634a4a90145e695d07c6f7ef9818bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga5634a4a90145e695d07c6f7ef9818bf7">SOC_DOMAIN_ID_MAIN</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5634a4a90145e695d07c6f7ef9818bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20eb580c9546cf98ee039c3c272be2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga20eb580c9546cf98ee039c3c272be2eb">SOC_DOMAIN_ID_MCU</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga20eb580c9546cf98ee039c3c272be2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace5207a19c2df92b340e9923f5d53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaace5207a19c2df92b340e9923f5d53b7">SOC_PSC_DOMAIN_ID_MAIN</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaace5207a19c2df92b340e9923f5d53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65edb2f4e67ea2f1e47f6de9469e3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaa65edb2f4e67ea2f1e47f6de9469e3fe">SOC_PSC_DOMAIN_ID_MCU</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa65edb2f4e67ea2f1e47f6de9469e3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC PSC Module State</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe345ba1d0aae477587488c0bc972f802"></a><a class="anchor" id="SOC_PSCModuleState_t"></a></p>
</td></tr>
<tr class="memitem:gac2f738ebda0880c3af77a63504ec3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gac2f738ebda0880c3af77a63504ec3880">SOC_PSC_SYNCRESETDISABLE</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="separator:gac2f738ebda0880c3af77a63504ec3880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05166d957ede5e47d5dccfd2e82bcc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga05166d957ede5e47d5dccfd2e82bcc6d">SOC_PSC_SYNCRESET</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga05166d957ede5e47d5dccfd2e82bcc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6bd7591461a9a85f2ccb224e212985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga5a6bd7591461a9a85f2ccb224e212985">SOC_PSC_DISABLE</a>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga5a6bd7591461a9a85f2ccb224e212985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e10c94a38706255c247b8663601abb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga4e10c94a38706255c247b8663601abb8">SOC_PSC_ENABLE</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga4e10c94a38706255c247b8663601abb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOC PSC Domain State</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5fbb0b13f707ee3e9c71517bd8fe4a29"></a><a class="anchor" id="SOC_PSCDomainState_t"></a></p>
</td></tr>
<tr class="memitem:ga86a9c02f0c3f8903bdc78c3e2a5c4d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#ga86a9c02f0c3f8903bdc78c3e2a5c4d7b">SOC_PSC_DOMAIN_OFF</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="separator:ga86a9c02f0c3f8903bdc78c3e2a5c4d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee02e4e4408fdc3684a8e4f1172fadf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__SOC__MODULE.html#gaee02e4e4408fdc3684a8e4f1172fadf3">SOC_PSC_DOMAIN_ON</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaee02e4e4408fdc3684a8e4f1172fadf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga5634a4a90145e695d07c6f7ef9818bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5634a4a90145e695d07c6f7ef9818bf7">&#9670;&nbsp;</a></span>SOC_DOMAIN_ID_MAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DOMAIN_ID_MAIN&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga20eb580c9546cf98ee039c3c272be2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20eb580c9546cf98ee039c3c272be2eb">&#9670;&nbsp;</a></span>SOC_DOMAIN_ID_MCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_DOMAIN_ID_MCU&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaace5207a19c2df92b340e9923f5d53b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaace5207a19c2df92b340e9923f5d53b7">&#9670;&nbsp;</a></span>SOC_PSC_DOMAIN_ID_MAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_DOMAIN_ID_MAIN&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="anchor" id="SOC_PSCDomainId_t"></a>\ SOC PSC Domain ID </p>

</div>
</div>
<a id="gaa65edb2f4e67ea2f1e47f6de9469e3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa65edb2f4e67ea2f1e47f6de9469e3fe">&#9670;&nbsp;</a></span>SOC_PSC_DOMAIN_ID_MCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_DOMAIN_ID_MCU&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2f738ebda0880c3af77a63504ec3880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f738ebda0880c3af77a63504ec3880">&#9670;&nbsp;</a></span>SOC_PSC_SYNCRESETDISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_SYNCRESETDISABLE&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05166d957ede5e47d5dccfd2e82bcc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05166d957ede5e47d5dccfd2e82bcc6d">&#9670;&nbsp;</a></span>SOC_PSC_SYNCRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_SYNCRESET&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a6bd7591461a9a85f2ccb224e212985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a6bd7591461a9a85f2ccb224e212985">&#9670;&nbsp;</a></span>SOC_PSC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_DISABLE&#160;&#160;&#160;(0x2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4e10c94a38706255c247b8663601abb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e10c94a38706255c247b8663601abb8">&#9670;&nbsp;</a></span>SOC_PSC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_ENABLE&#160;&#160;&#160;(0x3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86a9c02f0c3f8903bdc78c3e2a5c4d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86a9c02f0c3f8903bdc78c3e2a5c4d7b">&#9670;&nbsp;</a></span>SOC_PSC_DOMAIN_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_DOMAIN_OFF&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee02e4e4408fdc3684a8e4f1172fadf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee02e4e4408fdc3684a8e4f1172fadf3">&#9670;&nbsp;</a></span>SOC_PSC_DOMAIN_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_PSC_DOMAIN_ON&#160;&#160;&#160;(0x1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga765f05232aa91e85c25a0ecbe426b84d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga765f05232aa91e85c25a0ecbe426b84d">&#9670;&nbsp;</a></span>SOC_BOOTMODE_MMCSD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_BOOTMODE_MMCSD&#160;&#160;&#160;(0X36C3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch value for SD card boot mode. </p>

</div>
</div>
<a id="gaac357fc8674807a50597b12a42af919c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac357fc8674807a50597b12a42af919c">&#9670;&nbsp;</a></span>SOC_FWL_OPEN_MAGIC_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_FWL_OPEN_MAGIC_NUM&#160;&#160;&#160;(0XFEDCBA98u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software defined MAGIC number to indicate SRAM firewall open by SBL. </p>

</div>
</div>
<a id="ga476bdfa84570423118f3ddbe98a2c07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476bdfa84570423118f3ddbe98a2c07b">&#9670;&nbsp;</a></span>MCU_MCSPI0_CFG_BASE_AFTER_ADDR_TRANSLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCU_MCSPI0_CFG_BASE_AFTER_ADDR_TRANSLATE&#160;&#160;&#160;(CSL_MCU_MCSPI0_CFG_BASE + 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadc29ad98a7a47659b33f425c572dd544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc29ad98a7a47659b33f425c572dd544">&#9670;&nbsp;</a></span>MCU_MCSPI1_CFG_BASE_AFTER_ADDR_TRANSLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCU_MCSPI1_CFG_BASE_AFTER_ADDR_TRANSLATE&#160;&#160;&#160;(CSL_MCU_MCSPI1_CFG_BASE + 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3554a9b37c95a387a11ae66c7332c18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3554a9b37c95a387a11ae66c7332c18a">&#9670;&nbsp;</a></span>MCU_UART0_BASE_AFTER_ADDR_TRANSLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCU_UART0_BASE_AFTER_ADDR_TRANSLATE&#160;&#160;&#160;(CSL_MCU_UART0_BASE + 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9fc5ff981495241d1caea609b42d517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9fc5ff981495241d1caea609b42d517">&#9670;&nbsp;</a></span>MCU_UART1_BASE_AFTER_ADDR_TRANSLATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCU_UART1_BASE_AFTER_ADDR_TRANSLATE&#160;&#160;&#160;(CSL_MCU_UART1_BASE + 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga57fb4f87a0c39269295762472041b16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57fb4f87a0c39269295762472041b16a">&#9670;&nbsp;</a></span>I2C_lld_isBaseAddrValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t I2C_lld_isBaseAddrValid </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>API to validate I2C base address. </p>

</div>
</div>
<a id="ga7475d97945d6a78df0e06815cc857a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7475d97945d6a78df0e06815cc857a5c">&#9670;&nbsp;</a></span>MCSPI_lld_isBaseAddrValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t MCSPI_lld_isBaseAddrValid </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>API to validate MCSPI base address. </p>

</div>
</div>
<a id="ga3d169293015dbfab92d8147d889c76c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d169293015dbfab92d8147d889c76c3">&#9670;&nbsp;</a></span>UART_IsBaseAddrValid()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int32_t UART_IsBaseAddrValid </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>API to validate UART base address. </p>

</div>
</div>
<a id="gada8123a7e779dfd49f7748349f7534be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada8123a7e779dfd49f7748349f7534be">&#9670;&nbsp;</a></span>SOC_moduleClockEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_moduleClockEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moduleId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable clock to specified module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">moduleId</td><td>[in] see <a class="el" href="group__tisci__devices.html">tisci_devices</a> for list of device ID's </td></tr>
    <tr><td class="paramname">enable</td><td>[in] 1: enable clock to the module, 0: disable clock to the module</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS Module clock is enabled </dd>
<dd>
SystemP_FAILURE Module clock could not be enabled </dd></dl>

</div>
</div>
<a id="gab11339d4a492d1fa8db1a2fb5119085f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab11339d4a492d1fa8db1a2fb5119085f">&#9670;&nbsp;</a></span>SOC_moduleSetClockFrequencyWithParent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_moduleSetClockFrequencyWithParent </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moduleId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkParent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>clkRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set module clock to specified frequency and with a specific parent. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">moduleId</td><td>[in] see <a class="el" href="group__tisci__devices.html">tisci_devices</a> for list of module ID's </td></tr>
    <tr><td class="paramname">clkId</td><td>[in] see <a class="el" href="group__tisci__clocks.html">tisci_clocks</a> for list of clocks associated with the specified module ID </td></tr>
    <tr><td class="paramname">clkParent</td><td>[in] see <a class="el" href="group__tisci__clocks.html">tisci_clocks</a> for list of clock parents associated with the specified module ID </td></tr>
    <tr><td class="paramname">clkRate</td><td>[in] Frequency to set in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS Module clock is enabled </dd>
<dd>
SystemP_FAILURE Module clock could not be enabled </dd></dl>

</div>
</div>
<a id="ga608010ad392d6331d0a0519f8424aca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga608010ad392d6331d0a0519f8424aca7">&#9670;&nbsp;</a></span>SOC_moduleSetClockFrequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_moduleSetClockFrequency </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moduleId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>clkRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set module clock to specified frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">moduleId</td><td>[in] see <a class="el" href="group__tisci__devices.html">tisci_devices</a> for list of module ID's </td></tr>
    <tr><td class="paramname">clkId</td><td>[in] see <a class="el" href="group__tisci__clocks.html">tisci_clocks</a> for list of clocks associated with the specified module ID </td></tr>
    <tr><td class="paramname">clkRate</td><td>[in] Frequency to set in Hz</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS Module clock is enabled </dd>
<dd>
SystemP_FAILURE Module clock could not be enabled </dd></dl>

</div>
</div>
<a id="ga767f93259d6e27b6f00faa8d434fbc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga767f93259d6e27b6f00faa8d434fbc61">&#9670;&nbsp;</a></span>SOC_moduleGetClockFrequency()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_moduleGetClockFrequency </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moduleId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>clkRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get module clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">moduleId</td><td>[in] see <a class="el" href="group__tisci__devices.html">tisci_devices</a> for list of module ID's </td></tr>
    <tr><td class="paramname">clkId</td><td>[in] see <a class="el" href="group__tisci__clocks.html">tisci_clocks</a> for list of clocks associated with the specified module ID </td></tr>
    <tr><td class="paramname">clkRate</td><td>[out] Frequency of the clock</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga56fa202291d97fe899178305711fedf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56fa202291d97fe899178305711fedf6">&#9670;&nbsp;</a></span>SOC_getCoreName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const char* SOC_getCoreName </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>coreId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert a core ID to a user readable name. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">coreId</td><td>[in] see <a class="el" href="cslr__soc__defines_8h.html#CSL_CoreID">CSL_CoreID</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>name as a string </dd></dl>

</div>
</div>
<a id="ga33bb19e70642cf4aa8bfab89b52b49d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33bb19e70642cf4aa8bfab89b52b49d6">&#9670;&nbsp;</a></span>SOC_getSelfCpuClk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t SOC_getSelfCpuClk </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the clock frequency in Hz of the CPU on which the driver is running. </p>
<dl class="section return"><dt>Returns</dt><dd>Clock frequency in Hz </dd></dl>

</div>
</div>
<a id="ga38a189038389b315104384f5d591cae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a189038389b315104384f5d591cae8">&#9670;&nbsp;</a></span>SOC_controlModuleLockMMR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_controlModuleLockMMR </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>domainId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>partition</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock control module partition to prevent writes into control MMRs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">domainId</td><td>[in] See SOC_DomainId_t </td></tr>
    <tr><td class="paramname">partition</td><td>[in] Partition number to unlock </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7b97815ae150f58089c2f44502710dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b97815ae150f58089c2f44502710dec">&#9670;&nbsp;</a></span>SOC_controlModuleUnlockMMR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_controlModuleUnlockMMR </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>domainId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>partition</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock control module partition to allow writes into control MMRs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">domainId</td><td>[in] See SOC_DomainId_t </td></tr>
    <tr><td class="paramname">partition</td><td>[in] Partition number to unlock </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac389565caa4342dc40635cd2b214ee01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac389565caa4342dc40635cd2b214ee01">&#9670;&nbsp;</a></span>SOC_setEpwmTbClk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_setEpwmTbClk </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>epwmInstance</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable ePWM time base clock from Control MMR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">epwmInstance</td><td>[in] ePWM instance number [0 - (CSL_EPWM_PER_CNT-1)] </td></tr>
    <tr><td class="paramname">enable</td><td>[in] TRUE to enable and FALSE to disable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga02f105b1a95447c1c4d46b28dd84405c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f105b1a95447c1c4d46b28dd84405c">&#9670;&nbsp;</a></span>SOC_allowEpwmTzReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_allowEpwmTzReg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>epwmInstance</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable writes to the EPWM tripZone registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">epwmInstance</td><td>[in] ePWM instance number [0 - (CSL_EPWM_PER_CNT-1)] </td></tr>
    <tr><td class="paramname">enable</td><td>[in] TRUE to enable and FALSE to disable </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9a3dd12ed6ec3bce4b786744c5cb134d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a3dd12ed6ec3bce4b786744c5cb134d">&#9670;&nbsp;</a></span>SOC_virtToPhy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t SOC_virtToPhy </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>virtAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SOC Virtual (CPU) to Physical address translation function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">virtAddr</td><td>[IN] Virtual/CPU address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Corresponding SOC physical address </dd></dl>

</div>
</div>
<a id="ga91e92e9398edf29e171ad3974ca8ef1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91e92e9398edf29e171ad3974ca8ef1d">&#9670;&nbsp;</a></span>SOC_phyToVirt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* SOC_phyToVirt </td>
          <td>(</td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>phyAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Physical to Virtual (CPU) address translation function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">phyAddr</td><td>[IN] Physical address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Corresponding virtual/CPU address </dd></dl>

</div>
</div>
<a id="ga315aa08e8e36ebbc4c42771f0d7e6a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga315aa08e8e36ebbc4c42771f0d7e6a8d">&#9670;&nbsp;</a></span>SOC_unlockAllMMR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_unlockAllMMR </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlocks all the control MMRs. </p>

</div>
</div>
<a id="gaf58c32a05571e2e722842e5a327afa2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58c32a05571e2e722842e5a327afa2b">&#9670;&nbsp;</a></span>SOC_setDevStat()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_setDevStat </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bootMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change boot mode by setting devstat register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bootMode</td><td>[IN] Boot mode switch value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7785b90319b11fb60282c60fda62803e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7785b90319b11fb60282c60fda62803e">&#9670;&nbsp;</a></span>SOC_isR5FDualCoreMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_isR5FDualCoreMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCSL__ArmR5CPUInfo.html">CSL_ArmR5CPUInfo</a> *&#160;</td>
          <td class="paramname"><em>cpuInfo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return R5SS supporting single or dual core mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cpuInfo</td><td>[in] Pointer to the <a class="el" href="structCSL__ArmR5CPUInfo.html" title="Structure containing the CPU Info such as CPU ID and Cluster Group ID.">CSL_ArmR5CPUInfo</a> struct.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TRUE if it is Dual Core mode else FALSE. </dd></dl>

</div>
</div>
<a id="gabfae83163d8d08bedfe81e76d1ac0fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfae83163d8d08bedfe81e76d1ac0fac">&#9670;&nbsp;</a></span>SOC_generateSwWarmResetMainDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_generateSwWarmResetMainDomain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate SW Warm Reset Main Domain. </p>

</div>
</div>
<a id="ga68ad222c0086223c6915af9b5a5077a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ad222c0086223c6915af9b5a5077a8">&#9670;&nbsp;</a></span>SOC_generateSwPORResetMainDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_generateSwPORResetMainDomain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate SW POR Reset Main Domain. </p>

</div>
</div>
<a id="gad4549e8fe280bd0bf5d46d09d37ae8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4549e8fe280bd0bf5d46d09d37ae8fd">&#9670;&nbsp;</a></span>SOC_getWarmResetCauseMainDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_getWarmResetCauseMainDomain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the reset reason source for Main Domain. </p>
<dl class="section return"><dt>Returns</dt><dd>Reset Reason Source Main Domain </dd></dl>

</div>
</div>
<a id="ga9dc41ce8b58cc2e1e0c026887565992a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dc41ce8b58cc2e1e0c026887565992a">&#9670;&nbsp;</a></span>SOC_generateSwWarmResetMcuDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_generateSwWarmResetMcuDomain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate SW WARM Reset Mcu Domain. </p>

</div>
</div>
<a id="gae2cf935a5964605fee355f2e99def47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cf935a5964605fee355f2e99def47d">&#9670;&nbsp;</a></span>SOC_generateSwWarmResetMainDomainFromMcuDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_generateSwWarmResetMainDomainFromMcuDomain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate SW WARM Reset Main Domain from Mcu Domain. </p>

</div>
</div>
<a id="ga751821835b36128abffbc1480b84dc5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751821835b36128abffbc1480b84dc5a">&#9670;&nbsp;</a></span>SOC_generateSwPORResetMainDomainFromMcuDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_generateSwPORResetMainDomainFromMcuDomain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate SW POR Reset Main Domain from Mcu Domain. </p>

</div>
</div>
<a id="gacd0bd887589429840445272c568008f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0bd887589429840445272c568008f3">&#9670;&nbsp;</a></span>SOC_getWarmResetCauseMcuDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_getWarmResetCauseMcuDomain </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the reset reason source for Mcu Domain. </p>
<dl class="section return"><dt>Returns</dt><dd>Reset Reason Source Mcu Domain </dd></dl>

</div>
</div>
<a id="ga50d09affae77c3d926674a0f28aea462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50d09affae77c3d926674a0f28aea462">&#9670;&nbsp;</a></span>SOC_clearResetCauseMainMcuDomain()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_clearResetCauseMainMcuDomain </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>resetCause</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears reason for Warm and Main/Mcu Domain Power On Resets. CTRLMMR_RST_SRC is just a mirror of CTRLMMR_MCU_RST_SRC register. It is read only. So we need to write 1 to CTRLMMR_MCU_RST_SRC to clear the reset reason. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">resetCause</td><td>[IN] Reset reason value to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaa3ca1166c636bf3b39c835673d8fc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa3ca1166c636bf3b39c835673d8fc6d">&#9670;&nbsp;</a></span>SOC_enableResetIsolation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_enableResetIsolation </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>main2McuIsolation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcu2MainIsolation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>debugIsolationEnable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable reset isolation of MCU domain for safety applications. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">main2McuIsolation</td><td>[IN] Flag to enable isolation of mcu domain from main domain Setting this flag restricts the access of MCU resources by main domain </td></tr>
    <tr><td class="paramname">mcu2MainIsolation</td><td>[IN] Flag to enable isolation of main domain from mcu domain Setting this flag restricts the access of MCU resources by main domain </td></tr>
    <tr><td class="paramname">debugIsolationEnable</td><td>[IN] Enable debug isolation. Setting this would restrict JTAG access to MCU domain </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5bd960d0706e449eb47e782c82132ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd960d0706e449eb47e782c82132ea7">&#9670;&nbsp;</a></span>SOC_setMCUResetIsolationDone()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_setMCUResetIsolationDone </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set MCU reset isolation done flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>[IN] : 0 - Allow main domain reset to propogate : 1 - Do not allow main domain reset to propogate </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga50b638438b4470075fe2e0bf90f936f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b638438b4470075fe2e0bf90f936f9">&#9670;&nbsp;</a></span>SOC_waitMainDomainReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_waitMainDomainReset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for main domain reset to complete. </p>

</div>
</div>
<a id="gaa260dbf7b1374805629b1d131cd7fe09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa260dbf7b1374805629b1d131cd7fe09">&#9670;&nbsp;</a></span>SOC_getPSCState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_getPSCState </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>instNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>domainNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moduleNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>domainState</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>moduleState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PSC (Power Sleep Controller) state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">instNum</td><td>[IN] : PSC Instance. See SOC_PSCDomainId_t </td></tr>
    <tr><td class="paramname">domainNum</td><td>[IN] : Power domain number </td></tr>
    <tr><td class="paramname">moduleNum</td><td>[IN] : Module number </td></tr>
    <tr><td class="paramname">domainState</td><td>[OUT] : Domain state (1 : ON, 0 : OFF) </td></tr>
    <tr><td class="paramname">moduleState</td><td>[OUT] : Module State. See SOC_PSCModuleState_t</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga070661ea21dbeee9177666959f1d616f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070661ea21dbeee9177666959f1d616f">&#9670;&nbsp;</a></span>SOC_setPSCState()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_setPSCState </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>instNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>domainNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moduleNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pscState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set PSC (Power Sleep Controller) state. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">instNum</td><td>[IN] : PSC Instance. See SOC_PSCDomainId_t </td></tr>
    <tr><td class="paramname">domainNum</td><td>[IN] : Power domain number </td></tr>
    <tr><td class="paramname">moduleNum</td><td>[IN] : Module number </td></tr>
    <tr><td class="paramname">pscState</td><td>[IN] : PSC module state. See SOC_PSCModuleState_t</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SystemP_SUCCESS on success, else failure </dd></dl>

</div>
</div>
<a id="ga792ab6af72aaf9b971fcd51701c440e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga792ab6af72aaf9b971fcd51701c440e9">&#9670;&nbsp;</a></span>SOC_waitForFwlUnlock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SOC_waitForFwlUnlock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for Firewall unlock from SBL. The function polls for a Software defined Magic number at the PSRAM location (Software defined) </p>

</div>
</div>
<a id="gaa76fdc0bac0619c8b3e9ebd2a9b540cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa76fdc0bac0619c8b3e9ebd2a9b540cf">&#9670;&nbsp;</a></span>SOC_isHsDevice()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t SOC_isHsDevice </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the device is HS or not. </p>
<dl class="section return"><dt>Returns</dt><dd>TRUE on success, else failure </dd></dl>

</div>
</div>
<a id="ga2830abb64f4f9a91ef77032e063b9418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2830abb64f4f9a91ef77032e063b9418">&#9670;&nbsp;</a></span>SOC_getFlashDataBaseAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SOC_getFlashDataBaseAddr </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the SOC mapped data base address of the flash. </p>
<dl class="section return"><dt>Returns</dt><dd>Data BaseAddress of the flash </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
