@!@!@STARTMSG 2262:0 @!@!@
TLC2 Version 2.16 of 31 December 2020 (rev: cdddf55)
@!@!@ENDMSG 2262 @!@!@
@!@!@STARTMSG 2187:0 @!@!@
Running breadth-first search Model-Checking with fp 13 and seed -3135287312993013989 with 1 worker on 2 cores with 227MB heap and 64MB offheap memory (Windows Server 2019 10.0 x86, Oracle Corporation 1.8.0_361 x86, MSBDiskFPSet, DiskStateQueue).
@!@!@ENDMSG 2187 @!@!@
@!@!@STARTMSG 2220:0 @!@!@
Starting SANY...
@!@!@ENDMSG 2220 @!@!@
Parsing file C:\GIT\effectivepython\example_code\wire.tla
Parsing file C:\Users\HarrySnippe\AppData\Local\Temp\2\TLC.tla
Parsing file C:\Users\HarrySnippe\AppData\Local\Temp\2\Integers.tla
Parsing file C:\Users\HarrySnippe\AppData\Local\Temp\2\Naturals.tla
Parsing file C:\Users\HarrySnippe\AppData\Local\Temp\2\Sequences.tla
Parsing file C:\Users\HarrySnippe\AppData\Local\Temp\2\FiniteSets.tla
Semantic processing of module Naturals
Semantic processing of module Sequences
Semantic processing of module FiniteSets
Semantic processing of module TLC
Semantic processing of module Integers
Semantic processing of module wire
@!@!@STARTMSG 2219:0 @!@!@
SANY finished.
@!@!@ENDMSG 2219 @!@!@
@!@!@STARTMSG 2185:0 @!@!@
Starting... (2023-04-26 06:20:09)
@!@!@ENDMSG 2185 @!@!@
@!@!@STARTMSG 2189:0 @!@!@
Computing initial states...
@!@!@ENDMSG 2189 @!@!@
@!@!@STARTMSG 2269:0 @!@!@
Computed 2 initial states...
@!@!@ENDMSG 2269 @!@!@
@!@!@STARTMSG 2269:0 @!@!@
Computed 4 initial states...
@!@!@ENDMSG 2269 @!@!@
@!@!@STARTMSG 2190:0 @!@!@
Finished computing initial states: 6 distinct states generated at 2023-04-26 06:20:11.
@!@!@ENDMSG 2190 @!@!@
@!@!@STARTMSG 2144:3 @!@!@
The EXCEPT was applied to non-existing fields of the value at
line 38, col 24 to line 38, col 26 of module wire
@!@!@ENDMSG 2144 @!@!@
@!@!@STARTMSG 2193:0 @!@!@
Model checking completed. No error has been found.
  Estimates of the probability that TLC did not check all reachable states
  because two distinct states had the same fingerprint:
  calculated (optimistic):  val = 5.9E-18
@!@!@ENDMSG 2193 @!@!@
@!@!@STARTMSG 2201:0 @!@!@
The coverage statistics at 2023-04-26 06:20:11
@!@!@ENDMSG 2201 @!@!@
@!@!@STARTMSG 2773:0 @!@!@
<Init line 29, col 1 to line 29, col 4 of module wire>: 6:6
@!@!@ENDMSG 2773 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 30, col 12 to line 30, col 36 of module wire: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 31, col 12 to line 31, col 37 of module wire: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 34, col 12 to line 34, col 26 of module wire: 1
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 35, col 12 to line 35, col 26 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<Withdraw line 37, col 1 to line 37, col 8 of module wire>: 6:6
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 37, col 16 to line 37, col 30 of module wire: 24
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 37, col 16 to line 37, col 17 of module wire: 18
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 38, col 16 to line 38, col 67 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 39, col 16 to line 39, col 30 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 40, col 16 to line 40, col 63 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<Deposit line 42, col 1 to line 42, col 7 of module wire>: 6:6
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 42, col 15 to line 42, col 28 of module wire: 24
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  |line 42, col 15 to line 42, col 16 of module wire: 18
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 43, col 15 to line 43, col 70 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 44, col 15 to line 44, col 26 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 45, col 15 to line 45, col 62 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2772:0 @!@!@
<Terminating line 48, col 1 to line 48, col 11 of module wire>: 0:6
@!@!@ENDMSG 2772 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 48, col 16 to line 48, col 26 of module wire: 24
@!@!@ENDMSG 2221 @!@!@@!@!@STARTMSG 2202:0 @!@!@
End of statistics.
@!@!@ENDMSG 2202 @!@!@

@!@!@STARTMSG 2221:0 @!@!@
  |line 48, col 16 to line 48, col 17 of module wire: 18
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 48, col 31 to line 48, col 44 of module wire: 6
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(3) at 2023-04-26 06:20:11: 24 states generated (662 s/min), 18 distinct states found (496 ds/min), 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2199:0 @!@!@
24 states generated, 18 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2199 @!@!@
@!@!@STARTMSG 2194:0 @!@!@
The depth of the complete state graph search is 3.
@!@!@ENDMSG 2194 @!@!@
@!@!@STARTMSG 2268:0 @!@!@
The average outdegree of the complete state graph is 1 (minimum is 0, the maximum 1 and the 95th percentile is 1).
@!@!@ENDMSG 2268 @!@!@
@!@!@STARTMSG 2186:0 @!@!@
Finished in 2183ms at (2023-04-26 06:20:11)
@!@!@ENDMSG 2186 @!@!@
