;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT @-30, 6
	DAT #-30, #9
	SPL 210, 401
	SPL 0, <922
	ADD @-30, 9
	ADD 210, 30
	SPL <-127, 100
	DJN -207, @-120
	SPL 706, 700
	JMN <310, 6
	SPL 0, <922
	SPL 0, <922
	ADD #300, 90
	DJN -207, @-529
	SUB #300, 98
	SUB 0, 922
	SUB #0, -92
	SPL 50, <922
	SPL 50, <922
	SPL <3
	SPL <-127, 100
	SPL <3
	SUB @-127, 100
	SPL 0, <922
	SUB @-127, 100
	SUB 0, 922
	ADD #300, 90
	ADD @-30, 9
	SUB 0, 922
	SUB 210, 401
	SPL 20, <12
	SPL 20, <12
	SPL <-127, 100
	ADD 30, 95
	SLT @-30, 6
	SPL 210, 401
	ADD #300, 90
	SPL 210, 401
	ADD @-30, 9
	JMZ <-30, 9
	CMP -207, <-120
	JMZ <-30, 9
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
