|Top_Medipix
Clk25 => Clk25.IN2
Clk125 => ~NO_FANOUT~
Ddr2_A[0] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[1] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[2] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[3] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[4] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[5] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[6] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[7] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[8] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[9] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[10] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[11] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[12] <= Medipix_sopc:u_Medipix_sopc.mem_addr_from_the_ram
Ddr2_A[13] <= Ddr2_A[13].DB_MAX_OUTPUT_PORT_TYPE
Ddr2_Ba[0] <= Medipix_sopc:u_Medipix_sopc.mem_ba_from_the_ram
Ddr2_Ba[1] <= Medipix_sopc:u_Medipix_sopc.mem_ba_from_the_ram
Ddr2_Ba[2] <= Medipix_sopc:u_Medipix_sopc.mem_ba_from_the_ram
Ddr2_Cas_N <= Medipix_sopc:u_Medipix_sopc.mem_cas_n_from_the_ram
Ddr2_Cke <= Medipix_sopc:u_Medipix_sopc.mem_cke_from_the_ram
Ddr2_Clk_P <> Medipix_sopc:u_Medipix_sopc.mem_clk_to_and_from_the_ram
Ddr2_Clk_N <> Medipix_sopc:u_Medipix_sopc.mem_clk_n_to_and_from_the_ram
Ddr2_Cs_N <= Medipix_sopc:u_Medipix_sopc.mem_cs_n_from_the_ram
Ddr2_Dm[0] <> Medipix_sopc:u_Medipix_sopc.mem_dm_from_the_ram
Ddr2_Dm[1] <> Medipix_sopc:u_Medipix_sopc.mem_dm_from_the_ram
Ddr2_Dq[0] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[1] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[2] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[3] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[4] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[5] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[6] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[7] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[8] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[9] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[10] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[11] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[12] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[13] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[14] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dq[15] <> Medipix_sopc:u_Medipix_sopc.mem_dq_to_and_from_the_ram
Ddr2_Dqs[0] <> Medipix_sopc:u_Medipix_sopc.mem_dqs_to_and_from_the_ram
Ddr2_Dqs[1] <> Medipix_sopc:u_Medipix_sopc.mem_dqs_to_and_from_the_ram
Ddr2_Odt <= Medipix_sopc:u_Medipix_sopc.mem_odt_from_the_ram
Ddr2_Ras_N <= Medipix_sopc:u_Medipix_sopc.mem_ras_n_from_the_ram
Ddr2_We_N <= Medipix_sopc:u_Medipix_sopc.mem_we_n_from_the_ram
Eth_Txc <= igor_clk.DB_MAX_OUTPUT_PORT_TYPE
Eth_TxCtl <= Eth_Share:u_Eth_Share.Out_Eth_Valid
Eth_Txd[0] <= Eth_Share:u_Eth_Share.Out_Eth_Data
Eth_Txd[1] <= Eth_Share:u_Eth_Share.Out_Eth_Data
Eth_Txd[2] <= Eth_Share:u_Eth_Share.Out_Eth_Data
Eth_Txd[3] <= Eth_Share:u_Eth_Share.Out_Eth_Data
Eth_Rxc => _.IN1
Eth_RxCtl => Eth_RxCtl.IN1
Eth_Rxd[0] => Eth_Rxd[0].IN1
Eth_Rxd[1] => Eth_Rxd[1].IN1
Eth_Rxd[2] => Eth_Rxd[2].IN1
Eth_Rxd[3] => Eth_Rxd[3].IN1
Eth_Mdc <= Medipix_sopc:u_Medipix_sopc.mdc_pad_o_from_the_igor_mac
Eth_Mdio <> Medipix_sopc:u_Medipix_sopc.md_pad_i_to_the_igor_mac
Eth_Mdio <> Eth_Mdio
Eth_Rst_N <= Rst25.DB_MAX_OUTPUT_PORT_TYPE
Flash_Do => Flash_Do.IN1
Flash_Cclk <= Medipix_sopc:u_Medipix_sopc.dclk_from_the_epcs_controller
Flash_Cs_N <= Medipix_sopc:u_Medipix_sopc.sce_from_the_epcs_controller
Flash_Di <= Medipix_sopc:u_Medipix_sopc.sdo_from_the_epcs_controller
Led_N[0] <= <GND>
Led_N[1] <= <GND>
Led_N[2] <= <GND>
ADC_Sclk <= Medipix_sopc:u_Medipix_sopc.SCLK_from_the_spi_0
ADC_Csn <= Medipix_sopc:u_Medipix_sopc.SS_n_from_the_spi_0
ADC_Dout => ~NO_FANOUT~
ADC_Din <= Medipix_sopc:u_Medipix_sopc.MOSI_from_the_spi_0
DAC_Sclk <= Medipix_sopc:u_Medipix_sopc.SCLK_from_the_spi_0
DAC_Csn <= Medipix_sopc:u_Medipix_sopc.SS_n_from_the_spi_0
DAC_Sdi <= Medipix_sopc:u_Medipix_sopc.MOSI_from_the_spi_0
Reset_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_Reset_Mdpx
Clk_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_Clk_Mdpx
Data_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_Data_Mdpx
En_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_En_Mdpx
Shutter_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_Shutter_Mdpx
Cont_sel_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_Cont_sel_Mdpx
MtxClr_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_MtxClr_Mdpx
TPSWT_out_Mdpx <= Medipix_Bridge:u_Medipix_Bridge.Out_TPSWT_Mdpx
Clk_in_Mdpx => ~NO_FANOUT~
En_in_Mdpx => ~NO_FANOUT~
Data_in_Mdpx[0] => ~NO_FANOUT~
Data_in_Mdpx[1] => ~NO_FANOUT~
Data_in_Mdpx[2] => ~NO_FANOUT~
Data_in_Mdpx[3] => ~NO_FANOUT~
Data_in_Mdpx[4] => ~NO_FANOUT~
Data_in_Mdpx[5] => ~NO_FANOUT~
Data_in_Mdpx[6] => ~NO_FANOUT~
Data_in_Mdpx[7] => ~NO_FANOUT~


|Top_Medipix|Rst_Syncronizer:u_Rst_Syncronizer
In_nRst => Out_nrst~reg0.ACLR
In_nRst => Out_rst~reg0.PRESET
In_nRst => rst.PRESET
In_nRst => t_rst.PRESET
In_Clk => Out_nrst~reg0.CLK
In_Clk => Out_rst~reg0.CLK
In_Clk => rst.CLK
In_Clk => t_rst.CLK
Out_rst <= Out_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_nrst <= Out_nrst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|cpu_pll:u_cpu_pll
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk


|Top_Medipix|cpu_pll:u_cpu_pll|altpll:altpll_component
inclk[0] => cpu_pll_altpll:auto_generated.inclk[0]
inclk[1] => cpu_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => cpu_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Top_Medipix|cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Top_Medipix|Medipix_Bridge:u_Medipix_Bridge
In_Reset => In_Reset.IN2
In_Clk_nios => In_Clk_nios.IN2
In_Clk => ~NO_FANOUT~
In_En_nios => In_En_nios.IN2
In_Sync_nios => In_Sync_nios.IN2
In_Data_nios[0] => In_Data_nios[0].IN2
In_Data_nios[1] => In_Data_nios[1].IN2
In_Data_nios[2] => In_Data_nios[2].IN2
In_Data_nios[3] => In_Data_nios[3].IN2
In_Data_nios[4] => In_Data_nios[4].IN2
In_Data_nios[5] => In_Data_nios[5].IN2
In_Data_nios[6] => In_Data_nios[6].IN2
In_Data_nios[7] => In_Data_nios[7].IN2
Out_M[0] <= <GND>
Out_M[1] <= <GND>
Out_M[2] <= <GND>
Out_Reset_Mdpx <= <GND>
Out_Clk_Mdpx <= <GND>
Out_Data_Mdpx <= <GND>
Out_En_Mdpx <= <GND>
Out_Shutter_Mdpx <= <GND>
Out_Cont_sel_Mdpx <= <GND>
Out_MtxClr_Mdpx <= <GND>
Out_TPSWT_Mdpx <= <GND>


|Top_Medipix|Medipix_Bridge:u_Medipix_Bridge|Decoder_Parametros:u_Decoder_Parametros
In_Reset => sig_data[0].ACLR
In_Reset => sig_data[1].ACLR
In_Reset => sig_data[2].ACLR
In_Reset => sig_data[3].ACLR
In_Reset => sig_data[4].ACLR
In_Reset => sig_data[5].ACLR
In_Reset => sig_data[6].ACLR
In_Reset => sig_data[7].ACLR
In_Reset => sig_sinc.ACLR
In_Reset => sig_valid.ACLR
In_Reset => Out_Send_RCL~reg0.ACLR
In_Reset => Out_Send_RCH~reg0.ACLR
In_Reset => Out_Send_LCL~reg0.ACLR
In_Reset => Out_Send_LCH~reg0.ACLR
In_Reset => Out_Send_LCtpr~reg0.ACLR
In_Reset => Out_Send_RDac~reg0.ACLR
In_Reset => Out_Send_LDac~reg0.ACLR
In_Reset => Out_Send_OMR~reg0.ACLR
In_Reset => Out_TP_NPULSES[0]~reg0.ACLR
In_Reset => Out_TP_NPULSES[1]~reg0.ACLR
In_Reset => Out_TP_NPULSES[2]~reg0.ACLR
In_Reset => Out_TP_NPULSES[3]~reg0.ACLR
In_Reset => Out_TP_NPULSES[4]~reg0.ACLR
In_Reset => Out_TP_NPULSES[5]~reg0.ACLR
In_Reset => Out_TP_NPULSES[6]~reg0.ACLR
In_Reset => Out_TP_NPULSES[7]~reg0.ACLR
In_Reset => Out_TP_NPULSES[8]~reg0.ACLR
In_Reset => Out_TP_NPULSES[9]~reg0.ACLR
In_Reset => Out_TP_NPULSES[10]~reg0.ACLR
In_Reset => Out_TP_NPULSES[11]~reg0.ACLR
In_Reset => Out_TP_NPULSES[12]~reg0.ACLR
In_Reset => Out_TP_PERIOD[0]~reg0.ACLR
In_Reset => Out_TP_PERIOD[1]~reg0.ACLR
In_Reset => Out_TP_PERIOD[2]~reg0.ACLR
In_Reset => Out_TP_PERIOD[3]~reg0.ACLR
In_Reset => Out_TP_PERIOD[4]~reg0.ACLR
In_Reset => Out_TP_PERIOD[5]~reg0.ACLR
In_Reset => Out_TP_PERIOD[6]~reg0.ACLR
In_Reset => Out_TP_PERIOD[7]~reg0.ACLR
In_Reset => Out_TP_PERIOD[8]~reg0.ACLR
In_Reset => Out_READ_COUNTER[0]~reg0.ACLR
In_Reset => Out_READ_COUNTER[1]~reg0.ACLR
In_Reset => Out_IMG_GAP[0]~reg0.ACLR
In_Reset => Out_IMG_GAP[1]~reg0.ACLR
In_Reset => Out_IMG_GAP[2]~reg0.ACLR
In_Reset => Out_IMG_GAP[3]~reg0.PRESET
In_Reset => Out_IMG_GAP[4]~reg0.ACLR
In_Reset => Out_IMG_GAP[5]~reg0.PRESET
In_Reset => Out_IMG_GAP[6]~reg0.PRESET
In_Reset => Out_IMG_GAP[7]~reg0.PRESET
In_Reset => Out_IMG_GAP[8]~reg0.PRESET
In_Reset => Out_IMG_GAP[9]~reg0.PRESET
In_Reset => Out_IMG_GAP[10]~reg0.ACLR
In_Reset => Out_IMG_GAP[11]~reg0.ACLR
In_Reset => Out_IMG_GAP[12]~reg0.ACLR
In_Reset => Out_IMG_GAP[13]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[0]~reg0.PRESET
In_Reset => Out_IMG_COUNTER[1]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[2]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[3]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[4]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[5]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[6]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[7]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[8]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[9]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[10]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[11]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[12]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[13]~reg0.ACLR
In_Reset => Out_IMG_COUNTER[14]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[0]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[1]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[2]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[3]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[4]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[5]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[6]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[7]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[8]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[9]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[10]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[11]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[12]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[13]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[14]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[15]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[16]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[17]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[18]~reg0.ACLR
In_Reset => Out_AQST_TIME_FRAQ[19]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[0]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[1]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[2]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[3]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[4]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[5]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[6]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[7]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[8]~reg0.ACLR
In_Reset => Out_AQST_TIME_INT[9]~reg0.ACLR
In_Reset => Out_EXT_BG_SEL~reg0.ACLR
In_Reset => Out_EXT_DAC[0]~reg0.ACLR
In_Reset => Out_EXT_DAC[1]~reg0.ACLR
In_Reset => Out_EXT_DAC[2]~reg0.ACLR
In_Reset => Out_EXT_DAC[3]~reg0.ACLR
In_Reset => Out_EXT_DAC[4]~reg0.ACLR
In_Reset => Out_SENSE_DAC[0]~reg0.ACLR
In_Reset => Out_SENSE_DAC[1]~reg0.ACLR
In_Reset => Out_SENSE_DAC[2]~reg0.ACLR
In_Reset => Out_SENSE_DAC[3]~reg0.ACLR
In_Reset => Out_SENSE_DAC[4]~reg0.ACLR
In_Reset => Out_GAIN_MODE[0]~reg0.ACLR
In_Reset => Out_GAIN_MODE[1]~reg0.ACLR
In_Reset => Out_FUSE_PULSE_WD[0]~reg0.ACLR
In_Reset => Out_FUSE_PULSE_WD[1]~reg0.ACLR
In_Reset => Out_FUSE_PULSE_WD[2]~reg0.ACLR
In_Reset => Out_FUSE_PULSE_WD[3]~reg0.ACLR
In_Reset => Out_FUSE_PULSE_WD[4]~reg0.ACLR
In_Reset => Out_FUSE_PULSE_WD[5]~reg0.ACLR
In_Reset => Out_FUSE_PULSE_WD[6]~reg0.ACLR
In_Reset => Out_FUSE_SEL[0]~reg0.ACLR
In_Reset => Out_FUSE_SEL[1]~reg0.ACLR
In_Reset => Out_FUSE_SEL[2]~reg0.ACLR
In_Reset => Out_FUSE_SEL[3]~reg0.ACLR
In_Reset => Out_FUSE_SEL[4]~reg0.ACLR
In_Reset => Out_INFO_HEADER~reg0.ACLR
In_Reset => Out_CSM_SPM~reg0.ACLR
In_Reset => Out_COLOUR_MODE~reg0.ACLR
In_Reset => Out_EQUALIZATION~reg0.ACLR
In_Reset => Out_ROW_BLOCKSEL~reg0.ACLR
In_Reset => Out_ROW_BLOCK[0]~reg0.ACLR
In_Reset => Out_ROW_BLOCK[1]~reg0.ACLR
In_Reset => Out_ROW_BLOCK[2]~reg0.ACLR
In_Reset => Out_COLUMN_BLOCKSEL~reg0.ACLR
In_Reset => Out_COLUMN_BLOCK[0]~reg0.ACLR
In_Reset => Out_COLUMN_BLOCK[1]~reg0.ACLR
In_Reset => Out_COLUMN_BLOCK[2]~reg0.ACLR
In_Reset => Out_COUNT_L[0]~reg0.ACLR
In_Reset => Out_COUNT_L[1]~reg0.ACLR
In_Reset => Out_ENABLE_TP~reg0.ACLR
In_Reset => Out_DISC_CSM_SPM~reg0.ACLR
In_Reset => Out_PS[0]~reg0.ACLR
In_Reset => Out_PS[1]~reg0.ACLR
In_Reset => Out_POLARITY~reg0.ACLR
In_Reset => Out_CRW_SRW~reg0.ACLR
In_Reset => Out_M[0]~reg0.ACLR
In_Reset => Out_M[1]~reg0.ACLR
In_Reset => Out_M[2]~reg0.ACLR
In_Reset => var_ext_dac[0].ACLR
In_Reset => var_ext_dac[1].ACLR
In_Reset => var_ext_dac[2].ACLR
In_Reset => var_ext_dac[3].ACLR
In_Reset => var_sense_dac[0].ACLR
In_Reset => var_sense_dac[1].ACLR
In_Reset => var_sense_dac[2].ACLR
In_Reset => var_sense_dac[3].ACLR
In_Reset => var_tipo2[0].ACLR
In_Reset => var_tipo2[1].ACLR
In_Reset => var_tipo2[2].ACLR
In_Reset => var_tipo2[3].ACLR
In_Reset => var_tipo2[4].ACLR
In_Reset => var_tipo2[5].ACLR
In_Reset => var_tipo2[6].ACLR
In_Reset => var_tipo2[7].ACLR
In_Reset => var_tipo[0].ACLR
In_Reset => var_tipo[1].ACLR
In_Reset => var_tipo[2].ACLR
In_Reset => var_tipo[3].ACLR
In_Reset => var_tipo[4].ACLR
In_Reset => var_tipo[5].ACLR
In_Reset => var_tipo[6].ACLR
In_Reset => var_tipo[7].ACLR
In_Reset => var_M[0].ACLR
In_Reset => var_M[1].ACLR
In_Reset => var_M[2].ACLR
In_Reset => var_tp_npulses[0].ACLR
In_Reset => var_tp_npulses[1].ACLR
In_Reset => var_tp_npulses[2].ACLR
In_Reset => var_tp_npulses[3].ACLR
In_Reset => var_tp_npulses[4].ACLR
In_Reset => var_tp_npulses[5].ACLR
In_Reset => var_tp_npulses[6].ACLR
In_Reset => var_tp_npulses[7].ACLR
In_Reset => var_tp_npulses[8].ACLR
In_Reset => var_tp_npulses[9].ACLR
In_Reset => var_tp_npulses[10].ACLR
In_Reset => var_tp_npulses[11].ACLR
In_Reset => var_tp_npulses[12].ACLR
In_Reset => var_tp_period[0].ACLR
In_Reset => var_tp_period[1].ACLR
In_Reset => var_tp_period[2].ACLR
In_Reset => var_tp_period[3].ACLR
In_Reset => var_tp_period[4].ACLR
In_Reset => var_tp_period[5].ACLR
In_Reset => var_tp_period[6].ACLR
In_Reset => var_tp_period[7].ACLR
In_Reset => var_tp_period[8].ACLR
In_Reset => var_gap_fraq[0].ACLR
In_Reset => var_gap_fraq[1].ACLR
In_Reset => var_gap_fraq[2].ACLR
In_Reset => var_gap_fraq[3].ACLR
In_Reset => var_gap_fraq[4].ACLR
In_Reset => var_gap_fraq[5].ACLR
In_Reset => var_gap_fraq[6].ACLR
In_Reset => var_gap_fraq[7].ACLR
In_Reset => var_gap_fraq[8].ACLR
In_Reset => var_gap_fraq[9].ACLR
In_Reset => var_gap_int[0].PRESET
In_Reset => var_gap_int[1].ACLR
In_Reset => var_gap_int[2].ACLR
In_Reset => var_gap_int[3].ACLR
In_Reset => var_img_counter[0].PRESET
In_Reset => var_img_counter[1].ACLR
In_Reset => var_img_counter[2].ACLR
In_Reset => var_img_counter[3].ACLR
In_Reset => var_img_counter[4].ACLR
In_Reset => var_img_counter[5].ACLR
In_Reset => var_img_counter[6].ACLR
In_Reset => var_img_counter[7].ACLR
In_Reset => var_img_counter[8].ACLR
In_Reset => var_img_counter[9].ACLR
In_Reset => var_img_counter[10].ACLR
In_Reset => var_img_counter[11].ACLR
In_Reset => var_img_counter[12].ACLR
In_Reset => var_img_counter[13].ACLR
In_Reset => var_img_counter[14].ACLR
In_Reset => var_time_fraq[0].ACLR
In_Reset => var_time_fraq[1].ACLR
In_Reset => var_time_fraq[2].ACLR
In_Reset => var_time_fraq[3].ACLR
In_Reset => var_time_fraq[4].ACLR
In_Reset => var_time_fraq[5].ACLR
In_Reset => var_time_fraq[6].ACLR
In_Reset => var_time_fraq[7].ACLR
In_Reset => var_time_fraq[8].ACLR
In_Reset => var_time_fraq[9].ACLR
In_Reset => var_time_fraq[10].ACLR
In_Reset => var_time_fraq[11].ACLR
In_Reset => var_time_fraq[12].ACLR
In_Reset => var_time_fraq[13].ACLR
In_Reset => var_time_fraq[14].ACLR
In_Reset => var_time_fraq[15].ACLR
In_Reset => var_time_fraq[16].ACLR
In_Reset => var_time_fraq[17].ACLR
In_Reset => var_time_fraq[18].ACLR
In_Reset => var_time_fraq[19].ACLR
In_Reset => var_time_int[0].ACLR
In_Reset => var_time_int[1].ACLR
In_Reset => var_time_int[2].ACLR
In_Reset => var_time_int[3].ACLR
In_Reset => var_time_int[4].ACLR
In_Reset => var_time_int[5].ACLR
In_Reset => var_time_int[6].ACLR
In_Reset => var_time_int[7].ACLR
In_Reset => var_time_int[8].ACLR
In_Reset => var_time_int[9].ACLR
In_Reset => conta_byte[0].ACLR
In_Reset => conta_byte[1].ACLR
In_Reset => conta_byte[2].ACLR
In_Reset => conta_byte[3].ACLR
In_Reset => conta_byte[4].ACLR
In_Reset => conta_byte[5].ACLR
In_Reset => conta_byte[6].ACLR
In_Reset => conta_byte[7].ACLR
In_Clk_nios => sig_data[0].CLK
In_Clk_nios => sig_data[1].CLK
In_Clk_nios => sig_data[2].CLK
In_Clk_nios => sig_data[3].CLK
In_Clk_nios => sig_data[4].CLK
In_Clk_nios => sig_data[5].CLK
In_Clk_nios => sig_data[6].CLK
In_Clk_nios => sig_data[7].CLK
In_Clk_nios => sig_sinc.CLK
In_Clk_nios => sig_valid.CLK
In_Clk_nios => Out_Send_RCL~reg0.CLK
In_Clk_nios => Out_Send_RCH~reg0.CLK
In_Clk_nios => Out_Send_LCL~reg0.CLK
In_Clk_nios => Out_Send_LCH~reg0.CLK
In_Clk_nios => Out_Send_LCtpr~reg0.CLK
In_Clk_nios => Out_Send_RDac~reg0.CLK
In_Clk_nios => Out_Send_LDac~reg0.CLK
In_Clk_nios => Out_Send_OMR~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[0]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[1]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[2]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[3]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[4]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[5]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[6]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[7]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[8]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[9]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[10]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[11]~reg0.CLK
In_Clk_nios => Out_TP_NPULSES[12]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[0]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[1]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[2]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[3]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[4]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[5]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[6]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[7]~reg0.CLK
In_Clk_nios => Out_TP_PERIOD[8]~reg0.CLK
In_Clk_nios => Out_READ_COUNTER[0]~reg0.CLK
In_Clk_nios => Out_READ_COUNTER[1]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[0]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[1]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[2]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[3]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[4]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[5]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[6]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[7]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[8]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[9]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[10]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[11]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[12]~reg0.CLK
In_Clk_nios => Out_IMG_GAP[13]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[0]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[1]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[2]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[3]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[4]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[5]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[6]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[7]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[8]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[9]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[10]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[11]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[12]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[13]~reg0.CLK
In_Clk_nios => Out_IMG_COUNTER[14]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[0]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[1]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[2]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[3]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[4]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[5]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[6]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[7]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[8]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[9]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[10]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[11]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[12]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[13]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[14]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[15]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[16]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[17]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[18]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_FRAQ[19]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[0]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[1]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[2]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[3]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[4]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[5]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[6]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[7]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[8]~reg0.CLK
In_Clk_nios => Out_AQST_TIME_INT[9]~reg0.CLK
In_Clk_nios => Out_EXT_BG_SEL~reg0.CLK
In_Clk_nios => Out_EXT_DAC[0]~reg0.CLK
In_Clk_nios => Out_EXT_DAC[1]~reg0.CLK
In_Clk_nios => Out_EXT_DAC[2]~reg0.CLK
In_Clk_nios => Out_EXT_DAC[3]~reg0.CLK
In_Clk_nios => Out_EXT_DAC[4]~reg0.CLK
In_Clk_nios => Out_SENSE_DAC[0]~reg0.CLK
In_Clk_nios => Out_SENSE_DAC[1]~reg0.CLK
In_Clk_nios => Out_SENSE_DAC[2]~reg0.CLK
In_Clk_nios => Out_SENSE_DAC[3]~reg0.CLK
In_Clk_nios => Out_SENSE_DAC[4]~reg0.CLK
In_Clk_nios => Out_GAIN_MODE[0]~reg0.CLK
In_Clk_nios => Out_GAIN_MODE[1]~reg0.CLK
In_Clk_nios => Out_FUSE_PULSE_WD[0]~reg0.CLK
In_Clk_nios => Out_FUSE_PULSE_WD[1]~reg0.CLK
In_Clk_nios => Out_FUSE_PULSE_WD[2]~reg0.CLK
In_Clk_nios => Out_FUSE_PULSE_WD[3]~reg0.CLK
In_Clk_nios => Out_FUSE_PULSE_WD[4]~reg0.CLK
In_Clk_nios => Out_FUSE_PULSE_WD[5]~reg0.CLK
In_Clk_nios => Out_FUSE_PULSE_WD[6]~reg0.CLK
In_Clk_nios => Out_FUSE_SEL[0]~reg0.CLK
In_Clk_nios => Out_FUSE_SEL[1]~reg0.CLK
In_Clk_nios => Out_FUSE_SEL[2]~reg0.CLK
In_Clk_nios => Out_FUSE_SEL[3]~reg0.CLK
In_Clk_nios => Out_FUSE_SEL[4]~reg0.CLK
In_Clk_nios => Out_INFO_HEADER~reg0.CLK
In_Clk_nios => Out_CSM_SPM~reg0.CLK
In_Clk_nios => Out_COLOUR_MODE~reg0.CLK
In_Clk_nios => Out_EQUALIZATION~reg0.CLK
In_Clk_nios => Out_ROW_BLOCKSEL~reg0.CLK
In_Clk_nios => Out_ROW_BLOCK[0]~reg0.CLK
In_Clk_nios => Out_ROW_BLOCK[1]~reg0.CLK
In_Clk_nios => Out_ROW_BLOCK[2]~reg0.CLK
In_Clk_nios => Out_COLUMN_BLOCKSEL~reg0.CLK
In_Clk_nios => Out_COLUMN_BLOCK[0]~reg0.CLK
In_Clk_nios => Out_COLUMN_BLOCK[1]~reg0.CLK
In_Clk_nios => Out_COLUMN_BLOCK[2]~reg0.CLK
In_Clk_nios => Out_COUNT_L[0]~reg0.CLK
In_Clk_nios => Out_COUNT_L[1]~reg0.CLK
In_Clk_nios => Out_ENABLE_TP~reg0.CLK
In_Clk_nios => Out_DISC_CSM_SPM~reg0.CLK
In_Clk_nios => Out_PS[0]~reg0.CLK
In_Clk_nios => Out_PS[1]~reg0.CLK
In_Clk_nios => Out_POLARITY~reg0.CLK
In_Clk_nios => Out_CRW_SRW~reg0.CLK
In_Clk_nios => Out_M[0]~reg0.CLK
In_Clk_nios => Out_M[1]~reg0.CLK
In_Clk_nios => Out_M[2]~reg0.CLK
In_Clk_nios => var_ext_dac[0].CLK
In_Clk_nios => var_ext_dac[1].CLK
In_Clk_nios => var_ext_dac[2].CLK
In_Clk_nios => var_ext_dac[3].CLK
In_Clk_nios => var_sense_dac[0].CLK
In_Clk_nios => var_sense_dac[1].CLK
In_Clk_nios => var_sense_dac[2].CLK
In_Clk_nios => var_sense_dac[3].CLK
In_Clk_nios => var_tipo2[0].CLK
In_Clk_nios => var_tipo2[1].CLK
In_Clk_nios => var_tipo2[2].CLK
In_Clk_nios => var_tipo2[3].CLK
In_Clk_nios => var_tipo2[4].CLK
In_Clk_nios => var_tipo2[5].CLK
In_Clk_nios => var_tipo2[6].CLK
In_Clk_nios => var_tipo2[7].CLK
In_Clk_nios => var_tipo[0].CLK
In_Clk_nios => var_tipo[1].CLK
In_Clk_nios => var_tipo[2].CLK
In_Clk_nios => var_tipo[3].CLK
In_Clk_nios => var_tipo[4].CLK
In_Clk_nios => var_tipo[5].CLK
In_Clk_nios => var_tipo[6].CLK
In_Clk_nios => var_tipo[7].CLK
In_Clk_nios => var_M[0].CLK
In_Clk_nios => var_M[1].CLK
In_Clk_nios => var_M[2].CLK
In_Clk_nios => var_tp_npulses[0].CLK
In_Clk_nios => var_tp_npulses[1].CLK
In_Clk_nios => var_tp_npulses[2].CLK
In_Clk_nios => var_tp_npulses[3].CLK
In_Clk_nios => var_tp_npulses[4].CLK
In_Clk_nios => var_tp_npulses[5].CLK
In_Clk_nios => var_tp_npulses[6].CLK
In_Clk_nios => var_tp_npulses[7].CLK
In_Clk_nios => var_tp_npulses[8].CLK
In_Clk_nios => var_tp_npulses[9].CLK
In_Clk_nios => var_tp_npulses[10].CLK
In_Clk_nios => var_tp_npulses[11].CLK
In_Clk_nios => var_tp_npulses[12].CLK
In_Clk_nios => var_tp_period[0].CLK
In_Clk_nios => var_tp_period[1].CLK
In_Clk_nios => var_tp_period[2].CLK
In_Clk_nios => var_tp_period[3].CLK
In_Clk_nios => var_tp_period[4].CLK
In_Clk_nios => var_tp_period[5].CLK
In_Clk_nios => var_tp_period[6].CLK
In_Clk_nios => var_tp_period[7].CLK
In_Clk_nios => var_tp_period[8].CLK
In_Clk_nios => var_gap_fraq[0].CLK
In_Clk_nios => var_gap_fraq[1].CLK
In_Clk_nios => var_gap_fraq[2].CLK
In_Clk_nios => var_gap_fraq[3].CLK
In_Clk_nios => var_gap_fraq[4].CLK
In_Clk_nios => var_gap_fraq[5].CLK
In_Clk_nios => var_gap_fraq[6].CLK
In_Clk_nios => var_gap_fraq[7].CLK
In_Clk_nios => var_gap_fraq[8].CLK
In_Clk_nios => var_gap_fraq[9].CLK
In_Clk_nios => var_gap_int[0].CLK
In_Clk_nios => var_gap_int[1].CLK
In_Clk_nios => var_gap_int[2].CLK
In_Clk_nios => var_gap_int[3].CLK
In_Clk_nios => var_img_counter[0].CLK
In_Clk_nios => var_img_counter[1].CLK
In_Clk_nios => var_img_counter[2].CLK
In_Clk_nios => var_img_counter[3].CLK
In_Clk_nios => var_img_counter[4].CLK
In_Clk_nios => var_img_counter[5].CLK
In_Clk_nios => var_img_counter[6].CLK
In_Clk_nios => var_img_counter[7].CLK
In_Clk_nios => var_img_counter[8].CLK
In_Clk_nios => var_img_counter[9].CLK
In_Clk_nios => var_img_counter[10].CLK
In_Clk_nios => var_img_counter[11].CLK
In_Clk_nios => var_img_counter[12].CLK
In_Clk_nios => var_img_counter[13].CLK
In_Clk_nios => var_img_counter[14].CLK
In_Clk_nios => var_time_fraq[0].CLK
In_Clk_nios => var_time_fraq[1].CLK
In_Clk_nios => var_time_fraq[2].CLK
In_Clk_nios => var_time_fraq[3].CLK
In_Clk_nios => var_time_fraq[4].CLK
In_Clk_nios => var_time_fraq[5].CLK
In_Clk_nios => var_time_fraq[6].CLK
In_Clk_nios => var_time_fraq[7].CLK
In_Clk_nios => var_time_fraq[8].CLK
In_Clk_nios => var_time_fraq[9].CLK
In_Clk_nios => var_time_fraq[10].CLK
In_Clk_nios => var_time_fraq[11].CLK
In_Clk_nios => var_time_fraq[12].CLK
In_Clk_nios => var_time_fraq[13].CLK
In_Clk_nios => var_time_fraq[14].CLK
In_Clk_nios => var_time_fraq[15].CLK
In_Clk_nios => var_time_fraq[16].CLK
In_Clk_nios => var_time_fraq[17].CLK
In_Clk_nios => var_time_fraq[18].CLK
In_Clk_nios => var_time_fraq[19].CLK
In_Clk_nios => var_time_int[0].CLK
In_Clk_nios => var_time_int[1].CLK
In_Clk_nios => var_time_int[2].CLK
In_Clk_nios => var_time_int[3].CLK
In_Clk_nios => var_time_int[4].CLK
In_Clk_nios => var_time_int[5].CLK
In_Clk_nios => var_time_int[6].CLK
In_Clk_nios => var_time_int[7].CLK
In_Clk_nios => var_time_int[8].CLK
In_Clk_nios => var_time_int[9].CLK
In_Clk_nios => conta_byte[0].CLK
In_Clk_nios => conta_byte[1].CLK
In_Clk_nios => conta_byte[2].CLK
In_Clk_nios => conta_byte[3].CLK
In_Clk_nios => conta_byte[4].CLK
In_Clk_nios => conta_byte[5].CLK
In_Clk_nios => conta_byte[6].CLK
In_Clk_nios => conta_byte[7].CLK
In_En_nios => sig_valid.DATAIN
In_Sync_nios => sig_sinc.DATAIN
In_Data_nios[0] => sig_data[0].DATAIN
In_Data_nios[1] => sig_data[1].DATAIN
In_Data_nios[2] => sig_data[2].DATAIN
In_Data_nios[3] => sig_data[3].DATAIN
In_Data_nios[4] => sig_data[4].DATAIN
In_Data_nios[5] => sig_data[5].DATAIN
In_Data_nios[6] => sig_data[6].DATAIN
In_Data_nios[7] => sig_data[7].DATAIN
Out_M[0] <= Out_M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_M[1] <= Out_M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_M[2] <= Out_M[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_CRW_SRW <= Out_CRW_SRW~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_POLARITY <= Out_POLARITY~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PS[0] <= Out_PS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PS[1] <= Out_PS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DISC_CSM_SPM <= Out_DISC_CSM_SPM~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_ENABLE_TP <= Out_ENABLE_TP~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_COUNT_L[0] <= Out_COUNT_L[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_COUNT_L[1] <= Out_COUNT_L[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_COLUMN_BLOCK[0] <= Out_COLUMN_BLOCK[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_COLUMN_BLOCK[1] <= Out_COLUMN_BLOCK[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_COLUMN_BLOCK[2] <= Out_COLUMN_BLOCK[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_COLUMN_BLOCKSEL <= Out_COLUMN_BLOCKSEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_ROW_BLOCK[0] <= Out_ROW_BLOCK[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_ROW_BLOCK[1] <= Out_ROW_BLOCK[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_ROW_BLOCK[2] <= Out_ROW_BLOCK[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_ROW_BLOCKSEL <= Out_ROW_BLOCKSEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_EQUALIZATION <= Out_EQUALIZATION~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_COLOUR_MODE <= Out_COLOUR_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_CSM_SPM <= Out_CSM_SPM~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_INFO_HEADER <= Out_INFO_HEADER~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_SEL[0] <= Out_FUSE_SEL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_SEL[1] <= Out_FUSE_SEL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_SEL[2] <= Out_FUSE_SEL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_SEL[3] <= Out_FUSE_SEL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_SEL[4] <= Out_FUSE_SEL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_PULSE_WD[0] <= Out_FUSE_PULSE_WD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_PULSE_WD[1] <= Out_FUSE_PULSE_WD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_PULSE_WD[2] <= Out_FUSE_PULSE_WD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_PULSE_WD[3] <= Out_FUSE_PULSE_WD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_PULSE_WD[4] <= Out_FUSE_PULSE_WD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_PULSE_WD[5] <= Out_FUSE_PULSE_WD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_FUSE_PULSE_WD[6] <= Out_FUSE_PULSE_WD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_GAIN_MODE[0] <= Out_GAIN_MODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_GAIN_MODE[1] <= Out_GAIN_MODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_SENSE_DAC[0] <= Out_SENSE_DAC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_SENSE_DAC[1] <= Out_SENSE_DAC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_SENSE_DAC[2] <= Out_SENSE_DAC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_SENSE_DAC[3] <= Out_SENSE_DAC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_SENSE_DAC[4] <= Out_SENSE_DAC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_EXT_DAC[0] <= Out_EXT_DAC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_EXT_DAC[1] <= Out_EXT_DAC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_EXT_DAC[2] <= Out_EXT_DAC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_EXT_DAC[3] <= Out_EXT_DAC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_EXT_DAC[4] <= Out_EXT_DAC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_EXT_BG_SEL <= Out_EXT_BG_SEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[0] <= Out_AQST_TIME_INT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[1] <= Out_AQST_TIME_INT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[2] <= Out_AQST_TIME_INT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[3] <= Out_AQST_TIME_INT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[4] <= Out_AQST_TIME_INT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[5] <= Out_AQST_TIME_INT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[6] <= Out_AQST_TIME_INT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[7] <= Out_AQST_TIME_INT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[8] <= Out_AQST_TIME_INT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_INT[9] <= Out_AQST_TIME_INT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[0] <= Out_AQST_TIME_FRAQ[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[1] <= Out_AQST_TIME_FRAQ[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[2] <= Out_AQST_TIME_FRAQ[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[3] <= Out_AQST_TIME_FRAQ[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[4] <= Out_AQST_TIME_FRAQ[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[5] <= Out_AQST_TIME_FRAQ[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[6] <= Out_AQST_TIME_FRAQ[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[7] <= Out_AQST_TIME_FRAQ[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[8] <= Out_AQST_TIME_FRAQ[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[9] <= Out_AQST_TIME_FRAQ[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[10] <= Out_AQST_TIME_FRAQ[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[11] <= Out_AQST_TIME_FRAQ[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[12] <= Out_AQST_TIME_FRAQ[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[13] <= Out_AQST_TIME_FRAQ[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[14] <= Out_AQST_TIME_FRAQ[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[15] <= Out_AQST_TIME_FRAQ[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[16] <= Out_AQST_TIME_FRAQ[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[17] <= Out_AQST_TIME_FRAQ[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[18] <= Out_AQST_TIME_FRAQ[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_AQST_TIME_FRAQ[19] <= Out_AQST_TIME_FRAQ[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[0] <= Out_IMG_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[1] <= Out_IMG_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[2] <= Out_IMG_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[3] <= Out_IMG_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[4] <= Out_IMG_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[5] <= Out_IMG_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[6] <= Out_IMG_COUNTER[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[7] <= Out_IMG_COUNTER[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[8] <= Out_IMG_COUNTER[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[9] <= Out_IMG_COUNTER[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[10] <= Out_IMG_COUNTER[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[11] <= Out_IMG_COUNTER[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[12] <= Out_IMG_COUNTER[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[13] <= Out_IMG_COUNTER[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_COUNTER[14] <= Out_IMG_COUNTER[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[0] <= Out_IMG_GAP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[1] <= Out_IMG_GAP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[2] <= Out_IMG_GAP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[3] <= Out_IMG_GAP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[4] <= Out_IMG_GAP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[5] <= Out_IMG_GAP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[6] <= Out_IMG_GAP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[7] <= Out_IMG_GAP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[8] <= Out_IMG_GAP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[9] <= Out_IMG_GAP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[10] <= Out_IMG_GAP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[11] <= Out_IMG_GAP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[12] <= Out_IMG_GAP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IMG_GAP[13] <= Out_IMG_GAP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_READ_COUNTER[0] <= Out_READ_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_READ_COUNTER[1] <= Out_READ_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[0] <= Out_TP_PERIOD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[1] <= Out_TP_PERIOD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[2] <= Out_TP_PERIOD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[3] <= Out_TP_PERIOD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[4] <= Out_TP_PERIOD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[5] <= Out_TP_PERIOD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[6] <= Out_TP_PERIOD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[7] <= Out_TP_PERIOD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_PERIOD[8] <= Out_TP_PERIOD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[0] <= Out_TP_NPULSES[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[1] <= Out_TP_NPULSES[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[2] <= Out_TP_NPULSES[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[3] <= Out_TP_NPULSES[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[4] <= Out_TP_NPULSES[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[5] <= Out_TP_NPULSES[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[6] <= Out_TP_NPULSES[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[7] <= Out_TP_NPULSES[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[8] <= Out_TP_NPULSES[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[9] <= Out_TP_NPULSES[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[10] <= Out_TP_NPULSES[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[11] <= Out_TP_NPULSES[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_NPULSES[12] <= Out_TP_NPULSES[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_OMR <= Out_Send_OMR~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_LDac <= Out_Send_LDac~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_RDac <= Out_Send_RDac~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_LCtpr <= Out_Send_LCtpr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_LCH <= Out_Send_LCH~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_LCL <= Out_Send_LCL~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_RCH <= Out_Send_RCH~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_RCL <= Out_Send_RCL~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_Bridge:u_Medipix_Bridge|Decoder_Dacs:u_Decoder_Dacs
In_Reset => Out_Send_DACS~reg0.ACLR
In_Reset => Out_TP_RefB[0]~reg0.ACLR
In_Reset => Out_TP_RefB[1]~reg0.ACLR
In_Reset => Out_TP_RefB[2]~reg0.ACLR
In_Reset => Out_TP_RefB[3]~reg0.ACLR
In_Reset => Out_TP_RefB[4]~reg0.ACLR
In_Reset => Out_TP_RefB[5]~reg0.ACLR
In_Reset => Out_TP_RefB[6]~reg0.ACLR
In_Reset => Out_TP_RefB[7]~reg0.ACLR
In_Reset => Out_TP_RefB[8]~reg0.ACLR
In_Reset => Out_TP_RefA[0]~reg0.ACLR
In_Reset => Out_TP_RefA[1]~reg0.ACLR
In_Reset => Out_TP_RefA[2]~reg0.ACLR
In_Reset => Out_TP_RefA[3]~reg0.ACLR
In_Reset => Out_TP_RefA[4]~reg0.ACLR
In_Reset => Out_TP_RefA[5]~reg0.ACLR
In_Reset => Out_TP_RefA[6]~reg0.ACLR
In_Reset => Out_TP_RefA[7]~reg0.ACLR
In_Reset => Out_TP_RefA[8]~reg0.ACLR
In_Reset => Out_Cas[0]~reg0.ACLR
In_Reset => Out_Cas[1]~reg0.ACLR
In_Reset => Out_Cas[2]~reg0.ACLR
In_Reset => Out_Cas[3]~reg0.ACLR
In_Reset => Out_Cas[4]~reg0.ACLR
In_Reset => Out_Cas[5]~reg0.ACLR
In_Reset => Out_Cas[6]~reg0.ACLR
In_Reset => Out_Cas[7]~reg0.ACLR
In_Reset => Out_Fbk[0]~reg0.ACLR
In_Reset => Out_Fbk[1]~reg0.ACLR
In_Reset => Out_Fbk[2]~reg0.ACLR
In_Reset => Out_Fbk[3]~reg0.ACLR
In_Reset => Out_Fbk[4]~reg0.ACLR
In_Reset => Out_Fbk[5]~reg0.ACLR
In_Reset => Out_Fbk[6]~reg0.ACLR
In_Reset => Out_Fbk[7]~reg0.ACLR
In_Reset => Out_TP_Ref[0]~reg0.ACLR
In_Reset => Out_TP_Ref[1]~reg0.ACLR
In_Reset => Out_TP_Ref[2]~reg0.ACLR
In_Reset => Out_TP_Ref[3]~reg0.ACLR
In_Reset => Out_TP_Ref[4]~reg0.ACLR
In_Reset => Out_TP_Ref[5]~reg0.ACLR
In_Reset => Out_TP_Ref[6]~reg0.ACLR
In_Reset => Out_TP_Ref[7]~reg0.ACLR
In_Reset => Out_Gnd[0]~reg0.ACLR
In_Reset => Out_Gnd[1]~reg0.ACLR
In_Reset => Out_Gnd[2]~reg0.ACLR
In_Reset => Out_Gnd[3]~reg0.ACLR
In_Reset => Out_Gnd[4]~reg0.ACLR
In_Reset => Out_Gnd[5]~reg0.ACLR
In_Reset => Out_Gnd[6]~reg0.ACLR
In_Reset => Out_Gnd[7]~reg0.ACLR
In_Reset => Out_Rpz[0]~reg0.ACLR
In_Reset => Out_Rpz[1]~reg0.ACLR
In_Reset => Out_Rpz[2]~reg0.ACLR
In_Reset => Out_Rpz[3]~reg0.ACLR
In_Reset => Out_Rpz[4]~reg0.ACLR
In_Reset => Out_Rpz[5]~reg0.ACLR
In_Reset => Out_Rpz[6]~reg0.ACLR
In_Reset => Out_Rpz[7]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[0]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[1]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[2]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[3]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[4]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[5]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[6]~reg0.ACLR
In_Reset => Out_TP_Buffer_Out[7]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[0]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[1]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[2]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[3]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[4]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[5]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[6]~reg0.ACLR
In_Reset => Out_TP_Buffer_In[7]~reg0.ACLR
In_Reset => Out_Delay[0]~reg0.ACLR
In_Reset => Out_Delay[1]~reg0.ACLR
In_Reset => Out_Delay[2]~reg0.ACLR
In_Reset => Out_Delay[3]~reg0.ACLR
In_Reset => Out_Delay[4]~reg0.ACLR
In_Reset => Out_Delay[5]~reg0.ACLR
In_Reset => Out_Delay[6]~reg0.ACLR
In_Reset => Out_Delay[7]~reg0.ACLR
In_Reset => Out_DAC_DiscH[0]~reg0.ACLR
In_Reset => Out_DAC_DiscH[1]~reg0.ACLR
In_Reset => Out_DAC_DiscH[2]~reg0.ACLR
In_Reset => Out_DAC_DiscH[3]~reg0.ACLR
In_Reset => Out_DAC_DiscH[4]~reg0.ACLR
In_Reset => Out_DAC_DiscH[5]~reg0.ACLR
In_Reset => Out_DAC_DiscH[6]~reg0.ACLR
In_Reset => Out_DAC_DiscH[7]~reg0.ACLR
In_Reset => Out_DAC_Test[0]~reg0.ACLR
In_Reset => Out_DAC_Test[1]~reg0.ACLR
In_Reset => Out_DAC_Test[2]~reg0.ACLR
In_Reset => Out_DAC_Test[3]~reg0.ACLR
In_Reset => Out_DAC_Test[4]~reg0.ACLR
In_Reset => Out_DAC_Test[5]~reg0.ACLR
In_Reset => Out_DAC_Test[6]~reg0.ACLR
In_Reset => Out_DAC_Test[7]~reg0.ACLR
In_Reset => Out_DAC_DiscL[0]~reg0.ACLR
In_Reset => Out_DAC_DiscL[1]~reg0.ACLR
In_Reset => Out_DAC_DiscL[2]~reg0.ACLR
In_Reset => Out_DAC_DiscL[3]~reg0.ACLR
In_Reset => Out_DAC_DiscL[4]~reg0.ACLR
In_Reset => Out_DAC_DiscL[5]~reg0.ACLR
In_Reset => Out_DAC_DiscL[6]~reg0.ACLR
In_Reset => Out_DAC_DiscL[7]~reg0.ACLR
In_Reset => Out_Shaper_Test[0]~reg0.ACLR
In_Reset => Out_Shaper_Test[1]~reg0.ACLR
In_Reset => Out_Shaper_Test[2]~reg0.ACLR
In_Reset => Out_Shaper_Test[3]~reg0.ACLR
In_Reset => Out_Shaper_Test[4]~reg0.ACLR
In_Reset => Out_Shaper_Test[5]~reg0.ACLR
In_Reset => Out_Shaper_Test[6]~reg0.ACLR
In_Reset => Out_Shaper_Test[7]~reg0.ACLR
In_Reset => Out_DiscLS[0]~reg0.ACLR
In_Reset => Out_DiscLS[1]~reg0.ACLR
In_Reset => Out_DiscLS[2]~reg0.ACLR
In_Reset => Out_DiscLS[3]~reg0.ACLR
In_Reset => Out_DiscLS[4]~reg0.ACLR
In_Reset => Out_DiscLS[5]~reg0.ACLR
In_Reset => Out_DiscLS[6]~reg0.ACLR
In_Reset => Out_DiscLS[7]~reg0.ACLR
In_Reset => Out_Disc[0]~reg0.ACLR
In_Reset => Out_Disc[1]~reg0.ACLR
In_Reset => Out_Disc[2]~reg0.ACLR
In_Reset => Out_Disc[3]~reg0.ACLR
In_Reset => Out_Disc[4]~reg0.ACLR
In_Reset => Out_Disc[5]~reg0.ACLR
In_Reset => Out_Disc[6]~reg0.ACLR
In_Reset => Out_Disc[7]~reg0.ACLR
In_Reset => Out_Shaper[0]~reg0.ACLR
In_Reset => Out_Shaper[1]~reg0.ACLR
In_Reset => Out_Shaper[2]~reg0.ACLR
In_Reset => Out_Shaper[3]~reg0.ACLR
In_Reset => Out_Shaper[4]~reg0.ACLR
In_Reset => Out_Shaper[5]~reg0.ACLR
In_Reset => Out_Shaper[6]~reg0.ACLR
In_Reset => Out_Shaper[7]~reg0.ACLR
In_Reset => Out_Ikrum[0]~reg0.ACLR
In_Reset => Out_Ikrum[1]~reg0.ACLR
In_Reset => Out_Ikrum[2]~reg0.ACLR
In_Reset => Out_Ikrum[3]~reg0.ACLR
In_Reset => Out_Ikrum[4]~reg0.ACLR
In_Reset => Out_Ikrum[5]~reg0.ACLR
In_Reset => Out_Ikrum[6]~reg0.ACLR
In_Reset => Out_Ikrum[7]~reg0.ACLR
In_Reset => Out_Preamp[0]~reg0.ACLR
In_Reset => Out_Preamp[1]~reg0.ACLR
In_Reset => Out_Preamp[2]~reg0.ACLR
In_Reset => Out_Preamp[3]~reg0.ACLR
In_Reset => Out_Preamp[4]~reg0.ACLR
In_Reset => Out_Preamp[5]~reg0.ACLR
In_Reset => Out_Preamp[6]~reg0.ACLR
In_Reset => Out_Preamp[7]~reg0.ACLR
In_Reset => Out_Threshold_7[0]~reg0.ACLR
In_Reset => Out_Threshold_7[1]~reg0.ACLR
In_Reset => Out_Threshold_7[2]~reg0.ACLR
In_Reset => Out_Threshold_7[3]~reg0.ACLR
In_Reset => Out_Threshold_7[4]~reg0.ACLR
In_Reset => Out_Threshold_7[5]~reg0.ACLR
In_Reset => Out_Threshold_7[6]~reg0.ACLR
In_Reset => Out_Threshold_7[7]~reg0.ACLR
In_Reset => Out_Threshold_7[8]~reg0.ACLR
In_Reset => Out_Threshold_6[0]~reg0.ACLR
In_Reset => Out_Threshold_6[1]~reg0.ACLR
In_Reset => Out_Threshold_6[2]~reg0.ACLR
In_Reset => Out_Threshold_6[3]~reg0.ACLR
In_Reset => Out_Threshold_6[4]~reg0.ACLR
In_Reset => Out_Threshold_6[5]~reg0.ACLR
In_Reset => Out_Threshold_6[6]~reg0.ACLR
In_Reset => Out_Threshold_6[7]~reg0.ACLR
In_Reset => Out_Threshold_6[8]~reg0.ACLR
In_Reset => Out_Threshold_5[0]~reg0.ACLR
In_Reset => Out_Threshold_5[1]~reg0.ACLR
In_Reset => Out_Threshold_5[2]~reg0.ACLR
In_Reset => Out_Threshold_5[3]~reg0.ACLR
In_Reset => Out_Threshold_5[4]~reg0.ACLR
In_Reset => Out_Threshold_5[5]~reg0.ACLR
In_Reset => Out_Threshold_5[6]~reg0.ACLR
In_Reset => Out_Threshold_5[7]~reg0.ACLR
In_Reset => Out_Threshold_5[8]~reg0.ACLR
In_Reset => Out_Threshold_4[0]~reg0.ACLR
In_Reset => Out_Threshold_4[1]~reg0.ACLR
In_Reset => Out_Threshold_4[2]~reg0.ACLR
In_Reset => Out_Threshold_4[3]~reg0.ACLR
In_Reset => Out_Threshold_4[4]~reg0.ACLR
In_Reset => Out_Threshold_4[5]~reg0.ACLR
In_Reset => Out_Threshold_4[6]~reg0.ACLR
In_Reset => Out_Threshold_4[7]~reg0.ACLR
In_Reset => Out_Threshold_4[8]~reg0.ACLR
In_Reset => Out_Threshold_3[0]~reg0.ACLR
In_Reset => Out_Threshold_3[1]~reg0.ACLR
In_Reset => Out_Threshold_3[2]~reg0.ACLR
In_Reset => Out_Threshold_3[3]~reg0.ACLR
In_Reset => Out_Threshold_3[4]~reg0.ACLR
In_Reset => Out_Threshold_3[5]~reg0.ACLR
In_Reset => Out_Threshold_3[6]~reg0.ACLR
In_Reset => Out_Threshold_3[7]~reg0.ACLR
In_Reset => Out_Threshold_3[8]~reg0.ACLR
In_Reset => Out_Threshold_2[0]~reg0.ACLR
In_Reset => Out_Threshold_2[1]~reg0.ACLR
In_Reset => Out_Threshold_2[2]~reg0.ACLR
In_Reset => Out_Threshold_2[3]~reg0.ACLR
In_Reset => Out_Threshold_2[4]~reg0.ACLR
In_Reset => Out_Threshold_2[5]~reg0.ACLR
In_Reset => Out_Threshold_2[6]~reg0.ACLR
In_Reset => Out_Threshold_2[7]~reg0.ACLR
In_Reset => Out_Threshold_2[8]~reg0.ACLR
In_Reset => Out_Threshold_1[0]~reg0.ACLR
In_Reset => Out_Threshold_1[1]~reg0.ACLR
In_Reset => Out_Threshold_1[2]~reg0.ACLR
In_Reset => Out_Threshold_1[3]~reg0.ACLR
In_Reset => Out_Threshold_1[4]~reg0.ACLR
In_Reset => Out_Threshold_1[5]~reg0.ACLR
In_Reset => Out_Threshold_1[6]~reg0.ACLR
In_Reset => Out_Threshold_1[7]~reg0.ACLR
In_Reset => Out_Threshold_1[8]~reg0.ACLR
In_Reset => Out_Threshold_0[0]~reg0.ACLR
In_Reset => Out_Threshold_0[1]~reg0.ACLR
In_Reset => Out_Threshold_0[2]~reg0.ACLR
In_Reset => Out_Threshold_0[3]~reg0.ACLR
In_Reset => Out_Threshold_0[4]~reg0.ACLR
In_Reset => Out_Threshold_0[5]~reg0.ACLR
In_Reset => Out_Threshold_0[6]~reg0.ACLR
In_Reset => Out_Threshold_0[7]~reg0.ACLR
In_Reset => Out_Threshold_0[8]~reg0.ACLR
In_Reset => conta_byte[0].ACLR
In_Reset => conta_byte[1].ACLR
In_Reset => conta_byte[2].ACLR
In_Reset => conta_byte[3].ACLR
In_Reset => conta_byte[4].ACLR
In_Reset => conta_byte[5].ACLR
In_Reset => conta_byte[6].ACLR
In_Reset => conta_byte[7].ACLR
In_Reset => sig_data[0].ENA
In_Reset => var_tipo[7].ENA
In_Reset => var_tipo[6].ENA
In_Reset => var_tipo[5].ENA
In_Reset => var_tipo[4].ENA
In_Reset => var_tipo[3].ENA
In_Reset => var_tipo[2].ENA
In_Reset => var_tipo[1].ENA
In_Reset => var_tipo[0].ENA
In_Reset => var_tipo2[7].ENA
In_Reset => var_tipo2[6].ENA
In_Reset => var_tipo2[5].ENA
In_Reset => var_tipo2[4].ENA
In_Reset => var_tipo2[3].ENA
In_Reset => var_tipo2[2].ENA
In_Reset => var_tipo2[1].ENA
In_Reset => var_tipo2[0].ENA
In_Reset => threshold0[30].ENA
In_Reset => threshold0[29].ENA
In_Reset => threshold0[28].ENA
In_Reset => threshold0[27].ENA
In_Reset => threshold0[26].ENA
In_Reset => threshold0[25].ENA
In_Reset => threshold0[24].ENA
In_Reset => threshold0[23].ENA
In_Reset => threshold0[22].ENA
In_Reset => threshold0[21].ENA
In_Reset => threshold0[20].ENA
In_Reset => threshold0[19].ENA
In_Reset => threshold0[18].ENA
In_Reset => threshold0[17].ENA
In_Reset => threshold0[16].ENA
In_Reset => threshold0[15].ENA
In_Reset => threshold0[14].ENA
In_Reset => threshold0[13].ENA
In_Reset => threshold0[12].ENA
In_Reset => threshold0[11].ENA
In_Reset => threshold0[10].ENA
In_Reset => threshold0[9].ENA
In_Reset => threshold0[8].ENA
In_Reset => threshold0[7].ENA
In_Reset => threshold0[6].ENA
In_Reset => threshold0[5].ENA
In_Reset => threshold0[4].ENA
In_Reset => threshold0[3].ENA
In_Reset => threshold0[2].ENA
In_Reset => threshold0[1].ENA
In_Reset => threshold0[0].ENA
In_Reset => threshold1[30].ENA
In_Reset => threshold1[29].ENA
In_Reset => threshold1[28].ENA
In_Reset => threshold1[27].ENA
In_Reset => threshold1[26].ENA
In_Reset => threshold1[25].ENA
In_Reset => threshold1[24].ENA
In_Reset => threshold1[23].ENA
In_Reset => threshold1[22].ENA
In_Reset => threshold1[21].ENA
In_Reset => threshold1[20].ENA
In_Reset => threshold1[19].ENA
In_Reset => threshold1[18].ENA
In_Reset => threshold1[17].ENA
In_Reset => threshold1[16].ENA
In_Reset => threshold1[15].ENA
In_Reset => threshold1[14].ENA
In_Reset => threshold1[13].ENA
In_Reset => threshold1[12].ENA
In_Reset => threshold1[11].ENA
In_Reset => threshold1[10].ENA
In_Reset => threshold1[9].ENA
In_Reset => threshold1[8].ENA
In_Reset => threshold1[7].ENA
In_Reset => threshold1[6].ENA
In_Reset => threshold1[5].ENA
In_Reset => threshold1[4].ENA
In_Reset => threshold1[3].ENA
In_Reset => threshold1[2].ENA
In_Reset => threshold1[1].ENA
In_Reset => threshold1[0].ENA
In_Reset => threshold2[30].ENA
In_Reset => threshold2[29].ENA
In_Reset => threshold2[28].ENA
In_Reset => threshold2[27].ENA
In_Reset => threshold2[26].ENA
In_Reset => threshold2[25].ENA
In_Reset => threshold2[24].ENA
In_Reset => threshold2[23].ENA
In_Reset => threshold2[22].ENA
In_Reset => threshold2[21].ENA
In_Reset => threshold2[20].ENA
In_Reset => threshold2[19].ENA
In_Reset => threshold2[18].ENA
In_Reset => threshold2[17].ENA
In_Reset => threshold2[16].ENA
In_Reset => threshold2[15].ENA
In_Reset => threshold2[14].ENA
In_Reset => threshold2[13].ENA
In_Reset => threshold2[12].ENA
In_Reset => threshold2[11].ENA
In_Reset => threshold2[10].ENA
In_Reset => threshold2[9].ENA
In_Reset => threshold2[8].ENA
In_Reset => threshold2[7].ENA
In_Reset => threshold2[6].ENA
In_Reset => threshold2[5].ENA
In_Reset => threshold2[4].ENA
In_Reset => threshold2[3].ENA
In_Reset => threshold2[2].ENA
In_Reset => threshold2[1].ENA
In_Reset => threshold2[0].ENA
In_Reset => threshold3[30].ENA
In_Reset => threshold3[29].ENA
In_Reset => threshold3[28].ENA
In_Reset => threshold3[27].ENA
In_Reset => threshold3[26].ENA
In_Reset => threshold3[25].ENA
In_Reset => threshold3[24].ENA
In_Reset => threshold3[23].ENA
In_Reset => threshold3[22].ENA
In_Reset => threshold3[21].ENA
In_Reset => threshold3[20].ENA
In_Reset => threshold3[19].ENA
In_Reset => threshold3[18].ENA
In_Reset => threshold3[17].ENA
In_Reset => threshold3[16].ENA
In_Reset => threshold3[15].ENA
In_Reset => threshold3[14].ENA
In_Reset => threshold3[13].ENA
In_Reset => threshold3[12].ENA
In_Reset => threshold3[11].ENA
In_Reset => threshold3[10].ENA
In_Reset => threshold3[9].ENA
In_Reset => threshold3[8].ENA
In_Reset => threshold3[7].ENA
In_Reset => threshold3[6].ENA
In_Reset => threshold3[5].ENA
In_Reset => threshold3[4].ENA
In_Reset => threshold3[3].ENA
In_Reset => threshold3[2].ENA
In_Reset => threshold3[1].ENA
In_Reset => threshold3[0].ENA
In_Reset => threshold4[30].ENA
In_Reset => threshold4[29].ENA
In_Reset => threshold4[28].ENA
In_Reset => threshold4[27].ENA
In_Reset => threshold4[26].ENA
In_Reset => threshold4[25].ENA
In_Reset => threshold4[24].ENA
In_Reset => threshold4[23].ENA
In_Reset => threshold4[22].ENA
In_Reset => threshold4[21].ENA
In_Reset => threshold4[20].ENA
In_Reset => threshold4[19].ENA
In_Reset => threshold4[18].ENA
In_Reset => threshold4[17].ENA
In_Reset => threshold4[16].ENA
In_Reset => threshold4[15].ENA
In_Reset => threshold4[14].ENA
In_Reset => threshold4[13].ENA
In_Reset => threshold4[12].ENA
In_Reset => threshold4[11].ENA
In_Reset => threshold4[10].ENA
In_Reset => threshold4[9].ENA
In_Reset => threshold4[8].ENA
In_Reset => threshold4[7].ENA
In_Reset => threshold4[6].ENA
In_Reset => threshold4[5].ENA
In_Reset => threshold4[4].ENA
In_Reset => threshold4[3].ENA
In_Reset => threshold4[2].ENA
In_Reset => threshold4[1].ENA
In_Reset => threshold4[0].ENA
In_Reset => threshold5[30].ENA
In_Reset => threshold5[29].ENA
In_Reset => threshold5[28].ENA
In_Reset => threshold5[27].ENA
In_Reset => threshold5[26].ENA
In_Reset => threshold5[25].ENA
In_Reset => threshold5[24].ENA
In_Reset => threshold5[23].ENA
In_Reset => threshold5[22].ENA
In_Reset => threshold5[21].ENA
In_Reset => threshold5[20].ENA
In_Reset => threshold5[19].ENA
In_Reset => threshold5[18].ENA
In_Reset => threshold5[17].ENA
In_Reset => threshold5[16].ENA
In_Reset => threshold5[15].ENA
In_Reset => threshold5[14].ENA
In_Reset => threshold5[13].ENA
In_Reset => threshold5[12].ENA
In_Reset => threshold5[11].ENA
In_Reset => threshold5[10].ENA
In_Reset => threshold5[9].ENA
In_Reset => threshold5[8].ENA
In_Reset => threshold5[7].ENA
In_Reset => threshold5[6].ENA
In_Reset => threshold5[5].ENA
In_Reset => threshold5[4].ENA
In_Reset => threshold5[3].ENA
In_Reset => threshold5[2].ENA
In_Reset => threshold5[1].ENA
In_Reset => threshold5[0].ENA
In_Reset => threshold6[30].ENA
In_Reset => threshold6[29].ENA
In_Reset => threshold6[28].ENA
In_Reset => threshold6[27].ENA
In_Reset => threshold6[26].ENA
In_Reset => threshold6[25].ENA
In_Reset => threshold6[24].ENA
In_Reset => threshold6[23].ENA
In_Reset => threshold6[22].ENA
In_Reset => threshold6[21].ENA
In_Reset => threshold6[20].ENA
In_Reset => threshold6[19].ENA
In_Reset => threshold6[18].ENA
In_Reset => threshold6[17].ENA
In_Reset => threshold6[16].ENA
In_Reset => threshold6[15].ENA
In_Reset => threshold6[14].ENA
In_Reset => threshold6[13].ENA
In_Reset => threshold6[12].ENA
In_Reset => threshold6[11].ENA
In_Reset => threshold6[10].ENA
In_Reset => threshold6[9].ENA
In_Reset => threshold6[8].ENA
In_Reset => threshold6[7].ENA
In_Reset => threshold6[6].ENA
In_Reset => threshold6[5].ENA
In_Reset => threshold6[4].ENA
In_Reset => threshold6[3].ENA
In_Reset => threshold6[2].ENA
In_Reset => threshold6[1].ENA
In_Reset => threshold6[0].ENA
In_Reset => threshold7[30].ENA
In_Reset => threshold7[29].ENA
In_Reset => threshold7[28].ENA
In_Reset => threshold7[27].ENA
In_Reset => threshold7[26].ENA
In_Reset => threshold7[25].ENA
In_Reset => threshold7[24].ENA
In_Reset => threshold7[23].ENA
In_Reset => threshold7[22].ENA
In_Reset => threshold7[21].ENA
In_Reset => threshold7[20].ENA
In_Reset => threshold7[19].ENA
In_Reset => threshold7[18].ENA
In_Reset => threshold7[17].ENA
In_Reset => threshold7[16].ENA
In_Reset => threshold7[15].ENA
In_Reset => threshold7[14].ENA
In_Reset => threshold7[13].ENA
In_Reset => threshold7[12].ENA
In_Reset => threshold7[11].ENA
In_Reset => threshold7[10].ENA
In_Reset => threshold7[9].ENA
In_Reset => threshold7[8].ENA
In_Reset => threshold7[7].ENA
In_Reset => threshold7[6].ENA
In_Reset => threshold7[5].ENA
In_Reset => threshold7[4].ENA
In_Reset => threshold7[3].ENA
In_Reset => threshold7[2].ENA
In_Reset => threshold7[1].ENA
In_Reset => threshold7[0].ENA
In_Reset => preamp[30].ENA
In_Reset => preamp[29].ENA
In_Reset => preamp[28].ENA
In_Reset => preamp[27].ENA
In_Reset => preamp[26].ENA
In_Reset => preamp[25].ENA
In_Reset => preamp[24].ENA
In_Reset => preamp[23].ENA
In_Reset => preamp[22].ENA
In_Reset => preamp[21].ENA
In_Reset => preamp[20].ENA
In_Reset => preamp[19].ENA
In_Reset => preamp[18].ENA
In_Reset => preamp[17].ENA
In_Reset => preamp[16].ENA
In_Reset => preamp[15].ENA
In_Reset => preamp[14].ENA
In_Reset => preamp[13].ENA
In_Reset => preamp[12].ENA
In_Reset => preamp[11].ENA
In_Reset => preamp[10].ENA
In_Reset => preamp[9].ENA
In_Reset => preamp[8].ENA
In_Reset => preamp[7].ENA
In_Reset => preamp[6].ENA
In_Reset => preamp[5].ENA
In_Reset => preamp[4].ENA
In_Reset => preamp[3].ENA
In_Reset => preamp[2].ENA
In_Reset => preamp[1].ENA
In_Reset => preamp[0].ENA
In_Reset => ikrum[30].ENA
In_Reset => ikrum[29].ENA
In_Reset => ikrum[28].ENA
In_Reset => ikrum[27].ENA
In_Reset => ikrum[26].ENA
In_Reset => ikrum[25].ENA
In_Reset => ikrum[24].ENA
In_Reset => ikrum[23].ENA
In_Reset => ikrum[22].ENA
In_Reset => ikrum[21].ENA
In_Reset => ikrum[20].ENA
In_Reset => ikrum[19].ENA
In_Reset => ikrum[18].ENA
In_Reset => ikrum[17].ENA
In_Reset => ikrum[16].ENA
In_Reset => ikrum[15].ENA
In_Reset => ikrum[14].ENA
In_Reset => ikrum[13].ENA
In_Reset => ikrum[12].ENA
In_Reset => ikrum[11].ENA
In_Reset => ikrum[10].ENA
In_Reset => ikrum[9].ENA
In_Reset => ikrum[8].ENA
In_Reset => ikrum[7].ENA
In_Reset => ikrum[6].ENA
In_Reset => ikrum[5].ENA
In_Reset => ikrum[4].ENA
In_Reset => ikrum[3].ENA
In_Reset => ikrum[2].ENA
In_Reset => ikrum[1].ENA
In_Reset => ikrum[0].ENA
In_Reset => shaper[30].ENA
In_Reset => shaper[29].ENA
In_Reset => shaper[28].ENA
In_Reset => shaper[27].ENA
In_Reset => shaper[26].ENA
In_Reset => shaper[25].ENA
In_Reset => shaper[24].ENA
In_Reset => shaper[23].ENA
In_Reset => shaper[22].ENA
In_Reset => shaper[21].ENA
In_Reset => shaper[20].ENA
In_Reset => shaper[19].ENA
In_Reset => shaper[18].ENA
In_Reset => shaper[17].ENA
In_Reset => shaper[16].ENA
In_Reset => shaper[15].ENA
In_Reset => shaper[14].ENA
In_Reset => shaper[13].ENA
In_Reset => shaper[12].ENA
In_Reset => shaper[11].ENA
In_Reset => shaper[10].ENA
In_Reset => shaper[9].ENA
In_Reset => shaper[8].ENA
In_Reset => shaper[7].ENA
In_Reset => shaper[6].ENA
In_Reset => shaper[5].ENA
In_Reset => shaper[4].ENA
In_Reset => shaper[3].ENA
In_Reset => shaper[2].ENA
In_Reset => shaper[1].ENA
In_Reset => shaper[0].ENA
In_Reset => disc[30].ENA
In_Reset => disc[29].ENA
In_Reset => disc[28].ENA
In_Reset => disc[27].ENA
In_Reset => disc[26].ENA
In_Reset => disc[25].ENA
In_Reset => disc[24].ENA
In_Reset => disc[23].ENA
In_Reset => disc[22].ENA
In_Reset => disc[21].ENA
In_Reset => disc[20].ENA
In_Reset => disc[19].ENA
In_Reset => disc[18].ENA
In_Reset => disc[17].ENA
In_Reset => disc[16].ENA
In_Reset => disc[15].ENA
In_Reset => disc[14].ENA
In_Reset => disc[13].ENA
In_Reset => disc[12].ENA
In_Reset => disc[11].ENA
In_Reset => disc[10].ENA
In_Reset => disc[9].ENA
In_Reset => disc[8].ENA
In_Reset => disc[7].ENA
In_Reset => disc[6].ENA
In_Reset => disc[5].ENA
In_Reset => disc[4].ENA
In_Reset => disc[3].ENA
In_Reset => disc[2].ENA
In_Reset => disc[1].ENA
In_Reset => disc[0].ENA
In_Reset => discLS[30].ENA
In_Reset => discLS[29].ENA
In_Reset => discLS[28].ENA
In_Reset => discLS[27].ENA
In_Reset => discLS[26].ENA
In_Reset => discLS[25].ENA
In_Reset => discLS[24].ENA
In_Reset => discLS[23].ENA
In_Reset => discLS[22].ENA
In_Reset => discLS[21].ENA
In_Reset => discLS[20].ENA
In_Reset => discLS[19].ENA
In_Reset => discLS[18].ENA
In_Reset => discLS[17].ENA
In_Reset => discLS[16].ENA
In_Reset => discLS[15].ENA
In_Reset => discLS[14].ENA
In_Reset => discLS[13].ENA
In_Reset => discLS[12].ENA
In_Reset => discLS[11].ENA
In_Reset => discLS[10].ENA
In_Reset => discLS[9].ENA
In_Reset => discLS[8].ENA
In_Reset => discLS[7].ENA
In_Reset => discLS[6].ENA
In_Reset => discLS[5].ENA
In_Reset => discLS[4].ENA
In_Reset => discLS[3].ENA
In_Reset => discLS[2].ENA
In_Reset => discLS[1].ENA
In_Reset => discLS[0].ENA
In_Reset => shaper_test[30].ENA
In_Reset => shaper_test[29].ENA
In_Reset => shaper_test[28].ENA
In_Reset => shaper_test[27].ENA
In_Reset => shaper_test[26].ENA
In_Reset => shaper_test[25].ENA
In_Reset => shaper_test[24].ENA
In_Reset => shaper_test[23].ENA
In_Reset => shaper_test[22].ENA
In_Reset => shaper_test[21].ENA
In_Reset => shaper_test[20].ENA
In_Reset => shaper_test[19].ENA
In_Reset => shaper_test[18].ENA
In_Reset => shaper_test[17].ENA
In_Reset => shaper_test[16].ENA
In_Reset => shaper_test[15].ENA
In_Reset => shaper_test[14].ENA
In_Reset => shaper_test[13].ENA
In_Reset => shaper_test[12].ENA
In_Reset => shaper_test[11].ENA
In_Reset => shaper_test[10].ENA
In_Reset => shaper_test[9].ENA
In_Reset => shaper_test[8].ENA
In_Reset => shaper_test[7].ENA
In_Reset => shaper_test[6].ENA
In_Reset => shaper_test[5].ENA
In_Reset => shaper_test[4].ENA
In_Reset => shaper_test[3].ENA
In_Reset => shaper_test[2].ENA
In_Reset => shaper_test[1].ENA
In_Reset => shaper_test[0].ENA
In_Reset => dac_discL[30].ENA
In_Reset => dac_discL[29].ENA
In_Reset => dac_discL[28].ENA
In_Reset => dac_discL[27].ENA
In_Reset => dac_discL[26].ENA
In_Reset => dac_discL[25].ENA
In_Reset => dac_discL[24].ENA
In_Reset => dac_discL[23].ENA
In_Reset => dac_discL[22].ENA
In_Reset => dac_discL[21].ENA
In_Reset => dac_discL[20].ENA
In_Reset => dac_discL[19].ENA
In_Reset => dac_discL[18].ENA
In_Reset => dac_discL[17].ENA
In_Reset => dac_discL[16].ENA
In_Reset => dac_discL[15].ENA
In_Reset => dac_discL[14].ENA
In_Reset => dac_discL[13].ENA
In_Reset => dac_discL[12].ENA
In_Reset => dac_discL[11].ENA
In_Reset => dac_discL[10].ENA
In_Reset => dac_discL[9].ENA
In_Reset => dac_discL[8].ENA
In_Reset => dac_discL[7].ENA
In_Reset => dac_discL[6].ENA
In_Reset => dac_discL[5].ENA
In_Reset => dac_discL[4].ENA
In_Reset => dac_discL[3].ENA
In_Reset => dac_discL[2].ENA
In_Reset => dac_discL[1].ENA
In_Reset => dac_discL[0].ENA
In_Reset => dac_test[30].ENA
In_Reset => dac_test[29].ENA
In_Reset => dac_test[28].ENA
In_Reset => dac_test[27].ENA
In_Reset => dac_test[26].ENA
In_Reset => dac_test[25].ENA
In_Reset => dac_test[24].ENA
In_Reset => dac_test[23].ENA
In_Reset => dac_test[22].ENA
In_Reset => dac_test[21].ENA
In_Reset => dac_test[20].ENA
In_Reset => dac_test[19].ENA
In_Reset => dac_test[18].ENA
In_Reset => dac_test[17].ENA
In_Reset => dac_test[16].ENA
In_Reset => dac_test[15].ENA
In_Reset => dac_test[14].ENA
In_Reset => dac_test[13].ENA
In_Reset => dac_test[12].ENA
In_Reset => dac_test[11].ENA
In_Reset => dac_test[10].ENA
In_Reset => dac_test[9].ENA
In_Reset => dac_test[8].ENA
In_Reset => dac_test[7].ENA
In_Reset => dac_test[6].ENA
In_Reset => dac_test[5].ENA
In_Reset => dac_test[4].ENA
In_Reset => dac_test[3].ENA
In_Reset => dac_test[2].ENA
In_Reset => dac_test[1].ENA
In_Reset => dac_test[0].ENA
In_Reset => dac_discH[30].ENA
In_Reset => dac_discH[29].ENA
In_Reset => dac_discH[28].ENA
In_Reset => dac_discH[27].ENA
In_Reset => dac_discH[26].ENA
In_Reset => dac_discH[25].ENA
In_Reset => dac_discH[24].ENA
In_Reset => dac_discH[23].ENA
In_Reset => dac_discH[22].ENA
In_Reset => dac_discH[21].ENA
In_Reset => dac_discH[20].ENA
In_Reset => dac_discH[19].ENA
In_Reset => dac_discH[18].ENA
In_Reset => dac_discH[17].ENA
In_Reset => dac_discH[16].ENA
In_Reset => dac_discH[15].ENA
In_Reset => dac_discH[14].ENA
In_Reset => dac_discH[13].ENA
In_Reset => dac_discH[12].ENA
In_Reset => dac_discH[11].ENA
In_Reset => dac_discH[10].ENA
In_Reset => dac_discH[9].ENA
In_Reset => dac_discH[8].ENA
In_Reset => dac_discH[7].ENA
In_Reset => dac_discH[6].ENA
In_Reset => dac_discH[5].ENA
In_Reset => dac_discH[4].ENA
In_Reset => dac_discH[3].ENA
In_Reset => dac_discH[2].ENA
In_Reset => dac_discH[1].ENA
In_Reset => dac_discH[0].ENA
In_Reset => delay[30].ENA
In_Reset => delay[29].ENA
In_Reset => delay[28].ENA
In_Reset => delay[27].ENA
In_Reset => delay[26].ENA
In_Reset => delay[25].ENA
In_Reset => delay[24].ENA
In_Reset => delay[23].ENA
In_Reset => delay[22].ENA
In_Reset => delay[21].ENA
In_Reset => delay[20].ENA
In_Reset => delay[19].ENA
In_Reset => delay[18].ENA
In_Reset => delay[17].ENA
In_Reset => delay[16].ENA
In_Reset => delay[15].ENA
In_Reset => delay[14].ENA
In_Reset => delay[13].ENA
In_Reset => delay[12].ENA
In_Reset => delay[11].ENA
In_Reset => delay[10].ENA
In_Reset => delay[9].ENA
In_Reset => delay[8].ENA
In_Reset => delay[7].ENA
In_Reset => delay[6].ENA
In_Reset => delay[5].ENA
In_Reset => delay[4].ENA
In_Reset => delay[3].ENA
In_Reset => delay[2].ENA
In_Reset => delay[1].ENA
In_Reset => delay[0].ENA
In_Reset => tp_buffer_In[30].ENA
In_Reset => tp_buffer_In[29].ENA
In_Reset => tp_buffer_In[28].ENA
In_Reset => tp_buffer_In[27].ENA
In_Reset => tp_buffer_In[26].ENA
In_Reset => tp_buffer_In[25].ENA
In_Reset => tp_buffer_In[24].ENA
In_Reset => tp_buffer_In[23].ENA
In_Reset => tp_buffer_In[22].ENA
In_Reset => tp_buffer_In[21].ENA
In_Reset => tp_buffer_In[20].ENA
In_Reset => tp_buffer_In[19].ENA
In_Reset => tp_buffer_In[18].ENA
In_Reset => tp_buffer_In[17].ENA
In_Reset => tp_buffer_In[16].ENA
In_Reset => tp_buffer_In[15].ENA
In_Reset => tp_buffer_In[14].ENA
In_Reset => tp_buffer_In[13].ENA
In_Reset => tp_buffer_In[12].ENA
In_Reset => tp_buffer_In[11].ENA
In_Reset => tp_buffer_In[10].ENA
In_Reset => tp_buffer_In[9].ENA
In_Reset => tp_buffer_In[8].ENA
In_Reset => tp_buffer_In[7].ENA
In_Reset => tp_buffer_In[6].ENA
In_Reset => tp_buffer_In[5].ENA
In_Reset => tp_buffer_In[4].ENA
In_Reset => tp_buffer_In[3].ENA
In_Reset => tp_buffer_In[2].ENA
In_Reset => tp_buffer_In[1].ENA
In_Reset => tp_buffer_In[0].ENA
In_Reset => tp_buffer_Out[30].ENA
In_Reset => tp_buffer_Out[29].ENA
In_Reset => tp_buffer_Out[28].ENA
In_Reset => tp_buffer_Out[27].ENA
In_Reset => tp_buffer_Out[26].ENA
In_Reset => tp_buffer_Out[25].ENA
In_Reset => tp_buffer_Out[24].ENA
In_Reset => tp_buffer_Out[23].ENA
In_Reset => tp_buffer_Out[22].ENA
In_Reset => tp_buffer_Out[21].ENA
In_Reset => tp_buffer_Out[20].ENA
In_Reset => tp_buffer_Out[19].ENA
In_Reset => tp_buffer_Out[18].ENA
In_Reset => tp_buffer_Out[17].ENA
In_Reset => tp_buffer_Out[16].ENA
In_Reset => tp_buffer_Out[15].ENA
In_Reset => tp_buffer_Out[14].ENA
In_Reset => tp_buffer_Out[13].ENA
In_Reset => tp_buffer_Out[12].ENA
In_Reset => tp_buffer_Out[11].ENA
In_Reset => tp_buffer_Out[10].ENA
In_Reset => tp_buffer_Out[9].ENA
In_Reset => tp_buffer_Out[8].ENA
In_Reset => tp_buffer_Out[7].ENA
In_Reset => tp_buffer_Out[6].ENA
In_Reset => tp_buffer_Out[5].ENA
In_Reset => tp_buffer_Out[4].ENA
In_Reset => tp_buffer_Out[3].ENA
In_Reset => tp_buffer_Out[2].ENA
In_Reset => tp_buffer_Out[1].ENA
In_Reset => tp_buffer_Out[0].ENA
In_Reset => rpz[30].ENA
In_Reset => rpz[29].ENA
In_Reset => rpz[28].ENA
In_Reset => rpz[27].ENA
In_Reset => rpz[26].ENA
In_Reset => rpz[25].ENA
In_Reset => rpz[24].ENA
In_Reset => rpz[23].ENA
In_Reset => rpz[22].ENA
In_Reset => rpz[21].ENA
In_Reset => rpz[20].ENA
In_Reset => rpz[19].ENA
In_Reset => rpz[18].ENA
In_Reset => rpz[17].ENA
In_Reset => rpz[16].ENA
In_Reset => rpz[15].ENA
In_Reset => rpz[14].ENA
In_Reset => rpz[13].ENA
In_Reset => rpz[12].ENA
In_Reset => rpz[11].ENA
In_Reset => rpz[10].ENA
In_Reset => rpz[9].ENA
In_Reset => rpz[8].ENA
In_Reset => rpz[7].ENA
In_Reset => rpz[6].ENA
In_Reset => rpz[5].ENA
In_Reset => rpz[4].ENA
In_Reset => rpz[3].ENA
In_Reset => rpz[2].ENA
In_Reset => rpz[1].ENA
In_Reset => rpz[0].ENA
In_Reset => gnd[30].ENA
In_Reset => gnd[29].ENA
In_Reset => gnd[28].ENA
In_Reset => gnd[27].ENA
In_Reset => gnd[26].ENA
In_Reset => gnd[25].ENA
In_Reset => gnd[24].ENA
In_Reset => gnd[23].ENA
In_Reset => gnd[22].ENA
In_Reset => gnd[21].ENA
In_Reset => gnd[20].ENA
In_Reset => gnd[19].ENA
In_Reset => gnd[18].ENA
In_Reset => gnd[17].ENA
In_Reset => gnd[16].ENA
In_Reset => gnd[15].ENA
In_Reset => gnd[14].ENA
In_Reset => gnd[13].ENA
In_Reset => gnd[12].ENA
In_Reset => gnd[11].ENA
In_Reset => gnd[10].ENA
In_Reset => gnd[9].ENA
In_Reset => gnd[8].ENA
In_Reset => gnd[7].ENA
In_Reset => gnd[6].ENA
In_Reset => gnd[5].ENA
In_Reset => gnd[4].ENA
In_Reset => gnd[3].ENA
In_Reset => gnd[2].ENA
In_Reset => gnd[1].ENA
In_Reset => gnd[0].ENA
In_Reset => tp_ref[30].ENA
In_Reset => tp_ref[29].ENA
In_Reset => tp_ref[28].ENA
In_Reset => tp_ref[27].ENA
In_Reset => tp_ref[26].ENA
In_Reset => tp_ref[25].ENA
In_Reset => tp_ref[24].ENA
In_Reset => tp_ref[23].ENA
In_Reset => tp_ref[22].ENA
In_Reset => tp_ref[21].ENA
In_Reset => tp_ref[20].ENA
In_Reset => tp_ref[19].ENA
In_Reset => tp_ref[18].ENA
In_Reset => tp_ref[17].ENA
In_Reset => tp_ref[16].ENA
In_Reset => tp_ref[15].ENA
In_Reset => tp_ref[14].ENA
In_Reset => tp_ref[13].ENA
In_Reset => tp_ref[12].ENA
In_Reset => tp_ref[11].ENA
In_Reset => tp_ref[10].ENA
In_Reset => tp_ref[9].ENA
In_Reset => tp_ref[8].ENA
In_Reset => tp_ref[7].ENA
In_Reset => tp_ref[6].ENA
In_Reset => tp_ref[5].ENA
In_Reset => tp_ref[4].ENA
In_Reset => tp_ref[3].ENA
In_Reset => tp_ref[2].ENA
In_Reset => tp_ref[1].ENA
In_Reset => tp_ref[0].ENA
In_Reset => fbk[30].ENA
In_Reset => fbk[29].ENA
In_Reset => fbk[28].ENA
In_Reset => fbk[27].ENA
In_Reset => fbk[26].ENA
In_Reset => fbk[25].ENA
In_Reset => fbk[24].ENA
In_Reset => fbk[23].ENA
In_Reset => fbk[22].ENA
In_Reset => fbk[21].ENA
In_Reset => fbk[20].ENA
In_Reset => fbk[19].ENA
In_Reset => fbk[18].ENA
In_Reset => fbk[17].ENA
In_Reset => fbk[16].ENA
In_Reset => fbk[15].ENA
In_Reset => fbk[14].ENA
In_Reset => fbk[13].ENA
In_Reset => fbk[12].ENA
In_Reset => fbk[11].ENA
In_Reset => fbk[10].ENA
In_Reset => fbk[9].ENA
In_Reset => fbk[8].ENA
In_Reset => fbk[7].ENA
In_Reset => fbk[6].ENA
In_Reset => fbk[5].ENA
In_Reset => fbk[4].ENA
In_Reset => fbk[3].ENA
In_Reset => fbk[2].ENA
In_Reset => fbk[1].ENA
In_Reset => fbk[0].ENA
In_Reset => cas[30].ENA
In_Reset => cas[29].ENA
In_Reset => cas[28].ENA
In_Reset => cas[27].ENA
In_Reset => cas[26].ENA
In_Reset => cas[25].ENA
In_Reset => cas[24].ENA
In_Reset => cas[23].ENA
In_Reset => cas[22].ENA
In_Reset => cas[21].ENA
In_Reset => cas[20].ENA
In_Reset => cas[19].ENA
In_Reset => cas[18].ENA
In_Reset => cas[17].ENA
In_Reset => cas[16].ENA
In_Reset => cas[15].ENA
In_Reset => cas[14].ENA
In_Reset => cas[13].ENA
In_Reset => cas[12].ENA
In_Reset => cas[11].ENA
In_Reset => cas[10].ENA
In_Reset => cas[9].ENA
In_Reset => cas[8].ENA
In_Reset => cas[7].ENA
In_Reset => cas[6].ENA
In_Reset => cas[5].ENA
In_Reset => cas[4].ENA
In_Reset => cas[3].ENA
In_Reset => cas[2].ENA
In_Reset => cas[1].ENA
In_Reset => cas[0].ENA
In_Reset => tp_refA[30].ENA
In_Reset => tp_refA[29].ENA
In_Reset => tp_refA[28].ENA
In_Reset => tp_refA[27].ENA
In_Reset => tp_refA[26].ENA
In_Reset => tp_refA[25].ENA
In_Reset => tp_refA[24].ENA
In_Reset => tp_refA[23].ENA
In_Reset => tp_refA[22].ENA
In_Reset => tp_refA[21].ENA
In_Reset => tp_refA[20].ENA
In_Reset => tp_refA[19].ENA
In_Reset => tp_refA[18].ENA
In_Reset => tp_refA[17].ENA
In_Reset => tp_refA[16].ENA
In_Reset => tp_refA[15].ENA
In_Reset => tp_refA[14].ENA
In_Reset => tp_refA[13].ENA
In_Reset => tp_refA[12].ENA
In_Reset => tp_refA[11].ENA
In_Reset => tp_refA[10].ENA
In_Reset => tp_refA[9].ENA
In_Reset => tp_refA[8].ENA
In_Reset => tp_refA[7].ENA
In_Reset => tp_refA[6].ENA
In_Reset => tp_refA[5].ENA
In_Reset => tp_refA[4].ENA
In_Reset => tp_refA[3].ENA
In_Reset => tp_refA[2].ENA
In_Reset => tp_refA[1].ENA
In_Reset => tp_refA[0].ENA
In_Reset => tp_refB[30].ENA
In_Reset => tp_refB[29].ENA
In_Reset => tp_refB[28].ENA
In_Reset => tp_refB[27].ENA
In_Reset => tp_refB[26].ENA
In_Reset => tp_refB[25].ENA
In_Reset => tp_refB[24].ENA
In_Reset => tp_refB[23].ENA
In_Reset => tp_refB[22].ENA
In_Reset => tp_refB[21].ENA
In_Reset => tp_refB[20].ENA
In_Reset => tp_refB[19].ENA
In_Reset => tp_refB[18].ENA
In_Reset => tp_refB[17].ENA
In_Reset => tp_refB[16].ENA
In_Reset => tp_refB[15].ENA
In_Reset => tp_refB[14].ENA
In_Reset => tp_refB[13].ENA
In_Reset => tp_refB[12].ENA
In_Reset => tp_refB[11].ENA
In_Reset => tp_refB[10].ENA
In_Reset => tp_refB[9].ENA
In_Reset => tp_refB[8].ENA
In_Reset => tp_refB[7].ENA
In_Reset => tp_refB[6].ENA
In_Reset => tp_refB[5].ENA
In_Reset => tp_refB[4].ENA
In_Reset => tp_refB[3].ENA
In_Reset => tp_refB[2].ENA
In_Reset => tp_refB[1].ENA
In_Reset => tp_refB[0].ENA
In_Reset => sig_valid.ENA
In_Reset => sig_sinc.ENA
In_Reset => sig_data[7].ENA
In_Reset => sig_data[6].ENA
In_Reset => sig_data[5].ENA
In_Reset => sig_data[4].ENA
In_Reset => sig_data[3].ENA
In_Reset => sig_data[2].ENA
In_Reset => sig_data[1].ENA
In_Clk_nios => sig_data[0].CLK
In_Clk_nios => sig_data[1].CLK
In_Clk_nios => sig_data[2].CLK
In_Clk_nios => sig_data[3].CLK
In_Clk_nios => sig_data[4].CLK
In_Clk_nios => sig_data[5].CLK
In_Clk_nios => sig_data[6].CLK
In_Clk_nios => sig_data[7].CLK
In_Clk_nios => sig_sinc.CLK
In_Clk_nios => sig_valid.CLK
In_Clk_nios => Out_Send_DACS~reg0.CLK
In_Clk_nios => Out_TP_RefB[0]~reg0.CLK
In_Clk_nios => Out_TP_RefB[1]~reg0.CLK
In_Clk_nios => Out_TP_RefB[2]~reg0.CLK
In_Clk_nios => Out_TP_RefB[3]~reg0.CLK
In_Clk_nios => Out_TP_RefB[4]~reg0.CLK
In_Clk_nios => Out_TP_RefB[5]~reg0.CLK
In_Clk_nios => Out_TP_RefB[6]~reg0.CLK
In_Clk_nios => Out_TP_RefB[7]~reg0.CLK
In_Clk_nios => Out_TP_RefB[8]~reg0.CLK
In_Clk_nios => Out_TP_RefA[0]~reg0.CLK
In_Clk_nios => Out_TP_RefA[1]~reg0.CLK
In_Clk_nios => Out_TP_RefA[2]~reg0.CLK
In_Clk_nios => Out_TP_RefA[3]~reg0.CLK
In_Clk_nios => Out_TP_RefA[4]~reg0.CLK
In_Clk_nios => Out_TP_RefA[5]~reg0.CLK
In_Clk_nios => Out_TP_RefA[6]~reg0.CLK
In_Clk_nios => Out_TP_RefA[7]~reg0.CLK
In_Clk_nios => Out_TP_RefA[8]~reg0.CLK
In_Clk_nios => Out_Cas[0]~reg0.CLK
In_Clk_nios => Out_Cas[1]~reg0.CLK
In_Clk_nios => Out_Cas[2]~reg0.CLK
In_Clk_nios => Out_Cas[3]~reg0.CLK
In_Clk_nios => Out_Cas[4]~reg0.CLK
In_Clk_nios => Out_Cas[5]~reg0.CLK
In_Clk_nios => Out_Cas[6]~reg0.CLK
In_Clk_nios => Out_Cas[7]~reg0.CLK
In_Clk_nios => Out_Fbk[0]~reg0.CLK
In_Clk_nios => Out_Fbk[1]~reg0.CLK
In_Clk_nios => Out_Fbk[2]~reg0.CLK
In_Clk_nios => Out_Fbk[3]~reg0.CLK
In_Clk_nios => Out_Fbk[4]~reg0.CLK
In_Clk_nios => Out_Fbk[5]~reg0.CLK
In_Clk_nios => Out_Fbk[6]~reg0.CLK
In_Clk_nios => Out_Fbk[7]~reg0.CLK
In_Clk_nios => Out_TP_Ref[0]~reg0.CLK
In_Clk_nios => Out_TP_Ref[1]~reg0.CLK
In_Clk_nios => Out_TP_Ref[2]~reg0.CLK
In_Clk_nios => Out_TP_Ref[3]~reg0.CLK
In_Clk_nios => Out_TP_Ref[4]~reg0.CLK
In_Clk_nios => Out_TP_Ref[5]~reg0.CLK
In_Clk_nios => Out_TP_Ref[6]~reg0.CLK
In_Clk_nios => Out_TP_Ref[7]~reg0.CLK
In_Clk_nios => Out_Gnd[0]~reg0.CLK
In_Clk_nios => Out_Gnd[1]~reg0.CLK
In_Clk_nios => Out_Gnd[2]~reg0.CLK
In_Clk_nios => Out_Gnd[3]~reg0.CLK
In_Clk_nios => Out_Gnd[4]~reg0.CLK
In_Clk_nios => Out_Gnd[5]~reg0.CLK
In_Clk_nios => Out_Gnd[6]~reg0.CLK
In_Clk_nios => Out_Gnd[7]~reg0.CLK
In_Clk_nios => Out_Rpz[0]~reg0.CLK
In_Clk_nios => Out_Rpz[1]~reg0.CLK
In_Clk_nios => Out_Rpz[2]~reg0.CLK
In_Clk_nios => Out_Rpz[3]~reg0.CLK
In_Clk_nios => Out_Rpz[4]~reg0.CLK
In_Clk_nios => Out_Rpz[5]~reg0.CLK
In_Clk_nios => Out_Rpz[6]~reg0.CLK
In_Clk_nios => Out_Rpz[7]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[0]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[1]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[2]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[3]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[4]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[5]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[6]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_Out[7]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[0]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[1]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[2]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[3]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[4]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[5]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[6]~reg0.CLK
In_Clk_nios => Out_TP_Buffer_In[7]~reg0.CLK
In_Clk_nios => Out_Delay[0]~reg0.CLK
In_Clk_nios => Out_Delay[1]~reg0.CLK
In_Clk_nios => Out_Delay[2]~reg0.CLK
In_Clk_nios => Out_Delay[3]~reg0.CLK
In_Clk_nios => Out_Delay[4]~reg0.CLK
In_Clk_nios => Out_Delay[5]~reg0.CLK
In_Clk_nios => Out_Delay[6]~reg0.CLK
In_Clk_nios => Out_Delay[7]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[0]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[1]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[2]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[3]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[4]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[5]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[6]~reg0.CLK
In_Clk_nios => Out_DAC_DiscH[7]~reg0.CLK
In_Clk_nios => Out_DAC_Test[0]~reg0.CLK
In_Clk_nios => Out_DAC_Test[1]~reg0.CLK
In_Clk_nios => Out_DAC_Test[2]~reg0.CLK
In_Clk_nios => Out_DAC_Test[3]~reg0.CLK
In_Clk_nios => Out_DAC_Test[4]~reg0.CLK
In_Clk_nios => Out_DAC_Test[5]~reg0.CLK
In_Clk_nios => Out_DAC_Test[6]~reg0.CLK
In_Clk_nios => Out_DAC_Test[7]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[0]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[1]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[2]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[3]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[4]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[5]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[6]~reg0.CLK
In_Clk_nios => Out_DAC_DiscL[7]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[0]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[1]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[2]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[3]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[4]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[5]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[6]~reg0.CLK
In_Clk_nios => Out_Shaper_Test[7]~reg0.CLK
In_Clk_nios => Out_DiscLS[0]~reg0.CLK
In_Clk_nios => Out_DiscLS[1]~reg0.CLK
In_Clk_nios => Out_DiscLS[2]~reg0.CLK
In_Clk_nios => Out_DiscLS[3]~reg0.CLK
In_Clk_nios => Out_DiscLS[4]~reg0.CLK
In_Clk_nios => Out_DiscLS[5]~reg0.CLK
In_Clk_nios => Out_DiscLS[6]~reg0.CLK
In_Clk_nios => Out_DiscLS[7]~reg0.CLK
In_Clk_nios => Out_Disc[0]~reg0.CLK
In_Clk_nios => Out_Disc[1]~reg0.CLK
In_Clk_nios => Out_Disc[2]~reg0.CLK
In_Clk_nios => Out_Disc[3]~reg0.CLK
In_Clk_nios => Out_Disc[4]~reg0.CLK
In_Clk_nios => Out_Disc[5]~reg0.CLK
In_Clk_nios => Out_Disc[6]~reg0.CLK
In_Clk_nios => Out_Disc[7]~reg0.CLK
In_Clk_nios => Out_Shaper[0]~reg0.CLK
In_Clk_nios => Out_Shaper[1]~reg0.CLK
In_Clk_nios => Out_Shaper[2]~reg0.CLK
In_Clk_nios => Out_Shaper[3]~reg0.CLK
In_Clk_nios => Out_Shaper[4]~reg0.CLK
In_Clk_nios => Out_Shaper[5]~reg0.CLK
In_Clk_nios => Out_Shaper[6]~reg0.CLK
In_Clk_nios => Out_Shaper[7]~reg0.CLK
In_Clk_nios => Out_Ikrum[0]~reg0.CLK
In_Clk_nios => Out_Ikrum[1]~reg0.CLK
In_Clk_nios => Out_Ikrum[2]~reg0.CLK
In_Clk_nios => Out_Ikrum[3]~reg0.CLK
In_Clk_nios => Out_Ikrum[4]~reg0.CLK
In_Clk_nios => Out_Ikrum[5]~reg0.CLK
In_Clk_nios => Out_Ikrum[6]~reg0.CLK
In_Clk_nios => Out_Ikrum[7]~reg0.CLK
In_Clk_nios => Out_Preamp[0]~reg0.CLK
In_Clk_nios => Out_Preamp[1]~reg0.CLK
In_Clk_nios => Out_Preamp[2]~reg0.CLK
In_Clk_nios => Out_Preamp[3]~reg0.CLK
In_Clk_nios => Out_Preamp[4]~reg0.CLK
In_Clk_nios => Out_Preamp[5]~reg0.CLK
In_Clk_nios => Out_Preamp[6]~reg0.CLK
In_Clk_nios => Out_Preamp[7]~reg0.CLK
In_Clk_nios => Out_Threshold_7[0]~reg0.CLK
In_Clk_nios => Out_Threshold_7[1]~reg0.CLK
In_Clk_nios => Out_Threshold_7[2]~reg0.CLK
In_Clk_nios => Out_Threshold_7[3]~reg0.CLK
In_Clk_nios => Out_Threshold_7[4]~reg0.CLK
In_Clk_nios => Out_Threshold_7[5]~reg0.CLK
In_Clk_nios => Out_Threshold_7[6]~reg0.CLK
In_Clk_nios => Out_Threshold_7[7]~reg0.CLK
In_Clk_nios => Out_Threshold_7[8]~reg0.CLK
In_Clk_nios => Out_Threshold_6[0]~reg0.CLK
In_Clk_nios => Out_Threshold_6[1]~reg0.CLK
In_Clk_nios => Out_Threshold_6[2]~reg0.CLK
In_Clk_nios => Out_Threshold_6[3]~reg0.CLK
In_Clk_nios => Out_Threshold_6[4]~reg0.CLK
In_Clk_nios => Out_Threshold_6[5]~reg0.CLK
In_Clk_nios => Out_Threshold_6[6]~reg0.CLK
In_Clk_nios => Out_Threshold_6[7]~reg0.CLK
In_Clk_nios => Out_Threshold_6[8]~reg0.CLK
In_Clk_nios => Out_Threshold_5[0]~reg0.CLK
In_Clk_nios => Out_Threshold_5[1]~reg0.CLK
In_Clk_nios => Out_Threshold_5[2]~reg0.CLK
In_Clk_nios => Out_Threshold_5[3]~reg0.CLK
In_Clk_nios => Out_Threshold_5[4]~reg0.CLK
In_Clk_nios => Out_Threshold_5[5]~reg0.CLK
In_Clk_nios => Out_Threshold_5[6]~reg0.CLK
In_Clk_nios => Out_Threshold_5[7]~reg0.CLK
In_Clk_nios => Out_Threshold_5[8]~reg0.CLK
In_Clk_nios => Out_Threshold_4[0]~reg0.CLK
In_Clk_nios => Out_Threshold_4[1]~reg0.CLK
In_Clk_nios => Out_Threshold_4[2]~reg0.CLK
In_Clk_nios => Out_Threshold_4[3]~reg0.CLK
In_Clk_nios => Out_Threshold_4[4]~reg0.CLK
In_Clk_nios => Out_Threshold_4[5]~reg0.CLK
In_Clk_nios => Out_Threshold_4[6]~reg0.CLK
In_Clk_nios => Out_Threshold_4[7]~reg0.CLK
In_Clk_nios => Out_Threshold_4[8]~reg0.CLK
In_Clk_nios => Out_Threshold_3[0]~reg0.CLK
In_Clk_nios => Out_Threshold_3[1]~reg0.CLK
In_Clk_nios => Out_Threshold_3[2]~reg0.CLK
In_Clk_nios => Out_Threshold_3[3]~reg0.CLK
In_Clk_nios => Out_Threshold_3[4]~reg0.CLK
In_Clk_nios => Out_Threshold_3[5]~reg0.CLK
In_Clk_nios => Out_Threshold_3[6]~reg0.CLK
In_Clk_nios => Out_Threshold_3[7]~reg0.CLK
In_Clk_nios => Out_Threshold_3[8]~reg0.CLK
In_Clk_nios => Out_Threshold_2[0]~reg0.CLK
In_Clk_nios => Out_Threshold_2[1]~reg0.CLK
In_Clk_nios => Out_Threshold_2[2]~reg0.CLK
In_Clk_nios => Out_Threshold_2[3]~reg0.CLK
In_Clk_nios => Out_Threshold_2[4]~reg0.CLK
In_Clk_nios => Out_Threshold_2[5]~reg0.CLK
In_Clk_nios => Out_Threshold_2[6]~reg0.CLK
In_Clk_nios => Out_Threshold_2[7]~reg0.CLK
In_Clk_nios => Out_Threshold_2[8]~reg0.CLK
In_Clk_nios => Out_Threshold_1[0]~reg0.CLK
In_Clk_nios => Out_Threshold_1[1]~reg0.CLK
In_Clk_nios => Out_Threshold_1[2]~reg0.CLK
In_Clk_nios => Out_Threshold_1[3]~reg0.CLK
In_Clk_nios => Out_Threshold_1[4]~reg0.CLK
In_Clk_nios => Out_Threshold_1[5]~reg0.CLK
In_Clk_nios => Out_Threshold_1[6]~reg0.CLK
In_Clk_nios => Out_Threshold_1[7]~reg0.CLK
In_Clk_nios => Out_Threshold_1[8]~reg0.CLK
In_Clk_nios => Out_Threshold_0[0]~reg0.CLK
In_Clk_nios => Out_Threshold_0[1]~reg0.CLK
In_Clk_nios => Out_Threshold_0[2]~reg0.CLK
In_Clk_nios => Out_Threshold_0[3]~reg0.CLK
In_Clk_nios => Out_Threshold_0[4]~reg0.CLK
In_Clk_nios => Out_Threshold_0[5]~reg0.CLK
In_Clk_nios => Out_Threshold_0[6]~reg0.CLK
In_Clk_nios => Out_Threshold_0[7]~reg0.CLK
In_Clk_nios => Out_Threshold_0[8]~reg0.CLK
In_Clk_nios => tp_refB[0].CLK
In_Clk_nios => tp_refB[1].CLK
In_Clk_nios => tp_refB[2].CLK
In_Clk_nios => tp_refB[3].CLK
In_Clk_nios => tp_refB[4].CLK
In_Clk_nios => tp_refB[5].CLK
In_Clk_nios => tp_refB[6].CLK
In_Clk_nios => tp_refB[7].CLK
In_Clk_nios => tp_refB[8].CLK
In_Clk_nios => tp_refB[9].CLK
In_Clk_nios => tp_refB[10].CLK
In_Clk_nios => tp_refB[11].CLK
In_Clk_nios => tp_refB[12].CLK
In_Clk_nios => tp_refB[13].CLK
In_Clk_nios => tp_refB[14].CLK
In_Clk_nios => tp_refB[15].CLK
In_Clk_nios => tp_refB[16].CLK
In_Clk_nios => tp_refB[17].CLK
In_Clk_nios => tp_refB[18].CLK
In_Clk_nios => tp_refB[19].CLK
In_Clk_nios => tp_refB[20].CLK
In_Clk_nios => tp_refB[21].CLK
In_Clk_nios => tp_refB[22].CLK
In_Clk_nios => tp_refB[23].CLK
In_Clk_nios => tp_refB[24].CLK
In_Clk_nios => tp_refB[25].CLK
In_Clk_nios => tp_refB[26].CLK
In_Clk_nios => tp_refB[27].CLK
In_Clk_nios => tp_refB[28].CLK
In_Clk_nios => tp_refB[29].CLK
In_Clk_nios => tp_refB[30].CLK
In_Clk_nios => tp_refA[0].CLK
In_Clk_nios => tp_refA[1].CLK
In_Clk_nios => tp_refA[2].CLK
In_Clk_nios => tp_refA[3].CLK
In_Clk_nios => tp_refA[4].CLK
In_Clk_nios => tp_refA[5].CLK
In_Clk_nios => tp_refA[6].CLK
In_Clk_nios => tp_refA[7].CLK
In_Clk_nios => tp_refA[8].CLK
In_Clk_nios => tp_refA[9].CLK
In_Clk_nios => tp_refA[10].CLK
In_Clk_nios => tp_refA[11].CLK
In_Clk_nios => tp_refA[12].CLK
In_Clk_nios => tp_refA[13].CLK
In_Clk_nios => tp_refA[14].CLK
In_Clk_nios => tp_refA[15].CLK
In_Clk_nios => tp_refA[16].CLK
In_Clk_nios => tp_refA[17].CLK
In_Clk_nios => tp_refA[18].CLK
In_Clk_nios => tp_refA[19].CLK
In_Clk_nios => tp_refA[20].CLK
In_Clk_nios => tp_refA[21].CLK
In_Clk_nios => tp_refA[22].CLK
In_Clk_nios => tp_refA[23].CLK
In_Clk_nios => tp_refA[24].CLK
In_Clk_nios => tp_refA[25].CLK
In_Clk_nios => tp_refA[26].CLK
In_Clk_nios => tp_refA[27].CLK
In_Clk_nios => tp_refA[28].CLK
In_Clk_nios => tp_refA[29].CLK
In_Clk_nios => tp_refA[30].CLK
In_Clk_nios => cas[0].CLK
In_Clk_nios => cas[1].CLK
In_Clk_nios => cas[2].CLK
In_Clk_nios => cas[3].CLK
In_Clk_nios => cas[4].CLK
In_Clk_nios => cas[5].CLK
In_Clk_nios => cas[6].CLK
In_Clk_nios => cas[7].CLK
In_Clk_nios => cas[8].CLK
In_Clk_nios => cas[9].CLK
In_Clk_nios => cas[10].CLK
In_Clk_nios => cas[11].CLK
In_Clk_nios => cas[12].CLK
In_Clk_nios => cas[13].CLK
In_Clk_nios => cas[14].CLK
In_Clk_nios => cas[15].CLK
In_Clk_nios => cas[16].CLK
In_Clk_nios => cas[17].CLK
In_Clk_nios => cas[18].CLK
In_Clk_nios => cas[19].CLK
In_Clk_nios => cas[20].CLK
In_Clk_nios => cas[21].CLK
In_Clk_nios => cas[22].CLK
In_Clk_nios => cas[23].CLK
In_Clk_nios => cas[24].CLK
In_Clk_nios => cas[25].CLK
In_Clk_nios => cas[26].CLK
In_Clk_nios => cas[27].CLK
In_Clk_nios => cas[28].CLK
In_Clk_nios => cas[29].CLK
In_Clk_nios => cas[30].CLK
In_Clk_nios => fbk[0].CLK
In_Clk_nios => fbk[1].CLK
In_Clk_nios => fbk[2].CLK
In_Clk_nios => fbk[3].CLK
In_Clk_nios => fbk[4].CLK
In_Clk_nios => fbk[5].CLK
In_Clk_nios => fbk[6].CLK
In_Clk_nios => fbk[7].CLK
In_Clk_nios => fbk[8].CLK
In_Clk_nios => fbk[9].CLK
In_Clk_nios => fbk[10].CLK
In_Clk_nios => fbk[11].CLK
In_Clk_nios => fbk[12].CLK
In_Clk_nios => fbk[13].CLK
In_Clk_nios => fbk[14].CLK
In_Clk_nios => fbk[15].CLK
In_Clk_nios => fbk[16].CLK
In_Clk_nios => fbk[17].CLK
In_Clk_nios => fbk[18].CLK
In_Clk_nios => fbk[19].CLK
In_Clk_nios => fbk[20].CLK
In_Clk_nios => fbk[21].CLK
In_Clk_nios => fbk[22].CLK
In_Clk_nios => fbk[23].CLK
In_Clk_nios => fbk[24].CLK
In_Clk_nios => fbk[25].CLK
In_Clk_nios => fbk[26].CLK
In_Clk_nios => fbk[27].CLK
In_Clk_nios => fbk[28].CLK
In_Clk_nios => fbk[29].CLK
In_Clk_nios => fbk[30].CLK
In_Clk_nios => tp_ref[0].CLK
In_Clk_nios => tp_ref[1].CLK
In_Clk_nios => tp_ref[2].CLK
In_Clk_nios => tp_ref[3].CLK
In_Clk_nios => tp_ref[4].CLK
In_Clk_nios => tp_ref[5].CLK
In_Clk_nios => tp_ref[6].CLK
In_Clk_nios => tp_ref[7].CLK
In_Clk_nios => tp_ref[8].CLK
In_Clk_nios => tp_ref[9].CLK
In_Clk_nios => tp_ref[10].CLK
In_Clk_nios => tp_ref[11].CLK
In_Clk_nios => tp_ref[12].CLK
In_Clk_nios => tp_ref[13].CLK
In_Clk_nios => tp_ref[14].CLK
In_Clk_nios => tp_ref[15].CLK
In_Clk_nios => tp_ref[16].CLK
In_Clk_nios => tp_ref[17].CLK
In_Clk_nios => tp_ref[18].CLK
In_Clk_nios => tp_ref[19].CLK
In_Clk_nios => tp_ref[20].CLK
In_Clk_nios => tp_ref[21].CLK
In_Clk_nios => tp_ref[22].CLK
In_Clk_nios => tp_ref[23].CLK
In_Clk_nios => tp_ref[24].CLK
In_Clk_nios => tp_ref[25].CLK
In_Clk_nios => tp_ref[26].CLK
In_Clk_nios => tp_ref[27].CLK
In_Clk_nios => tp_ref[28].CLK
In_Clk_nios => tp_ref[29].CLK
In_Clk_nios => tp_ref[30].CLK
In_Clk_nios => gnd[0].CLK
In_Clk_nios => gnd[1].CLK
In_Clk_nios => gnd[2].CLK
In_Clk_nios => gnd[3].CLK
In_Clk_nios => gnd[4].CLK
In_Clk_nios => gnd[5].CLK
In_Clk_nios => gnd[6].CLK
In_Clk_nios => gnd[7].CLK
In_Clk_nios => gnd[8].CLK
In_Clk_nios => gnd[9].CLK
In_Clk_nios => gnd[10].CLK
In_Clk_nios => gnd[11].CLK
In_Clk_nios => gnd[12].CLK
In_Clk_nios => gnd[13].CLK
In_Clk_nios => gnd[14].CLK
In_Clk_nios => gnd[15].CLK
In_Clk_nios => gnd[16].CLK
In_Clk_nios => gnd[17].CLK
In_Clk_nios => gnd[18].CLK
In_Clk_nios => gnd[19].CLK
In_Clk_nios => gnd[20].CLK
In_Clk_nios => gnd[21].CLK
In_Clk_nios => gnd[22].CLK
In_Clk_nios => gnd[23].CLK
In_Clk_nios => gnd[24].CLK
In_Clk_nios => gnd[25].CLK
In_Clk_nios => gnd[26].CLK
In_Clk_nios => gnd[27].CLK
In_Clk_nios => gnd[28].CLK
In_Clk_nios => gnd[29].CLK
In_Clk_nios => gnd[30].CLK
In_Clk_nios => rpz[0].CLK
In_Clk_nios => rpz[1].CLK
In_Clk_nios => rpz[2].CLK
In_Clk_nios => rpz[3].CLK
In_Clk_nios => rpz[4].CLK
In_Clk_nios => rpz[5].CLK
In_Clk_nios => rpz[6].CLK
In_Clk_nios => rpz[7].CLK
In_Clk_nios => rpz[8].CLK
In_Clk_nios => rpz[9].CLK
In_Clk_nios => rpz[10].CLK
In_Clk_nios => rpz[11].CLK
In_Clk_nios => rpz[12].CLK
In_Clk_nios => rpz[13].CLK
In_Clk_nios => rpz[14].CLK
In_Clk_nios => rpz[15].CLK
In_Clk_nios => rpz[16].CLK
In_Clk_nios => rpz[17].CLK
In_Clk_nios => rpz[18].CLK
In_Clk_nios => rpz[19].CLK
In_Clk_nios => rpz[20].CLK
In_Clk_nios => rpz[21].CLK
In_Clk_nios => rpz[22].CLK
In_Clk_nios => rpz[23].CLK
In_Clk_nios => rpz[24].CLK
In_Clk_nios => rpz[25].CLK
In_Clk_nios => rpz[26].CLK
In_Clk_nios => rpz[27].CLK
In_Clk_nios => rpz[28].CLK
In_Clk_nios => rpz[29].CLK
In_Clk_nios => rpz[30].CLK
In_Clk_nios => tp_buffer_Out[0].CLK
In_Clk_nios => tp_buffer_Out[1].CLK
In_Clk_nios => tp_buffer_Out[2].CLK
In_Clk_nios => tp_buffer_Out[3].CLK
In_Clk_nios => tp_buffer_Out[4].CLK
In_Clk_nios => tp_buffer_Out[5].CLK
In_Clk_nios => tp_buffer_Out[6].CLK
In_Clk_nios => tp_buffer_Out[7].CLK
In_Clk_nios => tp_buffer_Out[8].CLK
In_Clk_nios => tp_buffer_Out[9].CLK
In_Clk_nios => tp_buffer_Out[10].CLK
In_Clk_nios => tp_buffer_Out[11].CLK
In_Clk_nios => tp_buffer_Out[12].CLK
In_Clk_nios => tp_buffer_Out[13].CLK
In_Clk_nios => tp_buffer_Out[14].CLK
In_Clk_nios => tp_buffer_Out[15].CLK
In_Clk_nios => tp_buffer_Out[16].CLK
In_Clk_nios => tp_buffer_Out[17].CLK
In_Clk_nios => tp_buffer_Out[18].CLK
In_Clk_nios => tp_buffer_Out[19].CLK
In_Clk_nios => tp_buffer_Out[20].CLK
In_Clk_nios => tp_buffer_Out[21].CLK
In_Clk_nios => tp_buffer_Out[22].CLK
In_Clk_nios => tp_buffer_Out[23].CLK
In_Clk_nios => tp_buffer_Out[24].CLK
In_Clk_nios => tp_buffer_Out[25].CLK
In_Clk_nios => tp_buffer_Out[26].CLK
In_Clk_nios => tp_buffer_Out[27].CLK
In_Clk_nios => tp_buffer_Out[28].CLK
In_Clk_nios => tp_buffer_Out[29].CLK
In_Clk_nios => tp_buffer_Out[30].CLK
In_Clk_nios => tp_buffer_In[0].CLK
In_Clk_nios => tp_buffer_In[1].CLK
In_Clk_nios => tp_buffer_In[2].CLK
In_Clk_nios => tp_buffer_In[3].CLK
In_Clk_nios => tp_buffer_In[4].CLK
In_Clk_nios => tp_buffer_In[5].CLK
In_Clk_nios => tp_buffer_In[6].CLK
In_Clk_nios => tp_buffer_In[7].CLK
In_Clk_nios => tp_buffer_In[8].CLK
In_Clk_nios => tp_buffer_In[9].CLK
In_Clk_nios => tp_buffer_In[10].CLK
In_Clk_nios => tp_buffer_In[11].CLK
In_Clk_nios => tp_buffer_In[12].CLK
In_Clk_nios => tp_buffer_In[13].CLK
In_Clk_nios => tp_buffer_In[14].CLK
In_Clk_nios => tp_buffer_In[15].CLK
In_Clk_nios => tp_buffer_In[16].CLK
In_Clk_nios => tp_buffer_In[17].CLK
In_Clk_nios => tp_buffer_In[18].CLK
In_Clk_nios => tp_buffer_In[19].CLK
In_Clk_nios => tp_buffer_In[20].CLK
In_Clk_nios => tp_buffer_In[21].CLK
In_Clk_nios => tp_buffer_In[22].CLK
In_Clk_nios => tp_buffer_In[23].CLK
In_Clk_nios => tp_buffer_In[24].CLK
In_Clk_nios => tp_buffer_In[25].CLK
In_Clk_nios => tp_buffer_In[26].CLK
In_Clk_nios => tp_buffer_In[27].CLK
In_Clk_nios => tp_buffer_In[28].CLK
In_Clk_nios => tp_buffer_In[29].CLK
In_Clk_nios => tp_buffer_In[30].CLK
In_Clk_nios => delay[0].CLK
In_Clk_nios => delay[1].CLK
In_Clk_nios => delay[2].CLK
In_Clk_nios => delay[3].CLK
In_Clk_nios => delay[4].CLK
In_Clk_nios => delay[5].CLK
In_Clk_nios => delay[6].CLK
In_Clk_nios => delay[7].CLK
In_Clk_nios => delay[8].CLK
In_Clk_nios => delay[9].CLK
In_Clk_nios => delay[10].CLK
In_Clk_nios => delay[11].CLK
In_Clk_nios => delay[12].CLK
In_Clk_nios => delay[13].CLK
In_Clk_nios => delay[14].CLK
In_Clk_nios => delay[15].CLK
In_Clk_nios => delay[16].CLK
In_Clk_nios => delay[17].CLK
In_Clk_nios => delay[18].CLK
In_Clk_nios => delay[19].CLK
In_Clk_nios => delay[20].CLK
In_Clk_nios => delay[21].CLK
In_Clk_nios => delay[22].CLK
In_Clk_nios => delay[23].CLK
In_Clk_nios => delay[24].CLK
In_Clk_nios => delay[25].CLK
In_Clk_nios => delay[26].CLK
In_Clk_nios => delay[27].CLK
In_Clk_nios => delay[28].CLK
In_Clk_nios => delay[29].CLK
In_Clk_nios => delay[30].CLK
In_Clk_nios => dac_discH[0].CLK
In_Clk_nios => dac_discH[1].CLK
In_Clk_nios => dac_discH[2].CLK
In_Clk_nios => dac_discH[3].CLK
In_Clk_nios => dac_discH[4].CLK
In_Clk_nios => dac_discH[5].CLK
In_Clk_nios => dac_discH[6].CLK
In_Clk_nios => dac_discH[7].CLK
In_Clk_nios => dac_discH[8].CLK
In_Clk_nios => dac_discH[9].CLK
In_Clk_nios => dac_discH[10].CLK
In_Clk_nios => dac_discH[11].CLK
In_Clk_nios => dac_discH[12].CLK
In_Clk_nios => dac_discH[13].CLK
In_Clk_nios => dac_discH[14].CLK
In_Clk_nios => dac_discH[15].CLK
In_Clk_nios => dac_discH[16].CLK
In_Clk_nios => dac_discH[17].CLK
In_Clk_nios => dac_discH[18].CLK
In_Clk_nios => dac_discH[19].CLK
In_Clk_nios => dac_discH[20].CLK
In_Clk_nios => dac_discH[21].CLK
In_Clk_nios => dac_discH[22].CLK
In_Clk_nios => dac_discH[23].CLK
In_Clk_nios => dac_discH[24].CLK
In_Clk_nios => dac_discH[25].CLK
In_Clk_nios => dac_discH[26].CLK
In_Clk_nios => dac_discH[27].CLK
In_Clk_nios => dac_discH[28].CLK
In_Clk_nios => dac_discH[29].CLK
In_Clk_nios => dac_discH[30].CLK
In_Clk_nios => dac_test[0].CLK
In_Clk_nios => dac_test[1].CLK
In_Clk_nios => dac_test[2].CLK
In_Clk_nios => dac_test[3].CLK
In_Clk_nios => dac_test[4].CLK
In_Clk_nios => dac_test[5].CLK
In_Clk_nios => dac_test[6].CLK
In_Clk_nios => dac_test[7].CLK
In_Clk_nios => dac_test[8].CLK
In_Clk_nios => dac_test[9].CLK
In_Clk_nios => dac_test[10].CLK
In_Clk_nios => dac_test[11].CLK
In_Clk_nios => dac_test[12].CLK
In_Clk_nios => dac_test[13].CLK
In_Clk_nios => dac_test[14].CLK
In_Clk_nios => dac_test[15].CLK
In_Clk_nios => dac_test[16].CLK
In_Clk_nios => dac_test[17].CLK
In_Clk_nios => dac_test[18].CLK
In_Clk_nios => dac_test[19].CLK
In_Clk_nios => dac_test[20].CLK
In_Clk_nios => dac_test[21].CLK
In_Clk_nios => dac_test[22].CLK
In_Clk_nios => dac_test[23].CLK
In_Clk_nios => dac_test[24].CLK
In_Clk_nios => dac_test[25].CLK
In_Clk_nios => dac_test[26].CLK
In_Clk_nios => dac_test[27].CLK
In_Clk_nios => dac_test[28].CLK
In_Clk_nios => dac_test[29].CLK
In_Clk_nios => dac_test[30].CLK
In_Clk_nios => dac_discL[0].CLK
In_Clk_nios => dac_discL[1].CLK
In_Clk_nios => dac_discL[2].CLK
In_Clk_nios => dac_discL[3].CLK
In_Clk_nios => dac_discL[4].CLK
In_Clk_nios => dac_discL[5].CLK
In_Clk_nios => dac_discL[6].CLK
In_Clk_nios => dac_discL[7].CLK
In_Clk_nios => dac_discL[8].CLK
In_Clk_nios => dac_discL[9].CLK
In_Clk_nios => dac_discL[10].CLK
In_Clk_nios => dac_discL[11].CLK
In_Clk_nios => dac_discL[12].CLK
In_Clk_nios => dac_discL[13].CLK
In_Clk_nios => dac_discL[14].CLK
In_Clk_nios => dac_discL[15].CLK
In_Clk_nios => dac_discL[16].CLK
In_Clk_nios => dac_discL[17].CLK
In_Clk_nios => dac_discL[18].CLK
In_Clk_nios => dac_discL[19].CLK
In_Clk_nios => dac_discL[20].CLK
In_Clk_nios => dac_discL[21].CLK
In_Clk_nios => dac_discL[22].CLK
In_Clk_nios => dac_discL[23].CLK
In_Clk_nios => dac_discL[24].CLK
In_Clk_nios => dac_discL[25].CLK
In_Clk_nios => dac_discL[26].CLK
In_Clk_nios => dac_discL[27].CLK
In_Clk_nios => dac_discL[28].CLK
In_Clk_nios => dac_discL[29].CLK
In_Clk_nios => dac_discL[30].CLK
In_Clk_nios => shaper_test[0].CLK
In_Clk_nios => shaper_test[1].CLK
In_Clk_nios => shaper_test[2].CLK
In_Clk_nios => shaper_test[3].CLK
In_Clk_nios => shaper_test[4].CLK
In_Clk_nios => shaper_test[5].CLK
In_Clk_nios => shaper_test[6].CLK
In_Clk_nios => shaper_test[7].CLK
In_Clk_nios => shaper_test[8].CLK
In_Clk_nios => shaper_test[9].CLK
In_Clk_nios => shaper_test[10].CLK
In_Clk_nios => shaper_test[11].CLK
In_Clk_nios => shaper_test[12].CLK
In_Clk_nios => shaper_test[13].CLK
In_Clk_nios => shaper_test[14].CLK
In_Clk_nios => shaper_test[15].CLK
In_Clk_nios => shaper_test[16].CLK
In_Clk_nios => shaper_test[17].CLK
In_Clk_nios => shaper_test[18].CLK
In_Clk_nios => shaper_test[19].CLK
In_Clk_nios => shaper_test[20].CLK
In_Clk_nios => shaper_test[21].CLK
In_Clk_nios => shaper_test[22].CLK
In_Clk_nios => shaper_test[23].CLK
In_Clk_nios => shaper_test[24].CLK
In_Clk_nios => shaper_test[25].CLK
In_Clk_nios => shaper_test[26].CLK
In_Clk_nios => shaper_test[27].CLK
In_Clk_nios => shaper_test[28].CLK
In_Clk_nios => shaper_test[29].CLK
In_Clk_nios => shaper_test[30].CLK
In_Clk_nios => discLS[0].CLK
In_Clk_nios => discLS[1].CLK
In_Clk_nios => discLS[2].CLK
In_Clk_nios => discLS[3].CLK
In_Clk_nios => discLS[4].CLK
In_Clk_nios => discLS[5].CLK
In_Clk_nios => discLS[6].CLK
In_Clk_nios => discLS[7].CLK
In_Clk_nios => discLS[8].CLK
In_Clk_nios => discLS[9].CLK
In_Clk_nios => discLS[10].CLK
In_Clk_nios => discLS[11].CLK
In_Clk_nios => discLS[12].CLK
In_Clk_nios => discLS[13].CLK
In_Clk_nios => discLS[14].CLK
In_Clk_nios => discLS[15].CLK
In_Clk_nios => discLS[16].CLK
In_Clk_nios => discLS[17].CLK
In_Clk_nios => discLS[18].CLK
In_Clk_nios => discLS[19].CLK
In_Clk_nios => discLS[20].CLK
In_Clk_nios => discLS[21].CLK
In_Clk_nios => discLS[22].CLK
In_Clk_nios => discLS[23].CLK
In_Clk_nios => discLS[24].CLK
In_Clk_nios => discLS[25].CLK
In_Clk_nios => discLS[26].CLK
In_Clk_nios => discLS[27].CLK
In_Clk_nios => discLS[28].CLK
In_Clk_nios => discLS[29].CLK
In_Clk_nios => discLS[30].CLK
In_Clk_nios => disc[0].CLK
In_Clk_nios => disc[1].CLK
In_Clk_nios => disc[2].CLK
In_Clk_nios => disc[3].CLK
In_Clk_nios => disc[4].CLK
In_Clk_nios => disc[5].CLK
In_Clk_nios => disc[6].CLK
In_Clk_nios => disc[7].CLK
In_Clk_nios => disc[8].CLK
In_Clk_nios => disc[9].CLK
In_Clk_nios => disc[10].CLK
In_Clk_nios => disc[11].CLK
In_Clk_nios => disc[12].CLK
In_Clk_nios => disc[13].CLK
In_Clk_nios => disc[14].CLK
In_Clk_nios => disc[15].CLK
In_Clk_nios => disc[16].CLK
In_Clk_nios => disc[17].CLK
In_Clk_nios => disc[18].CLK
In_Clk_nios => disc[19].CLK
In_Clk_nios => disc[20].CLK
In_Clk_nios => disc[21].CLK
In_Clk_nios => disc[22].CLK
In_Clk_nios => disc[23].CLK
In_Clk_nios => disc[24].CLK
In_Clk_nios => disc[25].CLK
In_Clk_nios => disc[26].CLK
In_Clk_nios => disc[27].CLK
In_Clk_nios => disc[28].CLK
In_Clk_nios => disc[29].CLK
In_Clk_nios => disc[30].CLK
In_Clk_nios => shaper[0].CLK
In_Clk_nios => shaper[1].CLK
In_Clk_nios => shaper[2].CLK
In_Clk_nios => shaper[3].CLK
In_Clk_nios => shaper[4].CLK
In_Clk_nios => shaper[5].CLK
In_Clk_nios => shaper[6].CLK
In_Clk_nios => shaper[7].CLK
In_Clk_nios => shaper[8].CLK
In_Clk_nios => shaper[9].CLK
In_Clk_nios => shaper[10].CLK
In_Clk_nios => shaper[11].CLK
In_Clk_nios => shaper[12].CLK
In_Clk_nios => shaper[13].CLK
In_Clk_nios => shaper[14].CLK
In_Clk_nios => shaper[15].CLK
In_Clk_nios => shaper[16].CLK
In_Clk_nios => shaper[17].CLK
In_Clk_nios => shaper[18].CLK
In_Clk_nios => shaper[19].CLK
In_Clk_nios => shaper[20].CLK
In_Clk_nios => shaper[21].CLK
In_Clk_nios => shaper[22].CLK
In_Clk_nios => shaper[23].CLK
In_Clk_nios => shaper[24].CLK
In_Clk_nios => shaper[25].CLK
In_Clk_nios => shaper[26].CLK
In_Clk_nios => shaper[27].CLK
In_Clk_nios => shaper[28].CLK
In_Clk_nios => shaper[29].CLK
In_Clk_nios => shaper[30].CLK
In_Clk_nios => ikrum[0].CLK
In_Clk_nios => ikrum[1].CLK
In_Clk_nios => ikrum[2].CLK
In_Clk_nios => ikrum[3].CLK
In_Clk_nios => ikrum[4].CLK
In_Clk_nios => ikrum[5].CLK
In_Clk_nios => ikrum[6].CLK
In_Clk_nios => ikrum[7].CLK
In_Clk_nios => ikrum[8].CLK
In_Clk_nios => ikrum[9].CLK
In_Clk_nios => ikrum[10].CLK
In_Clk_nios => ikrum[11].CLK
In_Clk_nios => ikrum[12].CLK
In_Clk_nios => ikrum[13].CLK
In_Clk_nios => ikrum[14].CLK
In_Clk_nios => ikrum[15].CLK
In_Clk_nios => ikrum[16].CLK
In_Clk_nios => ikrum[17].CLK
In_Clk_nios => ikrum[18].CLK
In_Clk_nios => ikrum[19].CLK
In_Clk_nios => ikrum[20].CLK
In_Clk_nios => ikrum[21].CLK
In_Clk_nios => ikrum[22].CLK
In_Clk_nios => ikrum[23].CLK
In_Clk_nios => ikrum[24].CLK
In_Clk_nios => ikrum[25].CLK
In_Clk_nios => ikrum[26].CLK
In_Clk_nios => ikrum[27].CLK
In_Clk_nios => ikrum[28].CLK
In_Clk_nios => ikrum[29].CLK
In_Clk_nios => ikrum[30].CLK
In_Clk_nios => preamp[0].CLK
In_Clk_nios => preamp[1].CLK
In_Clk_nios => preamp[2].CLK
In_Clk_nios => preamp[3].CLK
In_Clk_nios => preamp[4].CLK
In_Clk_nios => preamp[5].CLK
In_Clk_nios => preamp[6].CLK
In_Clk_nios => preamp[7].CLK
In_Clk_nios => preamp[8].CLK
In_Clk_nios => preamp[9].CLK
In_Clk_nios => preamp[10].CLK
In_Clk_nios => preamp[11].CLK
In_Clk_nios => preamp[12].CLK
In_Clk_nios => preamp[13].CLK
In_Clk_nios => preamp[14].CLK
In_Clk_nios => preamp[15].CLK
In_Clk_nios => preamp[16].CLK
In_Clk_nios => preamp[17].CLK
In_Clk_nios => preamp[18].CLK
In_Clk_nios => preamp[19].CLK
In_Clk_nios => preamp[20].CLK
In_Clk_nios => preamp[21].CLK
In_Clk_nios => preamp[22].CLK
In_Clk_nios => preamp[23].CLK
In_Clk_nios => preamp[24].CLK
In_Clk_nios => preamp[25].CLK
In_Clk_nios => preamp[26].CLK
In_Clk_nios => preamp[27].CLK
In_Clk_nios => preamp[28].CLK
In_Clk_nios => preamp[29].CLK
In_Clk_nios => preamp[30].CLK
In_Clk_nios => threshold7[0].CLK
In_Clk_nios => threshold7[1].CLK
In_Clk_nios => threshold7[2].CLK
In_Clk_nios => threshold7[3].CLK
In_Clk_nios => threshold7[4].CLK
In_Clk_nios => threshold7[5].CLK
In_Clk_nios => threshold7[6].CLK
In_Clk_nios => threshold7[7].CLK
In_Clk_nios => threshold7[8].CLK
In_Clk_nios => threshold7[9].CLK
In_Clk_nios => threshold7[10].CLK
In_Clk_nios => threshold7[11].CLK
In_Clk_nios => threshold7[12].CLK
In_Clk_nios => threshold7[13].CLK
In_Clk_nios => threshold7[14].CLK
In_Clk_nios => threshold7[15].CLK
In_Clk_nios => threshold7[16].CLK
In_Clk_nios => threshold7[17].CLK
In_Clk_nios => threshold7[18].CLK
In_Clk_nios => threshold7[19].CLK
In_Clk_nios => threshold7[20].CLK
In_Clk_nios => threshold7[21].CLK
In_Clk_nios => threshold7[22].CLK
In_Clk_nios => threshold7[23].CLK
In_Clk_nios => threshold7[24].CLK
In_Clk_nios => threshold7[25].CLK
In_Clk_nios => threshold7[26].CLK
In_Clk_nios => threshold7[27].CLK
In_Clk_nios => threshold7[28].CLK
In_Clk_nios => threshold7[29].CLK
In_Clk_nios => threshold7[30].CLK
In_Clk_nios => threshold6[0].CLK
In_Clk_nios => threshold6[1].CLK
In_Clk_nios => threshold6[2].CLK
In_Clk_nios => threshold6[3].CLK
In_Clk_nios => threshold6[4].CLK
In_Clk_nios => threshold6[5].CLK
In_Clk_nios => threshold6[6].CLK
In_Clk_nios => threshold6[7].CLK
In_Clk_nios => threshold6[8].CLK
In_Clk_nios => threshold6[9].CLK
In_Clk_nios => threshold6[10].CLK
In_Clk_nios => threshold6[11].CLK
In_Clk_nios => threshold6[12].CLK
In_Clk_nios => threshold6[13].CLK
In_Clk_nios => threshold6[14].CLK
In_Clk_nios => threshold6[15].CLK
In_Clk_nios => threshold6[16].CLK
In_Clk_nios => threshold6[17].CLK
In_Clk_nios => threshold6[18].CLK
In_Clk_nios => threshold6[19].CLK
In_Clk_nios => threshold6[20].CLK
In_Clk_nios => threshold6[21].CLK
In_Clk_nios => threshold6[22].CLK
In_Clk_nios => threshold6[23].CLK
In_Clk_nios => threshold6[24].CLK
In_Clk_nios => threshold6[25].CLK
In_Clk_nios => threshold6[26].CLK
In_Clk_nios => threshold6[27].CLK
In_Clk_nios => threshold6[28].CLK
In_Clk_nios => threshold6[29].CLK
In_Clk_nios => threshold6[30].CLK
In_Clk_nios => threshold5[0].CLK
In_Clk_nios => threshold5[1].CLK
In_Clk_nios => threshold5[2].CLK
In_Clk_nios => threshold5[3].CLK
In_Clk_nios => threshold5[4].CLK
In_Clk_nios => threshold5[5].CLK
In_Clk_nios => threshold5[6].CLK
In_Clk_nios => threshold5[7].CLK
In_Clk_nios => threshold5[8].CLK
In_Clk_nios => threshold5[9].CLK
In_Clk_nios => threshold5[10].CLK
In_Clk_nios => threshold5[11].CLK
In_Clk_nios => threshold5[12].CLK
In_Clk_nios => threshold5[13].CLK
In_Clk_nios => threshold5[14].CLK
In_Clk_nios => threshold5[15].CLK
In_Clk_nios => threshold5[16].CLK
In_Clk_nios => threshold5[17].CLK
In_Clk_nios => threshold5[18].CLK
In_Clk_nios => threshold5[19].CLK
In_Clk_nios => threshold5[20].CLK
In_Clk_nios => threshold5[21].CLK
In_Clk_nios => threshold5[22].CLK
In_Clk_nios => threshold5[23].CLK
In_Clk_nios => threshold5[24].CLK
In_Clk_nios => threshold5[25].CLK
In_Clk_nios => threshold5[26].CLK
In_Clk_nios => threshold5[27].CLK
In_Clk_nios => threshold5[28].CLK
In_Clk_nios => threshold5[29].CLK
In_Clk_nios => threshold5[30].CLK
In_Clk_nios => threshold4[0].CLK
In_Clk_nios => threshold4[1].CLK
In_Clk_nios => threshold4[2].CLK
In_Clk_nios => threshold4[3].CLK
In_Clk_nios => threshold4[4].CLK
In_Clk_nios => threshold4[5].CLK
In_Clk_nios => threshold4[6].CLK
In_Clk_nios => threshold4[7].CLK
In_Clk_nios => threshold4[8].CLK
In_Clk_nios => threshold4[9].CLK
In_Clk_nios => threshold4[10].CLK
In_Clk_nios => threshold4[11].CLK
In_Clk_nios => threshold4[12].CLK
In_Clk_nios => threshold4[13].CLK
In_Clk_nios => threshold4[14].CLK
In_Clk_nios => threshold4[15].CLK
In_Clk_nios => threshold4[16].CLK
In_Clk_nios => threshold4[17].CLK
In_Clk_nios => threshold4[18].CLK
In_Clk_nios => threshold4[19].CLK
In_Clk_nios => threshold4[20].CLK
In_Clk_nios => threshold4[21].CLK
In_Clk_nios => threshold4[22].CLK
In_Clk_nios => threshold4[23].CLK
In_Clk_nios => threshold4[24].CLK
In_Clk_nios => threshold4[25].CLK
In_Clk_nios => threshold4[26].CLK
In_Clk_nios => threshold4[27].CLK
In_Clk_nios => threshold4[28].CLK
In_Clk_nios => threshold4[29].CLK
In_Clk_nios => threshold4[30].CLK
In_Clk_nios => threshold3[0].CLK
In_Clk_nios => threshold3[1].CLK
In_Clk_nios => threshold3[2].CLK
In_Clk_nios => threshold3[3].CLK
In_Clk_nios => threshold3[4].CLK
In_Clk_nios => threshold3[5].CLK
In_Clk_nios => threshold3[6].CLK
In_Clk_nios => threshold3[7].CLK
In_Clk_nios => threshold3[8].CLK
In_Clk_nios => threshold3[9].CLK
In_Clk_nios => threshold3[10].CLK
In_Clk_nios => threshold3[11].CLK
In_Clk_nios => threshold3[12].CLK
In_Clk_nios => threshold3[13].CLK
In_Clk_nios => threshold3[14].CLK
In_Clk_nios => threshold3[15].CLK
In_Clk_nios => threshold3[16].CLK
In_Clk_nios => threshold3[17].CLK
In_Clk_nios => threshold3[18].CLK
In_Clk_nios => threshold3[19].CLK
In_Clk_nios => threshold3[20].CLK
In_Clk_nios => threshold3[21].CLK
In_Clk_nios => threshold3[22].CLK
In_Clk_nios => threshold3[23].CLK
In_Clk_nios => threshold3[24].CLK
In_Clk_nios => threshold3[25].CLK
In_Clk_nios => threshold3[26].CLK
In_Clk_nios => threshold3[27].CLK
In_Clk_nios => threshold3[28].CLK
In_Clk_nios => threshold3[29].CLK
In_Clk_nios => threshold3[30].CLK
In_Clk_nios => threshold2[0].CLK
In_Clk_nios => threshold2[1].CLK
In_Clk_nios => threshold2[2].CLK
In_Clk_nios => threshold2[3].CLK
In_Clk_nios => threshold2[4].CLK
In_Clk_nios => threshold2[5].CLK
In_Clk_nios => threshold2[6].CLK
In_Clk_nios => threshold2[7].CLK
In_Clk_nios => threshold2[8].CLK
In_Clk_nios => threshold2[9].CLK
In_Clk_nios => threshold2[10].CLK
In_Clk_nios => threshold2[11].CLK
In_Clk_nios => threshold2[12].CLK
In_Clk_nios => threshold2[13].CLK
In_Clk_nios => threshold2[14].CLK
In_Clk_nios => threshold2[15].CLK
In_Clk_nios => threshold2[16].CLK
In_Clk_nios => threshold2[17].CLK
In_Clk_nios => threshold2[18].CLK
In_Clk_nios => threshold2[19].CLK
In_Clk_nios => threshold2[20].CLK
In_Clk_nios => threshold2[21].CLK
In_Clk_nios => threshold2[22].CLK
In_Clk_nios => threshold2[23].CLK
In_Clk_nios => threshold2[24].CLK
In_Clk_nios => threshold2[25].CLK
In_Clk_nios => threshold2[26].CLK
In_Clk_nios => threshold2[27].CLK
In_Clk_nios => threshold2[28].CLK
In_Clk_nios => threshold2[29].CLK
In_Clk_nios => threshold2[30].CLK
In_Clk_nios => threshold1[0].CLK
In_Clk_nios => threshold1[1].CLK
In_Clk_nios => threshold1[2].CLK
In_Clk_nios => threshold1[3].CLK
In_Clk_nios => threshold1[4].CLK
In_Clk_nios => threshold1[5].CLK
In_Clk_nios => threshold1[6].CLK
In_Clk_nios => threshold1[7].CLK
In_Clk_nios => threshold1[8].CLK
In_Clk_nios => threshold1[9].CLK
In_Clk_nios => threshold1[10].CLK
In_Clk_nios => threshold1[11].CLK
In_Clk_nios => threshold1[12].CLK
In_Clk_nios => threshold1[13].CLK
In_Clk_nios => threshold1[14].CLK
In_Clk_nios => threshold1[15].CLK
In_Clk_nios => threshold1[16].CLK
In_Clk_nios => threshold1[17].CLK
In_Clk_nios => threshold1[18].CLK
In_Clk_nios => threshold1[19].CLK
In_Clk_nios => threshold1[20].CLK
In_Clk_nios => threshold1[21].CLK
In_Clk_nios => threshold1[22].CLK
In_Clk_nios => threshold1[23].CLK
In_Clk_nios => threshold1[24].CLK
In_Clk_nios => threshold1[25].CLK
In_Clk_nios => threshold1[26].CLK
In_Clk_nios => threshold1[27].CLK
In_Clk_nios => threshold1[28].CLK
In_Clk_nios => threshold1[29].CLK
In_Clk_nios => threshold1[30].CLK
In_Clk_nios => threshold0[0].CLK
In_Clk_nios => threshold0[1].CLK
In_Clk_nios => threshold0[2].CLK
In_Clk_nios => threshold0[3].CLK
In_Clk_nios => threshold0[4].CLK
In_Clk_nios => threshold0[5].CLK
In_Clk_nios => threshold0[6].CLK
In_Clk_nios => threshold0[7].CLK
In_Clk_nios => threshold0[8].CLK
In_Clk_nios => threshold0[9].CLK
In_Clk_nios => threshold0[10].CLK
In_Clk_nios => threshold0[11].CLK
In_Clk_nios => threshold0[12].CLK
In_Clk_nios => threshold0[13].CLK
In_Clk_nios => threshold0[14].CLK
In_Clk_nios => threshold0[15].CLK
In_Clk_nios => threshold0[16].CLK
In_Clk_nios => threshold0[17].CLK
In_Clk_nios => threshold0[18].CLK
In_Clk_nios => threshold0[19].CLK
In_Clk_nios => threshold0[20].CLK
In_Clk_nios => threshold0[21].CLK
In_Clk_nios => threshold0[22].CLK
In_Clk_nios => threshold0[23].CLK
In_Clk_nios => threshold0[24].CLK
In_Clk_nios => threshold0[25].CLK
In_Clk_nios => threshold0[26].CLK
In_Clk_nios => threshold0[27].CLK
In_Clk_nios => threshold0[28].CLK
In_Clk_nios => threshold0[29].CLK
In_Clk_nios => threshold0[30].CLK
In_Clk_nios => var_tipo2[0].CLK
In_Clk_nios => var_tipo2[1].CLK
In_Clk_nios => var_tipo2[2].CLK
In_Clk_nios => var_tipo2[3].CLK
In_Clk_nios => var_tipo2[4].CLK
In_Clk_nios => var_tipo2[5].CLK
In_Clk_nios => var_tipo2[6].CLK
In_Clk_nios => var_tipo2[7].CLK
In_Clk_nios => var_tipo[0].CLK
In_Clk_nios => var_tipo[1].CLK
In_Clk_nios => var_tipo[2].CLK
In_Clk_nios => var_tipo[3].CLK
In_Clk_nios => var_tipo[4].CLK
In_Clk_nios => var_tipo[5].CLK
In_Clk_nios => var_tipo[6].CLK
In_Clk_nios => var_tipo[7].CLK
In_Clk_nios => conta_byte[0].CLK
In_Clk_nios => conta_byte[1].CLK
In_Clk_nios => conta_byte[2].CLK
In_Clk_nios => conta_byte[3].CLK
In_Clk_nios => conta_byte[4].CLK
In_Clk_nios => conta_byte[5].CLK
In_Clk_nios => conta_byte[6].CLK
In_Clk_nios => conta_byte[7].CLK
In_En_nios => sig_valid.DATAIN
In_Sync_nios => sig_sinc.DATAIN
In_Data_nios[0] => sig_data[0].DATAIN
In_Data_nios[1] => sig_data[1].DATAIN
In_Data_nios[2] => sig_data[2].DATAIN
In_Data_nios[3] => sig_data[3].DATAIN
In_Data_nios[4] => sig_data[4].DATAIN
In_Data_nios[5] => sig_data[5].DATAIN
In_Data_nios[6] => sig_data[6].DATAIN
In_Data_nios[7] => sig_data[7].DATAIN
Out_Threshold_0[0] <= Out_Threshold_0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[1] <= Out_Threshold_0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[2] <= Out_Threshold_0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[3] <= Out_Threshold_0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[4] <= Out_Threshold_0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[5] <= Out_Threshold_0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[6] <= Out_Threshold_0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[7] <= Out_Threshold_0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_0[8] <= Out_Threshold_0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[0] <= Out_Threshold_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[1] <= Out_Threshold_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[2] <= Out_Threshold_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[3] <= Out_Threshold_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[4] <= Out_Threshold_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[5] <= Out_Threshold_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[6] <= Out_Threshold_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[7] <= Out_Threshold_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_1[8] <= Out_Threshold_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[0] <= Out_Threshold_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[1] <= Out_Threshold_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[2] <= Out_Threshold_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[3] <= Out_Threshold_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[4] <= Out_Threshold_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[5] <= Out_Threshold_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[6] <= Out_Threshold_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[7] <= Out_Threshold_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_2[8] <= Out_Threshold_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[0] <= Out_Threshold_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[1] <= Out_Threshold_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[2] <= Out_Threshold_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[3] <= Out_Threshold_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[4] <= Out_Threshold_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[5] <= Out_Threshold_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[6] <= Out_Threshold_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[7] <= Out_Threshold_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_3[8] <= Out_Threshold_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[0] <= Out_Threshold_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[1] <= Out_Threshold_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[2] <= Out_Threshold_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[3] <= Out_Threshold_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[4] <= Out_Threshold_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[5] <= Out_Threshold_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[6] <= Out_Threshold_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[7] <= Out_Threshold_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_4[8] <= Out_Threshold_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[0] <= Out_Threshold_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[1] <= Out_Threshold_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[2] <= Out_Threshold_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[3] <= Out_Threshold_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[4] <= Out_Threshold_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[5] <= Out_Threshold_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[6] <= Out_Threshold_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[7] <= Out_Threshold_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_5[8] <= Out_Threshold_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[0] <= Out_Threshold_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[1] <= Out_Threshold_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[2] <= Out_Threshold_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[3] <= Out_Threshold_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[4] <= Out_Threshold_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[5] <= Out_Threshold_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[6] <= Out_Threshold_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[7] <= Out_Threshold_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_6[8] <= Out_Threshold_6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[0] <= Out_Threshold_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[1] <= Out_Threshold_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[2] <= Out_Threshold_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[3] <= Out_Threshold_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[4] <= Out_Threshold_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[5] <= Out_Threshold_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[6] <= Out_Threshold_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[7] <= Out_Threshold_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Threshold_7[8] <= Out_Threshold_7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[0] <= Out_Preamp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[1] <= Out_Preamp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[2] <= Out_Preamp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[3] <= Out_Preamp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[4] <= Out_Preamp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[5] <= Out_Preamp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[6] <= Out_Preamp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Preamp[7] <= Out_Preamp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[0] <= Out_Ikrum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[1] <= Out_Ikrum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[2] <= Out_Ikrum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[3] <= Out_Ikrum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[4] <= Out_Ikrum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[5] <= Out_Ikrum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[6] <= Out_Ikrum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Ikrum[7] <= Out_Ikrum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[0] <= Out_Shaper[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[1] <= Out_Shaper[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[2] <= Out_Shaper[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[3] <= Out_Shaper[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[4] <= Out_Shaper[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[5] <= Out_Shaper[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[6] <= Out_Shaper[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper[7] <= Out_Shaper[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[0] <= Out_Disc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[1] <= Out_Disc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[2] <= Out_Disc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[3] <= Out_Disc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[4] <= Out_Disc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[5] <= Out_Disc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[6] <= Out_Disc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Disc[7] <= Out_Disc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[0] <= Out_DiscLS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[1] <= Out_DiscLS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[2] <= Out_DiscLS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[3] <= Out_DiscLS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[4] <= Out_DiscLS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[5] <= Out_DiscLS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[6] <= Out_DiscLS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DiscLS[7] <= Out_DiscLS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[0] <= Out_Shaper_Test[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[1] <= Out_Shaper_Test[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[2] <= Out_Shaper_Test[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[3] <= Out_Shaper_Test[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[4] <= Out_Shaper_Test[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[5] <= Out_Shaper_Test[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[6] <= Out_Shaper_Test[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Shaper_Test[7] <= Out_Shaper_Test[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[0] <= Out_DAC_DiscL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[1] <= Out_DAC_DiscL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[2] <= Out_DAC_DiscL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[3] <= Out_DAC_DiscL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[4] <= Out_DAC_DiscL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[5] <= Out_DAC_DiscL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[6] <= Out_DAC_DiscL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscL[7] <= Out_DAC_DiscL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[0] <= Out_DAC_Test[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[1] <= Out_DAC_Test[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[2] <= Out_DAC_Test[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[3] <= Out_DAC_Test[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[4] <= Out_DAC_Test[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[5] <= Out_DAC_Test[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[6] <= Out_DAC_Test[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_Test[7] <= Out_DAC_Test[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[0] <= Out_DAC_DiscH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[1] <= Out_DAC_DiscH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[2] <= Out_DAC_DiscH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[3] <= Out_DAC_DiscH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[4] <= Out_DAC_DiscH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[5] <= Out_DAC_DiscH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[6] <= Out_DAC_DiscH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_DAC_DiscH[7] <= Out_DAC_DiscH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[0] <= Out_Delay[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[1] <= Out_Delay[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[2] <= Out_Delay[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[3] <= Out_Delay[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[4] <= Out_Delay[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[5] <= Out_Delay[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[6] <= Out_Delay[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Delay[7] <= Out_Delay[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[0] <= Out_TP_Buffer_In[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[1] <= Out_TP_Buffer_In[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[2] <= Out_TP_Buffer_In[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[3] <= Out_TP_Buffer_In[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[4] <= Out_TP_Buffer_In[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[5] <= Out_TP_Buffer_In[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[6] <= Out_TP_Buffer_In[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_In[7] <= Out_TP_Buffer_In[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[0] <= Out_TP_Buffer_Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[1] <= Out_TP_Buffer_Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[2] <= Out_TP_Buffer_Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[3] <= Out_TP_Buffer_Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[4] <= Out_TP_Buffer_Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[5] <= Out_TP_Buffer_Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[6] <= Out_TP_Buffer_Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Buffer_Out[7] <= Out_TP_Buffer_Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[0] <= Out_Rpz[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[1] <= Out_Rpz[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[2] <= Out_Rpz[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[3] <= Out_Rpz[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[4] <= Out_Rpz[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[5] <= Out_Rpz[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[6] <= Out_Rpz[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Rpz[7] <= Out_Rpz[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[0] <= Out_Gnd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[1] <= Out_Gnd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[2] <= Out_Gnd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[3] <= Out_Gnd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[4] <= Out_Gnd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[5] <= Out_Gnd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[6] <= Out_Gnd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Gnd[7] <= Out_Gnd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[0] <= Out_TP_Ref[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[1] <= Out_TP_Ref[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[2] <= Out_TP_Ref[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[3] <= Out_TP_Ref[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[4] <= Out_TP_Ref[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[5] <= Out_TP_Ref[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[6] <= Out_TP_Ref[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_Ref[7] <= Out_TP_Ref[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[0] <= Out_Fbk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[1] <= Out_Fbk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[2] <= Out_Fbk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[3] <= Out_Fbk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[4] <= Out_Fbk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[5] <= Out_Fbk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[6] <= Out_Fbk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Fbk[7] <= Out_Fbk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[0] <= Out_Cas[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[1] <= Out_Cas[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[2] <= Out_Cas[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[3] <= Out_Cas[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[4] <= Out_Cas[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[5] <= Out_Cas[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[6] <= Out_Cas[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Cas[7] <= Out_Cas[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[0] <= Out_TP_RefA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[1] <= Out_TP_RefA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[2] <= Out_TP_RefA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[3] <= Out_TP_RefA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[4] <= Out_TP_RefA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[5] <= Out_TP_RefA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[6] <= Out_TP_RefA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[7] <= Out_TP_RefA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefA[8] <= Out_TP_RefA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[0] <= Out_TP_RefB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[1] <= Out_TP_RefB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[2] <= Out_TP_RefB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[3] <= Out_TP_RefB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[4] <= Out_TP_RefB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[5] <= Out_TP_RefB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[6] <= Out_TP_RefB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[7] <= Out_TP_RefB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_TP_RefB[8] <= Out_TP_RefB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Send_DACS <= Out_Send_DACS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Decoder_IP_TX:u_Decoder_IP_TX
In_Reset => sig_host_ip[0].ACLR
In_Reset => sig_host_ip[1].ACLR
In_Reset => sig_host_ip[2].ACLR
In_Reset => sig_host_ip[3].ACLR
In_Reset => sig_host_ip[4].ACLR
In_Reset => sig_host_ip[5].ACLR
In_Reset => sig_host_ip[6].ACLR
In_Reset => sig_host_ip[7].ACLR
In_Reset => sig_host_ip[8].ACLR
In_Reset => sig_host_ip[9].ACLR
In_Reset => sig_host_ip[10].ACLR
In_Reset => sig_host_ip[11].ACLR
In_Reset => sig_host_ip[12].ACLR
In_Reset => sig_host_ip[13].ACLR
In_Reset => sig_host_ip[14].ACLR
In_Reset => sig_host_ip[15].ACLR
In_Reset => sig_host_ip[16].ACLR
In_Reset => sig_host_ip[17].ACLR
In_Reset => sig_host_ip[18].ACLR
In_Reset => sig_host_ip[19].ACLR
In_Reset => sig_host_ip[20].ACLR
In_Reset => sig_host_ip[21].ACLR
In_Reset => sig_host_ip[22].ACLR
In_Reset => sig_host_ip[23].ACLR
In_Reset => sig_host_ip[24].ACLR
In_Reset => sig_host_ip[25].ACLR
In_Reset => sig_host_ip[26].ACLR
In_Reset => sig_host_ip[27].ACLR
In_Reset => sig_host_ip[28].ACLR
In_Reset => sig_host_ip[29].ACLR
In_Reset => sig_host_ip[30].ACLR
In_Reset => sig_host_ip[31].ACLR
In_Reset => sig_host_mac[0].ACLR
In_Reset => sig_host_mac[1].ACLR
In_Reset => sig_host_mac[2].ACLR
In_Reset => sig_host_mac[3].ACLR
In_Reset => sig_host_mac[4].ACLR
In_Reset => sig_host_mac[5].ACLR
In_Reset => sig_host_mac[6].ACLR
In_Reset => sig_host_mac[7].ACLR
In_Reset => sig_host_mac[8].ACLR
In_Reset => sig_host_mac[9].ACLR
In_Reset => sig_host_mac[10].ACLR
In_Reset => sig_host_mac[11].ACLR
In_Reset => sig_host_mac[12].ACLR
In_Reset => sig_host_mac[13].ACLR
In_Reset => sig_host_mac[14].ACLR
In_Reset => sig_host_mac[15].ACLR
In_Reset => sig_host_mac[16].ACLR
In_Reset => sig_host_mac[17].ACLR
In_Reset => sig_host_mac[18].ACLR
In_Reset => sig_host_mac[19].ACLR
In_Reset => sig_host_mac[20].ACLR
In_Reset => sig_host_mac[21].ACLR
In_Reset => sig_host_mac[22].ACLR
In_Reset => sig_host_mac[23].ACLR
In_Reset => sig_host_mac[24].ACLR
In_Reset => sig_host_mac[25].ACLR
In_Reset => sig_host_mac[26].ACLR
In_Reset => sig_host_mac[27].ACLR
In_Reset => sig_host_mac[28].ACLR
In_Reset => sig_host_mac[29].ACLR
In_Reset => sig_host_mac[30].ACLR
In_Reset => sig_host_mac[31].ACLR
In_Reset => sig_host_mac[32].ACLR
In_Reset => sig_host_mac[33].ACLR
In_Reset => sig_host_mac[34].ACLR
In_Reset => sig_host_mac[35].ACLR
In_Reset => sig_host_mac[36].ACLR
In_Reset => sig_host_mac[37].ACLR
In_Reset => sig_host_mac[38].ACLR
In_Reset => sig_host_mac[39].ACLR
In_Reset => sig_host_mac[40].ACLR
In_Reset => sig_host_mac[41].ACLR
In_Reset => sig_host_mac[42].ACLR
In_Reset => sig_host_mac[43].ACLR
In_Reset => sig_host_mac[44].ACLR
In_Reset => sig_host_mac[45].ACLR
In_Reset => sig_host_mac[46].ACLR
In_Reset => sig_host_mac[47].ACLR
In_Reset => sig_port[0].ACLR
In_Reset => sig_port[1].ACLR
In_Reset => sig_port[2].ACLR
In_Reset => sig_port[3].ACLR
In_Reset => sig_port[4].ACLR
In_Reset => sig_port[5].ACLR
In_Reset => sig_port[6].ACLR
In_Reset => sig_port[7].ACLR
In_Reset => sig_port[8].ACLR
In_Reset => sig_port[9].ACLR
In_Reset => sig_port[10].ACLR
In_Reset => sig_port[11].ACLR
In_Reset => sig_port[12].ACLR
In_Reset => sig_port[13].ACLR
In_Reset => sig_port[14].ACLR
In_Reset => sig_port[15].ACLR
In_Reset => sig_ip[0].ACLR
In_Reset => sig_ip[1].ACLR
In_Reset => sig_ip[2].ACLR
In_Reset => sig_ip[3].ACLR
In_Reset => sig_ip[4].ACLR
In_Reset => sig_ip[5].ACLR
In_Reset => sig_ip[6].ACLR
In_Reset => sig_ip[7].ACLR
In_Reset => sig_ip[8].ACLR
In_Reset => sig_ip[9].ACLR
In_Reset => sig_ip[10].ACLR
In_Reset => sig_ip[11].ACLR
In_Reset => sig_ip[12].ACLR
In_Reset => sig_ip[13].ACLR
In_Reset => sig_ip[14].ACLR
In_Reset => sig_ip[15].ACLR
In_Reset => sig_ip[16].ACLR
In_Reset => sig_ip[17].ACLR
In_Reset => sig_ip[18].ACLR
In_Reset => sig_ip[19].ACLR
In_Reset => sig_ip[20].ACLR
In_Reset => sig_ip[21].ACLR
In_Reset => sig_ip[22].ACLR
In_Reset => sig_ip[23].ACLR
In_Reset => sig_ip[24].ACLR
In_Reset => sig_ip[25].ACLR
In_Reset => sig_ip[26].ACLR
In_Reset => sig_ip[27].ACLR
In_Reset => sig_ip[28].ACLR
In_Reset => sig_ip[29].ACLR
In_Reset => sig_ip[30].ACLR
In_Reset => sig_ip[31].ACLR
In_Reset => sig_mac[0].ACLR
In_Reset => sig_mac[1].ACLR
In_Reset => sig_mac[2].ACLR
In_Reset => sig_mac[3].ACLR
In_Reset => sig_mac[4].ACLR
In_Reset => sig_mac[5].ACLR
In_Reset => sig_mac[6].ACLR
In_Reset => sig_mac[7].ACLR
In_Reset => sig_mac[8].ACLR
In_Reset => sig_mac[9].ACLR
In_Reset => sig_mac[10].ACLR
In_Reset => sig_mac[11].ACLR
In_Reset => sig_mac[12].ACLR
In_Reset => sig_mac[13].ACLR
In_Reset => sig_mac[14].ACLR
In_Reset => sig_mac[15].ACLR
In_Reset => sig_mac[16].ACLR
In_Reset => sig_mac[17].ACLR
In_Reset => sig_mac[18].ACLR
In_Reset => sig_mac[19].ACLR
In_Reset => sig_mac[20].ACLR
In_Reset => sig_mac[21].ACLR
In_Reset => sig_mac[22].ACLR
In_Reset => sig_mac[23].ACLR
In_Reset => sig_mac[24].ACLR
In_Reset => sig_mac[25].ACLR
In_Reset => sig_mac[26].ACLR
In_Reset => sig_mac[27].ACLR
In_Reset => sig_mac[28].ACLR
In_Reset => sig_mac[29].ACLR
In_Reset => sig_mac[30].ACLR
In_Reset => sig_mac[31].ACLR
In_Reset => sig_mac[32].ACLR
In_Reset => sig_mac[33].ACLR
In_Reset => sig_mac[34].ACLR
In_Reset => sig_mac[35].ACLR
In_Reset => sig_mac[36].ACLR
In_Reset => sig_mac[37].ACLR
In_Reset => sig_mac[38].ACLR
In_Reset => sig_mac[39].ACLR
In_Reset => sig_mac[40].ACLR
In_Reset => sig_mac[41].ACLR
In_Reset => sig_mac[42].ACLR
In_Reset => sig_mac[43].ACLR
In_Reset => sig_mac[44].ACLR
In_Reset => sig_mac[45].ACLR
In_Reset => sig_mac[46].ACLR
In_Reset => sig_mac[47].ACLR
In_Reset => sig_data[0].ACLR
In_Reset => sig_data[1].ACLR
In_Reset => sig_data[2].ACLR
In_Reset => sig_data[3].ACLR
In_Reset => sig_data[4].ACLR
In_Reset => sig_data[5].ACLR
In_Reset => sig_data[6].ACLR
In_Reset => sig_data[7].ACLR
In_Reset => sig_sinc.ACLR
In_Reset => sig_valid.ACLR
In_Reset => Out_PORT[0]~reg0.ACLR
In_Reset => Out_PORT[1]~reg0.ACLR
In_Reset => Out_PORT[2]~reg0.ACLR
In_Reset => Out_PORT[3]~reg0.ACLR
In_Reset => Out_PORT[4]~reg0.ACLR
In_Reset => Out_PORT[5]~reg0.ACLR
In_Reset => Out_PORT[6]~reg0.ACLR
In_Reset => Out_PORT[7]~reg0.ACLR
In_Reset => Out_PORT[8]~reg0.ACLR
In_Reset => Out_PORT[9]~reg0.ACLR
In_Reset => Out_PORT[10]~reg0.ACLR
In_Reset => Out_PORT[11]~reg0.ACLR
In_Reset => Out_PORT[12]~reg0.ACLR
In_Reset => Out_PORT[13]~reg0.ACLR
In_Reset => Out_PORT[14]~reg0.ACLR
In_Reset => Out_PORT[15]~reg0.ACLR
In_Reset => Out_IP[0]~reg0.ACLR
In_Reset => Out_IP[1]~reg0.ACLR
In_Reset => Out_IP[2]~reg0.ACLR
In_Reset => Out_IP[3]~reg0.ACLR
In_Reset => Out_IP[4]~reg0.ACLR
In_Reset => Out_IP[5]~reg0.ACLR
In_Reset => Out_IP[6]~reg0.ACLR
In_Reset => Out_IP[7]~reg0.ACLR
In_Reset => Out_IP[8]~reg0.ACLR
In_Reset => Out_IP[9]~reg0.ACLR
In_Reset => Out_IP[10]~reg0.ACLR
In_Reset => Out_IP[11]~reg0.ACLR
In_Reset => Out_IP[12]~reg0.ACLR
In_Reset => Out_IP[13]~reg0.ACLR
In_Reset => Out_IP[14]~reg0.ACLR
In_Reset => Out_IP[15]~reg0.ACLR
In_Reset => Out_IP[16]~reg0.ACLR
In_Reset => Out_IP[17]~reg0.ACLR
In_Reset => Out_IP[18]~reg0.ACLR
In_Reset => Out_IP[19]~reg0.ACLR
In_Reset => Out_IP[20]~reg0.ACLR
In_Reset => Out_IP[21]~reg0.ACLR
In_Reset => Out_IP[22]~reg0.ACLR
In_Reset => Out_IP[23]~reg0.ACLR
In_Reset => Out_IP[24]~reg0.ACLR
In_Reset => Out_IP[25]~reg0.ACLR
In_Reset => Out_IP[26]~reg0.ACLR
In_Reset => Out_IP[27]~reg0.ACLR
In_Reset => Out_IP[28]~reg0.ACLR
In_Reset => Out_IP[29]~reg0.ACLR
In_Reset => Out_IP[30]~reg0.ACLR
In_Reset => Out_IP[31]~reg0.ACLR
In_Reset => Out_MAC[0]~reg0.ACLR
In_Reset => Out_MAC[1]~reg0.ACLR
In_Reset => Out_MAC[2]~reg0.ACLR
In_Reset => Out_MAC[3]~reg0.ACLR
In_Reset => Out_MAC[4]~reg0.ACLR
In_Reset => Out_MAC[5]~reg0.ACLR
In_Reset => Out_MAC[6]~reg0.ACLR
In_Reset => Out_MAC[7]~reg0.ACLR
In_Reset => Out_MAC[8]~reg0.ACLR
In_Reset => Out_MAC[9]~reg0.ACLR
In_Reset => Out_MAC[10]~reg0.ACLR
In_Reset => Out_MAC[11]~reg0.ACLR
In_Reset => Out_MAC[12]~reg0.ACLR
In_Reset => Out_MAC[13]~reg0.ACLR
In_Reset => Out_MAC[14]~reg0.ACLR
In_Reset => Out_MAC[15]~reg0.ACLR
In_Reset => Out_MAC[16]~reg0.ACLR
In_Reset => Out_MAC[17]~reg0.ACLR
In_Reset => Out_MAC[18]~reg0.ACLR
In_Reset => Out_MAC[19]~reg0.ACLR
In_Reset => Out_MAC[20]~reg0.ACLR
In_Reset => Out_MAC[21]~reg0.ACLR
In_Reset => Out_MAC[22]~reg0.ACLR
In_Reset => Out_MAC[23]~reg0.ACLR
In_Reset => Out_MAC[24]~reg0.ACLR
In_Reset => Out_MAC[25]~reg0.ACLR
In_Reset => Out_MAC[26]~reg0.ACLR
In_Reset => Out_MAC[27]~reg0.ACLR
In_Reset => Out_MAC[28]~reg0.ACLR
In_Reset => Out_MAC[29]~reg0.ACLR
In_Reset => Out_MAC[30]~reg0.ACLR
In_Reset => Out_MAC[31]~reg0.ACLR
In_Reset => Out_MAC[32]~reg0.ACLR
In_Reset => Out_MAC[33]~reg0.ACLR
In_Reset => Out_MAC[34]~reg0.ACLR
In_Reset => Out_MAC[35]~reg0.ACLR
In_Reset => Out_MAC[36]~reg0.ACLR
In_Reset => Out_MAC[37]~reg0.ACLR
In_Reset => Out_MAC[38]~reg0.ACLR
In_Reset => Out_MAC[39]~reg0.ACLR
In_Reset => Out_MAC[40]~reg0.ACLR
In_Reset => Out_MAC[41]~reg0.ACLR
In_Reset => Out_MAC[42]~reg0.ACLR
In_Reset => Out_MAC[43]~reg0.ACLR
In_Reset => Out_MAC[44]~reg0.ACLR
In_Reset => Out_MAC[45]~reg0.ACLR
In_Reset => Out_MAC[46]~reg0.ACLR
In_Reset => Out_MAC[47]~reg0.ACLR
In_Reset => var_tipo2[0].ACLR
In_Reset => var_tipo2[1].ACLR
In_Reset => var_tipo2[2].ACLR
In_Reset => var_tipo2[3].ACLR
In_Reset => var_tipo2[4].ACLR
In_Reset => var_tipo2[5].ACLR
In_Reset => var_tipo2[6].ACLR
In_Reset => var_tipo2[7].ACLR
In_Reset => var_tipo[0].ACLR
In_Reset => var_tipo[1].ACLR
In_Reset => var_tipo[2].ACLR
In_Reset => var_tipo[3].ACLR
In_Reset => var_tipo[4].ACLR
In_Reset => var_tipo[5].ACLR
In_Reset => var_tipo[6].ACLR
In_Reset => var_tipo[7].ACLR
In_Reset => var_out_port[0].ACLR
In_Reset => var_out_port[1].ACLR
In_Reset => var_out_port[2].ACLR
In_Reset => var_out_port[3].ACLR
In_Reset => var_out_port[4].ACLR
In_Reset => var_out_port[5].ACLR
In_Reset => var_out_port[6].ACLR
In_Reset => var_out_port[7].ACLR
In_Reset => var_out_port[8].ACLR
In_Reset => var_out_port[9].ACLR
In_Reset => var_out_port[10].ACLR
In_Reset => var_out_port[11].ACLR
In_Reset => var_out_port[12].ACLR
In_Reset => var_out_port[13].ACLR
In_Reset => var_out_port[14].ACLR
In_Reset => var_out_port[15].ACLR
In_Reset => var_out_ip[0].ACLR
In_Reset => var_out_ip[1].ACLR
In_Reset => var_out_ip[2].ACLR
In_Reset => var_out_ip[3].ACLR
In_Reset => var_out_ip[4].ACLR
In_Reset => var_out_ip[5].ACLR
In_Reset => var_out_ip[6].ACLR
In_Reset => var_out_ip[7].ACLR
In_Reset => var_out_mac[0].ACLR
In_Reset => var_out_mac[1].ACLR
In_Reset => var_out_mac[2].ACLR
In_Reset => var_out_mac[3].ACLR
In_Reset => var_out_mac[4].ACLR
In_Reset => var_out_mac[5].ACLR
In_Reset => var_out_mac[6].ACLR
In_Reset => var_out_mac[7].ACLR
In_Reset => conta_byte[0].ACLR
In_Reset => conta_byte[1].ACLR
In_Reset => conta_byte[2].ACLR
In_Reset => conta_byte[3].ACLR
In_Reset => conta_byte[4].ACLR
In_Reset => conta_byte[5].ACLR
In_Reset => conta_byte[6].ACLR
In_Reset => conta_byte[7].ACLR
In_Reset => Out_HOST_MAC[0]~reg0.ENA
In_Reset => var_host_ip[7].ENA
In_Reset => var_host_ip[6].ENA
In_Reset => var_host_ip[5].ENA
In_Reset => var_host_ip[4].ENA
In_Reset => var_host_ip[3].ENA
In_Reset => var_host_ip[2].ENA
In_Reset => var_host_ip[1].ENA
In_Reset => var_host_ip[0].ENA
In_Reset => var_host_mac[7].ENA
In_Reset => var_host_mac[6].ENA
In_Reset => var_host_mac[5].ENA
In_Reset => var_host_mac[4].ENA
In_Reset => var_host_mac[3].ENA
In_Reset => var_host_mac[2].ENA
In_Reset => var_host_mac[1].ENA
In_Reset => var_host_mac[0].ENA
In_Reset => Out_HOST_IP[31]~reg0.ENA
In_Reset => Out_HOST_IP[30]~reg0.ENA
In_Reset => Out_HOST_IP[29]~reg0.ENA
In_Reset => Out_HOST_IP[28]~reg0.ENA
In_Reset => Out_HOST_IP[27]~reg0.ENA
In_Reset => Out_HOST_IP[26]~reg0.ENA
In_Reset => Out_HOST_IP[25]~reg0.ENA
In_Reset => Out_HOST_IP[24]~reg0.ENA
In_Reset => Out_HOST_IP[23]~reg0.ENA
In_Reset => Out_HOST_IP[22]~reg0.ENA
In_Reset => Out_HOST_IP[21]~reg0.ENA
In_Reset => Out_HOST_IP[20]~reg0.ENA
In_Reset => Out_HOST_IP[19]~reg0.ENA
In_Reset => Out_HOST_IP[18]~reg0.ENA
In_Reset => Out_HOST_IP[17]~reg0.ENA
In_Reset => Out_HOST_IP[16]~reg0.ENA
In_Reset => Out_HOST_IP[15]~reg0.ENA
In_Reset => Out_HOST_IP[14]~reg0.ENA
In_Reset => Out_HOST_IP[13]~reg0.ENA
In_Reset => Out_HOST_IP[12]~reg0.ENA
In_Reset => Out_HOST_IP[11]~reg0.ENA
In_Reset => Out_HOST_IP[10]~reg0.ENA
In_Reset => Out_HOST_IP[9]~reg0.ENA
In_Reset => Out_HOST_IP[8]~reg0.ENA
In_Reset => Out_HOST_IP[7]~reg0.ENA
In_Reset => Out_HOST_IP[6]~reg0.ENA
In_Reset => Out_HOST_IP[5]~reg0.ENA
In_Reset => Out_HOST_IP[4]~reg0.ENA
In_Reset => Out_HOST_IP[3]~reg0.ENA
In_Reset => Out_HOST_IP[2]~reg0.ENA
In_Reset => Out_HOST_IP[1]~reg0.ENA
In_Reset => Out_HOST_IP[0]~reg0.ENA
In_Reset => Out_HOST_MAC[47]~reg0.ENA
In_Reset => Out_HOST_MAC[46]~reg0.ENA
In_Reset => Out_HOST_MAC[45]~reg0.ENA
In_Reset => Out_HOST_MAC[44]~reg0.ENA
In_Reset => Out_HOST_MAC[43]~reg0.ENA
In_Reset => Out_HOST_MAC[42]~reg0.ENA
In_Reset => Out_HOST_MAC[41]~reg0.ENA
In_Reset => Out_HOST_MAC[40]~reg0.ENA
In_Reset => Out_HOST_MAC[39]~reg0.ENA
In_Reset => Out_HOST_MAC[38]~reg0.ENA
In_Reset => Out_HOST_MAC[37]~reg0.ENA
In_Reset => Out_HOST_MAC[36]~reg0.ENA
In_Reset => Out_HOST_MAC[35]~reg0.ENA
In_Reset => Out_HOST_MAC[34]~reg0.ENA
In_Reset => Out_HOST_MAC[33]~reg0.ENA
In_Reset => Out_HOST_MAC[32]~reg0.ENA
In_Reset => Out_HOST_MAC[31]~reg0.ENA
In_Reset => Out_HOST_MAC[30]~reg0.ENA
In_Reset => Out_HOST_MAC[29]~reg0.ENA
In_Reset => Out_HOST_MAC[28]~reg0.ENA
In_Reset => Out_HOST_MAC[27]~reg0.ENA
In_Reset => Out_HOST_MAC[26]~reg0.ENA
In_Reset => Out_HOST_MAC[25]~reg0.ENA
In_Reset => Out_HOST_MAC[24]~reg0.ENA
In_Reset => Out_HOST_MAC[23]~reg0.ENA
In_Reset => Out_HOST_MAC[22]~reg0.ENA
In_Reset => Out_HOST_MAC[21]~reg0.ENA
In_Reset => Out_HOST_MAC[20]~reg0.ENA
In_Reset => Out_HOST_MAC[19]~reg0.ENA
In_Reset => Out_HOST_MAC[18]~reg0.ENA
In_Reset => Out_HOST_MAC[17]~reg0.ENA
In_Reset => Out_HOST_MAC[16]~reg0.ENA
In_Reset => Out_HOST_MAC[15]~reg0.ENA
In_Reset => Out_HOST_MAC[14]~reg0.ENA
In_Reset => Out_HOST_MAC[13]~reg0.ENA
In_Reset => Out_HOST_MAC[12]~reg0.ENA
In_Reset => Out_HOST_MAC[11]~reg0.ENA
In_Reset => Out_HOST_MAC[10]~reg0.ENA
In_Reset => Out_HOST_MAC[9]~reg0.ENA
In_Reset => Out_HOST_MAC[8]~reg0.ENA
In_Reset => Out_HOST_MAC[7]~reg0.ENA
In_Reset => Out_HOST_MAC[6]~reg0.ENA
In_Reset => Out_HOST_MAC[5]~reg0.ENA
In_Reset => Out_HOST_MAC[4]~reg0.ENA
In_Reset => Out_HOST_MAC[3]~reg0.ENA
In_Reset => Out_HOST_MAC[2]~reg0.ENA
In_Reset => Out_HOST_MAC[1]~reg0.ENA
In_Clk_nios => Out_HOST_MAC[0]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[1]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[2]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[3]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[4]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[5]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[6]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[7]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[8]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[9]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[10]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[11]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[12]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[13]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[14]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[15]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[16]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[17]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[18]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[19]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[20]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[21]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[22]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[23]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[24]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[25]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[26]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[27]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[28]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[29]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[30]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[31]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[32]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[33]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[34]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[35]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[36]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[37]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[38]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[39]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[40]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[41]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[42]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[43]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[44]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[45]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[46]~reg0.CLK
In_Clk_nios => Out_HOST_MAC[47]~reg0.CLK
In_Clk_nios => Out_HOST_IP[0]~reg0.CLK
In_Clk_nios => Out_HOST_IP[1]~reg0.CLK
In_Clk_nios => Out_HOST_IP[2]~reg0.CLK
In_Clk_nios => Out_HOST_IP[3]~reg0.CLK
In_Clk_nios => Out_HOST_IP[4]~reg0.CLK
In_Clk_nios => Out_HOST_IP[5]~reg0.CLK
In_Clk_nios => Out_HOST_IP[6]~reg0.CLK
In_Clk_nios => Out_HOST_IP[7]~reg0.CLK
In_Clk_nios => Out_HOST_IP[8]~reg0.CLK
In_Clk_nios => Out_HOST_IP[9]~reg0.CLK
In_Clk_nios => Out_HOST_IP[10]~reg0.CLK
In_Clk_nios => Out_HOST_IP[11]~reg0.CLK
In_Clk_nios => Out_HOST_IP[12]~reg0.CLK
In_Clk_nios => Out_HOST_IP[13]~reg0.CLK
In_Clk_nios => Out_HOST_IP[14]~reg0.CLK
In_Clk_nios => Out_HOST_IP[15]~reg0.CLK
In_Clk_nios => Out_HOST_IP[16]~reg0.CLK
In_Clk_nios => Out_HOST_IP[17]~reg0.CLK
In_Clk_nios => Out_HOST_IP[18]~reg0.CLK
In_Clk_nios => Out_HOST_IP[19]~reg0.CLK
In_Clk_nios => Out_HOST_IP[20]~reg0.CLK
In_Clk_nios => Out_HOST_IP[21]~reg0.CLK
In_Clk_nios => Out_HOST_IP[22]~reg0.CLK
In_Clk_nios => Out_HOST_IP[23]~reg0.CLK
In_Clk_nios => Out_HOST_IP[24]~reg0.CLK
In_Clk_nios => Out_HOST_IP[25]~reg0.CLK
In_Clk_nios => Out_HOST_IP[26]~reg0.CLK
In_Clk_nios => Out_HOST_IP[27]~reg0.CLK
In_Clk_nios => Out_HOST_IP[28]~reg0.CLK
In_Clk_nios => Out_HOST_IP[29]~reg0.CLK
In_Clk_nios => Out_HOST_IP[30]~reg0.CLK
In_Clk_nios => Out_HOST_IP[31]~reg0.CLK
In_Clk_nios => sig_host_ip[0].CLK
In_Clk_nios => sig_host_ip[1].CLK
In_Clk_nios => sig_host_ip[2].CLK
In_Clk_nios => sig_host_ip[3].CLK
In_Clk_nios => sig_host_ip[4].CLK
In_Clk_nios => sig_host_ip[5].CLK
In_Clk_nios => sig_host_ip[6].CLK
In_Clk_nios => sig_host_ip[7].CLK
In_Clk_nios => sig_host_ip[8].CLK
In_Clk_nios => sig_host_ip[9].CLK
In_Clk_nios => sig_host_ip[10].CLK
In_Clk_nios => sig_host_ip[11].CLK
In_Clk_nios => sig_host_ip[12].CLK
In_Clk_nios => sig_host_ip[13].CLK
In_Clk_nios => sig_host_ip[14].CLK
In_Clk_nios => sig_host_ip[15].CLK
In_Clk_nios => sig_host_ip[16].CLK
In_Clk_nios => sig_host_ip[17].CLK
In_Clk_nios => sig_host_ip[18].CLK
In_Clk_nios => sig_host_ip[19].CLK
In_Clk_nios => sig_host_ip[20].CLK
In_Clk_nios => sig_host_ip[21].CLK
In_Clk_nios => sig_host_ip[22].CLK
In_Clk_nios => sig_host_ip[23].CLK
In_Clk_nios => sig_host_ip[24].CLK
In_Clk_nios => sig_host_ip[25].CLK
In_Clk_nios => sig_host_ip[26].CLK
In_Clk_nios => sig_host_ip[27].CLK
In_Clk_nios => sig_host_ip[28].CLK
In_Clk_nios => sig_host_ip[29].CLK
In_Clk_nios => sig_host_ip[30].CLK
In_Clk_nios => sig_host_ip[31].CLK
In_Clk_nios => sig_host_mac[0].CLK
In_Clk_nios => sig_host_mac[1].CLK
In_Clk_nios => sig_host_mac[2].CLK
In_Clk_nios => sig_host_mac[3].CLK
In_Clk_nios => sig_host_mac[4].CLK
In_Clk_nios => sig_host_mac[5].CLK
In_Clk_nios => sig_host_mac[6].CLK
In_Clk_nios => sig_host_mac[7].CLK
In_Clk_nios => sig_host_mac[8].CLK
In_Clk_nios => sig_host_mac[9].CLK
In_Clk_nios => sig_host_mac[10].CLK
In_Clk_nios => sig_host_mac[11].CLK
In_Clk_nios => sig_host_mac[12].CLK
In_Clk_nios => sig_host_mac[13].CLK
In_Clk_nios => sig_host_mac[14].CLK
In_Clk_nios => sig_host_mac[15].CLK
In_Clk_nios => sig_host_mac[16].CLK
In_Clk_nios => sig_host_mac[17].CLK
In_Clk_nios => sig_host_mac[18].CLK
In_Clk_nios => sig_host_mac[19].CLK
In_Clk_nios => sig_host_mac[20].CLK
In_Clk_nios => sig_host_mac[21].CLK
In_Clk_nios => sig_host_mac[22].CLK
In_Clk_nios => sig_host_mac[23].CLK
In_Clk_nios => sig_host_mac[24].CLK
In_Clk_nios => sig_host_mac[25].CLK
In_Clk_nios => sig_host_mac[26].CLK
In_Clk_nios => sig_host_mac[27].CLK
In_Clk_nios => sig_host_mac[28].CLK
In_Clk_nios => sig_host_mac[29].CLK
In_Clk_nios => sig_host_mac[30].CLK
In_Clk_nios => sig_host_mac[31].CLK
In_Clk_nios => sig_host_mac[32].CLK
In_Clk_nios => sig_host_mac[33].CLK
In_Clk_nios => sig_host_mac[34].CLK
In_Clk_nios => sig_host_mac[35].CLK
In_Clk_nios => sig_host_mac[36].CLK
In_Clk_nios => sig_host_mac[37].CLK
In_Clk_nios => sig_host_mac[38].CLK
In_Clk_nios => sig_host_mac[39].CLK
In_Clk_nios => sig_host_mac[40].CLK
In_Clk_nios => sig_host_mac[41].CLK
In_Clk_nios => sig_host_mac[42].CLK
In_Clk_nios => sig_host_mac[43].CLK
In_Clk_nios => sig_host_mac[44].CLK
In_Clk_nios => sig_host_mac[45].CLK
In_Clk_nios => sig_host_mac[46].CLK
In_Clk_nios => sig_host_mac[47].CLK
In_Clk_nios => sig_port[0].CLK
In_Clk_nios => sig_port[1].CLK
In_Clk_nios => sig_port[2].CLK
In_Clk_nios => sig_port[3].CLK
In_Clk_nios => sig_port[4].CLK
In_Clk_nios => sig_port[5].CLK
In_Clk_nios => sig_port[6].CLK
In_Clk_nios => sig_port[7].CLK
In_Clk_nios => sig_port[8].CLK
In_Clk_nios => sig_port[9].CLK
In_Clk_nios => sig_port[10].CLK
In_Clk_nios => sig_port[11].CLK
In_Clk_nios => sig_port[12].CLK
In_Clk_nios => sig_port[13].CLK
In_Clk_nios => sig_port[14].CLK
In_Clk_nios => sig_port[15].CLK
In_Clk_nios => sig_ip[0].CLK
In_Clk_nios => sig_ip[1].CLK
In_Clk_nios => sig_ip[2].CLK
In_Clk_nios => sig_ip[3].CLK
In_Clk_nios => sig_ip[4].CLK
In_Clk_nios => sig_ip[5].CLK
In_Clk_nios => sig_ip[6].CLK
In_Clk_nios => sig_ip[7].CLK
In_Clk_nios => sig_ip[8].CLK
In_Clk_nios => sig_ip[9].CLK
In_Clk_nios => sig_ip[10].CLK
In_Clk_nios => sig_ip[11].CLK
In_Clk_nios => sig_ip[12].CLK
In_Clk_nios => sig_ip[13].CLK
In_Clk_nios => sig_ip[14].CLK
In_Clk_nios => sig_ip[15].CLK
In_Clk_nios => sig_ip[16].CLK
In_Clk_nios => sig_ip[17].CLK
In_Clk_nios => sig_ip[18].CLK
In_Clk_nios => sig_ip[19].CLK
In_Clk_nios => sig_ip[20].CLK
In_Clk_nios => sig_ip[21].CLK
In_Clk_nios => sig_ip[22].CLK
In_Clk_nios => sig_ip[23].CLK
In_Clk_nios => sig_ip[24].CLK
In_Clk_nios => sig_ip[25].CLK
In_Clk_nios => sig_ip[26].CLK
In_Clk_nios => sig_ip[27].CLK
In_Clk_nios => sig_ip[28].CLK
In_Clk_nios => sig_ip[29].CLK
In_Clk_nios => sig_ip[30].CLK
In_Clk_nios => sig_ip[31].CLK
In_Clk_nios => sig_mac[0].CLK
In_Clk_nios => sig_mac[1].CLK
In_Clk_nios => sig_mac[2].CLK
In_Clk_nios => sig_mac[3].CLK
In_Clk_nios => sig_mac[4].CLK
In_Clk_nios => sig_mac[5].CLK
In_Clk_nios => sig_mac[6].CLK
In_Clk_nios => sig_mac[7].CLK
In_Clk_nios => sig_mac[8].CLK
In_Clk_nios => sig_mac[9].CLK
In_Clk_nios => sig_mac[10].CLK
In_Clk_nios => sig_mac[11].CLK
In_Clk_nios => sig_mac[12].CLK
In_Clk_nios => sig_mac[13].CLK
In_Clk_nios => sig_mac[14].CLK
In_Clk_nios => sig_mac[15].CLK
In_Clk_nios => sig_mac[16].CLK
In_Clk_nios => sig_mac[17].CLK
In_Clk_nios => sig_mac[18].CLK
In_Clk_nios => sig_mac[19].CLK
In_Clk_nios => sig_mac[20].CLK
In_Clk_nios => sig_mac[21].CLK
In_Clk_nios => sig_mac[22].CLK
In_Clk_nios => sig_mac[23].CLK
In_Clk_nios => sig_mac[24].CLK
In_Clk_nios => sig_mac[25].CLK
In_Clk_nios => sig_mac[26].CLK
In_Clk_nios => sig_mac[27].CLK
In_Clk_nios => sig_mac[28].CLK
In_Clk_nios => sig_mac[29].CLK
In_Clk_nios => sig_mac[30].CLK
In_Clk_nios => sig_mac[31].CLK
In_Clk_nios => sig_mac[32].CLK
In_Clk_nios => sig_mac[33].CLK
In_Clk_nios => sig_mac[34].CLK
In_Clk_nios => sig_mac[35].CLK
In_Clk_nios => sig_mac[36].CLK
In_Clk_nios => sig_mac[37].CLK
In_Clk_nios => sig_mac[38].CLK
In_Clk_nios => sig_mac[39].CLK
In_Clk_nios => sig_mac[40].CLK
In_Clk_nios => sig_mac[41].CLK
In_Clk_nios => sig_mac[42].CLK
In_Clk_nios => sig_mac[43].CLK
In_Clk_nios => sig_mac[44].CLK
In_Clk_nios => sig_mac[45].CLK
In_Clk_nios => sig_mac[46].CLK
In_Clk_nios => sig_mac[47].CLK
In_Clk_nios => sig_data[0].CLK
In_Clk_nios => sig_data[1].CLK
In_Clk_nios => sig_data[2].CLK
In_Clk_nios => sig_data[3].CLK
In_Clk_nios => sig_data[4].CLK
In_Clk_nios => sig_data[5].CLK
In_Clk_nios => sig_data[6].CLK
In_Clk_nios => sig_data[7].CLK
In_Clk_nios => sig_sinc.CLK
In_Clk_nios => sig_valid.CLK
In_Clk_nios => Out_PORT[0]~reg0.CLK
In_Clk_nios => Out_PORT[1]~reg0.CLK
In_Clk_nios => Out_PORT[2]~reg0.CLK
In_Clk_nios => Out_PORT[3]~reg0.CLK
In_Clk_nios => Out_PORT[4]~reg0.CLK
In_Clk_nios => Out_PORT[5]~reg0.CLK
In_Clk_nios => Out_PORT[6]~reg0.CLK
In_Clk_nios => Out_PORT[7]~reg0.CLK
In_Clk_nios => Out_PORT[8]~reg0.CLK
In_Clk_nios => Out_PORT[9]~reg0.CLK
In_Clk_nios => Out_PORT[10]~reg0.CLK
In_Clk_nios => Out_PORT[11]~reg0.CLK
In_Clk_nios => Out_PORT[12]~reg0.CLK
In_Clk_nios => Out_PORT[13]~reg0.CLK
In_Clk_nios => Out_PORT[14]~reg0.CLK
In_Clk_nios => Out_PORT[15]~reg0.CLK
In_Clk_nios => Out_IP[0]~reg0.CLK
In_Clk_nios => Out_IP[1]~reg0.CLK
In_Clk_nios => Out_IP[2]~reg0.CLK
In_Clk_nios => Out_IP[3]~reg0.CLK
In_Clk_nios => Out_IP[4]~reg0.CLK
In_Clk_nios => Out_IP[5]~reg0.CLK
In_Clk_nios => Out_IP[6]~reg0.CLK
In_Clk_nios => Out_IP[7]~reg0.CLK
In_Clk_nios => Out_IP[8]~reg0.CLK
In_Clk_nios => Out_IP[9]~reg0.CLK
In_Clk_nios => Out_IP[10]~reg0.CLK
In_Clk_nios => Out_IP[11]~reg0.CLK
In_Clk_nios => Out_IP[12]~reg0.CLK
In_Clk_nios => Out_IP[13]~reg0.CLK
In_Clk_nios => Out_IP[14]~reg0.CLK
In_Clk_nios => Out_IP[15]~reg0.CLK
In_Clk_nios => Out_IP[16]~reg0.CLK
In_Clk_nios => Out_IP[17]~reg0.CLK
In_Clk_nios => Out_IP[18]~reg0.CLK
In_Clk_nios => Out_IP[19]~reg0.CLK
In_Clk_nios => Out_IP[20]~reg0.CLK
In_Clk_nios => Out_IP[21]~reg0.CLK
In_Clk_nios => Out_IP[22]~reg0.CLK
In_Clk_nios => Out_IP[23]~reg0.CLK
In_Clk_nios => Out_IP[24]~reg0.CLK
In_Clk_nios => Out_IP[25]~reg0.CLK
In_Clk_nios => Out_IP[26]~reg0.CLK
In_Clk_nios => Out_IP[27]~reg0.CLK
In_Clk_nios => Out_IP[28]~reg0.CLK
In_Clk_nios => Out_IP[29]~reg0.CLK
In_Clk_nios => Out_IP[30]~reg0.CLK
In_Clk_nios => Out_IP[31]~reg0.CLK
In_Clk_nios => Out_MAC[0]~reg0.CLK
In_Clk_nios => Out_MAC[1]~reg0.CLK
In_Clk_nios => Out_MAC[2]~reg0.CLK
In_Clk_nios => Out_MAC[3]~reg0.CLK
In_Clk_nios => Out_MAC[4]~reg0.CLK
In_Clk_nios => Out_MAC[5]~reg0.CLK
In_Clk_nios => Out_MAC[6]~reg0.CLK
In_Clk_nios => Out_MAC[7]~reg0.CLK
In_Clk_nios => Out_MAC[8]~reg0.CLK
In_Clk_nios => Out_MAC[9]~reg0.CLK
In_Clk_nios => Out_MAC[10]~reg0.CLK
In_Clk_nios => Out_MAC[11]~reg0.CLK
In_Clk_nios => Out_MAC[12]~reg0.CLK
In_Clk_nios => Out_MAC[13]~reg0.CLK
In_Clk_nios => Out_MAC[14]~reg0.CLK
In_Clk_nios => Out_MAC[15]~reg0.CLK
In_Clk_nios => Out_MAC[16]~reg0.CLK
In_Clk_nios => Out_MAC[17]~reg0.CLK
In_Clk_nios => Out_MAC[18]~reg0.CLK
In_Clk_nios => Out_MAC[19]~reg0.CLK
In_Clk_nios => Out_MAC[20]~reg0.CLK
In_Clk_nios => Out_MAC[21]~reg0.CLK
In_Clk_nios => Out_MAC[22]~reg0.CLK
In_Clk_nios => Out_MAC[23]~reg0.CLK
In_Clk_nios => Out_MAC[24]~reg0.CLK
In_Clk_nios => Out_MAC[25]~reg0.CLK
In_Clk_nios => Out_MAC[26]~reg0.CLK
In_Clk_nios => Out_MAC[27]~reg0.CLK
In_Clk_nios => Out_MAC[28]~reg0.CLK
In_Clk_nios => Out_MAC[29]~reg0.CLK
In_Clk_nios => Out_MAC[30]~reg0.CLK
In_Clk_nios => Out_MAC[31]~reg0.CLK
In_Clk_nios => Out_MAC[32]~reg0.CLK
In_Clk_nios => Out_MAC[33]~reg0.CLK
In_Clk_nios => Out_MAC[34]~reg0.CLK
In_Clk_nios => Out_MAC[35]~reg0.CLK
In_Clk_nios => Out_MAC[36]~reg0.CLK
In_Clk_nios => Out_MAC[37]~reg0.CLK
In_Clk_nios => Out_MAC[38]~reg0.CLK
In_Clk_nios => Out_MAC[39]~reg0.CLK
In_Clk_nios => Out_MAC[40]~reg0.CLK
In_Clk_nios => Out_MAC[41]~reg0.CLK
In_Clk_nios => Out_MAC[42]~reg0.CLK
In_Clk_nios => Out_MAC[43]~reg0.CLK
In_Clk_nios => Out_MAC[44]~reg0.CLK
In_Clk_nios => Out_MAC[45]~reg0.CLK
In_Clk_nios => Out_MAC[46]~reg0.CLK
In_Clk_nios => Out_MAC[47]~reg0.CLK
In_Clk_nios => var_host_mac[0].CLK
In_Clk_nios => var_host_mac[1].CLK
In_Clk_nios => var_host_mac[2].CLK
In_Clk_nios => var_host_mac[3].CLK
In_Clk_nios => var_host_mac[4].CLK
In_Clk_nios => var_host_mac[5].CLK
In_Clk_nios => var_host_mac[6].CLK
In_Clk_nios => var_host_mac[7].CLK
In_Clk_nios => var_host_ip[0].CLK
In_Clk_nios => var_host_ip[1].CLK
In_Clk_nios => var_host_ip[2].CLK
In_Clk_nios => var_host_ip[3].CLK
In_Clk_nios => var_host_ip[4].CLK
In_Clk_nios => var_host_ip[5].CLK
In_Clk_nios => var_host_ip[6].CLK
In_Clk_nios => var_host_ip[7].CLK
In_Clk_nios => var_tipo2[0].CLK
In_Clk_nios => var_tipo2[1].CLK
In_Clk_nios => var_tipo2[2].CLK
In_Clk_nios => var_tipo2[3].CLK
In_Clk_nios => var_tipo2[4].CLK
In_Clk_nios => var_tipo2[5].CLK
In_Clk_nios => var_tipo2[6].CLK
In_Clk_nios => var_tipo2[7].CLK
In_Clk_nios => var_tipo[0].CLK
In_Clk_nios => var_tipo[1].CLK
In_Clk_nios => var_tipo[2].CLK
In_Clk_nios => var_tipo[3].CLK
In_Clk_nios => var_tipo[4].CLK
In_Clk_nios => var_tipo[5].CLK
In_Clk_nios => var_tipo[6].CLK
In_Clk_nios => var_tipo[7].CLK
In_Clk_nios => var_out_port[0].CLK
In_Clk_nios => var_out_port[1].CLK
In_Clk_nios => var_out_port[2].CLK
In_Clk_nios => var_out_port[3].CLK
In_Clk_nios => var_out_port[4].CLK
In_Clk_nios => var_out_port[5].CLK
In_Clk_nios => var_out_port[6].CLK
In_Clk_nios => var_out_port[7].CLK
In_Clk_nios => var_out_port[8].CLK
In_Clk_nios => var_out_port[9].CLK
In_Clk_nios => var_out_port[10].CLK
In_Clk_nios => var_out_port[11].CLK
In_Clk_nios => var_out_port[12].CLK
In_Clk_nios => var_out_port[13].CLK
In_Clk_nios => var_out_port[14].CLK
In_Clk_nios => var_out_port[15].CLK
In_Clk_nios => var_out_ip[0].CLK
In_Clk_nios => var_out_ip[1].CLK
In_Clk_nios => var_out_ip[2].CLK
In_Clk_nios => var_out_ip[3].CLK
In_Clk_nios => var_out_ip[4].CLK
In_Clk_nios => var_out_ip[5].CLK
In_Clk_nios => var_out_ip[6].CLK
In_Clk_nios => var_out_ip[7].CLK
In_Clk_nios => var_out_mac[0].CLK
In_Clk_nios => var_out_mac[1].CLK
In_Clk_nios => var_out_mac[2].CLK
In_Clk_nios => var_out_mac[3].CLK
In_Clk_nios => var_out_mac[4].CLK
In_Clk_nios => var_out_mac[5].CLK
In_Clk_nios => var_out_mac[6].CLK
In_Clk_nios => var_out_mac[7].CLK
In_Clk_nios => conta_byte[0].CLK
In_Clk_nios => conta_byte[1].CLK
In_Clk_nios => conta_byte[2].CLK
In_Clk_nios => conta_byte[3].CLK
In_Clk_nios => conta_byte[4].CLK
In_Clk_nios => conta_byte[5].CLK
In_Clk_nios => conta_byte[6].CLK
In_Clk_nios => conta_byte[7].CLK
In_En_nios => sig_valid.DATAIN
In_Sync_nios => sig_sinc.DATAIN
In_Data_nios[0] => sig_data[0].DATAIN
In_Data_nios[1] => sig_data[1].DATAIN
In_Data_nios[2] => sig_data[2].DATAIN
In_Data_nios[3] => sig_data[3].DATAIN
In_Data_nios[4] => sig_data[4].DATAIN
In_Data_nios[5] => sig_data[5].DATAIN
In_Data_nios[6] => sig_data[6].DATAIN
In_Data_nios[7] => sig_data[7].DATAIN
Out_MAC[0] <= Out_MAC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[1] <= Out_MAC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[2] <= Out_MAC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[3] <= Out_MAC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[4] <= Out_MAC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[5] <= Out_MAC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[6] <= Out_MAC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[7] <= Out_MAC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[8] <= Out_MAC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[9] <= Out_MAC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[10] <= Out_MAC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[11] <= Out_MAC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[12] <= Out_MAC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[13] <= Out_MAC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[14] <= Out_MAC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[15] <= Out_MAC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[16] <= Out_MAC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[17] <= Out_MAC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[18] <= Out_MAC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[19] <= Out_MAC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[20] <= Out_MAC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[21] <= Out_MAC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[22] <= Out_MAC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[23] <= Out_MAC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[24] <= Out_MAC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[25] <= Out_MAC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[26] <= Out_MAC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[27] <= Out_MAC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[28] <= Out_MAC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[29] <= Out_MAC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[30] <= Out_MAC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[31] <= Out_MAC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[32] <= Out_MAC[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[33] <= Out_MAC[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[34] <= Out_MAC[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[35] <= Out_MAC[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[36] <= Out_MAC[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[37] <= Out_MAC[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[38] <= Out_MAC[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[39] <= Out_MAC[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[40] <= Out_MAC[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[41] <= Out_MAC[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[42] <= Out_MAC[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[43] <= Out_MAC[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[44] <= Out_MAC[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[45] <= Out_MAC[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[46] <= Out_MAC[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_MAC[47] <= Out_MAC[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[0] <= Out_IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[1] <= Out_IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[2] <= Out_IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[3] <= Out_IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[4] <= Out_IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[5] <= Out_IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[6] <= Out_IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[7] <= Out_IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[8] <= Out_IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[9] <= Out_IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[10] <= Out_IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[11] <= Out_IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[12] <= Out_IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[13] <= Out_IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[14] <= Out_IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[15] <= Out_IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[16] <= Out_IP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[17] <= Out_IP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[18] <= Out_IP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[19] <= Out_IP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[20] <= Out_IP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[21] <= Out_IP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[22] <= Out_IP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[23] <= Out_IP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[24] <= Out_IP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[25] <= Out_IP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[26] <= Out_IP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[27] <= Out_IP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[28] <= Out_IP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[29] <= Out_IP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[30] <= Out_IP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_IP[31] <= Out_IP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[0] <= Out_PORT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[1] <= Out_PORT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[2] <= Out_PORT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[3] <= Out_PORT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[4] <= Out_PORT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[5] <= Out_PORT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[6] <= Out_PORT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[7] <= Out_PORT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[8] <= Out_PORT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[9] <= Out_PORT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[10] <= Out_PORT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[11] <= Out_PORT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[12] <= Out_PORT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[13] <= Out_PORT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[14] <= Out_PORT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_PORT[15] <= Out_PORT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[0] <= Out_HOST_IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[1] <= Out_HOST_IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[2] <= Out_HOST_IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[3] <= Out_HOST_IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[4] <= Out_HOST_IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[5] <= Out_HOST_IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[6] <= Out_HOST_IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[7] <= Out_HOST_IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[8] <= Out_HOST_IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[9] <= Out_HOST_IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[10] <= Out_HOST_IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[11] <= Out_HOST_IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[12] <= Out_HOST_IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[13] <= Out_HOST_IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[14] <= Out_HOST_IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[15] <= Out_HOST_IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[16] <= Out_HOST_IP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[17] <= Out_HOST_IP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[18] <= Out_HOST_IP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[19] <= Out_HOST_IP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[20] <= Out_HOST_IP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[21] <= Out_HOST_IP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[22] <= Out_HOST_IP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[23] <= Out_HOST_IP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[24] <= Out_HOST_IP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[25] <= Out_HOST_IP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[26] <= Out_HOST_IP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[27] <= Out_HOST_IP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[28] <= Out_HOST_IP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[29] <= Out_HOST_IP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[30] <= Out_HOST_IP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_IP[31] <= Out_HOST_IP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[0] <= Out_HOST_MAC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[1] <= Out_HOST_MAC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[2] <= Out_HOST_MAC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[3] <= Out_HOST_MAC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[4] <= Out_HOST_MAC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[5] <= Out_HOST_MAC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[6] <= Out_HOST_MAC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[7] <= Out_HOST_MAC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[8] <= Out_HOST_MAC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[9] <= Out_HOST_MAC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[10] <= Out_HOST_MAC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[11] <= Out_HOST_MAC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[12] <= Out_HOST_MAC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[13] <= Out_HOST_MAC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[14] <= Out_HOST_MAC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[15] <= Out_HOST_MAC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[16] <= Out_HOST_MAC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[17] <= Out_HOST_MAC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[18] <= Out_HOST_MAC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[19] <= Out_HOST_MAC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[20] <= Out_HOST_MAC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[21] <= Out_HOST_MAC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[22] <= Out_HOST_MAC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[23] <= Out_HOST_MAC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[24] <= Out_HOST_MAC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[25] <= Out_HOST_MAC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[26] <= Out_HOST_MAC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[27] <= Out_HOST_MAC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[28] <= Out_HOST_MAC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[29] <= Out_HOST_MAC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[30] <= Out_HOST_MAC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[31] <= Out_HOST_MAC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[32] <= Out_HOST_MAC[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[33] <= Out_HOST_MAC[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[34] <= Out_HOST_MAC[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[35] <= Out_HOST_MAC[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[36] <= Out_HOST_MAC[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[37] <= Out_HOST_MAC[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[38] <= Out_HOST_MAC[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[39] <= Out_HOST_MAC[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[40] <= Out_HOST_MAC[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[41] <= Out_HOST_MAC[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[42] <= Out_HOST_MAC[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[43] <= Out_HOST_MAC[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[44] <= Out_HOST_MAC[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[45] <= Out_HOST_MAC[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[46] <= Out_HOST_MAC[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_HOST_MAC[47] <= Out_HOST_MAC[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Eth_Share:u_Eth_Share
In_Reset => sig_in_reg_eth_data_linux[0].ACLR
In_Reset => sig_in_reg_eth_data_linux[1].ACLR
In_Reset => sig_in_reg_eth_data_linux[2].ACLR
In_Reset => sig_in_reg_eth_data_linux[3].ACLR
In_Reset => sig_in_reg_eth_valid_linux.ACLR
In_Reset => sig_in_reg_eth_data_mdpx[0].ACLR
In_Reset => sig_in_reg_eth_data_mdpx[1].ACLR
In_Reset => sig_in_reg_eth_data_mdpx[2].ACLR
In_Reset => sig_in_reg_eth_data_mdpx[3].ACLR
In_Reset => sig_in_reg_eth_valid_mdpx.ACLR
In_Reset => Out_Eth_Data[0]~reg0.ACLR
In_Reset => Out_Eth_Data[1]~reg0.ACLR
In_Reset => Out_Eth_Data[2]~reg0.ACLR
In_Reset => Out_Eth_Data[3]~reg0.ACLR
In_Reset => Out_Eth_Valid~reg0.ACLR
In_Clk => sig_in_reg_eth_data_linux[0].CLK
In_Clk => sig_in_reg_eth_data_linux[1].CLK
In_Clk => sig_in_reg_eth_data_linux[2].CLK
In_Clk => sig_in_reg_eth_data_linux[3].CLK
In_Clk => sig_in_reg_eth_valid_linux.CLK
In_Clk => sig_in_reg_eth_data_mdpx[0].CLK
In_Clk => sig_in_reg_eth_data_mdpx[1].CLK
In_Clk => sig_in_reg_eth_data_mdpx[2].CLK
In_Clk => sig_in_reg_eth_data_mdpx[3].CLK
In_Clk => sig_in_reg_eth_valid_mdpx.CLK
In_Clk => Out_Eth_Data[0]~reg0.CLK
In_Clk => Out_Eth_Data[1]~reg0.CLK
In_Clk => Out_Eth_Data[2]~reg0.CLK
In_Clk => Out_Eth_Data[3]~reg0.CLK
In_Clk => Out_Eth_Valid~reg0.CLK
In_Eth_Valid_Medpx => sig_in_reg_eth_valid_mdpx.DATAIN
In_Eth_Data_Medpx[0] => sig_in_reg_eth_data_mdpx[0].DATAIN
In_Eth_Data_Medpx[1] => sig_in_reg_eth_data_mdpx[1].DATAIN
In_Eth_Data_Medpx[2] => sig_in_reg_eth_data_mdpx[2].DATAIN
In_Eth_Data_Medpx[3] => sig_in_reg_eth_data_mdpx[3].DATAIN
In_Eth_Valid_Linux => sig_in_reg_eth_valid_linux.DATAIN
In_Eth_Data_Linux[0] => sig_in_reg_eth_data_linux[0].DATAIN
In_Eth_Data_Linux[1] => sig_in_reg_eth_data_linux[1].DATAIN
In_Eth_Data_Linux[2] => sig_in_reg_eth_data_linux[2].DATAIN
In_Eth_Data_Linux[3] => sig_in_reg_eth_data_linux[3].DATAIN
Out_Eth_Valid <= Out_Eth_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Eth_Data[0] <= Out_Eth_Data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Eth_Data[1] <= Out_Eth_Data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Eth_Data[2] <= Out_Eth_Data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Out_Eth_Data[3] <= Out_Eth_Data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc
clk_125 => clk_125.IN2
ram_aux_full_rate_clk_out <= ram:the_ram.aux_full_rate_clk
ram_aux_half_rate_clk_out <= ram_aux_half_rate_clk_out.DB_MAX_OUTPUT_PORT_TYPE
ram_phy_clk_out <= ram_phy_clk_out.DB_MAX_OUTPUT_PORT_TYPE
reset_n => reset_n_sources.IN1
data0_to_the_epcs_controller => data0_to_the_epcs_controller.IN1
dclk_from_the_epcs_controller <= epcs_controller:the_epcs_controller.dclk
sce_from_the_epcs_controller <= epcs_controller:the_epcs_controller.sce
sdo_from_the_epcs_controller <= epcs_controller:the_epcs_controller.sdo
mcoll_pad_i_to_the_igor_mac => mcoll_pad_i_to_the_igor_mac.IN1
mcrs_pad_i_to_the_igor_mac => mcrs_pad_i_to_the_igor_mac.IN1
md_pad_i_to_the_igor_mac => md_pad_i_to_the_igor_mac.IN1
md_pad_o_from_the_igor_mac <= igor_mac:the_igor_mac.md_pad_o
md_padoe_o_from_the_igor_mac <= igor_mac:the_igor_mac.md_padoe_o
mdc_pad_o_from_the_igor_mac <= igor_mac:the_igor_mac.mdc_pad_o
mrx_clk_pad_i_to_the_igor_mac => mrx_clk_pad_i_to_the_igor_mac.IN1
mrxd_pad_i_to_the_igor_mac[0] => mrxd_pad_i_to_the_igor_mac[0].IN1
mrxd_pad_i_to_the_igor_mac[1] => mrxd_pad_i_to_the_igor_mac[1].IN1
mrxd_pad_i_to_the_igor_mac[2] => mrxd_pad_i_to_the_igor_mac[2].IN1
mrxd_pad_i_to_the_igor_mac[3] => mrxd_pad_i_to_the_igor_mac[3].IN1
mrxdv_pad_i_to_the_igor_mac => mrxdv_pad_i_to_the_igor_mac.IN1
mrxerr_pad_i_to_the_igor_mac => mrxerr_pad_i_to_the_igor_mac.IN1
mtx_clk_pad_i_to_the_igor_mac => mtx_clk_pad_i_to_the_igor_mac.IN1
mtxd_pad_o_from_the_igor_mac[0] <= igor_mac:the_igor_mac.mtxd_pad_o
mtxd_pad_o_from_the_igor_mac[1] <= igor_mac:the_igor_mac.mtxd_pad_o
mtxd_pad_o_from_the_igor_mac[2] <= igor_mac:the_igor_mac.mtxd_pad_o
mtxd_pad_o_from_the_igor_mac[3] <= igor_mac:the_igor_mac.mtxd_pad_o
mtxen_pad_o_from_the_igor_mac <= igor_mac:the_igor_mac.mtxen_pad_o
mtxerr_pad_o_from_the_igor_mac <= igor_mac:the_igor_mac.mtxerr_pad_o
global_reset_n_to_the_ram => global_reset_n_to_the_ram.IN1
local_init_done_from_the_ram <= ram:the_ram.local_init_done
local_refresh_ack_from_the_ram <= ram:the_ram.local_refresh_ack
local_wdata_req_from_the_ram <= ram:the_ram.local_wdata_req
mem_addr_from_the_ram[0] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[1] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[2] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[3] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[4] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[5] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[6] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[7] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[8] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[9] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[10] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[11] <= ram:the_ram.mem_addr
mem_addr_from_the_ram[12] <= ram:the_ram.mem_addr
mem_ba_from_the_ram[0] <= ram:the_ram.mem_ba
mem_ba_from_the_ram[1] <= ram:the_ram.mem_ba
mem_ba_from_the_ram[2] <= ram:the_ram.mem_ba
mem_cas_n_from_the_ram <= ram:the_ram.mem_cas_n
mem_cke_from_the_ram <= ram:the_ram.mem_cke
mem_clk_n_to_and_from_the_ram <> ram:the_ram.mem_clk_n
mem_clk_to_and_from_the_ram <> ram:the_ram.mem_clk
mem_cs_n_from_the_ram <= ram:the_ram.mem_cs_n
mem_dm_from_the_ram[0] <= ram:the_ram.mem_dm
mem_dm_from_the_ram[1] <= ram:the_ram.mem_dm
mem_dq_to_and_from_the_ram[0] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[1] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[2] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[3] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[4] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[5] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[6] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[7] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[8] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[9] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[10] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[11] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[12] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[13] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[14] <> ram:the_ram.mem_dq
mem_dq_to_and_from_the_ram[15] <> ram:the_ram.mem_dq
mem_dqs_to_and_from_the_ram[0] <> ram:the_ram.mem_dqs
mem_dqs_to_and_from_the_ram[1] <> ram:the_ram.mem_dqs
mem_odt_from_the_ram <= ram:the_ram.mem_odt
mem_ras_n_from_the_ram <= ram:the_ram.mem_ras_n
mem_we_n_from_the_ram <= ram:the_ram.mem_we_n
reset_phy_clk_n_from_the_ram <= ram:the_ram.reset_phy_clk_n
MISO_to_the_spi_0 => MISO_to_the_spi_0.IN1
MOSI_from_the_spi_0 <= spi_0:the_spi_0.MOSI
SCLK_from_the_spi_0 <= spi_0:the_spi_0.SCLK
SS_n_from_the_spi_0[0] <= spi_0:the_spi_0.SS_n
SS_n_from_the_spi_0[1] <= spi_0:the_spi_0.SS_n
clock_vhdl_to_the_tx_table => clock_vhdl_to_the_tx_table.IN1
in_Nreset_to_the_tx_table => in_Nreset_to_the_tx_table.IN1
info_out_from_the_tx_table[0] <= tx_table:the_tx_table.info_out
info_out_from_the_tx_table[1] <= tx_table:the_tx_table.info_out
info_out_from_the_tx_table[2] <= tx_table:the_tx_table.info_out
info_out_from_the_tx_table[3] <= tx_table:the_tx_table.info_out
info_out_from_the_tx_table[4] <= tx_table:the_tx_table.info_out
info_out_from_the_tx_table[5] <= tx_table:the_tx_table.info_out
info_out_from_the_tx_table[6] <= tx_table:the_tx_table.info_out
info_out_from_the_tx_table[7] <= tx_table:the_tx_table.info_out
irq_from_the_tx_table <= tx_table:the_tx_table.irq
out_data_from_the_tx_table[0] <= tx_table:the_tx_table.out_data
out_data_from_the_tx_table[1] <= tx_table:the_tx_table.out_data
out_data_from_the_tx_table[2] <= tx_table:the_tx_table.out_data
out_data_from_the_tx_table[3] <= tx_table:the_tx_table.out_data
out_data_from_the_tx_table[4] <= tx_table:the_tx_table.out_data
out_data_from_the_tx_table[5] <= tx_table:the_tx_table.out_data
out_data_from_the_tx_table[6] <= tx_table:the_tx_table.out_data
out_data_from_the_tx_table[7] <= tx_table:the_tx_table.out_data
out_sync_from_the_tx_table <= tx_table:the_tx_table.out_sync
out_valid_from_the_tx_table <= tx_table:the_tx_table.out_valid
rxd_to_the_uart_0 => rxd_to_the_uart_0.IN1
txd_from_the_uart_0 <= uart_0:the_uart_0.txd


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream
Medipix_sopc_burst_0_upstream_readdata[0] => Medipix_sopc_burst_0_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_0_upstream_readdata[1] => Medipix_sopc_burst_0_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_0_upstream_readdata[2] => Medipix_sopc_burst_0_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_0_upstream_readdata[3] => Medipix_sopc_burst_0_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_0_upstream_readdata[4] => Medipix_sopc_burst_0_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_0_upstream_readdata[5] => Medipix_sopc_burst_0_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_0_upstream_readdata[6] => Medipix_sopc_burst_0_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_0_upstream_readdata[7] => Medipix_sopc_burst_0_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_0_upstream_readdata[8] => Medipix_sopc_burst_0_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_0_upstream_readdata[9] => Medipix_sopc_burst_0_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_0_upstream_readdata[10] => Medipix_sopc_burst_0_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_0_upstream_readdata[11] => Medipix_sopc_burst_0_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_0_upstream_readdata[12] => Medipix_sopc_burst_0_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_0_upstream_readdata[13] => Medipix_sopc_burst_0_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_0_upstream_readdata[14] => Medipix_sopc_burst_0_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_0_upstream_readdata[15] => Medipix_sopc_burst_0_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_0_upstream_readdata[16] => Medipix_sopc_burst_0_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_0_upstream_readdata[17] => Medipix_sopc_burst_0_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_0_upstream_readdata[18] => Medipix_sopc_burst_0_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_0_upstream_readdata[19] => Medipix_sopc_burst_0_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_0_upstream_readdata[20] => Medipix_sopc_burst_0_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_0_upstream_readdata[21] => Medipix_sopc_burst_0_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_0_upstream_readdata[22] => Medipix_sopc_burst_0_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_0_upstream_readdata[23] => Medipix_sopc_burst_0_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_0_upstream_readdata[24] => Medipix_sopc_burst_0_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_0_upstream_readdata[25] => Medipix_sopc_burst_0_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_0_upstream_readdata[26] => Medipix_sopc_burst_0_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_0_upstream_readdata[27] => Medipix_sopc_burst_0_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_0_upstream_readdata[28] => Medipix_sopc_burst_0_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_0_upstream_readdata[29] => Medipix_sopc_burst_0_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_0_upstream_readdata[30] => Medipix_sopc_burst_0_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_0_upstream_readdata[31] => Medipix_sopc_burst_0_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_0_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_0_upstream_readdatavalid => Medipix_sopc_burst_0_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_0_upstream_readdatavalid => cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream.DATAIN
Medipix_sopc_burst_0_upstream_waitrequest => Medipix_sopc_burst_0_upstream_waits_for_read.IN1
Medipix_sopc_burst_0_upstream_waitrequest => Medipix_sopc_burst_0_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_instruction_master_address_to_slave[0] => Medipix_sopc_burst_0_upstream_address[0].DATAIN
cpu_linux_instruction_master_address_to_slave[0] => Medipix_sopc_burst_0_upstream_byteaddress[0].DATAIN
cpu_linux_instruction_master_address_to_slave[1] => Medipix_sopc_burst_0_upstream_address[1].DATAIN
cpu_linux_instruction_master_address_to_slave[1] => Medipix_sopc_burst_0_upstream_byteaddress[1].DATAIN
cpu_linux_instruction_master_address_to_slave[2] => Medipix_sopc_burst_0_upstream_address[2].DATAIN
cpu_linux_instruction_master_address_to_slave[2] => Medipix_sopc_burst_0_upstream_byteaddress[2].DATAIN
cpu_linux_instruction_master_address_to_slave[3] => Medipix_sopc_burst_0_upstream_address[3].DATAIN
cpu_linux_instruction_master_address_to_slave[3] => Medipix_sopc_burst_0_upstream_byteaddress[3].DATAIN
cpu_linux_instruction_master_address_to_slave[4] => Medipix_sopc_burst_0_upstream_address[4].DATAIN
cpu_linux_instruction_master_address_to_slave[4] => Medipix_sopc_burst_0_upstream_byteaddress[4].DATAIN
cpu_linux_instruction_master_address_to_slave[5] => Medipix_sopc_burst_0_upstream_address[5].DATAIN
cpu_linux_instruction_master_address_to_slave[5] => Medipix_sopc_burst_0_upstream_byteaddress[5].DATAIN
cpu_linux_instruction_master_address_to_slave[6] => Medipix_sopc_burst_0_upstream_address[6].DATAIN
cpu_linux_instruction_master_address_to_slave[6] => Medipix_sopc_burst_0_upstream_byteaddress[6].DATAIN
cpu_linux_instruction_master_address_to_slave[7] => Medipix_sopc_burst_0_upstream_address[7].DATAIN
cpu_linux_instruction_master_address_to_slave[7] => Medipix_sopc_burst_0_upstream_byteaddress[7].DATAIN
cpu_linux_instruction_master_address_to_slave[8] => Medipix_sopc_burst_0_upstream_address[8].DATAIN
cpu_linux_instruction_master_address_to_slave[8] => Medipix_sopc_burst_0_upstream_byteaddress[8].DATAIN
cpu_linux_instruction_master_address_to_slave[9] => Medipix_sopc_burst_0_upstream_address[9].DATAIN
cpu_linux_instruction_master_address_to_slave[9] => Medipix_sopc_burst_0_upstream_byteaddress[9].DATAIN
cpu_linux_instruction_master_address_to_slave[10] => Medipix_sopc_burst_0_upstream_address[10].DATAIN
cpu_linux_instruction_master_address_to_slave[10] => Medipix_sopc_burst_0_upstream_byteaddress[10].DATAIN
cpu_linux_instruction_master_address_to_slave[11] => Medipix_sopc_burst_0_upstream_byteaddress[11].DATAIN
cpu_linux_instruction_master_address_to_slave[11] => Equal0.IN3
cpu_linux_instruction_master_address_to_slave[12] => Medipix_sopc_burst_0_upstream_byteaddress[12].DATAIN
cpu_linux_instruction_master_address_to_slave[12] => Equal0.IN2
cpu_linux_instruction_master_address_to_slave[13] => Equal0.IN1
cpu_linux_instruction_master_address_to_slave[14] => Equal0.IN16
cpu_linux_instruction_master_address_to_slave[15] => Equal0.IN15
cpu_linux_instruction_master_address_to_slave[16] => Equal0.IN14
cpu_linux_instruction_master_address_to_slave[17] => Equal0.IN13
cpu_linux_instruction_master_address_to_slave[18] => Equal0.IN12
cpu_linux_instruction_master_address_to_slave[19] => Equal0.IN11
cpu_linux_instruction_master_address_to_slave[20] => Equal0.IN10
cpu_linux_instruction_master_address_to_slave[21] => Equal0.IN9
cpu_linux_instruction_master_address_to_slave[22] => Equal0.IN8
cpu_linux_instruction_master_address_to_slave[23] => Equal0.IN7
cpu_linux_instruction_master_address_to_slave[24] => Equal0.IN6
cpu_linux_instruction_master_address_to_slave[25] => Equal0.IN5
cpu_linux_instruction_master_address_to_slave[26] => Equal0.IN4
cpu_linux_instruction_master_address_to_slave[27] => Equal0.IN0
cpu_linux_instruction_master_burstcount[0] => Medipix_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[1] => Medipix_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[2] => Medipix_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[3] => Medipix_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_latency_counter => LessThan0.IN2
cpu_linux_instruction_master_latency_counter => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_0_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_requests_Medipix_sopc_burst_0_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_requests_Medipix_sopc_burst_0_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_0_upstream.IN1
cpu_linux_instruction_master_read => Medipix_sopc_burst_0_upstream_read.IN0
cpu_linux_instruction_master_read => Medipix_sopc_burst_0_upstream_in_a_read_cycle.IN0
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream_shift_register => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_0_upstream.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream_shift_register => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_0_upstream.IN1
reset_n => reset_n.IN2
Medipix_sopc_burst_0_upstream_address[0] <= cpu_linux_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[1] <= cpu_linux_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[2] <= cpu_linux_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[3] <= cpu_linux_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[4] <= cpu_linux_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[5] <= cpu_linux_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[6] <= cpu_linux_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[7] <= cpu_linux_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[8] <= cpu_linux_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[9] <= cpu_linux_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_address[10] <= cpu_linux_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[0] <= cpu_linux_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[1] <= cpu_linux_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[2] <= cpu_linux_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[3] <= cpu_linux_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[4] <= cpu_linux_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[5] <= cpu_linux_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[6] <= cpu_linux_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[7] <= cpu_linux_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[8] <= cpu_linux_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[9] <= cpu_linux_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[10] <= cpu_linux_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[11] <= cpu_linux_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteaddress[12] <= cpu_linux_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_byteenable[0] <= <VCC>
Medipix_sopc_burst_0_upstream_byteenable[1] <= <VCC>
Medipix_sopc_burst_0_upstream_byteenable[2] <= <VCC>
Medipix_sopc_burst_0_upstream_byteenable[3] <= <VCC>
Medipix_sopc_burst_0_upstream_debugaccess <= <GND>
Medipix_sopc_burst_0_upstream_read <= Medipix_sopc_burst_0_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_0_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_0_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_0_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_0_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_0_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_0_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_0_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_0_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_0_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_0_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_0_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_0_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_0_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_0_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_0_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_0_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_0_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_0_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_0_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_0_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_0_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_0_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_0_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_0_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_0_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_0_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_0_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_0_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_0_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_0_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_0_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_0_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_waitrequest_from_sa <= Medipix_sopc_burst_0_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_upstream_write <= <GND>
cpu_linux_instruction_master_granted_Medipix_sopc_burst_0_upstream <= cpu_linux_instruction_master_granted_Medipix_sopc_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_0_upstream <= cpu_linux_instruction_master_granted_Medipix_sopc_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream <= Medipix_sopc_burst_0_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream_shift_register <= rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream.fifo_contains_ones_n
cpu_linux_instruction_master_requests_Medipix_sopc_burst_0_upstream <= cpu_linux_instruction_master_requests_Medipix_sopc_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_0_upstream_end_xfer <= d1_Medipix_sopc_burst_0_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|burstcount_fifo_for_Medipix_sopc_burst_0_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_0_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_upstream_arbitrator:the_Medipix_sopc_burst_0_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_0_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0_downstream_arbitrator:the_Medipix_sopc_burst_0_downstream
Medipix_sopc_burst_0_downstream_address[0] => Medipix_sopc_burst_0_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_0_downstream_address[1] => Medipix_sopc_burst_0_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_0_downstream_address[2] => Medipix_sopc_burst_0_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_0_downstream_address[3] => Medipix_sopc_burst_0_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_0_downstream_address[4] => Medipix_sopc_burst_0_downstream_address_to_slave[4].DATAIN
Medipix_sopc_burst_0_downstream_address[5] => Medipix_sopc_burst_0_downstream_address_to_slave[5].DATAIN
Medipix_sopc_burst_0_downstream_address[6] => Medipix_sopc_burst_0_downstream_address_to_slave[6].DATAIN
Medipix_sopc_burst_0_downstream_address[7] => Medipix_sopc_burst_0_downstream_address_to_slave[7].DATAIN
Medipix_sopc_burst_0_downstream_address[8] => Medipix_sopc_burst_0_downstream_address_to_slave[8].DATAIN
Medipix_sopc_burst_0_downstream_address[9] => Medipix_sopc_burst_0_downstream_address_to_slave[9].DATAIN
Medipix_sopc_burst_0_downstream_address[10] => Medipix_sopc_burst_0_downstream_address_to_slave[10].DATAIN
Medipix_sopc_burst_0_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_granted_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_0_downstream_granted_cpu_linux_jtag_debug_module => Medipix_sopc_burst_0_downstream_read_but_no_slave_selected.IN1
Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN1
Medipix_sopc_burst_0_downstream_read => r_1.IN0
Medipix_sopc_burst_0_downstream_read => p1_Medipix_sopc_burst_0_downstream_latency_counter.IN1
Medipix_sopc_burst_0_downstream_read => r_1.IN1
Medipix_sopc_burst_0_downstream_read_data_valid_cpu_linux_jtag_debug_module => Medipix_sopc_burst_0_downstream_readdatavalid.IN1
Medipix_sopc_burst_0_downstream_requests_cpu_linux_jtag_debug_module => r_1.IN1
Medipix_sopc_burst_0_downstream_write => r_1.IN1
Medipix_sopc_burst_0_downstream_write => r_1.IN1
Medipix_sopc_burst_0_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_writedata[31] => ~NO_FANOUT~
clk => Medipix_sopc_burst_0_downstream_latency_counter~reg0.CLK
clk => Medipix_sopc_burst_0_downstream_read_but_no_slave_selected.CLK
cpu_linux_jtag_debug_module_readdata_from_sa[0] => Medipix_sopc_burst_0_downstream_readdata[0].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[1] => Medipix_sopc_burst_0_downstream_readdata[1].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[2] => Medipix_sopc_burst_0_downstream_readdata[2].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[3] => Medipix_sopc_burst_0_downstream_readdata[3].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[4] => Medipix_sopc_burst_0_downstream_readdata[4].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[5] => Medipix_sopc_burst_0_downstream_readdata[5].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[6] => Medipix_sopc_burst_0_downstream_readdata[6].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[7] => Medipix_sopc_burst_0_downstream_readdata[7].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[8] => Medipix_sopc_burst_0_downstream_readdata[8].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[9] => Medipix_sopc_burst_0_downstream_readdata[9].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[10] => Medipix_sopc_burst_0_downstream_readdata[10].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[11] => Medipix_sopc_burst_0_downstream_readdata[11].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[12] => Medipix_sopc_burst_0_downstream_readdata[12].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[13] => Medipix_sopc_burst_0_downstream_readdata[13].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[14] => Medipix_sopc_burst_0_downstream_readdata[14].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[15] => Medipix_sopc_burst_0_downstream_readdata[15].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[16] => Medipix_sopc_burst_0_downstream_readdata[16].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[17] => Medipix_sopc_burst_0_downstream_readdata[17].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[18] => Medipix_sopc_burst_0_downstream_readdata[18].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[19] => Medipix_sopc_burst_0_downstream_readdata[19].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[20] => Medipix_sopc_burst_0_downstream_readdata[20].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[21] => Medipix_sopc_burst_0_downstream_readdata[21].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[22] => Medipix_sopc_burst_0_downstream_readdata[22].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[23] => Medipix_sopc_burst_0_downstream_readdata[23].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[24] => Medipix_sopc_burst_0_downstream_readdata[24].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[25] => Medipix_sopc_burst_0_downstream_readdata[25].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[26] => Medipix_sopc_burst_0_downstream_readdata[26].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[27] => Medipix_sopc_burst_0_downstream_readdata[27].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[28] => Medipix_sopc_burst_0_downstream_readdata[28].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[29] => Medipix_sopc_burst_0_downstream_readdata[29].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[30] => Medipix_sopc_burst_0_downstream_readdata[30].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[31] => Medipix_sopc_burst_0_downstream_readdata[31].DATAIN
d1_cpu_linux_jtag_debug_module_end_xfer => r_1.IN1
reset_n => Medipix_sopc_burst_0_downstream_reset_n.DATAIN
reset_n => Medipix_sopc_burst_0_downstream_latency_counter~reg0.ACLR
reset_n => Medipix_sopc_burst_0_downstream_read_but_no_slave_selected.ACLR
Medipix_sopc_burst_0_downstream_address_to_slave[0] <= Medipix_sopc_burst_0_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[1] <= Medipix_sopc_burst_0_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[2] <= Medipix_sopc_burst_0_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[3] <= Medipix_sopc_burst_0_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[4] <= Medipix_sopc_burst_0_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[5] <= Medipix_sopc_burst_0_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[6] <= Medipix_sopc_burst_0_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[7] <= Medipix_sopc_burst_0_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[8] <= Medipix_sopc_burst_0_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[9] <= Medipix_sopc_burst_0_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_address_to_slave[10] <= Medipix_sopc_burst_0_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_latency_counter <= Medipix_sopc_burst_0_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[0] <= cpu_linux_jtag_debug_module_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[1] <= cpu_linux_jtag_debug_module_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[2] <= cpu_linux_jtag_debug_module_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[3] <= cpu_linux_jtag_debug_module_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[4] <= cpu_linux_jtag_debug_module_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[5] <= cpu_linux_jtag_debug_module_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[6] <= cpu_linux_jtag_debug_module_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[7] <= cpu_linux_jtag_debug_module_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[8] <= cpu_linux_jtag_debug_module_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[9] <= cpu_linux_jtag_debug_module_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[10] <= cpu_linux_jtag_debug_module_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[11] <= cpu_linux_jtag_debug_module_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[12] <= cpu_linux_jtag_debug_module_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[13] <= cpu_linux_jtag_debug_module_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[14] <= cpu_linux_jtag_debug_module_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[15] <= cpu_linux_jtag_debug_module_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[16] <= cpu_linux_jtag_debug_module_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[17] <= cpu_linux_jtag_debug_module_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[18] <= cpu_linux_jtag_debug_module_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[19] <= cpu_linux_jtag_debug_module_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[20] <= cpu_linux_jtag_debug_module_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[21] <= cpu_linux_jtag_debug_module_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[22] <= cpu_linux_jtag_debug_module_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[23] <= cpu_linux_jtag_debug_module_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[24] <= cpu_linux_jtag_debug_module_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[25] <= cpu_linux_jtag_debug_module_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[26] <= cpu_linux_jtag_debug_module_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[27] <= cpu_linux_jtag_debug_module_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[28] <= cpu_linux_jtag_debug_module_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[29] <= cpu_linux_jtag_debug_module_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[30] <= cpu_linux_jtag_debug_module_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdata[31] <= cpu_linux_jtag_debug_module_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_readdatavalid <= Medipix_sopc_burst_0_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_0:the_Medipix_sopc_burst_0
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => ~NO_FANOUT~
upstream_address[12] => ~NO_FANOUT~
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream
Medipix_sopc_burst_1_upstream_readdata[0] => Medipix_sopc_burst_1_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_1_upstream_readdata[1] => Medipix_sopc_burst_1_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_1_upstream_readdata[2] => Medipix_sopc_burst_1_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_1_upstream_readdata[3] => Medipix_sopc_burst_1_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_1_upstream_readdata[4] => Medipix_sopc_burst_1_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_1_upstream_readdata[5] => Medipix_sopc_burst_1_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_1_upstream_readdata[6] => Medipix_sopc_burst_1_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_1_upstream_readdata[7] => Medipix_sopc_burst_1_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_1_upstream_readdata[8] => Medipix_sopc_burst_1_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_1_upstream_readdata[9] => Medipix_sopc_burst_1_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_1_upstream_readdata[10] => Medipix_sopc_burst_1_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_1_upstream_readdata[11] => Medipix_sopc_burst_1_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_1_upstream_readdata[12] => Medipix_sopc_burst_1_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_1_upstream_readdata[13] => Medipix_sopc_burst_1_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_1_upstream_readdata[14] => Medipix_sopc_burst_1_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_1_upstream_readdata[15] => Medipix_sopc_burst_1_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_1_upstream_readdata[16] => Medipix_sopc_burst_1_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_1_upstream_readdata[17] => Medipix_sopc_burst_1_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_1_upstream_readdata[18] => Medipix_sopc_burst_1_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_1_upstream_readdata[19] => Medipix_sopc_burst_1_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_1_upstream_readdata[20] => Medipix_sopc_burst_1_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_1_upstream_readdata[21] => Medipix_sopc_burst_1_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_1_upstream_readdata[22] => Medipix_sopc_burst_1_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_1_upstream_readdata[23] => Medipix_sopc_burst_1_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_1_upstream_readdata[24] => Medipix_sopc_burst_1_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_1_upstream_readdata[25] => Medipix_sopc_burst_1_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_1_upstream_readdata[26] => Medipix_sopc_burst_1_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_1_upstream_readdata[27] => Medipix_sopc_burst_1_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_1_upstream_readdata[28] => Medipix_sopc_burst_1_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_1_upstream_readdata[29] => Medipix_sopc_burst_1_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_1_upstream_readdata[30] => Medipix_sopc_burst_1_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_1_upstream_readdata[31] => Medipix_sopc_burst_1_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_1_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_1_upstream_readdatavalid => Medipix_sopc_burst_1_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_1_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream.DATAIN
Medipix_sopc_burst_1_upstream_waitrequest => Medipix_sopc_burst_1_upstream_waits_for_read.IN1
Medipix_sopc_burst_1_upstream_waitrequest => Medipix_sopc_burst_1_upstream_waits_for_write.IN1
Medipix_sopc_burst_1_upstream_waitrequest => Medipix_sopc_burst_1_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_1_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_1_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_1_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_1_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_1_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_1_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_1_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_1_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_1_upstream_address[4].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_1_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_1_upstream_address[5].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_1_upstream_byteaddress[5].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_1_upstream_address[6].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_1_upstream_byteaddress[6].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_1_upstream_address[7].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_1_upstream_byteaddress[7].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_1_upstream_address[8].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_1_upstream_byteaddress[8].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_1_upstream_address[9].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_1_upstream_byteaddress[9].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_1_upstream_address[10].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_1_upstream_byteaddress[10].DATAIN
cpu_linux_data_master_address_to_slave[11] => Medipix_sopc_burst_1_upstream_byteaddress[11].DATAIN
cpu_linux_data_master_address_to_slave[11] => Equal0.IN3
cpu_linux_data_master_address_to_slave[12] => Medipix_sopc_burst_1_upstream_byteaddress[12].DATAIN
cpu_linux_data_master_address_to_slave[12] => Equal0.IN2
cpu_linux_data_master_address_to_slave[13] => Equal0.IN1
cpu_linux_data_master_address_to_slave[14] => Equal0.IN16
cpu_linux_data_master_address_to_slave[15] => Equal0.IN15
cpu_linux_data_master_address_to_slave[16] => Equal0.IN14
cpu_linux_data_master_address_to_slave[17] => Equal0.IN13
cpu_linux_data_master_address_to_slave[18] => Equal0.IN12
cpu_linux_data_master_address_to_slave[19] => Equal0.IN11
cpu_linux_data_master_address_to_slave[20] => Equal0.IN10
cpu_linux_data_master_address_to_slave[21] => Equal0.IN9
cpu_linux_data_master_address_to_slave[22] => Equal0.IN8
cpu_linux_data_master_address_to_slave[23] => Equal0.IN7
cpu_linux_data_master_address_to_slave[24] => Equal0.IN6
cpu_linux_data_master_address_to_slave[25] => Equal0.IN5
cpu_linux_data_master_address_to_slave[26] => Equal0.IN4
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_1_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_1_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_1_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_1_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_1_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_1_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => Medipix_sopc_burst_1_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[3] => Medipix_sopc_burst_1_upstream_byteenable.DATAB
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_1_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_1_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_1_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_1_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_1_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_1_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_1_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_1_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_1_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_1_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_1_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_1_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_1_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_1_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_1_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_1_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_1_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_1_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_1_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_1_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_1_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_1_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_1_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => Medipix_sopc_burst_1_upstream_writedata[16].DATAIN
cpu_linux_data_master_writedata[17] => Medipix_sopc_burst_1_upstream_writedata[17].DATAIN
cpu_linux_data_master_writedata[18] => Medipix_sopc_burst_1_upstream_writedata[18].DATAIN
cpu_linux_data_master_writedata[19] => Medipix_sopc_burst_1_upstream_writedata[19].DATAIN
cpu_linux_data_master_writedata[20] => Medipix_sopc_burst_1_upstream_writedata[20].DATAIN
cpu_linux_data_master_writedata[21] => Medipix_sopc_burst_1_upstream_writedata[21].DATAIN
cpu_linux_data_master_writedata[22] => Medipix_sopc_burst_1_upstream_writedata[22].DATAIN
cpu_linux_data_master_writedata[23] => Medipix_sopc_burst_1_upstream_writedata[23].DATAIN
cpu_linux_data_master_writedata[24] => Medipix_sopc_burst_1_upstream_writedata[24].DATAIN
cpu_linux_data_master_writedata[25] => Medipix_sopc_burst_1_upstream_writedata[25].DATAIN
cpu_linux_data_master_writedata[26] => Medipix_sopc_burst_1_upstream_writedata[26].DATAIN
cpu_linux_data_master_writedata[27] => Medipix_sopc_burst_1_upstream_writedata[27].DATAIN
cpu_linux_data_master_writedata[28] => Medipix_sopc_burst_1_upstream_writedata[28].DATAIN
cpu_linux_data_master_writedata[29] => Medipix_sopc_burst_1_upstream_writedata[29].DATAIN
cpu_linux_data_master_writedata[30] => Medipix_sopc_burst_1_upstream_writedata[30].DATAIN
cpu_linux_data_master_writedata[31] => Medipix_sopc_burst_1_upstream_writedata[31].DATAIN
reset_n => reset_n.IN2
Medipix_sopc_burst_1_upstream_address[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_address[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_burstcount[0] <= Medipix_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_burstcount[1] <= Medipix_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_burstcount[2] <= Medipix_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_burstcount[3] <= Medipix_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[11] <= cpu_linux_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteaddress[12] <= cpu_linux_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteenable[0] <= Medipix_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteenable[1] <= Medipix_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteenable[2] <= Medipix_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_byteenable[3] <= Medipix_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_debugaccess <= Medipix_sopc_burst_1_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_read <= Medipix_sopc_burst_1_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_1_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_1_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_1_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_1_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_1_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_1_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_1_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_1_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_1_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_1_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_1_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_1_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_1_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_1_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_1_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_1_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_1_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_1_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_1_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_1_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_1_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_1_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_1_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_1_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_1_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_1_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_1_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_1_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_1_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_1_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_1_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_1_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_waitrequest_from_sa <= Medipix_sopc_burst_1_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_write <= Medipix_sopc_burst_1_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[16] <= cpu_linux_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[17] <= cpu_linux_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[18] <= cpu_linux_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[19] <= cpu_linux_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[20] <= cpu_linux_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[21] <= cpu_linux_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[22] <= cpu_linux_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[23] <= cpu_linux_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[24] <= cpu_linux_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[25] <= cpu_linux_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[26] <= cpu_linux_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[27] <= cpu_linux_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[28] <= cpu_linux_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[29] <= cpu_linux_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[30] <= cpu_linux_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_upstream_writedata[31] <= cpu_linux_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_1_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream <= Medipix_sopc_burst_1_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_1_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_1_upstream_end_xfer <= d1_Medipix_sopc_burst_1_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|burstcount_fifo_for_Medipix_sopc_burst_1_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_1_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_upstream_arbitrator:the_Medipix_sopc_burst_1_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_1_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1_downstream_arbitrator:the_Medipix_sopc_burst_1_downstream
Medipix_sopc_burst_1_downstream_address[0] => Medipix_sopc_burst_1_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_1_downstream_address[1] => Medipix_sopc_burst_1_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_1_downstream_address[2] => Medipix_sopc_burst_1_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_1_downstream_address[3] => Medipix_sopc_burst_1_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_1_downstream_address[4] => Medipix_sopc_burst_1_downstream_address_to_slave[4].DATAIN
Medipix_sopc_burst_1_downstream_address[5] => Medipix_sopc_burst_1_downstream_address_to_slave[5].DATAIN
Medipix_sopc_burst_1_downstream_address[6] => Medipix_sopc_burst_1_downstream_address_to_slave[6].DATAIN
Medipix_sopc_burst_1_downstream_address[7] => Medipix_sopc_burst_1_downstream_address_to_slave[7].DATAIN
Medipix_sopc_burst_1_downstream_address[8] => Medipix_sopc_burst_1_downstream_address_to_slave[8].DATAIN
Medipix_sopc_burst_1_downstream_address[9] => Medipix_sopc_burst_1_downstream_address_to_slave[9].DATAIN
Medipix_sopc_burst_1_downstream_address[10] => Medipix_sopc_burst_1_downstream_address_to_slave[10].DATAIN
Medipix_sopc_burst_1_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_granted_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_1_downstream_granted_cpu_linux_jtag_debug_module => Medipix_sopc_burst_1_downstream_read_but_no_slave_selected.IN1
Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN0
Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module => r_1.IN1
Medipix_sopc_burst_1_downstream_read => r_1.IN0
Medipix_sopc_burst_1_downstream_read => p1_Medipix_sopc_burst_1_downstream_latency_counter.IN1
Medipix_sopc_burst_1_downstream_read => r_1.IN1
Medipix_sopc_burst_1_downstream_read_data_valid_cpu_linux_jtag_debug_module => Medipix_sopc_burst_1_downstream_readdatavalid.IN1
Medipix_sopc_burst_1_downstream_requests_cpu_linux_jtag_debug_module => r_1.IN1
Medipix_sopc_burst_1_downstream_write => r_1.IN1
Medipix_sopc_burst_1_downstream_write => r_1.IN1
Medipix_sopc_burst_1_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_writedata[31] => ~NO_FANOUT~
clk => Medipix_sopc_burst_1_downstream_latency_counter~reg0.CLK
clk => Medipix_sopc_burst_1_downstream_read_but_no_slave_selected.CLK
cpu_linux_jtag_debug_module_readdata_from_sa[0] => Medipix_sopc_burst_1_downstream_readdata[0].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[1] => Medipix_sopc_burst_1_downstream_readdata[1].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[2] => Medipix_sopc_burst_1_downstream_readdata[2].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[3] => Medipix_sopc_burst_1_downstream_readdata[3].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[4] => Medipix_sopc_burst_1_downstream_readdata[4].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[5] => Medipix_sopc_burst_1_downstream_readdata[5].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[6] => Medipix_sopc_burst_1_downstream_readdata[6].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[7] => Medipix_sopc_burst_1_downstream_readdata[7].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[8] => Medipix_sopc_burst_1_downstream_readdata[8].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[9] => Medipix_sopc_burst_1_downstream_readdata[9].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[10] => Medipix_sopc_burst_1_downstream_readdata[10].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[11] => Medipix_sopc_burst_1_downstream_readdata[11].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[12] => Medipix_sopc_burst_1_downstream_readdata[12].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[13] => Medipix_sopc_burst_1_downstream_readdata[13].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[14] => Medipix_sopc_burst_1_downstream_readdata[14].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[15] => Medipix_sopc_burst_1_downstream_readdata[15].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[16] => Medipix_sopc_burst_1_downstream_readdata[16].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[17] => Medipix_sopc_burst_1_downstream_readdata[17].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[18] => Medipix_sopc_burst_1_downstream_readdata[18].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[19] => Medipix_sopc_burst_1_downstream_readdata[19].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[20] => Medipix_sopc_burst_1_downstream_readdata[20].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[21] => Medipix_sopc_burst_1_downstream_readdata[21].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[22] => Medipix_sopc_burst_1_downstream_readdata[22].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[23] => Medipix_sopc_burst_1_downstream_readdata[23].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[24] => Medipix_sopc_burst_1_downstream_readdata[24].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[25] => Medipix_sopc_burst_1_downstream_readdata[25].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[26] => Medipix_sopc_burst_1_downstream_readdata[26].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[27] => Medipix_sopc_burst_1_downstream_readdata[27].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[28] => Medipix_sopc_burst_1_downstream_readdata[28].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[29] => Medipix_sopc_burst_1_downstream_readdata[29].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[30] => Medipix_sopc_burst_1_downstream_readdata[30].DATAIN
cpu_linux_jtag_debug_module_readdata_from_sa[31] => Medipix_sopc_burst_1_downstream_readdata[31].DATAIN
d1_cpu_linux_jtag_debug_module_end_xfer => r_1.IN1
reset_n => Medipix_sopc_burst_1_downstream_reset_n.DATAIN
reset_n => Medipix_sopc_burst_1_downstream_latency_counter~reg0.ACLR
reset_n => Medipix_sopc_burst_1_downstream_read_but_no_slave_selected.ACLR
Medipix_sopc_burst_1_downstream_address_to_slave[0] <= Medipix_sopc_burst_1_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[1] <= Medipix_sopc_burst_1_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[2] <= Medipix_sopc_burst_1_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[3] <= Medipix_sopc_burst_1_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[4] <= Medipix_sopc_burst_1_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[5] <= Medipix_sopc_burst_1_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[6] <= Medipix_sopc_burst_1_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[7] <= Medipix_sopc_burst_1_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[8] <= Medipix_sopc_burst_1_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[9] <= Medipix_sopc_burst_1_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_address_to_slave[10] <= Medipix_sopc_burst_1_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_latency_counter <= Medipix_sopc_burst_1_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[0] <= cpu_linux_jtag_debug_module_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[1] <= cpu_linux_jtag_debug_module_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[2] <= cpu_linux_jtag_debug_module_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[3] <= cpu_linux_jtag_debug_module_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[4] <= cpu_linux_jtag_debug_module_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[5] <= cpu_linux_jtag_debug_module_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[6] <= cpu_linux_jtag_debug_module_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[7] <= cpu_linux_jtag_debug_module_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[8] <= cpu_linux_jtag_debug_module_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[9] <= cpu_linux_jtag_debug_module_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[10] <= cpu_linux_jtag_debug_module_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[11] <= cpu_linux_jtag_debug_module_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[12] <= cpu_linux_jtag_debug_module_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[13] <= cpu_linux_jtag_debug_module_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[14] <= cpu_linux_jtag_debug_module_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[15] <= cpu_linux_jtag_debug_module_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[16] <= cpu_linux_jtag_debug_module_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[17] <= cpu_linux_jtag_debug_module_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[18] <= cpu_linux_jtag_debug_module_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[19] <= cpu_linux_jtag_debug_module_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[20] <= cpu_linux_jtag_debug_module_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[21] <= cpu_linux_jtag_debug_module_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[22] <= cpu_linux_jtag_debug_module_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[23] <= cpu_linux_jtag_debug_module_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[24] <= cpu_linux_jtag_debug_module_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[25] <= cpu_linux_jtag_debug_module_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[26] <= cpu_linux_jtag_debug_module_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[27] <= cpu_linux_jtag_debug_module_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[28] <= cpu_linux_jtag_debug_module_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[29] <= cpu_linux_jtag_debug_module_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[30] <= cpu_linux_jtag_debug_module_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdata[31] <= cpu_linux_jtag_debug_module_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_readdatavalid <= Medipix_sopc_burst_1_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_1:the_Medipix_sopc_burst_1
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream
Medipix_sopc_burst_10_upstream_readdata[0] => Medipix_sopc_burst_10_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_10_upstream_readdata[1] => Medipix_sopc_burst_10_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_10_upstream_readdata[2] => Medipix_sopc_burst_10_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_10_upstream_readdata[3] => Medipix_sopc_burst_10_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_10_upstream_readdata[4] => Medipix_sopc_burst_10_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_10_upstream_readdata[5] => Medipix_sopc_burst_10_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_10_upstream_readdata[6] => Medipix_sopc_burst_10_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_10_upstream_readdata[7] => Medipix_sopc_burst_10_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_10_upstream_readdata[8] => Medipix_sopc_burst_10_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_10_upstream_readdata[9] => Medipix_sopc_burst_10_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_10_upstream_readdata[10] => Medipix_sopc_burst_10_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_10_upstream_readdata[11] => Medipix_sopc_burst_10_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_10_upstream_readdata[12] => Medipix_sopc_burst_10_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_10_upstream_readdata[13] => Medipix_sopc_burst_10_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_10_upstream_readdata[14] => Medipix_sopc_burst_10_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_10_upstream_readdata[15] => Medipix_sopc_burst_10_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_10_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_10_upstream_readdatavalid => Medipix_sopc_burst_10_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_10_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream.DATAIN
Medipix_sopc_burst_10_upstream_waitrequest => Medipix_sopc_burst_10_upstream_waits_for_read.IN1
Medipix_sopc_burst_10_upstream_waitrequest => Medipix_sopc_burst_10_upstream_waits_for_write.IN1
Medipix_sopc_burst_10_upstream_waitrequest => Medipix_sopc_burst_10_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_10_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_10_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_10_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_10_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_10_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_10_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_10_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_10_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_10_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[5] => Equal0.IN22
cpu_linux_data_master_address_to_slave[6] => Equal0.IN1
cpu_linux_data_master_address_to_slave[7] => Equal0.IN21
cpu_linux_data_master_address_to_slave[8] => Equal0.IN20
cpu_linux_data_master_address_to_slave[9] => Equal0.IN19
cpu_linux_data_master_address_to_slave[10] => Equal0.IN18
cpu_linux_data_master_address_to_slave[11] => Equal0.IN17
cpu_linux_data_master_address_to_slave[12] => Equal0.IN16
cpu_linux_data_master_address_to_slave[13] => Equal0.IN15
cpu_linux_data_master_address_to_slave[14] => Equal0.IN14
cpu_linux_data_master_address_to_slave[15] => Equal0.IN13
cpu_linux_data_master_address_to_slave[16] => Equal0.IN12
cpu_linux_data_master_address_to_slave[17] => Equal0.IN11
cpu_linux_data_master_address_to_slave[18] => Equal0.IN10
cpu_linux_data_master_address_to_slave[19] => Equal0.IN9
cpu_linux_data_master_address_to_slave[20] => Equal0.IN8
cpu_linux_data_master_address_to_slave[21] => Equal0.IN7
cpu_linux_data_master_address_to_slave[22] => Equal0.IN6
cpu_linux_data_master_address_to_slave[23] => Equal0.IN5
cpu_linux_data_master_address_to_slave[24] => Equal0.IN4
cpu_linux_data_master_address_to_slave[25] => Equal0.IN3
cpu_linux_data_master_address_to_slave[26] => Equal0.IN2
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_10_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_10_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_10_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_10_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_10_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_10_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_10_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_10_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_10_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_10_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => ~NO_FANOUT~
cpu_linux_data_master_byteenable[3] => ~NO_FANOUT~
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_10_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_10_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_10_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_10_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_10_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_10_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_10_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_10_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_10_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_10_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_10_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_10_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_10_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_10_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_10_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_10_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_10_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_10_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_10_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_10_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_10_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_10_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_10_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => ~NO_FANOUT~
cpu_linux_data_master_writedata[17] => ~NO_FANOUT~
cpu_linux_data_master_writedata[18] => ~NO_FANOUT~
cpu_linux_data_master_writedata[19] => ~NO_FANOUT~
cpu_linux_data_master_writedata[20] => ~NO_FANOUT~
cpu_linux_data_master_writedata[21] => ~NO_FANOUT~
cpu_linux_data_master_writedata[22] => ~NO_FANOUT~
cpu_linux_data_master_writedata[23] => ~NO_FANOUT~
cpu_linux_data_master_writedata[24] => ~NO_FANOUT~
cpu_linux_data_master_writedata[25] => ~NO_FANOUT~
cpu_linux_data_master_writedata[26] => ~NO_FANOUT~
cpu_linux_data_master_writedata[27] => ~NO_FANOUT~
cpu_linux_data_master_writedata[28] => ~NO_FANOUT~
cpu_linux_data_master_writedata[29] => ~NO_FANOUT~
cpu_linux_data_master_writedata[30] => ~NO_FANOUT~
cpu_linux_data_master_writedata[31] => ~NO_FANOUT~
reset_n => reset_n.IN2
Medipix_sopc_burst_10_upstream_address[0] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_address[1] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_address[2] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_address[3] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_burstcount[0] <= Medipix_sopc_burst_10_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_burstcount[1] <= Medipix_sopc_burst_10_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_burstcount[2] <= Medipix_sopc_burst_10_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_burstcount[3] <= Medipix_sopc_burst_10_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_byteenable[0] <= Medipix_sopc_burst_10_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_byteenable[1] <= Medipix_sopc_burst_10_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_debugaccess <= Medipix_sopc_burst_10_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_read <= Medipix_sopc_burst_10_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_10_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_10_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_10_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_10_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_10_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_10_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_10_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_10_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_10_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_10_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_10_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_10_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_10_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_10_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_10_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_10_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_waitrequest_from_sa <= Medipix_sopc_burst_10_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_write <= Medipix_sopc_burst_10_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_10_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_10_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_10_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream <= Medipix_sopc_burst_10_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_10_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_10_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_10_upstream_end_xfer <= d1_Medipix_sopc_burst_10_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|burstcount_fifo_for_Medipix_sopc_burst_10_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_10_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_upstream_arbitrator:the_Medipix_sopc_burst_10_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_10_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10_downstream_arbitrator:the_Medipix_sopc_burst_10_downstream
Medipix_sopc_burst_10_downstream_address[0] => Medipix_sopc_burst_10_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_10_downstream_address[1] => Medipix_sopc_burst_10_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_10_downstream_address[2] => Medipix_sopc_burst_10_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_10_downstream_address[3] => Medipix_sopc_burst_10_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_10_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_granted_spi_0_spi_control_port => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port => r_1.IN0
Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port => r_1.IN1
Medipix_sopc_burst_10_downstream_read => r_1.IN0
Medipix_sopc_burst_10_downstream_read_data_valid_spi_0_spi_control_port => Medipix_sopc_burst_10_downstream_readdatavalid.DATAIN
Medipix_sopc_burst_10_downstream_requests_spi_0_spi_control_port => r_1.IN1
Medipix_sopc_burst_10_downstream_write => r_1.IN1
Medipix_sopc_burst_10_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_spi_0_spi_control_port_end_xfer => r_1.IN1
reset_n => Medipix_sopc_burst_10_downstream_reset_n.DATAIN
spi_0_spi_control_port_readdata_from_sa[0] => Medipix_sopc_burst_10_downstream_readdata[0].DATAIN
spi_0_spi_control_port_readdata_from_sa[1] => Medipix_sopc_burst_10_downstream_readdata[1].DATAIN
spi_0_spi_control_port_readdata_from_sa[2] => Medipix_sopc_burst_10_downstream_readdata[2].DATAIN
spi_0_spi_control_port_readdata_from_sa[3] => Medipix_sopc_burst_10_downstream_readdata[3].DATAIN
spi_0_spi_control_port_readdata_from_sa[4] => Medipix_sopc_burst_10_downstream_readdata[4].DATAIN
spi_0_spi_control_port_readdata_from_sa[5] => Medipix_sopc_burst_10_downstream_readdata[5].DATAIN
spi_0_spi_control_port_readdata_from_sa[6] => Medipix_sopc_burst_10_downstream_readdata[6].DATAIN
spi_0_spi_control_port_readdata_from_sa[7] => Medipix_sopc_burst_10_downstream_readdata[7].DATAIN
spi_0_spi_control_port_readdata_from_sa[8] => Medipix_sopc_burst_10_downstream_readdata[8].DATAIN
spi_0_spi_control_port_readdata_from_sa[9] => Medipix_sopc_burst_10_downstream_readdata[9].DATAIN
spi_0_spi_control_port_readdata_from_sa[10] => Medipix_sopc_burst_10_downstream_readdata[10].DATAIN
spi_0_spi_control_port_readdata_from_sa[11] => Medipix_sopc_burst_10_downstream_readdata[11].DATAIN
spi_0_spi_control_port_readdata_from_sa[12] => Medipix_sopc_burst_10_downstream_readdata[12].DATAIN
spi_0_spi_control_port_readdata_from_sa[13] => Medipix_sopc_burst_10_downstream_readdata[13].DATAIN
spi_0_spi_control_port_readdata_from_sa[14] => Medipix_sopc_burst_10_downstream_readdata[14].DATAIN
spi_0_spi_control_port_readdata_from_sa[15] => Medipix_sopc_burst_10_downstream_readdata[15].DATAIN
Medipix_sopc_burst_10_downstream_address_to_slave[0] <= Medipix_sopc_burst_10_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_address_to_slave[1] <= Medipix_sopc_burst_10_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_address_to_slave[2] <= Medipix_sopc_burst_10_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_address_to_slave[3] <= Medipix_sopc_burst_10_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_latency_counter <= <GND>
Medipix_sopc_burst_10_downstream_readdata[0] <= spi_0_spi_control_port_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[1] <= spi_0_spi_control_port_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[2] <= spi_0_spi_control_port_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[3] <= spi_0_spi_control_port_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[4] <= spi_0_spi_control_port_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[5] <= spi_0_spi_control_port_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[6] <= spi_0_spi_control_port_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[7] <= spi_0_spi_control_port_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[8] <= spi_0_spi_control_port_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[9] <= spi_0_spi_control_port_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[10] <= spi_0_spi_control_port_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[11] <= spi_0_spi_control_port_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[12] <= spi_0_spi_control_port_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[13] <= spi_0_spi_control_port_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[14] <= spi_0_spi_control_port_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdata[15] <= spi_0_spi_control_port_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_readdatavalid <= Medipix_sopc_burst_10_downstream_read_data_valid_spi_0_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_10:the_Medipix_sopc_burst_10
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_arbitrationshare[4]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => upstream_readdata[0]~reg0.CLK
clk => upstream_readdata[1]~reg0.CLK
clk => upstream_readdata[2]~reg0.CLK
clk => upstream_readdata[3]~reg0.CLK
clk => upstream_readdata[4]~reg0.CLK
clk => upstream_readdata[5]~reg0.CLK
clk => upstream_readdata[6]~reg0.CLK
clk => upstream_readdata[7]~reg0.CLK
clk => upstream_readdata[8]~reg0.CLK
clk => upstream_readdata[9]~reg0.CLK
clk => upstream_readdata[10]~reg0.CLK
clk => upstream_readdata[11]~reg0.CLK
clk => upstream_readdata[12]~reg0.CLK
clk => upstream_readdata[13]~reg0.CLK
clk => upstream_readdata[14]~reg0.CLK
clk => upstream_readdata[15]~reg0.CLK
clk => upstream_readdatavalid~reg0.CLK
clk => transactions_remaining[0].CLK
clk => transactions_remaining[1].CLK
clk => transactions_remaining[2].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
downstream_readdata[0] => upstream_readdata[0]~reg0.DATAIN
downstream_readdata[1] => upstream_readdata[1]~reg0.DATAIN
downstream_readdata[2] => upstream_readdata[2]~reg0.DATAIN
downstream_readdata[3] => upstream_readdata[3]~reg0.DATAIN
downstream_readdata[4] => upstream_readdata[4]~reg0.DATAIN
downstream_readdata[5] => upstream_readdata[5]~reg0.DATAIN
downstream_readdata[6] => upstream_readdata[6]~reg0.DATAIN
downstream_readdata[7] => upstream_readdata[7]~reg0.DATAIN
downstream_readdata[8] => upstream_readdata[8]~reg0.DATAIN
downstream_readdata[9] => upstream_readdata[9]~reg0.DATAIN
downstream_readdata[10] => upstream_readdata[10]~reg0.DATAIN
downstream_readdata[11] => upstream_readdata[11]~reg0.DATAIN
downstream_readdata[12] => upstream_readdata[12]~reg0.DATAIN
downstream_readdata[13] => upstream_readdata[13]~reg0.DATAIN
downstream_readdata[14] => upstream_readdata[14]~reg0.DATAIN
downstream_readdata[15] => upstream_readdata[15]~reg0.DATAIN
downstream_readdatavalid => upstream_readdatavalid~reg0.DATAIN
downstream_waitrequest => upstream_waitrequest.IN1
downstream_waitrequest => transactions_remaining.IN1
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[4]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[4]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => upstream_readdata[0]~reg0.ACLR
reset_n => upstream_readdata[1]~reg0.ACLR
reset_n => upstream_readdata[2]~reg0.ACLR
reset_n => upstream_readdata[3]~reg0.ACLR
reset_n => upstream_readdata[4]~reg0.ACLR
reset_n => upstream_readdata[5]~reg0.ACLR
reset_n => upstream_readdata[6]~reg0.ACLR
reset_n => upstream_readdata[7]~reg0.ACLR
reset_n => upstream_readdata[8]~reg0.ACLR
reset_n => upstream_readdata[9]~reg0.ACLR
reset_n => upstream_readdata[10]~reg0.ACLR
reset_n => upstream_readdata[11]~reg0.ACLR
reset_n => upstream_readdata[12]~reg0.ACLR
reset_n => upstream_readdata[13]~reg0.ACLR
reset_n => upstream_readdata[14]~reg0.ACLR
reset_n => upstream_readdata[15]~reg0.ACLR
reset_n => upstream_readdatavalid~reg0.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => transactions_remaining[0].ACLR
reset_n => transactions_remaining[1].ACLR
reset_n => transactions_remaining[2].ACLR
upstream_address[0] => current_upstream_address[0].DATAB
upstream_address[1] => current_upstream_address[1].DATAB
upstream_address[2] => current_upstream_address[2].DATAB
upstream_address[3] => current_upstream_address[3].DATAB
upstream_address[4] => ~NO_FANOUT~
upstream_burstcount[0] => Add0.IN8
upstream_burstcount[0] => reg_downstream_arbitrationshare[0]~reg0.DATAIN
upstream_burstcount[1] => Add0.IN7
upstream_burstcount[1] => reg_downstream_arbitrationshare[1]~reg0.DATAIN
upstream_burstcount[2] => Add0.IN6
upstream_burstcount[2] => reg_downstream_arbitrationshare[2]~reg0.DATAIN
upstream_burstcount[3] => Add0.IN5
upstream_burstcount[3] => reg_downstream_arbitrationshare[3]~reg0.DATAIN
upstream_byteenable[0] => reg_downstream_byteenable[0]~reg0.DATAIN
upstream_byteenable[1] => reg_downstream_byteenable[1]~reg0.DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => reg_downstream_nativeaddress[0]~reg0.DATAIN
upstream_nativeaddress[1] => reg_downstream_nativeaddress[1]~reg0.DATAIN
upstream_nativeaddress[2] => reg_downstream_nativeaddress[2]~reg0.DATAIN
upstream_nativeaddress[3] => reg_downstream_nativeaddress[3]~reg0.DATAIN
upstream_read => transactions_remaining.IN1
upstream_read => downstream_read.IN1
upstream_write => downstream_write.IN1
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[4] <= reg_downstream_arbitrationshare[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= upstream_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= upstream_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= upstream_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= upstream_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= upstream_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= upstream_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= upstream_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= upstream_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= upstream_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= upstream_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= upstream_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= upstream_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= upstream_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= upstream_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= upstream_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= upstream_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= upstream_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream
Medipix_sopc_burst_11_upstream_readdata[0] => Medipix_sopc_burst_11_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_11_upstream_readdata[1] => Medipix_sopc_burst_11_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_11_upstream_readdata[2] => Medipix_sopc_burst_11_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_11_upstream_readdata[3] => Medipix_sopc_burst_11_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_11_upstream_readdata[4] => Medipix_sopc_burst_11_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_11_upstream_readdata[5] => Medipix_sopc_burst_11_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_11_upstream_readdata[6] => Medipix_sopc_burst_11_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_11_upstream_readdata[7] => Medipix_sopc_burst_11_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_11_upstream_readdata[8] => Medipix_sopc_burst_11_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_11_upstream_readdata[9] => Medipix_sopc_burst_11_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_11_upstream_readdata[10] => Medipix_sopc_burst_11_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_11_upstream_readdata[11] => Medipix_sopc_burst_11_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_11_upstream_readdata[12] => Medipix_sopc_burst_11_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_11_upstream_readdata[13] => Medipix_sopc_burst_11_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_11_upstream_readdata[14] => Medipix_sopc_burst_11_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_11_upstream_readdata[15] => Medipix_sopc_burst_11_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_11_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_11_upstream_readdatavalid => Medipix_sopc_burst_11_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_11_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream.DATAIN
Medipix_sopc_burst_11_upstream_waitrequest => Medipix_sopc_burst_11_upstream_waits_for_read.IN1
Medipix_sopc_burst_11_upstream_waitrequest => Medipix_sopc_burst_11_upstream_waits_for_write.IN1
Medipix_sopc_burst_11_upstream_waitrequest => Medipix_sopc_burst_11_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_11_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_11_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_11_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_11_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_11_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_11_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_11_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_11_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_11_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[5] => Equal0.IN1
cpu_linux_data_master_address_to_slave[6] => Equal0.IN22
cpu_linux_data_master_address_to_slave[7] => Equal0.IN21
cpu_linux_data_master_address_to_slave[8] => Equal0.IN20
cpu_linux_data_master_address_to_slave[9] => Equal0.IN19
cpu_linux_data_master_address_to_slave[10] => Equal0.IN18
cpu_linux_data_master_address_to_slave[11] => Equal0.IN17
cpu_linux_data_master_address_to_slave[12] => Equal0.IN16
cpu_linux_data_master_address_to_slave[13] => Equal0.IN15
cpu_linux_data_master_address_to_slave[14] => Equal0.IN14
cpu_linux_data_master_address_to_slave[15] => Equal0.IN13
cpu_linux_data_master_address_to_slave[16] => Equal0.IN12
cpu_linux_data_master_address_to_slave[17] => Equal0.IN11
cpu_linux_data_master_address_to_slave[18] => Equal0.IN10
cpu_linux_data_master_address_to_slave[19] => Equal0.IN9
cpu_linux_data_master_address_to_slave[20] => Equal0.IN8
cpu_linux_data_master_address_to_slave[21] => Equal0.IN7
cpu_linux_data_master_address_to_slave[22] => Equal0.IN6
cpu_linux_data_master_address_to_slave[23] => Equal0.IN5
cpu_linux_data_master_address_to_slave[24] => Equal0.IN4
cpu_linux_data_master_address_to_slave[25] => Equal0.IN3
cpu_linux_data_master_address_to_slave[26] => Equal0.IN2
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_11_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_11_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_11_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_11_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_11_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_11_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_11_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_11_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_11_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_11_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => ~NO_FANOUT~
cpu_linux_data_master_byteenable[3] => ~NO_FANOUT~
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_11_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_11_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_11_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_11_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_11_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_11_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_11_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_11_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_11_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_11_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_11_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_11_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_11_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_11_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_11_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_11_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_11_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_11_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_11_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_11_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_11_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_11_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_11_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => ~NO_FANOUT~
cpu_linux_data_master_writedata[17] => ~NO_FANOUT~
cpu_linux_data_master_writedata[18] => ~NO_FANOUT~
cpu_linux_data_master_writedata[19] => ~NO_FANOUT~
cpu_linux_data_master_writedata[20] => ~NO_FANOUT~
cpu_linux_data_master_writedata[21] => ~NO_FANOUT~
cpu_linux_data_master_writedata[22] => ~NO_FANOUT~
cpu_linux_data_master_writedata[23] => ~NO_FANOUT~
cpu_linux_data_master_writedata[24] => ~NO_FANOUT~
cpu_linux_data_master_writedata[25] => ~NO_FANOUT~
cpu_linux_data_master_writedata[26] => ~NO_FANOUT~
cpu_linux_data_master_writedata[27] => ~NO_FANOUT~
cpu_linux_data_master_writedata[28] => ~NO_FANOUT~
cpu_linux_data_master_writedata[29] => ~NO_FANOUT~
cpu_linux_data_master_writedata[30] => ~NO_FANOUT~
cpu_linux_data_master_writedata[31] => ~NO_FANOUT~
reset_n => reset_n.IN2
Medipix_sopc_burst_11_upstream_address[0] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_address[1] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_address[2] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_address[3] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_burstcount[0] <= Medipix_sopc_burst_11_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_burstcount[1] <= Medipix_sopc_burst_11_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_burstcount[2] <= Medipix_sopc_burst_11_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_burstcount[3] <= Medipix_sopc_burst_11_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_byteenable[0] <= Medipix_sopc_burst_11_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_byteenable[1] <= Medipix_sopc_burst_11_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_debugaccess <= Medipix_sopc_burst_11_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_read <= Medipix_sopc_burst_11_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_11_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_11_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_11_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_11_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_11_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_11_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_11_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_11_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_11_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_11_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_11_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_11_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_11_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_11_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_11_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_11_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_waitrequest_from_sa <= Medipix_sopc_burst_11_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_write <= Medipix_sopc_burst_11_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_11_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_11_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_11_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream <= Medipix_sopc_burst_11_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_11_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_11_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_11_upstream_end_xfer <= d1_Medipix_sopc_burst_11_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|burstcount_fifo_for_Medipix_sopc_burst_11_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_11_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_upstream_arbitrator:the_Medipix_sopc_burst_11_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_11_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11_downstream_arbitrator:the_Medipix_sopc_burst_11_downstream
Medipix_sopc_burst_11_downstream_address[0] => Medipix_sopc_burst_11_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_11_downstream_address[1] => Medipix_sopc_burst_11_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_11_downstream_address[2] => Medipix_sopc_burst_11_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_11_downstream_address[3] => Medipix_sopc_burst_11_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_11_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_granted_uart_0_s1 => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1 => r_1.IN0
Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1 => r_1.IN1
Medipix_sopc_burst_11_downstream_read => r_1.IN0
Medipix_sopc_burst_11_downstream_read_data_valid_uart_0_s1 => Medipix_sopc_burst_11_downstream_readdatavalid.DATAIN
Medipix_sopc_burst_11_downstream_requests_uart_0_s1 => r_1.IN1
Medipix_sopc_burst_11_downstream_write => r_1.IN1
Medipix_sopc_burst_11_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_uart_0_s1_end_xfer => r_1.IN1
reset_n => Medipix_sopc_burst_11_downstream_reset_n.DATAIN
uart_0_s1_readdata_from_sa[0] => Medipix_sopc_burst_11_downstream_readdata[0].DATAIN
uart_0_s1_readdata_from_sa[1] => Medipix_sopc_burst_11_downstream_readdata[1].DATAIN
uart_0_s1_readdata_from_sa[2] => Medipix_sopc_burst_11_downstream_readdata[2].DATAIN
uart_0_s1_readdata_from_sa[3] => Medipix_sopc_burst_11_downstream_readdata[3].DATAIN
uart_0_s1_readdata_from_sa[4] => Medipix_sopc_burst_11_downstream_readdata[4].DATAIN
uart_0_s1_readdata_from_sa[5] => Medipix_sopc_burst_11_downstream_readdata[5].DATAIN
uart_0_s1_readdata_from_sa[6] => Medipix_sopc_burst_11_downstream_readdata[6].DATAIN
uart_0_s1_readdata_from_sa[7] => Medipix_sopc_burst_11_downstream_readdata[7].DATAIN
uart_0_s1_readdata_from_sa[8] => Medipix_sopc_burst_11_downstream_readdata[8].DATAIN
uart_0_s1_readdata_from_sa[9] => Medipix_sopc_burst_11_downstream_readdata[9].DATAIN
uart_0_s1_readdata_from_sa[10] => Medipix_sopc_burst_11_downstream_readdata[10].DATAIN
uart_0_s1_readdata_from_sa[11] => Medipix_sopc_burst_11_downstream_readdata[11].DATAIN
uart_0_s1_readdata_from_sa[12] => Medipix_sopc_burst_11_downstream_readdata[12].DATAIN
uart_0_s1_readdata_from_sa[13] => Medipix_sopc_burst_11_downstream_readdata[13].DATAIN
uart_0_s1_readdata_from_sa[14] => Medipix_sopc_burst_11_downstream_readdata[14].DATAIN
uart_0_s1_readdata_from_sa[15] => Medipix_sopc_burst_11_downstream_readdata[15].DATAIN
Medipix_sopc_burst_11_downstream_address_to_slave[0] <= Medipix_sopc_burst_11_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_address_to_slave[1] <= Medipix_sopc_burst_11_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_address_to_slave[2] <= Medipix_sopc_burst_11_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_address_to_slave[3] <= Medipix_sopc_burst_11_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_latency_counter <= <GND>
Medipix_sopc_burst_11_downstream_readdata[0] <= uart_0_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[1] <= uart_0_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[2] <= uart_0_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[3] <= uart_0_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[4] <= uart_0_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[5] <= uart_0_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[6] <= uart_0_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[7] <= uart_0_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[8] <= uart_0_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[9] <= uart_0_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[10] <= uart_0_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[11] <= uart_0_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[12] <= uart_0_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[13] <= uart_0_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[14] <= uart_0_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdata[15] <= uart_0_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_readdatavalid <= Medipix_sopc_burst_11_downstream_read_data_valid_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_11:the_Medipix_sopc_burst_11
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_arbitrationshare[4]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => upstream_readdata[0]~reg0.CLK
clk => upstream_readdata[1]~reg0.CLK
clk => upstream_readdata[2]~reg0.CLK
clk => upstream_readdata[3]~reg0.CLK
clk => upstream_readdata[4]~reg0.CLK
clk => upstream_readdata[5]~reg0.CLK
clk => upstream_readdata[6]~reg0.CLK
clk => upstream_readdata[7]~reg0.CLK
clk => upstream_readdata[8]~reg0.CLK
clk => upstream_readdata[9]~reg0.CLK
clk => upstream_readdata[10]~reg0.CLK
clk => upstream_readdata[11]~reg0.CLK
clk => upstream_readdata[12]~reg0.CLK
clk => upstream_readdata[13]~reg0.CLK
clk => upstream_readdata[14]~reg0.CLK
clk => upstream_readdata[15]~reg0.CLK
clk => upstream_readdatavalid~reg0.CLK
clk => transactions_remaining[0].CLK
clk => transactions_remaining[1].CLK
clk => transactions_remaining[2].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
downstream_readdata[0] => upstream_readdata[0]~reg0.DATAIN
downstream_readdata[1] => upstream_readdata[1]~reg0.DATAIN
downstream_readdata[2] => upstream_readdata[2]~reg0.DATAIN
downstream_readdata[3] => upstream_readdata[3]~reg0.DATAIN
downstream_readdata[4] => upstream_readdata[4]~reg0.DATAIN
downstream_readdata[5] => upstream_readdata[5]~reg0.DATAIN
downstream_readdata[6] => upstream_readdata[6]~reg0.DATAIN
downstream_readdata[7] => upstream_readdata[7]~reg0.DATAIN
downstream_readdata[8] => upstream_readdata[8]~reg0.DATAIN
downstream_readdata[9] => upstream_readdata[9]~reg0.DATAIN
downstream_readdata[10] => upstream_readdata[10]~reg0.DATAIN
downstream_readdata[11] => upstream_readdata[11]~reg0.DATAIN
downstream_readdata[12] => upstream_readdata[12]~reg0.DATAIN
downstream_readdata[13] => upstream_readdata[13]~reg0.DATAIN
downstream_readdata[14] => upstream_readdata[14]~reg0.DATAIN
downstream_readdata[15] => upstream_readdata[15]~reg0.DATAIN
downstream_readdatavalid => upstream_readdatavalid~reg0.DATAIN
downstream_waitrequest => upstream_waitrequest.IN1
downstream_waitrequest => transactions_remaining.IN1
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[4]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[4]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => upstream_readdata[0]~reg0.ACLR
reset_n => upstream_readdata[1]~reg0.ACLR
reset_n => upstream_readdata[2]~reg0.ACLR
reset_n => upstream_readdata[3]~reg0.ACLR
reset_n => upstream_readdata[4]~reg0.ACLR
reset_n => upstream_readdata[5]~reg0.ACLR
reset_n => upstream_readdata[6]~reg0.ACLR
reset_n => upstream_readdata[7]~reg0.ACLR
reset_n => upstream_readdata[8]~reg0.ACLR
reset_n => upstream_readdata[9]~reg0.ACLR
reset_n => upstream_readdata[10]~reg0.ACLR
reset_n => upstream_readdata[11]~reg0.ACLR
reset_n => upstream_readdata[12]~reg0.ACLR
reset_n => upstream_readdata[13]~reg0.ACLR
reset_n => upstream_readdata[14]~reg0.ACLR
reset_n => upstream_readdata[15]~reg0.ACLR
reset_n => upstream_readdatavalid~reg0.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => transactions_remaining[0].ACLR
reset_n => transactions_remaining[1].ACLR
reset_n => transactions_remaining[2].ACLR
upstream_address[0] => current_upstream_address[0].DATAB
upstream_address[1] => current_upstream_address[1].DATAB
upstream_address[2] => current_upstream_address[2].DATAB
upstream_address[3] => current_upstream_address[3].DATAB
upstream_address[4] => ~NO_FANOUT~
upstream_burstcount[0] => Add0.IN8
upstream_burstcount[0] => reg_downstream_arbitrationshare[0]~reg0.DATAIN
upstream_burstcount[1] => Add0.IN7
upstream_burstcount[1] => reg_downstream_arbitrationshare[1]~reg0.DATAIN
upstream_burstcount[2] => Add0.IN6
upstream_burstcount[2] => reg_downstream_arbitrationshare[2]~reg0.DATAIN
upstream_burstcount[3] => Add0.IN5
upstream_burstcount[3] => reg_downstream_arbitrationshare[3]~reg0.DATAIN
upstream_byteenable[0] => reg_downstream_byteenable[0]~reg0.DATAIN
upstream_byteenable[1] => reg_downstream_byteenable[1]~reg0.DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => reg_downstream_nativeaddress[0]~reg0.DATAIN
upstream_nativeaddress[1] => reg_downstream_nativeaddress[1]~reg0.DATAIN
upstream_nativeaddress[2] => reg_downstream_nativeaddress[2]~reg0.DATAIN
upstream_nativeaddress[3] => reg_downstream_nativeaddress[3]~reg0.DATAIN
upstream_read => transactions_remaining.IN1
upstream_read => downstream_read.IN1
upstream_write => downstream_write.IN1
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[4] <= reg_downstream_arbitrationshare[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= upstream_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= upstream_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= upstream_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= upstream_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= upstream_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= upstream_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= upstream_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= upstream_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= upstream_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= upstream_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= upstream_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= upstream_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= upstream_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= upstream_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= upstream_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= upstream_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= upstream_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream
Medipix_sopc_burst_2_upstream_readdata[0] => Medipix_sopc_burst_2_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_2_upstream_readdata[1] => Medipix_sopc_burst_2_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_2_upstream_readdata[2] => Medipix_sopc_burst_2_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_2_upstream_readdata[3] => Medipix_sopc_burst_2_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_2_upstream_readdata[4] => Medipix_sopc_burst_2_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_2_upstream_readdata[5] => Medipix_sopc_burst_2_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_2_upstream_readdata[6] => Medipix_sopc_burst_2_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_2_upstream_readdata[7] => Medipix_sopc_burst_2_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_2_upstream_readdata[8] => Medipix_sopc_burst_2_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_2_upstream_readdata[9] => Medipix_sopc_burst_2_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_2_upstream_readdata[10] => Medipix_sopc_burst_2_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_2_upstream_readdata[11] => Medipix_sopc_burst_2_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_2_upstream_readdata[12] => Medipix_sopc_burst_2_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_2_upstream_readdata[13] => Medipix_sopc_burst_2_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_2_upstream_readdata[14] => Medipix_sopc_burst_2_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_2_upstream_readdata[15] => Medipix_sopc_burst_2_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_2_upstream_readdata[16] => Medipix_sopc_burst_2_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_2_upstream_readdata[17] => Medipix_sopc_burst_2_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_2_upstream_readdata[18] => Medipix_sopc_burst_2_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_2_upstream_readdata[19] => Medipix_sopc_burst_2_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_2_upstream_readdata[20] => Medipix_sopc_burst_2_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_2_upstream_readdata[21] => Medipix_sopc_burst_2_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_2_upstream_readdata[22] => Medipix_sopc_burst_2_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_2_upstream_readdata[23] => Medipix_sopc_burst_2_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_2_upstream_readdata[24] => Medipix_sopc_burst_2_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_2_upstream_readdata[25] => Medipix_sopc_burst_2_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_2_upstream_readdata[26] => Medipix_sopc_burst_2_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_2_upstream_readdata[27] => Medipix_sopc_burst_2_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_2_upstream_readdata[28] => Medipix_sopc_burst_2_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_2_upstream_readdata[29] => Medipix_sopc_burst_2_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_2_upstream_readdata[30] => Medipix_sopc_burst_2_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_2_upstream_readdata[31] => Medipix_sopc_burst_2_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_2_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_2_upstream_readdatavalid => Medipix_sopc_burst_2_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_2_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream.DATAIN
Medipix_sopc_burst_2_upstream_waitrequest => Medipix_sopc_burst_2_upstream_waits_for_read.IN1
Medipix_sopc_burst_2_upstream_waitrequest => Medipix_sopc_burst_2_upstream_waits_for_write.IN1
Medipix_sopc_burst_2_upstream_waitrequest => Medipix_sopc_burst_2_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_2_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_2_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_2_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_2_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_2_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_2_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[3] => Equal0.IN24
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_2_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_2_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[4] => Equal0.IN23
cpu_linux_data_master_address_to_slave[5] => Equal0.IN2
cpu_linux_data_master_address_to_slave[6] => Equal0.IN22
cpu_linux_data_master_address_to_slave[7] => Equal0.IN21
cpu_linux_data_master_address_to_slave[8] => Equal0.IN20
cpu_linux_data_master_address_to_slave[9] => Equal0.IN19
cpu_linux_data_master_address_to_slave[10] => Equal0.IN18
cpu_linux_data_master_address_to_slave[11] => Equal0.IN17
cpu_linux_data_master_address_to_slave[12] => Equal0.IN1
cpu_linux_data_master_address_to_slave[13] => Equal0.IN16
cpu_linux_data_master_address_to_slave[14] => Equal0.IN15
cpu_linux_data_master_address_to_slave[15] => Equal0.IN14
cpu_linux_data_master_address_to_slave[16] => Equal0.IN13
cpu_linux_data_master_address_to_slave[17] => Equal0.IN12
cpu_linux_data_master_address_to_slave[18] => Equal0.IN11
cpu_linux_data_master_address_to_slave[19] => Equal0.IN10
cpu_linux_data_master_address_to_slave[20] => Equal0.IN9
cpu_linux_data_master_address_to_slave[21] => Equal0.IN8
cpu_linux_data_master_address_to_slave[22] => Equal0.IN7
cpu_linux_data_master_address_to_slave[23] => Equal0.IN6
cpu_linux_data_master_address_to_slave[24] => Equal0.IN5
cpu_linux_data_master_address_to_slave[25] => Equal0.IN4
cpu_linux_data_master_address_to_slave[26] => Equal0.IN3
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_2_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_2_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_2_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_2_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_2_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_2_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => Medipix_sopc_burst_2_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[3] => Medipix_sopc_burst_2_upstream_byteenable.DATAB
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_2_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_2_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_2_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_2_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_2_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_2_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_2_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_2_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_2_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_2_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_2_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_2_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_2_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_2_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_2_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_2_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_2_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_2_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_2_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_2_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_2_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_2_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_2_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => Medipix_sopc_burst_2_upstream_writedata[16].DATAIN
cpu_linux_data_master_writedata[17] => Medipix_sopc_burst_2_upstream_writedata[17].DATAIN
cpu_linux_data_master_writedata[18] => Medipix_sopc_burst_2_upstream_writedata[18].DATAIN
cpu_linux_data_master_writedata[19] => Medipix_sopc_burst_2_upstream_writedata[19].DATAIN
cpu_linux_data_master_writedata[20] => Medipix_sopc_burst_2_upstream_writedata[20].DATAIN
cpu_linux_data_master_writedata[21] => Medipix_sopc_burst_2_upstream_writedata[21].DATAIN
cpu_linux_data_master_writedata[22] => Medipix_sopc_burst_2_upstream_writedata[22].DATAIN
cpu_linux_data_master_writedata[23] => Medipix_sopc_burst_2_upstream_writedata[23].DATAIN
cpu_linux_data_master_writedata[24] => Medipix_sopc_burst_2_upstream_writedata[24].DATAIN
cpu_linux_data_master_writedata[25] => Medipix_sopc_burst_2_upstream_writedata[25].DATAIN
cpu_linux_data_master_writedata[26] => Medipix_sopc_burst_2_upstream_writedata[26].DATAIN
cpu_linux_data_master_writedata[27] => Medipix_sopc_burst_2_upstream_writedata[27].DATAIN
cpu_linux_data_master_writedata[28] => Medipix_sopc_burst_2_upstream_writedata[28].DATAIN
cpu_linux_data_master_writedata[29] => Medipix_sopc_burst_2_upstream_writedata[29].DATAIN
cpu_linux_data_master_writedata[30] => Medipix_sopc_burst_2_upstream_writedata[30].DATAIN
cpu_linux_data_master_writedata[31] => Medipix_sopc_burst_2_upstream_writedata[31].DATAIN
reset_n => reset_n.IN2
Medipix_sopc_burst_2_upstream_address[0] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_address[1] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_address[2] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_burstcount[0] <= Medipix_sopc_burst_2_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_burstcount[1] <= Medipix_sopc_burst_2_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_burstcount[2] <= Medipix_sopc_burst_2_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_burstcount[3] <= Medipix_sopc_burst_2_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteenable[0] <= Medipix_sopc_burst_2_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteenable[1] <= Medipix_sopc_burst_2_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteenable[2] <= Medipix_sopc_burst_2_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_byteenable[3] <= Medipix_sopc_burst_2_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_debugaccess <= Medipix_sopc_burst_2_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_read <= Medipix_sopc_burst_2_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_2_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_2_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_2_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_2_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_2_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_2_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_2_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_2_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_2_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_2_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_2_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_2_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_2_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_2_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_2_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_2_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_2_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_2_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_2_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_2_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_2_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_2_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_2_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_2_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_2_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_2_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_2_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_2_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_2_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_2_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_2_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_2_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_waitrequest_from_sa <= Medipix_sopc_burst_2_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_write <= Medipix_sopc_burst_2_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[16] <= cpu_linux_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[17] <= cpu_linux_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[18] <= cpu_linux_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[19] <= cpu_linux_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[20] <= cpu_linux_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[21] <= cpu_linux_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[22] <= cpu_linux_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[23] <= cpu_linux_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[24] <= cpu_linux_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[25] <= cpu_linux_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[26] <= cpu_linux_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[27] <= cpu_linux_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[28] <= cpu_linux_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[29] <= cpu_linux_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[30] <= cpu_linux_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_upstream_writedata[31] <= cpu_linux_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_2_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_2_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_2_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream <= Medipix_sopc_burst_2_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_2_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_2_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_2_upstream_end_xfer <= d1_Medipix_sopc_burst_2_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|burstcount_fifo_for_Medipix_sopc_burst_2_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_2_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_upstream_arbitrator:the_Medipix_sopc_burst_2_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_2_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2_downstream_arbitrator:the_Medipix_sopc_burst_2_downstream
Medipix_sopc_burst_2_downstream_address[0] => Medipix_sopc_burst_2_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_2_downstream_address[1] => Medipix_sopc_burst_2_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_2_downstream_address[2] => Medipix_sopc_burst_2_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_2_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_granted_jtag_uart_0_avalon_jtag_slave => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1.IN0
Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1.IN1
Medipix_sopc_burst_2_downstream_read => r_1.IN0
Medipix_sopc_burst_2_downstream_read_data_valid_jtag_uart_0_avalon_jtag_slave => Medipix_sopc_burst_2_downstream_readdatavalid.DATAIN
Medipix_sopc_burst_2_downstream_requests_jtag_uart_0_avalon_jtag_slave => r_1.IN1
Medipix_sopc_burst_2_downstream_write => r_1.IN1
Medipix_sopc_burst_2_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => Medipix_sopc_burst_2_downstream_readdata[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => Medipix_sopc_burst_2_downstream_readdata[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => Medipix_sopc_burst_2_downstream_readdata[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => Medipix_sopc_burst_2_downstream_readdata[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => Medipix_sopc_burst_2_downstream_readdata[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => Medipix_sopc_burst_2_downstream_readdata[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => Medipix_sopc_burst_2_downstream_readdata[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => Medipix_sopc_burst_2_downstream_readdata[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => Medipix_sopc_burst_2_downstream_readdata[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => Medipix_sopc_burst_2_downstream_readdata[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => Medipix_sopc_burst_2_downstream_readdata[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => Medipix_sopc_burst_2_downstream_readdata[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => Medipix_sopc_burst_2_downstream_readdata[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => Medipix_sopc_burst_2_downstream_readdata[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => Medipix_sopc_burst_2_downstream_readdata[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => Medipix_sopc_burst_2_downstream_readdata[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => Medipix_sopc_burst_2_downstream_readdata[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => Medipix_sopc_burst_2_downstream_readdata[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => Medipix_sopc_burst_2_downstream_readdata[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => Medipix_sopc_burst_2_downstream_readdata[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => Medipix_sopc_burst_2_downstream_readdata[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => Medipix_sopc_burst_2_downstream_readdata[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => Medipix_sopc_burst_2_downstream_readdata[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => Medipix_sopc_burst_2_downstream_readdata[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => Medipix_sopc_burst_2_downstream_readdata[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => Medipix_sopc_burst_2_downstream_readdata[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => Medipix_sopc_burst_2_downstream_readdata[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => Medipix_sopc_burst_2_downstream_readdata[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => Medipix_sopc_burst_2_downstream_readdata[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => Medipix_sopc_burst_2_downstream_readdata[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => Medipix_sopc_burst_2_downstream_readdata[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => Medipix_sopc_burst_2_downstream_readdata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
reset_n => Medipix_sopc_burst_2_downstream_reset_n.DATAIN
Medipix_sopc_burst_2_downstream_address_to_slave[0] <= Medipix_sopc_burst_2_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_address_to_slave[1] <= Medipix_sopc_burst_2_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_address_to_slave[2] <= Medipix_sopc_burst_2_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_latency_counter <= <GND>
Medipix_sopc_burst_2_downstream_readdata[0] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[1] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[2] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[3] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[4] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[5] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[6] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[7] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[8] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[9] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[10] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[11] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[12] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[13] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[14] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[15] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[16] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[17] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[18] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[19] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[20] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[21] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[22] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[23] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[24] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[25] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[26] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[27] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[28] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[29] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[30] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdata[31] <= jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_readdatavalid <= Medipix_sopc_burst_2_downstream_read_data_valid_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_2:the_Medipix_sopc_burst_2
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => upstream_readdata[0]~reg0.CLK
clk => upstream_readdata[1]~reg0.CLK
clk => upstream_readdata[2]~reg0.CLK
clk => upstream_readdata[3]~reg0.CLK
clk => upstream_readdata[4]~reg0.CLK
clk => upstream_readdata[5]~reg0.CLK
clk => upstream_readdata[6]~reg0.CLK
clk => upstream_readdata[7]~reg0.CLK
clk => upstream_readdata[8]~reg0.CLK
clk => upstream_readdata[9]~reg0.CLK
clk => upstream_readdata[10]~reg0.CLK
clk => upstream_readdata[11]~reg0.CLK
clk => upstream_readdata[12]~reg0.CLK
clk => upstream_readdata[13]~reg0.CLK
clk => upstream_readdata[14]~reg0.CLK
clk => upstream_readdata[15]~reg0.CLK
clk => upstream_readdata[16]~reg0.CLK
clk => upstream_readdata[17]~reg0.CLK
clk => upstream_readdata[18]~reg0.CLK
clk => upstream_readdata[19]~reg0.CLK
clk => upstream_readdata[20]~reg0.CLK
clk => upstream_readdata[21]~reg0.CLK
clk => upstream_readdata[22]~reg0.CLK
clk => upstream_readdata[23]~reg0.CLK
clk => upstream_readdata[24]~reg0.CLK
clk => upstream_readdata[25]~reg0.CLK
clk => upstream_readdata[26]~reg0.CLK
clk => upstream_readdata[27]~reg0.CLK
clk => upstream_readdata[28]~reg0.CLK
clk => upstream_readdata[29]~reg0.CLK
clk => upstream_readdata[30]~reg0.CLK
clk => upstream_readdata[31]~reg0.CLK
clk => upstream_readdatavalid~reg0.CLK
clk => transactions_remaining[0].CLK
clk => transactions_remaining[1].CLK
clk => transactions_remaining[2].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
downstream_readdata[0] => upstream_readdata[0]~reg0.DATAIN
downstream_readdata[1] => upstream_readdata[1]~reg0.DATAIN
downstream_readdata[2] => upstream_readdata[2]~reg0.DATAIN
downstream_readdata[3] => upstream_readdata[3]~reg0.DATAIN
downstream_readdata[4] => upstream_readdata[4]~reg0.DATAIN
downstream_readdata[5] => upstream_readdata[5]~reg0.DATAIN
downstream_readdata[6] => upstream_readdata[6]~reg0.DATAIN
downstream_readdata[7] => upstream_readdata[7]~reg0.DATAIN
downstream_readdata[8] => upstream_readdata[8]~reg0.DATAIN
downstream_readdata[9] => upstream_readdata[9]~reg0.DATAIN
downstream_readdata[10] => upstream_readdata[10]~reg0.DATAIN
downstream_readdata[11] => upstream_readdata[11]~reg0.DATAIN
downstream_readdata[12] => upstream_readdata[12]~reg0.DATAIN
downstream_readdata[13] => upstream_readdata[13]~reg0.DATAIN
downstream_readdata[14] => upstream_readdata[14]~reg0.DATAIN
downstream_readdata[15] => upstream_readdata[15]~reg0.DATAIN
downstream_readdata[16] => upstream_readdata[16]~reg0.DATAIN
downstream_readdata[17] => upstream_readdata[17]~reg0.DATAIN
downstream_readdata[18] => upstream_readdata[18]~reg0.DATAIN
downstream_readdata[19] => upstream_readdata[19]~reg0.DATAIN
downstream_readdata[20] => upstream_readdata[20]~reg0.DATAIN
downstream_readdata[21] => upstream_readdata[21]~reg0.DATAIN
downstream_readdata[22] => upstream_readdata[22]~reg0.DATAIN
downstream_readdata[23] => upstream_readdata[23]~reg0.DATAIN
downstream_readdata[24] => upstream_readdata[24]~reg0.DATAIN
downstream_readdata[25] => upstream_readdata[25]~reg0.DATAIN
downstream_readdata[26] => upstream_readdata[26]~reg0.DATAIN
downstream_readdata[27] => upstream_readdata[27]~reg0.DATAIN
downstream_readdata[28] => upstream_readdata[28]~reg0.DATAIN
downstream_readdata[29] => upstream_readdata[29]~reg0.DATAIN
downstream_readdata[30] => upstream_readdata[30]~reg0.DATAIN
downstream_readdata[31] => upstream_readdata[31]~reg0.DATAIN
downstream_readdatavalid => upstream_readdatavalid~reg0.DATAIN
downstream_waitrequest => upstream_waitrequest.IN1
downstream_waitrequest => transactions_remaining.IN1
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => upstream_readdata[0]~reg0.ACLR
reset_n => upstream_readdata[1]~reg0.ACLR
reset_n => upstream_readdata[2]~reg0.ACLR
reset_n => upstream_readdata[3]~reg0.ACLR
reset_n => upstream_readdata[4]~reg0.ACLR
reset_n => upstream_readdata[5]~reg0.ACLR
reset_n => upstream_readdata[6]~reg0.ACLR
reset_n => upstream_readdata[7]~reg0.ACLR
reset_n => upstream_readdata[8]~reg0.ACLR
reset_n => upstream_readdata[9]~reg0.ACLR
reset_n => upstream_readdata[10]~reg0.ACLR
reset_n => upstream_readdata[11]~reg0.ACLR
reset_n => upstream_readdata[12]~reg0.ACLR
reset_n => upstream_readdata[13]~reg0.ACLR
reset_n => upstream_readdata[14]~reg0.ACLR
reset_n => upstream_readdata[15]~reg0.ACLR
reset_n => upstream_readdata[16]~reg0.ACLR
reset_n => upstream_readdata[17]~reg0.ACLR
reset_n => upstream_readdata[18]~reg0.ACLR
reset_n => upstream_readdata[19]~reg0.ACLR
reset_n => upstream_readdata[20]~reg0.ACLR
reset_n => upstream_readdata[21]~reg0.ACLR
reset_n => upstream_readdata[22]~reg0.ACLR
reset_n => upstream_readdata[23]~reg0.ACLR
reset_n => upstream_readdata[24]~reg0.ACLR
reset_n => upstream_readdata[25]~reg0.ACLR
reset_n => upstream_readdata[26]~reg0.ACLR
reset_n => upstream_readdata[27]~reg0.ACLR
reset_n => upstream_readdata[28]~reg0.ACLR
reset_n => upstream_readdata[29]~reg0.ACLR
reset_n => upstream_readdata[30]~reg0.ACLR
reset_n => upstream_readdata[31]~reg0.ACLR
reset_n => upstream_readdatavalid~reg0.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => transactions_remaining[0].ACLR
reset_n => transactions_remaining[1].ACLR
reset_n => transactions_remaining[2].ACLR
upstream_address[0] => current_upstream_address[0].DATAB
upstream_address[1] => current_upstream_address[1].DATAB
upstream_address[2] => current_upstream_address[2].DATAB
upstream_address[3] => ~NO_FANOUT~
upstream_address[4] => ~NO_FANOUT~
upstream_burstcount[0] => Add0.IN8
upstream_burstcount[0] => reg_downstream_arbitrationshare[0]~reg0.DATAIN
upstream_burstcount[1] => Add0.IN7
upstream_burstcount[1] => reg_downstream_arbitrationshare[1]~reg0.DATAIN
upstream_burstcount[2] => Add0.IN6
upstream_burstcount[2] => reg_downstream_arbitrationshare[2]~reg0.DATAIN
upstream_burstcount[3] => Add0.IN5
upstream_burstcount[3] => reg_downstream_arbitrationshare[3]~reg0.DATAIN
upstream_byteenable[0] => reg_downstream_byteenable[0]~reg0.DATAIN
upstream_byteenable[1] => reg_downstream_byteenable[1]~reg0.DATAIN
upstream_byteenable[2] => reg_downstream_byteenable[2]~reg0.DATAIN
upstream_byteenable[3] => reg_downstream_byteenable[3]~reg0.DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => reg_downstream_nativeaddress[0]~reg0.DATAIN
upstream_nativeaddress[1] => reg_downstream_nativeaddress[1]~reg0.DATAIN
upstream_nativeaddress[2] => reg_downstream_nativeaddress[2]~reg0.DATAIN
upstream_read => transactions_remaining.IN1
upstream_read => downstream_read.IN1
upstream_write => downstream_write.IN1
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= upstream_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= upstream_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= upstream_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= upstream_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= upstream_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= upstream_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= upstream_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= upstream_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= upstream_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= upstream_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= upstream_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= upstream_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= upstream_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= upstream_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= upstream_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= upstream_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= upstream_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= upstream_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= upstream_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= upstream_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= upstream_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= upstream_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= upstream_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= upstream_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= upstream_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= upstream_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= upstream_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= upstream_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= upstream_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= upstream_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= upstream_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= upstream_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= upstream_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream
Medipix_sopc_burst_3_upstream_readdata[0] => Medipix_sopc_burst_3_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_3_upstream_readdata[1] => Medipix_sopc_burst_3_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_3_upstream_readdata[2] => Medipix_sopc_burst_3_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_3_upstream_readdata[3] => Medipix_sopc_burst_3_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_3_upstream_readdata[4] => Medipix_sopc_burst_3_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_3_upstream_readdata[5] => Medipix_sopc_burst_3_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_3_upstream_readdata[6] => Medipix_sopc_burst_3_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_3_upstream_readdata[7] => Medipix_sopc_burst_3_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_3_upstream_readdata[8] => Medipix_sopc_burst_3_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_3_upstream_readdata[9] => Medipix_sopc_burst_3_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_3_upstream_readdata[10] => Medipix_sopc_burst_3_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_3_upstream_readdata[11] => Medipix_sopc_burst_3_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_3_upstream_readdata[12] => Medipix_sopc_burst_3_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_3_upstream_readdata[13] => Medipix_sopc_burst_3_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_3_upstream_readdata[14] => Medipix_sopc_burst_3_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_3_upstream_readdata[15] => Medipix_sopc_burst_3_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_3_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_3_upstream_readdatavalid => Medipix_sopc_burst_3_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_3_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream.DATAIN
Medipix_sopc_burst_3_upstream_waitrequest => Medipix_sopc_burst_3_upstream_waits_for_read.IN1
Medipix_sopc_burst_3_upstream_waitrequest => Medipix_sopc_burst_3_upstream_waits_for_write.IN1
Medipix_sopc_burst_3_upstream_waitrequest => Medipix_sopc_burst_3_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_3_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_3_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_3_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_3_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_3_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_3_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_3_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_3_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_3_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[5] => Equal0.IN22
cpu_linux_data_master_address_to_slave[6] => Equal0.IN21
cpu_linux_data_master_address_to_slave[7] => Equal0.IN20
cpu_linux_data_master_address_to_slave[8] => Equal0.IN19
cpu_linux_data_master_address_to_slave[9] => Equal0.IN18
cpu_linux_data_master_address_to_slave[10] => Equal0.IN17
cpu_linux_data_master_address_to_slave[11] => Equal0.IN16
cpu_linux_data_master_address_to_slave[12] => Equal0.IN1
cpu_linux_data_master_address_to_slave[13] => Equal0.IN15
cpu_linux_data_master_address_to_slave[14] => Equal0.IN14
cpu_linux_data_master_address_to_slave[15] => Equal0.IN13
cpu_linux_data_master_address_to_slave[16] => Equal0.IN12
cpu_linux_data_master_address_to_slave[17] => Equal0.IN11
cpu_linux_data_master_address_to_slave[18] => Equal0.IN10
cpu_linux_data_master_address_to_slave[19] => Equal0.IN9
cpu_linux_data_master_address_to_slave[20] => Equal0.IN8
cpu_linux_data_master_address_to_slave[21] => Equal0.IN7
cpu_linux_data_master_address_to_slave[22] => Equal0.IN6
cpu_linux_data_master_address_to_slave[23] => Equal0.IN5
cpu_linux_data_master_address_to_slave[24] => Equal0.IN4
cpu_linux_data_master_address_to_slave[25] => Equal0.IN3
cpu_linux_data_master_address_to_slave[26] => Equal0.IN2
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_3_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_3_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_3_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_3_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_3_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_3_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => ~NO_FANOUT~
cpu_linux_data_master_byteenable[3] => ~NO_FANOUT~
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_3_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_3_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_3_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_3_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_3_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_3_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_3_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_3_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_3_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_3_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_3_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_3_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_3_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_3_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_3_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_3_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_3_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_3_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_3_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_3_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_3_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_3_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_3_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => ~NO_FANOUT~
cpu_linux_data_master_writedata[17] => ~NO_FANOUT~
cpu_linux_data_master_writedata[18] => ~NO_FANOUT~
cpu_linux_data_master_writedata[19] => ~NO_FANOUT~
cpu_linux_data_master_writedata[20] => ~NO_FANOUT~
cpu_linux_data_master_writedata[21] => ~NO_FANOUT~
cpu_linux_data_master_writedata[22] => ~NO_FANOUT~
cpu_linux_data_master_writedata[23] => ~NO_FANOUT~
cpu_linux_data_master_writedata[24] => ~NO_FANOUT~
cpu_linux_data_master_writedata[25] => ~NO_FANOUT~
cpu_linux_data_master_writedata[26] => ~NO_FANOUT~
cpu_linux_data_master_writedata[27] => ~NO_FANOUT~
cpu_linux_data_master_writedata[28] => ~NO_FANOUT~
cpu_linux_data_master_writedata[29] => ~NO_FANOUT~
cpu_linux_data_master_writedata[30] => ~NO_FANOUT~
cpu_linux_data_master_writedata[31] => ~NO_FANOUT~
reset_n => reset_n.IN2
Medipix_sopc_burst_3_upstream_address[0] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_address[1] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_address[2] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_address[3] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_burstcount[0] <= Medipix_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_burstcount[1] <= Medipix_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_burstcount[2] <= Medipix_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_burstcount[3] <= Medipix_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_byteenable[0] <= Medipix_sopc_burst_3_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_byteenable[1] <= Medipix_sopc_burst_3_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_debugaccess <= Medipix_sopc_burst_3_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_read <= Medipix_sopc_burst_3_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_3_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_3_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_3_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_3_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_3_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_3_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_3_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_3_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_3_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_3_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_3_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_3_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_3_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_3_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_3_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_3_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_waitrequest_from_sa <= Medipix_sopc_burst_3_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_write <= Medipix_sopc_burst_3_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_3_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_3_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_3_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream <= Medipix_sopc_burst_3_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_3_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_3_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_3_upstream_end_xfer <= d1_Medipix_sopc_burst_3_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|burstcount_fifo_for_Medipix_sopc_burst_3_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_3_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_upstream_arbitrator:the_Medipix_sopc_burst_3_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_3_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3_downstream_arbitrator:the_Medipix_sopc_burst_3_downstream
Medipix_sopc_burst_3_downstream_address[0] => Medipix_sopc_burst_3_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_3_downstream_address[1] => Medipix_sopc_burst_3_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_3_downstream_address[2] => Medipix_sopc_burst_3_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_3_downstream_address[3] => Medipix_sopc_burst_3_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_3_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_granted_sys_clk_freq_s1 => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1 => r_1.IN0
Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1 => r_1.IN0
Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1 => r_1.IN0
Medipix_sopc_burst_3_downstream_read => r_1.IN0
Medipix_sopc_burst_3_downstream_read => r_1.IN1
Medipix_sopc_burst_3_downstream_read_data_valid_sys_clk_freq_s1 => Medipix_sopc_burst_3_downstream_readdatavalid.DATAIN
Medipix_sopc_burst_3_downstream_requests_sys_clk_freq_s1 => r_1.IN1
Medipix_sopc_burst_3_downstream_write => r_1.IN1
Medipix_sopc_burst_3_downstream_write => r_1.IN1
Medipix_sopc_burst_3_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_writedata[15] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_sys_clk_freq_s1_end_xfer => r_1.IN1
reset_n => Medipix_sopc_burst_3_downstream_reset_n.DATAIN
sys_clk_freq_s1_readdata_from_sa[0] => Medipix_sopc_burst_3_downstream_readdata[0].DATAIN
sys_clk_freq_s1_readdata_from_sa[1] => Medipix_sopc_burst_3_downstream_readdata[1].DATAIN
sys_clk_freq_s1_readdata_from_sa[2] => Medipix_sopc_burst_3_downstream_readdata[2].DATAIN
sys_clk_freq_s1_readdata_from_sa[3] => Medipix_sopc_burst_3_downstream_readdata[3].DATAIN
sys_clk_freq_s1_readdata_from_sa[4] => Medipix_sopc_burst_3_downstream_readdata[4].DATAIN
sys_clk_freq_s1_readdata_from_sa[5] => Medipix_sopc_burst_3_downstream_readdata[5].DATAIN
sys_clk_freq_s1_readdata_from_sa[6] => Medipix_sopc_burst_3_downstream_readdata[6].DATAIN
sys_clk_freq_s1_readdata_from_sa[7] => Medipix_sopc_burst_3_downstream_readdata[7].DATAIN
sys_clk_freq_s1_readdata_from_sa[8] => Medipix_sopc_burst_3_downstream_readdata[8].DATAIN
sys_clk_freq_s1_readdata_from_sa[9] => Medipix_sopc_burst_3_downstream_readdata[9].DATAIN
sys_clk_freq_s1_readdata_from_sa[10] => Medipix_sopc_burst_3_downstream_readdata[10].DATAIN
sys_clk_freq_s1_readdata_from_sa[11] => Medipix_sopc_burst_3_downstream_readdata[11].DATAIN
sys_clk_freq_s1_readdata_from_sa[12] => Medipix_sopc_burst_3_downstream_readdata[12].DATAIN
sys_clk_freq_s1_readdata_from_sa[13] => Medipix_sopc_burst_3_downstream_readdata[13].DATAIN
sys_clk_freq_s1_readdata_from_sa[14] => Medipix_sopc_burst_3_downstream_readdata[14].DATAIN
sys_clk_freq_s1_readdata_from_sa[15] => Medipix_sopc_burst_3_downstream_readdata[15].DATAIN
Medipix_sopc_burst_3_downstream_address_to_slave[0] <= Medipix_sopc_burst_3_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_address_to_slave[1] <= Medipix_sopc_burst_3_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_address_to_slave[2] <= Medipix_sopc_burst_3_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_address_to_slave[3] <= Medipix_sopc_burst_3_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_latency_counter <= <GND>
Medipix_sopc_burst_3_downstream_readdata[0] <= sys_clk_freq_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[1] <= sys_clk_freq_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[2] <= sys_clk_freq_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[3] <= sys_clk_freq_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[4] <= sys_clk_freq_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[5] <= sys_clk_freq_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[6] <= sys_clk_freq_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[7] <= sys_clk_freq_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[8] <= sys_clk_freq_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[9] <= sys_clk_freq_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[10] <= sys_clk_freq_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[11] <= sys_clk_freq_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[12] <= sys_clk_freq_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[13] <= sys_clk_freq_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[14] <= sys_clk_freq_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdata[15] <= sys_clk_freq_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_readdatavalid <= Medipix_sopc_burst_3_downstream_read_data_valid_sys_clk_freq_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_3:the_Medipix_sopc_burst_3
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_arbitrationshare[4]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => upstream_readdata[0]~reg0.CLK
clk => upstream_readdata[1]~reg0.CLK
clk => upstream_readdata[2]~reg0.CLK
clk => upstream_readdata[3]~reg0.CLK
clk => upstream_readdata[4]~reg0.CLK
clk => upstream_readdata[5]~reg0.CLK
clk => upstream_readdata[6]~reg0.CLK
clk => upstream_readdata[7]~reg0.CLK
clk => upstream_readdata[8]~reg0.CLK
clk => upstream_readdata[9]~reg0.CLK
clk => upstream_readdata[10]~reg0.CLK
clk => upstream_readdata[11]~reg0.CLK
clk => upstream_readdata[12]~reg0.CLK
clk => upstream_readdata[13]~reg0.CLK
clk => upstream_readdata[14]~reg0.CLK
clk => upstream_readdata[15]~reg0.CLK
clk => upstream_readdatavalid~reg0.CLK
clk => transactions_remaining[0].CLK
clk => transactions_remaining[1].CLK
clk => transactions_remaining[2].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
downstream_readdata[0] => upstream_readdata[0]~reg0.DATAIN
downstream_readdata[1] => upstream_readdata[1]~reg0.DATAIN
downstream_readdata[2] => upstream_readdata[2]~reg0.DATAIN
downstream_readdata[3] => upstream_readdata[3]~reg0.DATAIN
downstream_readdata[4] => upstream_readdata[4]~reg0.DATAIN
downstream_readdata[5] => upstream_readdata[5]~reg0.DATAIN
downstream_readdata[6] => upstream_readdata[6]~reg0.DATAIN
downstream_readdata[7] => upstream_readdata[7]~reg0.DATAIN
downstream_readdata[8] => upstream_readdata[8]~reg0.DATAIN
downstream_readdata[9] => upstream_readdata[9]~reg0.DATAIN
downstream_readdata[10] => upstream_readdata[10]~reg0.DATAIN
downstream_readdata[11] => upstream_readdata[11]~reg0.DATAIN
downstream_readdata[12] => upstream_readdata[12]~reg0.DATAIN
downstream_readdata[13] => upstream_readdata[13]~reg0.DATAIN
downstream_readdata[14] => upstream_readdata[14]~reg0.DATAIN
downstream_readdata[15] => upstream_readdata[15]~reg0.DATAIN
downstream_readdatavalid => upstream_readdatavalid~reg0.DATAIN
downstream_waitrequest => upstream_waitrequest.IN1
downstream_waitrequest => transactions_remaining.IN1
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[4]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[4]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => upstream_readdata[0]~reg0.ACLR
reset_n => upstream_readdata[1]~reg0.ACLR
reset_n => upstream_readdata[2]~reg0.ACLR
reset_n => upstream_readdata[3]~reg0.ACLR
reset_n => upstream_readdata[4]~reg0.ACLR
reset_n => upstream_readdata[5]~reg0.ACLR
reset_n => upstream_readdata[6]~reg0.ACLR
reset_n => upstream_readdata[7]~reg0.ACLR
reset_n => upstream_readdata[8]~reg0.ACLR
reset_n => upstream_readdata[9]~reg0.ACLR
reset_n => upstream_readdata[10]~reg0.ACLR
reset_n => upstream_readdata[11]~reg0.ACLR
reset_n => upstream_readdata[12]~reg0.ACLR
reset_n => upstream_readdata[13]~reg0.ACLR
reset_n => upstream_readdata[14]~reg0.ACLR
reset_n => upstream_readdata[15]~reg0.ACLR
reset_n => upstream_readdatavalid~reg0.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => transactions_remaining[0].ACLR
reset_n => transactions_remaining[1].ACLR
reset_n => transactions_remaining[2].ACLR
upstream_address[0] => current_upstream_address[0].DATAB
upstream_address[1] => current_upstream_address[1].DATAB
upstream_address[2] => current_upstream_address[2].DATAB
upstream_address[3] => current_upstream_address[3].DATAB
upstream_address[4] => ~NO_FANOUT~
upstream_burstcount[0] => Add0.IN8
upstream_burstcount[0] => reg_downstream_arbitrationshare[0]~reg0.DATAIN
upstream_burstcount[1] => Add0.IN7
upstream_burstcount[1] => reg_downstream_arbitrationshare[1]~reg0.DATAIN
upstream_burstcount[2] => Add0.IN6
upstream_burstcount[2] => reg_downstream_arbitrationshare[2]~reg0.DATAIN
upstream_burstcount[3] => Add0.IN5
upstream_burstcount[3] => reg_downstream_arbitrationshare[3]~reg0.DATAIN
upstream_byteenable[0] => reg_downstream_byteenable[0]~reg0.DATAIN
upstream_byteenable[1] => reg_downstream_byteenable[1]~reg0.DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => reg_downstream_nativeaddress[0]~reg0.DATAIN
upstream_nativeaddress[1] => reg_downstream_nativeaddress[1]~reg0.DATAIN
upstream_nativeaddress[2] => reg_downstream_nativeaddress[2]~reg0.DATAIN
upstream_nativeaddress[3] => reg_downstream_nativeaddress[3]~reg0.DATAIN
upstream_read => transactions_remaining.IN1
upstream_read => downstream_read.IN1
upstream_write => downstream_write.IN1
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[4] <= reg_downstream_arbitrationshare[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= upstream_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= upstream_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= upstream_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= upstream_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= upstream_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= upstream_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= upstream_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= upstream_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= upstream_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= upstream_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= upstream_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= upstream_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= upstream_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= upstream_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= upstream_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= upstream_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= upstream_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream
Medipix_sopc_burst_4_upstream_readdata[0] => Medipix_sopc_burst_4_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_4_upstream_readdata[1] => Medipix_sopc_burst_4_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_4_upstream_readdata[2] => Medipix_sopc_burst_4_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_4_upstream_readdata[3] => Medipix_sopc_burst_4_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_4_upstream_readdata[4] => Medipix_sopc_burst_4_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_4_upstream_readdata[5] => Medipix_sopc_burst_4_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_4_upstream_readdata[6] => Medipix_sopc_burst_4_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_4_upstream_readdata[7] => Medipix_sopc_burst_4_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_4_upstream_readdata[8] => Medipix_sopc_burst_4_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_4_upstream_readdata[9] => Medipix_sopc_burst_4_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_4_upstream_readdata[10] => Medipix_sopc_burst_4_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_4_upstream_readdata[11] => Medipix_sopc_burst_4_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_4_upstream_readdata[12] => Medipix_sopc_burst_4_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_4_upstream_readdata[13] => Medipix_sopc_burst_4_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_4_upstream_readdata[14] => Medipix_sopc_burst_4_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_4_upstream_readdata[15] => Medipix_sopc_burst_4_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_4_upstream_readdata[16] => Medipix_sopc_burst_4_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_4_upstream_readdata[17] => Medipix_sopc_burst_4_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_4_upstream_readdata[18] => Medipix_sopc_burst_4_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_4_upstream_readdata[19] => Medipix_sopc_burst_4_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_4_upstream_readdata[20] => Medipix_sopc_burst_4_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_4_upstream_readdata[21] => Medipix_sopc_burst_4_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_4_upstream_readdata[22] => Medipix_sopc_burst_4_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_4_upstream_readdata[23] => Medipix_sopc_burst_4_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_4_upstream_readdata[24] => Medipix_sopc_burst_4_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_4_upstream_readdata[25] => Medipix_sopc_burst_4_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_4_upstream_readdata[26] => Medipix_sopc_burst_4_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_4_upstream_readdata[27] => Medipix_sopc_burst_4_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_4_upstream_readdata[28] => Medipix_sopc_burst_4_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_4_upstream_readdata[29] => Medipix_sopc_burst_4_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_4_upstream_readdata[30] => Medipix_sopc_burst_4_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_4_upstream_readdata[31] => Medipix_sopc_burst_4_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_4_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_4_upstream_readdatavalid => Medipix_sopc_burst_4_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_4_upstream_readdatavalid => cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream.DATAIN
Medipix_sopc_burst_4_upstream_waitrequest => Medipix_sopc_burst_4_upstream_waits_for_read.IN1
Medipix_sopc_burst_4_upstream_waitrequest => Medipix_sopc_burst_4_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_instruction_master_address_to_slave[0] => Medipix_sopc_burst_4_upstream_address[0].DATAIN
cpu_linux_instruction_master_address_to_slave[0] => Medipix_sopc_burst_4_upstream_byteaddress[0].DATAIN
cpu_linux_instruction_master_address_to_slave[1] => Medipix_sopc_burst_4_upstream_address[1].DATAIN
cpu_linux_instruction_master_address_to_slave[1] => Medipix_sopc_burst_4_upstream_byteaddress[1].DATAIN
cpu_linux_instruction_master_address_to_slave[2] => Medipix_sopc_burst_4_upstream_address[2].DATAIN
cpu_linux_instruction_master_address_to_slave[2] => Medipix_sopc_burst_4_upstream_byteaddress[2].DATAIN
cpu_linux_instruction_master_address_to_slave[3] => Medipix_sopc_burst_4_upstream_address[3].DATAIN
cpu_linux_instruction_master_address_to_slave[3] => Medipix_sopc_burst_4_upstream_byteaddress[3].DATAIN
cpu_linux_instruction_master_address_to_slave[4] => Medipix_sopc_burst_4_upstream_address[4].DATAIN
cpu_linux_instruction_master_address_to_slave[4] => Medipix_sopc_burst_4_upstream_byteaddress[4].DATAIN
cpu_linux_instruction_master_address_to_slave[5] => Medipix_sopc_burst_4_upstream_address[5].DATAIN
cpu_linux_instruction_master_address_to_slave[5] => Medipix_sopc_burst_4_upstream_byteaddress[5].DATAIN
cpu_linux_instruction_master_address_to_slave[6] => Medipix_sopc_burst_4_upstream_address[6].DATAIN
cpu_linux_instruction_master_address_to_slave[6] => Medipix_sopc_burst_4_upstream_byteaddress[6].DATAIN
cpu_linux_instruction_master_address_to_slave[7] => Medipix_sopc_burst_4_upstream_address[7].DATAIN
cpu_linux_instruction_master_address_to_slave[7] => Medipix_sopc_burst_4_upstream_byteaddress[7].DATAIN
cpu_linux_instruction_master_address_to_slave[8] => Medipix_sopc_burst_4_upstream_address[8].DATAIN
cpu_linux_instruction_master_address_to_slave[8] => Medipix_sopc_burst_4_upstream_byteaddress[8].DATAIN
cpu_linux_instruction_master_address_to_slave[9] => Medipix_sopc_burst_4_upstream_address[9].DATAIN
cpu_linux_instruction_master_address_to_slave[9] => Medipix_sopc_burst_4_upstream_byteaddress[9].DATAIN
cpu_linux_instruction_master_address_to_slave[10] => Medipix_sopc_burst_4_upstream_address[10].DATAIN
cpu_linux_instruction_master_address_to_slave[10] => Medipix_sopc_burst_4_upstream_byteaddress[10].DATAIN
cpu_linux_instruction_master_address_to_slave[11] => Medipix_sopc_burst_4_upstream_address[11].DATAIN
cpu_linux_instruction_master_address_to_slave[11] => Medipix_sopc_burst_4_upstream_byteaddress[11].DATAIN
cpu_linux_instruction_master_address_to_slave[12] => Medipix_sopc_burst_4_upstream_address[12].DATAIN
cpu_linux_instruction_master_address_to_slave[12] => Medipix_sopc_burst_4_upstream_byteaddress[12].DATAIN
cpu_linux_instruction_master_address_to_slave[13] => Medipix_sopc_burst_4_upstream_address[13].DATAIN
cpu_linux_instruction_master_address_to_slave[13] => Medipix_sopc_burst_4_upstream_byteaddress[13].DATAIN
cpu_linux_instruction_master_address_to_slave[14] => Medipix_sopc_burst_4_upstream_address[14].DATAIN
cpu_linux_instruction_master_address_to_slave[14] => Medipix_sopc_burst_4_upstream_byteaddress[14].DATAIN
cpu_linux_instruction_master_address_to_slave[15] => Medipix_sopc_burst_4_upstream_address[15].DATAIN
cpu_linux_instruction_master_address_to_slave[15] => Medipix_sopc_burst_4_upstream_byteaddress[15].DATAIN
cpu_linux_instruction_master_address_to_slave[16] => Medipix_sopc_burst_4_upstream_address[16].DATAIN
cpu_linux_instruction_master_address_to_slave[16] => Medipix_sopc_burst_4_upstream_byteaddress[16].DATAIN
cpu_linux_instruction_master_address_to_slave[17] => Medipix_sopc_burst_4_upstream_address[17].DATAIN
cpu_linux_instruction_master_address_to_slave[17] => Medipix_sopc_burst_4_upstream_byteaddress[17].DATAIN
cpu_linux_instruction_master_address_to_slave[18] => Medipix_sopc_burst_4_upstream_address[18].DATAIN
cpu_linux_instruction_master_address_to_slave[18] => Medipix_sopc_burst_4_upstream_byteaddress[18].DATAIN
cpu_linux_instruction_master_address_to_slave[19] => Medipix_sopc_burst_4_upstream_address[19].DATAIN
cpu_linux_instruction_master_address_to_slave[19] => Medipix_sopc_burst_4_upstream_byteaddress[19].DATAIN
cpu_linux_instruction_master_address_to_slave[20] => Medipix_sopc_burst_4_upstream_address[20].DATAIN
cpu_linux_instruction_master_address_to_slave[20] => Medipix_sopc_burst_4_upstream_byteaddress[20].DATAIN
cpu_linux_instruction_master_address_to_slave[21] => Medipix_sopc_burst_4_upstream_address[21].DATAIN
cpu_linux_instruction_master_address_to_slave[21] => Medipix_sopc_burst_4_upstream_byteaddress[21].DATAIN
cpu_linux_instruction_master_address_to_slave[22] => Medipix_sopc_burst_4_upstream_address[22].DATAIN
cpu_linux_instruction_master_address_to_slave[22] => Medipix_sopc_burst_4_upstream_byteaddress[22].DATAIN
cpu_linux_instruction_master_address_to_slave[23] => Medipix_sopc_burst_4_upstream_address[23].DATAIN
cpu_linux_instruction_master_address_to_slave[23] => Medipix_sopc_burst_4_upstream_byteaddress[23].DATAIN
cpu_linux_instruction_master_address_to_slave[24] => Medipix_sopc_burst_4_upstream_address[24].DATAIN
cpu_linux_instruction_master_address_to_slave[24] => Medipix_sopc_burst_4_upstream_byteaddress[24].DATAIN
cpu_linux_instruction_master_address_to_slave[25] => Medipix_sopc_burst_4_upstream_address[25].DATAIN
cpu_linux_instruction_master_address_to_slave[25] => Medipix_sopc_burst_4_upstream_byteaddress[25].DATAIN
cpu_linux_instruction_master_address_to_slave[26] => Medipix_sopc_burst_4_upstream_address[26].DATAIN
cpu_linux_instruction_master_address_to_slave[26] => Medipix_sopc_burst_4_upstream_byteaddress[26].DATAIN
cpu_linux_instruction_master_address_to_slave[27] => Medipix_sopc_burst_4_upstream_byteaddress[27].DATAIN
cpu_linux_instruction_master_address_to_slave[27] => cpu_linux_instruction_master_requests_Medipix_sopc_burst_4_upstream.IN0
cpu_linux_instruction_master_burstcount[0] => Medipix_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[1] => Medipix_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[2] => Medipix_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[3] => Medipix_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_latency_counter => LessThan0.IN2
cpu_linux_instruction_master_latency_counter => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_4_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_requests_Medipix_sopc_burst_4_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_requests_Medipix_sopc_burst_4_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_4_upstream.IN1
cpu_linux_instruction_master_read => Medipix_sopc_burst_4_upstream_read.IN0
cpu_linux_instruction_master_read => Medipix_sopc_burst_4_upstream_in_a_read_cycle.IN0
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream_shift_register => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_4_upstream.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream_shift_register => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_4_upstream.IN1
reset_n => reset_n.IN2
Medipix_sopc_burst_4_upstream_address[0] <= cpu_linux_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[1] <= cpu_linux_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[2] <= cpu_linux_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[3] <= cpu_linux_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[4] <= cpu_linux_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[5] <= cpu_linux_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[6] <= cpu_linux_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[7] <= cpu_linux_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[8] <= cpu_linux_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[9] <= cpu_linux_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[10] <= cpu_linux_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[11] <= cpu_linux_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[12] <= cpu_linux_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[13] <= cpu_linux_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[14] <= cpu_linux_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[15] <= cpu_linux_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[16] <= cpu_linux_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[17] <= cpu_linux_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[18] <= cpu_linux_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[19] <= cpu_linux_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[20] <= cpu_linux_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[21] <= cpu_linux_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[22] <= cpu_linux_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[23] <= cpu_linux_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[24] <= cpu_linux_instruction_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[25] <= cpu_linux_instruction_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_address[26] <= cpu_linux_instruction_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[0] <= cpu_linux_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[1] <= cpu_linux_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[2] <= cpu_linux_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[3] <= cpu_linux_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[4] <= cpu_linux_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[5] <= cpu_linux_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[6] <= cpu_linux_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[7] <= cpu_linux_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[8] <= cpu_linux_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[9] <= cpu_linux_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[10] <= cpu_linux_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[11] <= cpu_linux_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[12] <= cpu_linux_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[13] <= cpu_linux_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[14] <= cpu_linux_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[15] <= cpu_linux_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[16] <= cpu_linux_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[17] <= cpu_linux_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[18] <= cpu_linux_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[19] <= cpu_linux_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[20] <= cpu_linux_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[21] <= cpu_linux_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[22] <= cpu_linux_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[23] <= cpu_linux_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[24] <= cpu_linux_instruction_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[25] <= cpu_linux_instruction_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[26] <= cpu_linux_instruction_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[27] <= cpu_linux_instruction_master_address_to_slave[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_byteaddress[28] <= <GND>
Medipix_sopc_burst_4_upstream_byteenable[0] <= <VCC>
Medipix_sopc_burst_4_upstream_byteenable[1] <= <VCC>
Medipix_sopc_burst_4_upstream_byteenable[2] <= <VCC>
Medipix_sopc_burst_4_upstream_byteenable[3] <= <VCC>
Medipix_sopc_burst_4_upstream_debugaccess <= <GND>
Medipix_sopc_burst_4_upstream_read <= Medipix_sopc_burst_4_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_4_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_4_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_4_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_4_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_4_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_4_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_4_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_4_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_4_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_4_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_4_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_4_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_4_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_4_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_4_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_4_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_4_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_4_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_4_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_4_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_4_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_4_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_4_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_4_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_4_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_4_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_4_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_4_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_4_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_4_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_4_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_4_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_waitrequest_from_sa <= Medipix_sopc_burst_4_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_upstream_write <= <GND>
cpu_linux_instruction_master_granted_Medipix_sopc_burst_4_upstream <= cpu_linux_instruction_master_granted_Medipix_sopc_burst_4_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_4_upstream <= cpu_linux_instruction_master_granted_Medipix_sopc_burst_4_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream <= Medipix_sopc_burst_4_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream_shift_register <= rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream.fifo_contains_ones_n
cpu_linux_instruction_master_requests_Medipix_sopc_burst_4_upstream <= cpu_linux_instruction_master_requests_Medipix_sopc_burst_4_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_4_upstream_end_xfer <= d1_Medipix_sopc_burst_4_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|burstcount_fifo_for_Medipix_sopc_burst_4_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_4_upstream
clear_fifo => always1.IN1
clear_fifo => full_97.OUTPUTSELECT
clear_fifo => full_96.OUTPUTSELECT
clear_fifo => full_95.OUTPUTSELECT
clear_fifo => full_94.OUTPUTSELECT
clear_fifo => full_93.OUTPUTSELECT
clear_fifo => full_92.OUTPUTSELECT
clear_fifo => full_91.OUTPUTSELECT
clear_fifo => full_90.OUTPUTSELECT
clear_fifo => full_89.OUTPUTSELECT
clear_fifo => full_88.OUTPUTSELECT
clear_fifo => full_87.OUTPUTSELECT
clear_fifo => full_86.OUTPUTSELECT
clear_fifo => full_85.OUTPUTSELECT
clear_fifo => full_84.OUTPUTSELECT
clear_fifo => full_83.OUTPUTSELECT
clear_fifo => full_82.OUTPUTSELECT
clear_fifo => full_81.OUTPUTSELECT
clear_fifo => full_80.OUTPUTSELECT
clear_fifo => full_79.OUTPUTSELECT
clear_fifo => full_78.OUTPUTSELECT
clear_fifo => full_77.OUTPUTSELECT
clear_fifo => full_76.OUTPUTSELECT
clear_fifo => full_75.OUTPUTSELECT
clear_fifo => full_74.OUTPUTSELECT
clear_fifo => full_73.OUTPUTSELECT
clear_fifo => full_72.OUTPUTSELECT
clear_fifo => full_71.OUTPUTSELECT
clear_fifo => full_70.OUTPUTSELECT
clear_fifo => full_69.OUTPUTSELECT
clear_fifo => full_68.OUTPUTSELECT
clear_fifo => full_67.OUTPUTSELECT
clear_fifo => full_66.OUTPUTSELECT
clear_fifo => full_65.OUTPUTSELECT
clear_fifo => full_64.OUTPUTSELECT
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always194.IN0
clear_fifo => always195.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p96_stage_96.IN1
clear_fifo => p95_stage_95.IN1
clear_fifo => p94_stage_94.IN1
clear_fifo => p93_stage_93.IN1
clear_fifo => p92_stage_92.IN1
clear_fifo => p91_stage_91.IN1
clear_fifo => p90_stage_90.IN1
clear_fifo => p89_stage_89.IN1
clear_fifo => p88_stage_88.IN1
clear_fifo => p87_stage_87.IN1
clear_fifo => p86_stage_86.IN1
clear_fifo => p85_stage_85.IN1
clear_fifo => p84_stage_84.IN1
clear_fifo => p83_stage_83.IN1
clear_fifo => p82_stage_82.IN1
clear_fifo => p81_stage_81.IN1
clear_fifo => p80_stage_80.IN1
clear_fifo => p79_stage_79.IN1
clear_fifo => p78_stage_78.IN1
clear_fifo => p77_stage_77.IN1
clear_fifo => p76_stage_76.IN1
clear_fifo => p75_stage_75.IN1
clear_fifo => p74_stage_74.IN1
clear_fifo => p73_stage_73.IN1
clear_fifo => p72_stage_72.IN1
clear_fifo => p71_stage_71.IN1
clear_fifo => p70_stage_70.IN1
clear_fifo => p69_stage_69.IN1
clear_fifo => p68_stage_68.IN1
clear_fifo => p67_stage_67.IN1
clear_fifo => p66_stage_66.IN1
clear_fifo => p65_stage_65.IN1
clear_fifo => p64_stage_64.IN1
clear_fifo => p63_stage_63.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => full_2.CLK
clk => stage_2[0].CLK
clk => stage_2[1].CLK
clk => stage_2[2].CLK
clk => stage_2[3].CLK
clk => full_3.CLK
clk => stage_3[0].CLK
clk => stage_3[1].CLK
clk => stage_3[2].CLK
clk => stage_3[3].CLK
clk => full_4.CLK
clk => stage_4[0].CLK
clk => stage_4[1].CLK
clk => stage_4[2].CLK
clk => stage_4[3].CLK
clk => full_5.CLK
clk => stage_5[0].CLK
clk => stage_5[1].CLK
clk => stage_5[2].CLK
clk => stage_5[3].CLK
clk => full_6.CLK
clk => stage_6[0].CLK
clk => stage_6[1].CLK
clk => stage_6[2].CLK
clk => stage_6[3].CLK
clk => full_7.CLK
clk => stage_7[0].CLK
clk => stage_7[1].CLK
clk => stage_7[2].CLK
clk => stage_7[3].CLK
clk => full_8.CLK
clk => stage_8[0].CLK
clk => stage_8[1].CLK
clk => stage_8[2].CLK
clk => stage_8[3].CLK
clk => full_9.CLK
clk => stage_9[0].CLK
clk => stage_9[1].CLK
clk => stage_9[2].CLK
clk => stage_9[3].CLK
clk => full_10.CLK
clk => stage_10[0].CLK
clk => stage_10[1].CLK
clk => stage_10[2].CLK
clk => stage_10[3].CLK
clk => full_11.CLK
clk => stage_11[0].CLK
clk => stage_11[1].CLK
clk => stage_11[2].CLK
clk => stage_11[3].CLK
clk => full_12.CLK
clk => stage_12[0].CLK
clk => stage_12[1].CLK
clk => stage_12[2].CLK
clk => stage_12[3].CLK
clk => full_13.CLK
clk => stage_13[0].CLK
clk => stage_13[1].CLK
clk => stage_13[2].CLK
clk => stage_13[3].CLK
clk => full_14.CLK
clk => stage_14[0].CLK
clk => stage_14[1].CLK
clk => stage_14[2].CLK
clk => stage_14[3].CLK
clk => full_15.CLK
clk => stage_15[0].CLK
clk => stage_15[1].CLK
clk => stage_15[2].CLK
clk => stage_15[3].CLK
clk => full_16.CLK
clk => stage_16[0].CLK
clk => stage_16[1].CLK
clk => stage_16[2].CLK
clk => stage_16[3].CLK
clk => full_17.CLK
clk => stage_17[0].CLK
clk => stage_17[1].CLK
clk => stage_17[2].CLK
clk => stage_17[3].CLK
clk => full_18.CLK
clk => stage_18[0].CLK
clk => stage_18[1].CLK
clk => stage_18[2].CLK
clk => stage_18[3].CLK
clk => full_19.CLK
clk => stage_19[0].CLK
clk => stage_19[1].CLK
clk => stage_19[2].CLK
clk => stage_19[3].CLK
clk => full_20.CLK
clk => stage_20[0].CLK
clk => stage_20[1].CLK
clk => stage_20[2].CLK
clk => stage_20[3].CLK
clk => full_21.CLK
clk => stage_21[0].CLK
clk => stage_21[1].CLK
clk => stage_21[2].CLK
clk => stage_21[3].CLK
clk => full_22.CLK
clk => stage_22[0].CLK
clk => stage_22[1].CLK
clk => stage_22[2].CLK
clk => stage_22[3].CLK
clk => full_23.CLK
clk => stage_23[0].CLK
clk => stage_23[1].CLK
clk => stage_23[2].CLK
clk => stage_23[3].CLK
clk => full_24.CLK
clk => stage_24[0].CLK
clk => stage_24[1].CLK
clk => stage_24[2].CLK
clk => stage_24[3].CLK
clk => full_25.CLK
clk => stage_25[0].CLK
clk => stage_25[1].CLK
clk => stage_25[2].CLK
clk => stage_25[3].CLK
clk => full_26.CLK
clk => stage_26[0].CLK
clk => stage_26[1].CLK
clk => stage_26[2].CLK
clk => stage_26[3].CLK
clk => full_27.CLK
clk => stage_27[0].CLK
clk => stage_27[1].CLK
clk => stage_27[2].CLK
clk => stage_27[3].CLK
clk => full_28.CLK
clk => stage_28[0].CLK
clk => stage_28[1].CLK
clk => stage_28[2].CLK
clk => stage_28[3].CLK
clk => full_29.CLK
clk => stage_29[0].CLK
clk => stage_29[1].CLK
clk => stage_29[2].CLK
clk => stage_29[3].CLK
clk => full_30.CLK
clk => stage_30[0].CLK
clk => stage_30[1].CLK
clk => stage_30[2].CLK
clk => stage_30[3].CLK
clk => full_31.CLK
clk => stage_31[0].CLK
clk => stage_31[1].CLK
clk => stage_31[2].CLK
clk => stage_31[3].CLK
clk => full_32.CLK
clk => stage_32[0].CLK
clk => stage_32[1].CLK
clk => stage_32[2].CLK
clk => stage_32[3].CLK
clk => full_33.CLK
clk => stage_33[0].CLK
clk => stage_33[1].CLK
clk => stage_33[2].CLK
clk => stage_33[3].CLK
clk => full_34.CLK
clk => stage_34[0].CLK
clk => stage_34[1].CLK
clk => stage_34[2].CLK
clk => stage_34[3].CLK
clk => full_35.CLK
clk => stage_35[0].CLK
clk => stage_35[1].CLK
clk => stage_35[2].CLK
clk => stage_35[3].CLK
clk => full_36.CLK
clk => stage_36[0].CLK
clk => stage_36[1].CLK
clk => stage_36[2].CLK
clk => stage_36[3].CLK
clk => full_37.CLK
clk => stage_37[0].CLK
clk => stage_37[1].CLK
clk => stage_37[2].CLK
clk => stage_37[3].CLK
clk => full_38.CLK
clk => stage_38[0].CLK
clk => stage_38[1].CLK
clk => stage_38[2].CLK
clk => stage_38[3].CLK
clk => full_39.CLK
clk => stage_39[0].CLK
clk => stage_39[1].CLK
clk => stage_39[2].CLK
clk => stage_39[3].CLK
clk => full_40.CLK
clk => stage_40[0].CLK
clk => stage_40[1].CLK
clk => stage_40[2].CLK
clk => stage_40[3].CLK
clk => full_41.CLK
clk => stage_41[0].CLK
clk => stage_41[1].CLK
clk => stage_41[2].CLK
clk => stage_41[3].CLK
clk => full_42.CLK
clk => stage_42[0].CLK
clk => stage_42[1].CLK
clk => stage_42[2].CLK
clk => stage_42[3].CLK
clk => full_43.CLK
clk => stage_43[0].CLK
clk => stage_43[1].CLK
clk => stage_43[2].CLK
clk => stage_43[3].CLK
clk => full_44.CLK
clk => stage_44[0].CLK
clk => stage_44[1].CLK
clk => stage_44[2].CLK
clk => stage_44[3].CLK
clk => full_45.CLK
clk => stage_45[0].CLK
clk => stage_45[1].CLK
clk => stage_45[2].CLK
clk => stage_45[3].CLK
clk => full_46.CLK
clk => stage_46[0].CLK
clk => stage_46[1].CLK
clk => stage_46[2].CLK
clk => stage_46[3].CLK
clk => full_47.CLK
clk => stage_47[0].CLK
clk => stage_47[1].CLK
clk => stage_47[2].CLK
clk => stage_47[3].CLK
clk => full_48.CLK
clk => stage_48[0].CLK
clk => stage_48[1].CLK
clk => stage_48[2].CLK
clk => stage_48[3].CLK
clk => full_49.CLK
clk => stage_49[0].CLK
clk => stage_49[1].CLK
clk => stage_49[2].CLK
clk => stage_49[3].CLK
clk => full_50.CLK
clk => stage_50[0].CLK
clk => stage_50[1].CLK
clk => stage_50[2].CLK
clk => stage_50[3].CLK
clk => full_51.CLK
clk => stage_51[0].CLK
clk => stage_51[1].CLK
clk => stage_51[2].CLK
clk => stage_51[3].CLK
clk => full_52.CLK
clk => stage_52[0].CLK
clk => stage_52[1].CLK
clk => stage_52[2].CLK
clk => stage_52[3].CLK
clk => full_53.CLK
clk => stage_53[0].CLK
clk => stage_53[1].CLK
clk => stage_53[2].CLK
clk => stage_53[3].CLK
clk => full_54.CLK
clk => stage_54[0].CLK
clk => stage_54[1].CLK
clk => stage_54[2].CLK
clk => stage_54[3].CLK
clk => full_55.CLK
clk => stage_55[0].CLK
clk => stage_55[1].CLK
clk => stage_55[2].CLK
clk => stage_55[3].CLK
clk => full_56.CLK
clk => stage_56[0].CLK
clk => stage_56[1].CLK
clk => stage_56[2].CLK
clk => stage_56[3].CLK
clk => full_57.CLK
clk => stage_57[0].CLK
clk => stage_57[1].CLK
clk => stage_57[2].CLK
clk => stage_57[3].CLK
clk => full_58.CLK
clk => stage_58[0].CLK
clk => stage_58[1].CLK
clk => stage_58[2].CLK
clk => stage_58[3].CLK
clk => full_59.CLK
clk => stage_59[0].CLK
clk => stage_59[1].CLK
clk => stage_59[2].CLK
clk => stage_59[3].CLK
clk => full_60.CLK
clk => stage_60[0].CLK
clk => stage_60[1].CLK
clk => stage_60[2].CLK
clk => stage_60[3].CLK
clk => full_61.CLK
clk => stage_61[0].CLK
clk => stage_61[1].CLK
clk => stage_61[2].CLK
clk => stage_61[3].CLK
clk => full_62.CLK
clk => stage_62[0].CLK
clk => stage_62[1].CLK
clk => stage_62[2].CLK
clk => stage_62[3].CLK
clk => full_63.CLK
clk => stage_63[0].CLK
clk => stage_63[1].CLK
clk => stage_63[2].CLK
clk => stage_63[3].CLK
clk => full_64.CLK
clk => stage_64[0].CLK
clk => stage_64[1].CLK
clk => stage_64[2].CLK
clk => stage_64[3].CLK
clk => full_65.CLK
clk => stage_65[0].CLK
clk => stage_65[1].CLK
clk => stage_65[2].CLK
clk => stage_65[3].CLK
clk => full_66.CLK
clk => stage_66[0].CLK
clk => stage_66[1].CLK
clk => stage_66[2].CLK
clk => stage_66[3].CLK
clk => full_67.CLK
clk => stage_67[0].CLK
clk => stage_67[1].CLK
clk => stage_67[2].CLK
clk => stage_67[3].CLK
clk => full_68.CLK
clk => stage_68[0].CLK
clk => stage_68[1].CLK
clk => stage_68[2].CLK
clk => stage_68[3].CLK
clk => full_69.CLK
clk => stage_69[0].CLK
clk => stage_69[1].CLK
clk => stage_69[2].CLK
clk => stage_69[3].CLK
clk => full_70.CLK
clk => stage_70[0].CLK
clk => stage_70[1].CLK
clk => stage_70[2].CLK
clk => stage_70[3].CLK
clk => full_71.CLK
clk => stage_71[0].CLK
clk => stage_71[1].CLK
clk => stage_71[2].CLK
clk => stage_71[3].CLK
clk => full_72.CLK
clk => stage_72[0].CLK
clk => stage_72[1].CLK
clk => stage_72[2].CLK
clk => stage_72[3].CLK
clk => full_73.CLK
clk => stage_73[0].CLK
clk => stage_73[1].CLK
clk => stage_73[2].CLK
clk => stage_73[3].CLK
clk => full_74.CLK
clk => stage_74[0].CLK
clk => stage_74[1].CLK
clk => stage_74[2].CLK
clk => stage_74[3].CLK
clk => full_75.CLK
clk => stage_75[0].CLK
clk => stage_75[1].CLK
clk => stage_75[2].CLK
clk => stage_75[3].CLK
clk => full_76.CLK
clk => stage_76[0].CLK
clk => stage_76[1].CLK
clk => stage_76[2].CLK
clk => stage_76[3].CLK
clk => full_77.CLK
clk => stage_77[0].CLK
clk => stage_77[1].CLK
clk => stage_77[2].CLK
clk => stage_77[3].CLK
clk => full_78.CLK
clk => stage_78[0].CLK
clk => stage_78[1].CLK
clk => stage_78[2].CLK
clk => stage_78[3].CLK
clk => full_79.CLK
clk => stage_79[0].CLK
clk => stage_79[1].CLK
clk => stage_79[2].CLK
clk => stage_79[3].CLK
clk => full_80.CLK
clk => stage_80[0].CLK
clk => stage_80[1].CLK
clk => stage_80[2].CLK
clk => stage_80[3].CLK
clk => full_81.CLK
clk => stage_81[0].CLK
clk => stage_81[1].CLK
clk => stage_81[2].CLK
clk => stage_81[3].CLK
clk => full_82.CLK
clk => stage_82[0].CLK
clk => stage_82[1].CLK
clk => stage_82[2].CLK
clk => stage_82[3].CLK
clk => full_83.CLK
clk => stage_83[0].CLK
clk => stage_83[1].CLK
clk => stage_83[2].CLK
clk => stage_83[3].CLK
clk => full_84.CLK
clk => stage_84[0].CLK
clk => stage_84[1].CLK
clk => stage_84[2].CLK
clk => stage_84[3].CLK
clk => full_85.CLK
clk => stage_85[0].CLK
clk => stage_85[1].CLK
clk => stage_85[2].CLK
clk => stage_85[3].CLK
clk => full_86.CLK
clk => stage_86[0].CLK
clk => stage_86[1].CLK
clk => stage_86[2].CLK
clk => stage_86[3].CLK
clk => full_87.CLK
clk => stage_87[0].CLK
clk => stage_87[1].CLK
clk => stage_87[2].CLK
clk => stage_87[3].CLK
clk => full_88.CLK
clk => stage_88[0].CLK
clk => stage_88[1].CLK
clk => stage_88[2].CLK
clk => stage_88[3].CLK
clk => full_89.CLK
clk => stage_89[0].CLK
clk => stage_89[1].CLK
clk => stage_89[2].CLK
clk => stage_89[3].CLK
clk => full_90.CLK
clk => stage_90[0].CLK
clk => stage_90[1].CLK
clk => stage_90[2].CLK
clk => stage_90[3].CLK
clk => full_91.CLK
clk => stage_91[0].CLK
clk => stage_91[1].CLK
clk => stage_91[2].CLK
clk => stage_91[3].CLK
clk => full_92.CLK
clk => stage_92[0].CLK
clk => stage_92[1].CLK
clk => stage_92[2].CLK
clk => stage_92[3].CLK
clk => full_93.CLK
clk => stage_93[0].CLK
clk => stage_93[1].CLK
clk => stage_93[2].CLK
clk => stage_93[3].CLK
clk => full_94.CLK
clk => stage_94[0].CLK
clk => stage_94[1].CLK
clk => stage_94[2].CLK
clk => stage_94[3].CLK
clk => full_95.CLK
clk => stage_95[0].CLK
clk => stage_95[1].CLK
clk => stage_95[2].CLK
clk => stage_95[3].CLK
clk => full_96.CLK
clk => stage_96[0].CLK
clk => stage_96[1].CLK
clk => stage_96[2].CLK
clk => stage_96[3].CLK
clk => full_97.CLK
clk => stage_97[0].CLK
clk => stage_97[1].CLK
clk => stage_97[2].CLK
clk => stage_97[3].CLK
data_in[0] => p96_stage_96[0].DATAB
data_in[0] => p95_stage_95[0].DATAB
data_in[0] => p94_stage_94[0].DATAB
data_in[0] => p93_stage_93[0].DATAB
data_in[0] => p92_stage_92[0].DATAB
data_in[0] => p91_stage_91[0].DATAB
data_in[0] => p90_stage_90[0].DATAB
data_in[0] => p89_stage_89[0].DATAB
data_in[0] => p88_stage_88[0].DATAB
data_in[0] => p87_stage_87[0].DATAB
data_in[0] => p86_stage_86[0].DATAB
data_in[0] => p85_stage_85[0].DATAB
data_in[0] => p84_stage_84[0].DATAB
data_in[0] => p83_stage_83[0].DATAB
data_in[0] => p82_stage_82[0].DATAB
data_in[0] => p81_stage_81[0].DATAB
data_in[0] => p80_stage_80[0].DATAB
data_in[0] => p79_stage_79[0].DATAB
data_in[0] => p78_stage_78[0].DATAB
data_in[0] => p77_stage_77[0].DATAB
data_in[0] => p76_stage_76[0].DATAB
data_in[0] => p75_stage_75[0].DATAB
data_in[0] => p74_stage_74[0].DATAB
data_in[0] => p73_stage_73[0].DATAB
data_in[0] => p72_stage_72[0].DATAB
data_in[0] => p71_stage_71[0].DATAB
data_in[0] => p70_stage_70[0].DATAB
data_in[0] => p69_stage_69[0].DATAB
data_in[0] => p68_stage_68[0].DATAB
data_in[0] => p67_stage_67[0].DATAB
data_in[0] => p66_stage_66[0].DATAB
data_in[0] => p65_stage_65[0].DATAB
data_in[0] => p64_stage_64[0].DATAB
data_in[0] => p63_stage_63[0].DATAB
data_in[0] => p62_stage_62[0].DATAB
data_in[0] => p61_stage_61[0].DATAB
data_in[0] => p60_stage_60[0].DATAB
data_in[0] => p59_stage_59[0].DATAB
data_in[0] => p58_stage_58[0].DATAB
data_in[0] => p57_stage_57[0].DATAB
data_in[0] => p56_stage_56[0].DATAB
data_in[0] => p55_stage_55[0].DATAB
data_in[0] => p54_stage_54[0].DATAB
data_in[0] => p53_stage_53[0].DATAB
data_in[0] => p52_stage_52[0].DATAB
data_in[0] => p51_stage_51[0].DATAB
data_in[0] => p50_stage_50[0].DATAB
data_in[0] => p49_stage_49[0].DATAB
data_in[0] => p48_stage_48[0].DATAB
data_in[0] => p47_stage_47[0].DATAB
data_in[0] => p46_stage_46[0].DATAB
data_in[0] => p45_stage_45[0].DATAB
data_in[0] => p44_stage_44[0].DATAB
data_in[0] => p43_stage_43[0].DATAB
data_in[0] => p42_stage_42[0].DATAB
data_in[0] => p41_stage_41[0].DATAB
data_in[0] => p40_stage_40[0].DATAB
data_in[0] => p39_stage_39[0].DATAB
data_in[0] => p38_stage_38[0].DATAB
data_in[0] => p37_stage_37[0].DATAB
data_in[0] => p36_stage_36[0].DATAB
data_in[0] => p35_stage_35[0].DATAB
data_in[0] => p34_stage_34[0].DATAB
data_in[0] => p33_stage_33[0].DATAB
data_in[0] => p32_stage_32[0].DATAB
data_in[0] => p31_stage_31[0].DATAB
data_in[0] => p30_stage_30[0].DATAB
data_in[0] => p29_stage_29[0].DATAB
data_in[0] => p28_stage_28[0].DATAB
data_in[0] => p27_stage_27[0].DATAB
data_in[0] => p26_stage_26[0].DATAB
data_in[0] => p25_stage_25[0].DATAB
data_in[0] => p24_stage_24[0].DATAB
data_in[0] => p23_stage_23[0].DATAB
data_in[0] => p22_stage_22[0].DATAB
data_in[0] => p21_stage_21[0].DATAB
data_in[0] => p20_stage_20[0].DATAB
data_in[0] => p19_stage_19[0].DATAB
data_in[0] => p18_stage_18[0].DATAB
data_in[0] => p17_stage_17[0].DATAB
data_in[0] => p16_stage_16[0].DATAB
data_in[0] => p15_stage_15[0].DATAB
data_in[0] => p14_stage_14[0].DATAB
data_in[0] => p13_stage_13[0].DATAB
data_in[0] => p12_stage_12[0].DATAB
data_in[0] => p11_stage_11[0].DATAB
data_in[0] => p10_stage_10[0].DATAB
data_in[0] => p9_stage_9[0].DATAB
data_in[0] => p8_stage_8[0].DATAB
data_in[0] => p7_stage_7[0].DATAB
data_in[0] => p6_stage_6[0].DATAB
data_in[0] => p5_stage_5[0].DATAB
data_in[0] => p4_stage_4[0].DATAB
data_in[0] => p3_stage_3[0].DATAB
data_in[0] => p2_stage_2[0].DATAB
data_in[0] => p1_stage_1[0].DATAB
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_97.DATAA
data_in[1] => p96_stage_96[1].DATAB
data_in[1] => p95_stage_95[1].DATAB
data_in[1] => p94_stage_94[1].DATAB
data_in[1] => p93_stage_93[1].DATAB
data_in[1] => p92_stage_92[1].DATAB
data_in[1] => p91_stage_91[1].DATAB
data_in[1] => p90_stage_90[1].DATAB
data_in[1] => p89_stage_89[1].DATAB
data_in[1] => p88_stage_88[1].DATAB
data_in[1] => p87_stage_87[1].DATAB
data_in[1] => p86_stage_86[1].DATAB
data_in[1] => p85_stage_85[1].DATAB
data_in[1] => p84_stage_84[1].DATAB
data_in[1] => p83_stage_83[1].DATAB
data_in[1] => p82_stage_82[1].DATAB
data_in[1] => p81_stage_81[1].DATAB
data_in[1] => p80_stage_80[1].DATAB
data_in[1] => p79_stage_79[1].DATAB
data_in[1] => p78_stage_78[1].DATAB
data_in[1] => p77_stage_77[1].DATAB
data_in[1] => p76_stage_76[1].DATAB
data_in[1] => p75_stage_75[1].DATAB
data_in[1] => p74_stage_74[1].DATAB
data_in[1] => p73_stage_73[1].DATAB
data_in[1] => p72_stage_72[1].DATAB
data_in[1] => p71_stage_71[1].DATAB
data_in[1] => p70_stage_70[1].DATAB
data_in[1] => p69_stage_69[1].DATAB
data_in[1] => p68_stage_68[1].DATAB
data_in[1] => p67_stage_67[1].DATAB
data_in[1] => p66_stage_66[1].DATAB
data_in[1] => p65_stage_65[1].DATAB
data_in[1] => p64_stage_64[1].DATAB
data_in[1] => p63_stage_63[1].DATAB
data_in[1] => p62_stage_62[1].DATAB
data_in[1] => p61_stage_61[1].DATAB
data_in[1] => p60_stage_60[1].DATAB
data_in[1] => p59_stage_59[1].DATAB
data_in[1] => p58_stage_58[1].DATAB
data_in[1] => p57_stage_57[1].DATAB
data_in[1] => p56_stage_56[1].DATAB
data_in[1] => p55_stage_55[1].DATAB
data_in[1] => p54_stage_54[1].DATAB
data_in[1] => p53_stage_53[1].DATAB
data_in[1] => p52_stage_52[1].DATAB
data_in[1] => p51_stage_51[1].DATAB
data_in[1] => p50_stage_50[1].DATAB
data_in[1] => p49_stage_49[1].DATAB
data_in[1] => p48_stage_48[1].DATAB
data_in[1] => p47_stage_47[1].DATAB
data_in[1] => p46_stage_46[1].DATAB
data_in[1] => p45_stage_45[1].DATAB
data_in[1] => p44_stage_44[1].DATAB
data_in[1] => p43_stage_43[1].DATAB
data_in[1] => p42_stage_42[1].DATAB
data_in[1] => p41_stage_41[1].DATAB
data_in[1] => p40_stage_40[1].DATAB
data_in[1] => p39_stage_39[1].DATAB
data_in[1] => p38_stage_38[1].DATAB
data_in[1] => p37_stage_37[1].DATAB
data_in[1] => p36_stage_36[1].DATAB
data_in[1] => p35_stage_35[1].DATAB
data_in[1] => p34_stage_34[1].DATAB
data_in[1] => p33_stage_33[1].DATAB
data_in[1] => p32_stage_32[1].DATAB
data_in[1] => p31_stage_31[1].DATAB
data_in[1] => p30_stage_30[1].DATAB
data_in[1] => p29_stage_29[1].DATAB
data_in[1] => p28_stage_28[1].DATAB
data_in[1] => p27_stage_27[1].DATAB
data_in[1] => p26_stage_26[1].DATAB
data_in[1] => p25_stage_25[1].DATAB
data_in[1] => p24_stage_24[1].DATAB
data_in[1] => p23_stage_23[1].DATAB
data_in[1] => p22_stage_22[1].DATAB
data_in[1] => p21_stage_21[1].DATAB
data_in[1] => p20_stage_20[1].DATAB
data_in[1] => p19_stage_19[1].DATAB
data_in[1] => p18_stage_18[1].DATAB
data_in[1] => p17_stage_17[1].DATAB
data_in[1] => p16_stage_16[1].DATAB
data_in[1] => p15_stage_15[1].DATAB
data_in[1] => p14_stage_14[1].DATAB
data_in[1] => p13_stage_13[1].DATAB
data_in[1] => p12_stage_12[1].DATAB
data_in[1] => p11_stage_11[1].DATAB
data_in[1] => p10_stage_10[1].DATAB
data_in[1] => p9_stage_9[1].DATAB
data_in[1] => p8_stage_8[1].DATAB
data_in[1] => p7_stage_7[1].DATAB
data_in[1] => p6_stage_6[1].DATAB
data_in[1] => p5_stage_5[1].DATAB
data_in[1] => p4_stage_4[1].DATAB
data_in[1] => p3_stage_3[1].DATAB
data_in[1] => p2_stage_2[1].DATAB
data_in[1] => p1_stage_1[1].DATAB
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_97.DATAA
data_in[2] => p96_stage_96[2].DATAB
data_in[2] => p95_stage_95[2].DATAB
data_in[2] => p94_stage_94[2].DATAB
data_in[2] => p93_stage_93[2].DATAB
data_in[2] => p92_stage_92[2].DATAB
data_in[2] => p91_stage_91[2].DATAB
data_in[2] => p90_stage_90[2].DATAB
data_in[2] => p89_stage_89[2].DATAB
data_in[2] => p88_stage_88[2].DATAB
data_in[2] => p87_stage_87[2].DATAB
data_in[2] => p86_stage_86[2].DATAB
data_in[2] => p85_stage_85[2].DATAB
data_in[2] => p84_stage_84[2].DATAB
data_in[2] => p83_stage_83[2].DATAB
data_in[2] => p82_stage_82[2].DATAB
data_in[2] => p81_stage_81[2].DATAB
data_in[2] => p80_stage_80[2].DATAB
data_in[2] => p79_stage_79[2].DATAB
data_in[2] => p78_stage_78[2].DATAB
data_in[2] => p77_stage_77[2].DATAB
data_in[2] => p76_stage_76[2].DATAB
data_in[2] => p75_stage_75[2].DATAB
data_in[2] => p74_stage_74[2].DATAB
data_in[2] => p73_stage_73[2].DATAB
data_in[2] => p72_stage_72[2].DATAB
data_in[2] => p71_stage_71[2].DATAB
data_in[2] => p70_stage_70[2].DATAB
data_in[2] => p69_stage_69[2].DATAB
data_in[2] => p68_stage_68[2].DATAB
data_in[2] => p67_stage_67[2].DATAB
data_in[2] => p66_stage_66[2].DATAB
data_in[2] => p65_stage_65[2].DATAB
data_in[2] => p64_stage_64[2].DATAB
data_in[2] => p63_stage_63[2].DATAB
data_in[2] => p62_stage_62[2].DATAB
data_in[2] => p61_stage_61[2].DATAB
data_in[2] => p60_stage_60[2].DATAB
data_in[2] => p59_stage_59[2].DATAB
data_in[2] => p58_stage_58[2].DATAB
data_in[2] => p57_stage_57[2].DATAB
data_in[2] => p56_stage_56[2].DATAB
data_in[2] => p55_stage_55[2].DATAB
data_in[2] => p54_stage_54[2].DATAB
data_in[2] => p53_stage_53[2].DATAB
data_in[2] => p52_stage_52[2].DATAB
data_in[2] => p51_stage_51[2].DATAB
data_in[2] => p50_stage_50[2].DATAB
data_in[2] => p49_stage_49[2].DATAB
data_in[2] => p48_stage_48[2].DATAB
data_in[2] => p47_stage_47[2].DATAB
data_in[2] => p46_stage_46[2].DATAB
data_in[2] => p45_stage_45[2].DATAB
data_in[2] => p44_stage_44[2].DATAB
data_in[2] => p43_stage_43[2].DATAB
data_in[2] => p42_stage_42[2].DATAB
data_in[2] => p41_stage_41[2].DATAB
data_in[2] => p40_stage_40[2].DATAB
data_in[2] => p39_stage_39[2].DATAB
data_in[2] => p38_stage_38[2].DATAB
data_in[2] => p37_stage_37[2].DATAB
data_in[2] => p36_stage_36[2].DATAB
data_in[2] => p35_stage_35[2].DATAB
data_in[2] => p34_stage_34[2].DATAB
data_in[2] => p33_stage_33[2].DATAB
data_in[2] => p32_stage_32[2].DATAB
data_in[2] => p31_stage_31[2].DATAB
data_in[2] => p30_stage_30[2].DATAB
data_in[2] => p29_stage_29[2].DATAB
data_in[2] => p28_stage_28[2].DATAB
data_in[2] => p27_stage_27[2].DATAB
data_in[2] => p26_stage_26[2].DATAB
data_in[2] => p25_stage_25[2].DATAB
data_in[2] => p24_stage_24[2].DATAB
data_in[2] => p23_stage_23[2].DATAB
data_in[2] => p22_stage_22[2].DATAB
data_in[2] => p21_stage_21[2].DATAB
data_in[2] => p20_stage_20[2].DATAB
data_in[2] => p19_stage_19[2].DATAB
data_in[2] => p18_stage_18[2].DATAB
data_in[2] => p17_stage_17[2].DATAB
data_in[2] => p16_stage_16[2].DATAB
data_in[2] => p15_stage_15[2].DATAB
data_in[2] => p14_stage_14[2].DATAB
data_in[2] => p13_stage_13[2].DATAB
data_in[2] => p12_stage_12[2].DATAB
data_in[2] => p11_stage_11[2].DATAB
data_in[2] => p10_stage_10[2].DATAB
data_in[2] => p9_stage_9[2].DATAB
data_in[2] => p8_stage_8[2].DATAB
data_in[2] => p7_stage_7[2].DATAB
data_in[2] => p6_stage_6[2].DATAB
data_in[2] => p5_stage_5[2].DATAB
data_in[2] => p4_stage_4[2].DATAB
data_in[2] => p3_stage_3[2].DATAB
data_in[2] => p2_stage_2[2].DATAB
data_in[2] => p1_stage_1[2].DATAB
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_97.DATAA
data_in[3] => p96_stage_96[3].DATAB
data_in[3] => p95_stage_95[3].DATAB
data_in[3] => p94_stage_94[3].DATAB
data_in[3] => p93_stage_93[3].DATAB
data_in[3] => p92_stage_92[3].DATAB
data_in[3] => p91_stage_91[3].DATAB
data_in[3] => p90_stage_90[3].DATAB
data_in[3] => p89_stage_89[3].DATAB
data_in[3] => p88_stage_88[3].DATAB
data_in[3] => p87_stage_87[3].DATAB
data_in[3] => p86_stage_86[3].DATAB
data_in[3] => p85_stage_85[3].DATAB
data_in[3] => p84_stage_84[3].DATAB
data_in[3] => p83_stage_83[3].DATAB
data_in[3] => p82_stage_82[3].DATAB
data_in[3] => p81_stage_81[3].DATAB
data_in[3] => p80_stage_80[3].DATAB
data_in[3] => p79_stage_79[3].DATAB
data_in[3] => p78_stage_78[3].DATAB
data_in[3] => p77_stage_77[3].DATAB
data_in[3] => p76_stage_76[3].DATAB
data_in[3] => p75_stage_75[3].DATAB
data_in[3] => p74_stage_74[3].DATAB
data_in[3] => p73_stage_73[3].DATAB
data_in[3] => p72_stage_72[3].DATAB
data_in[3] => p71_stage_71[3].DATAB
data_in[3] => p70_stage_70[3].DATAB
data_in[3] => p69_stage_69[3].DATAB
data_in[3] => p68_stage_68[3].DATAB
data_in[3] => p67_stage_67[3].DATAB
data_in[3] => p66_stage_66[3].DATAB
data_in[3] => p65_stage_65[3].DATAB
data_in[3] => p64_stage_64[3].DATAB
data_in[3] => p63_stage_63[3].DATAB
data_in[3] => p62_stage_62[3].DATAB
data_in[3] => p61_stage_61[3].DATAB
data_in[3] => p60_stage_60[3].DATAB
data_in[3] => p59_stage_59[3].DATAB
data_in[3] => p58_stage_58[3].DATAB
data_in[3] => p57_stage_57[3].DATAB
data_in[3] => p56_stage_56[3].DATAB
data_in[3] => p55_stage_55[3].DATAB
data_in[3] => p54_stage_54[3].DATAB
data_in[3] => p53_stage_53[3].DATAB
data_in[3] => p52_stage_52[3].DATAB
data_in[3] => p51_stage_51[3].DATAB
data_in[3] => p50_stage_50[3].DATAB
data_in[3] => p49_stage_49[3].DATAB
data_in[3] => p48_stage_48[3].DATAB
data_in[3] => p47_stage_47[3].DATAB
data_in[3] => p46_stage_46[3].DATAB
data_in[3] => p45_stage_45[3].DATAB
data_in[3] => p44_stage_44[3].DATAB
data_in[3] => p43_stage_43[3].DATAB
data_in[3] => p42_stage_42[3].DATAB
data_in[3] => p41_stage_41[3].DATAB
data_in[3] => p40_stage_40[3].DATAB
data_in[3] => p39_stage_39[3].DATAB
data_in[3] => p38_stage_38[3].DATAB
data_in[3] => p37_stage_37[3].DATAB
data_in[3] => p36_stage_36[3].DATAB
data_in[3] => p35_stage_35[3].DATAB
data_in[3] => p34_stage_34[3].DATAB
data_in[3] => p33_stage_33[3].DATAB
data_in[3] => p32_stage_32[3].DATAB
data_in[3] => p31_stage_31[3].DATAB
data_in[3] => p30_stage_30[3].DATAB
data_in[3] => p29_stage_29[3].DATAB
data_in[3] => p28_stage_28[3].DATAB
data_in[3] => p27_stage_27[3].DATAB
data_in[3] => p26_stage_26[3].DATAB
data_in[3] => p25_stage_25[3].DATAB
data_in[3] => p24_stage_24[3].DATAB
data_in[3] => p23_stage_23[3].DATAB
data_in[3] => p22_stage_22[3].DATAB
data_in[3] => p21_stage_21[3].DATAB
data_in[3] => p20_stage_20[3].DATAB
data_in[3] => p19_stage_19[3].DATAB
data_in[3] => p18_stage_18[3].DATAB
data_in[3] => p17_stage_17[3].DATAB
data_in[3] => p16_stage_16[3].DATAB
data_in[3] => p15_stage_15[3].DATAB
data_in[3] => p14_stage_14[3].DATAB
data_in[3] => p13_stage_13[3].DATAB
data_in[3] => p12_stage_12[3].DATAB
data_in[3] => p11_stage_11[3].DATAB
data_in[3] => p10_stage_10[3].DATAB
data_in[3] => p9_stage_9[3].DATAB
data_in[3] => p8_stage_8[3].DATAB
data_in[3] => p7_stage_7[3].DATAB
data_in[3] => p6_stage_6[3].DATAB
data_in[3] => p5_stage_5[3].DATAB
data_in[3] => p4_stage_4[3].DATAB
data_in[3] => p3_stage_3[3].DATAB
data_in[3] => p2_stage_2[3].DATAB
data_in[3] => p1_stage_1[3].DATAB
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_97.DATAA
read => p97_full_97.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always128.IN1
read => always130.IN1
read => always132.IN1
read => always134.IN1
read => always136.IN1
read => always138.IN1
read => always140.IN1
read => always142.IN1
read => always144.IN1
read => always146.IN1
read => always148.IN1
read => always150.IN1
read => always152.IN1
read => always154.IN1
read => always156.IN1
read => always158.IN1
read => always160.IN1
read => always162.IN1
read => always164.IN1
read => always166.IN1
read => always168.IN1
read => always170.IN1
read => always172.IN1
read => always174.IN1
read => always176.IN1
read => always178.IN1
read => always180.IN1
read => always182.IN1
read => always184.IN1
read => always186.IN1
read => always188.IN1
read => always190.IN1
read => always192.IN1
read => always194.IN1
read => always194.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_97.ACLR
reset_n => stage_97[0].ACLR
reset_n => stage_97[1].ACLR
reset_n => stage_97[2].ACLR
reset_n => stage_97[3].ACLR
reset_n => stage_96[0].ACLR
reset_n => stage_96[1].ACLR
reset_n => stage_96[2].ACLR
reset_n => stage_96[3].ACLR
reset_n => full_96.ACLR
reset_n => stage_95[0].ACLR
reset_n => stage_95[1].ACLR
reset_n => stage_95[2].ACLR
reset_n => stage_95[3].ACLR
reset_n => full_95.ACLR
reset_n => stage_94[0].ACLR
reset_n => stage_94[1].ACLR
reset_n => stage_94[2].ACLR
reset_n => stage_94[3].ACLR
reset_n => full_94.ACLR
reset_n => stage_93[0].ACLR
reset_n => stage_93[1].ACLR
reset_n => stage_93[2].ACLR
reset_n => stage_93[3].ACLR
reset_n => full_93.ACLR
reset_n => stage_92[0].ACLR
reset_n => stage_92[1].ACLR
reset_n => stage_92[2].ACLR
reset_n => stage_92[3].ACLR
reset_n => full_92.ACLR
reset_n => stage_91[0].ACLR
reset_n => stage_91[1].ACLR
reset_n => stage_91[2].ACLR
reset_n => stage_91[3].ACLR
reset_n => full_91.ACLR
reset_n => stage_90[0].ACLR
reset_n => stage_90[1].ACLR
reset_n => stage_90[2].ACLR
reset_n => stage_90[3].ACLR
reset_n => full_90.ACLR
reset_n => stage_89[0].ACLR
reset_n => stage_89[1].ACLR
reset_n => stage_89[2].ACLR
reset_n => stage_89[3].ACLR
reset_n => full_89.ACLR
reset_n => stage_88[0].ACLR
reset_n => stage_88[1].ACLR
reset_n => stage_88[2].ACLR
reset_n => stage_88[3].ACLR
reset_n => full_88.ACLR
reset_n => stage_87[0].ACLR
reset_n => stage_87[1].ACLR
reset_n => stage_87[2].ACLR
reset_n => stage_87[3].ACLR
reset_n => full_87.ACLR
reset_n => stage_86[0].ACLR
reset_n => stage_86[1].ACLR
reset_n => stage_86[2].ACLR
reset_n => stage_86[3].ACLR
reset_n => full_86.ACLR
reset_n => stage_85[0].ACLR
reset_n => stage_85[1].ACLR
reset_n => stage_85[2].ACLR
reset_n => stage_85[3].ACLR
reset_n => full_85.ACLR
reset_n => stage_84[0].ACLR
reset_n => stage_84[1].ACLR
reset_n => stage_84[2].ACLR
reset_n => stage_84[3].ACLR
reset_n => full_84.ACLR
reset_n => stage_83[0].ACLR
reset_n => stage_83[1].ACLR
reset_n => stage_83[2].ACLR
reset_n => stage_83[3].ACLR
reset_n => full_83.ACLR
reset_n => stage_82[0].ACLR
reset_n => stage_82[1].ACLR
reset_n => stage_82[2].ACLR
reset_n => stage_82[3].ACLR
reset_n => full_82.ACLR
reset_n => stage_81[0].ACLR
reset_n => stage_81[1].ACLR
reset_n => stage_81[2].ACLR
reset_n => stage_81[3].ACLR
reset_n => full_81.ACLR
reset_n => stage_80[0].ACLR
reset_n => stage_80[1].ACLR
reset_n => stage_80[2].ACLR
reset_n => stage_80[3].ACLR
reset_n => full_80.ACLR
reset_n => stage_79[0].ACLR
reset_n => stage_79[1].ACLR
reset_n => stage_79[2].ACLR
reset_n => stage_79[3].ACLR
reset_n => full_79.ACLR
reset_n => stage_78[0].ACLR
reset_n => stage_78[1].ACLR
reset_n => stage_78[2].ACLR
reset_n => stage_78[3].ACLR
reset_n => full_78.ACLR
reset_n => stage_77[0].ACLR
reset_n => stage_77[1].ACLR
reset_n => stage_77[2].ACLR
reset_n => stage_77[3].ACLR
reset_n => full_77.ACLR
reset_n => stage_76[0].ACLR
reset_n => stage_76[1].ACLR
reset_n => stage_76[2].ACLR
reset_n => stage_76[3].ACLR
reset_n => full_76.ACLR
reset_n => stage_75[0].ACLR
reset_n => stage_75[1].ACLR
reset_n => stage_75[2].ACLR
reset_n => stage_75[3].ACLR
reset_n => full_75.ACLR
reset_n => stage_74[0].ACLR
reset_n => stage_74[1].ACLR
reset_n => stage_74[2].ACLR
reset_n => stage_74[3].ACLR
reset_n => full_74.ACLR
reset_n => stage_73[0].ACLR
reset_n => stage_73[1].ACLR
reset_n => stage_73[2].ACLR
reset_n => stage_73[3].ACLR
reset_n => full_73.ACLR
reset_n => stage_72[0].ACLR
reset_n => stage_72[1].ACLR
reset_n => stage_72[2].ACLR
reset_n => stage_72[3].ACLR
reset_n => full_72.ACLR
reset_n => stage_71[0].ACLR
reset_n => stage_71[1].ACLR
reset_n => stage_71[2].ACLR
reset_n => stage_71[3].ACLR
reset_n => full_71.ACLR
reset_n => stage_70[0].ACLR
reset_n => stage_70[1].ACLR
reset_n => stage_70[2].ACLR
reset_n => stage_70[3].ACLR
reset_n => full_70.ACLR
reset_n => stage_69[0].ACLR
reset_n => stage_69[1].ACLR
reset_n => stage_69[2].ACLR
reset_n => stage_69[3].ACLR
reset_n => full_69.ACLR
reset_n => stage_68[0].ACLR
reset_n => stage_68[1].ACLR
reset_n => stage_68[2].ACLR
reset_n => stage_68[3].ACLR
reset_n => full_68.ACLR
reset_n => stage_67[0].ACLR
reset_n => stage_67[1].ACLR
reset_n => stage_67[2].ACLR
reset_n => stage_67[3].ACLR
reset_n => full_67.ACLR
reset_n => stage_66[0].ACLR
reset_n => stage_66[1].ACLR
reset_n => stage_66[2].ACLR
reset_n => stage_66[3].ACLR
reset_n => full_66.ACLR
reset_n => stage_65[0].ACLR
reset_n => stage_65[1].ACLR
reset_n => stage_65[2].ACLR
reset_n => stage_65[3].ACLR
reset_n => full_65.ACLR
reset_n => stage_64[0].ACLR
reset_n => stage_64[1].ACLR
reset_n => stage_64[2].ACLR
reset_n => stage_64[3].ACLR
reset_n => full_64.ACLR
reset_n => stage_63[0].ACLR
reset_n => stage_63[1].ACLR
reset_n => stage_63[2].ACLR
reset_n => stage_63[3].ACLR
reset_n => full_63.ACLR
reset_n => stage_62[0].ACLR
reset_n => stage_62[1].ACLR
reset_n => stage_62[2].ACLR
reset_n => stage_62[3].ACLR
reset_n => full_62.ACLR
reset_n => stage_61[0].ACLR
reset_n => stage_61[1].ACLR
reset_n => stage_61[2].ACLR
reset_n => stage_61[3].ACLR
reset_n => full_61.ACLR
reset_n => stage_60[0].ACLR
reset_n => stage_60[1].ACLR
reset_n => stage_60[2].ACLR
reset_n => stage_60[3].ACLR
reset_n => full_60.ACLR
reset_n => stage_59[0].ACLR
reset_n => stage_59[1].ACLR
reset_n => stage_59[2].ACLR
reset_n => stage_59[3].ACLR
reset_n => full_59.ACLR
reset_n => stage_58[0].ACLR
reset_n => stage_58[1].ACLR
reset_n => stage_58[2].ACLR
reset_n => stage_58[3].ACLR
reset_n => full_58.ACLR
reset_n => stage_57[0].ACLR
reset_n => stage_57[1].ACLR
reset_n => stage_57[2].ACLR
reset_n => stage_57[3].ACLR
reset_n => full_57.ACLR
reset_n => stage_56[0].ACLR
reset_n => stage_56[1].ACLR
reset_n => stage_56[2].ACLR
reset_n => stage_56[3].ACLR
reset_n => full_56.ACLR
reset_n => stage_55[0].ACLR
reset_n => stage_55[1].ACLR
reset_n => stage_55[2].ACLR
reset_n => stage_55[3].ACLR
reset_n => full_55.ACLR
reset_n => stage_54[0].ACLR
reset_n => stage_54[1].ACLR
reset_n => stage_54[2].ACLR
reset_n => stage_54[3].ACLR
reset_n => full_54.ACLR
reset_n => stage_53[0].ACLR
reset_n => stage_53[1].ACLR
reset_n => stage_53[2].ACLR
reset_n => stage_53[3].ACLR
reset_n => full_53.ACLR
reset_n => stage_52[0].ACLR
reset_n => stage_52[1].ACLR
reset_n => stage_52[2].ACLR
reset_n => stage_52[3].ACLR
reset_n => full_52.ACLR
reset_n => stage_51[0].ACLR
reset_n => stage_51[1].ACLR
reset_n => stage_51[2].ACLR
reset_n => stage_51[3].ACLR
reset_n => full_51.ACLR
reset_n => stage_50[0].ACLR
reset_n => stage_50[1].ACLR
reset_n => stage_50[2].ACLR
reset_n => stage_50[3].ACLR
reset_n => full_50.ACLR
reset_n => stage_49[0].ACLR
reset_n => stage_49[1].ACLR
reset_n => stage_49[2].ACLR
reset_n => stage_49[3].ACLR
reset_n => full_49.ACLR
reset_n => stage_48[0].ACLR
reset_n => stage_48[1].ACLR
reset_n => stage_48[2].ACLR
reset_n => stage_48[3].ACLR
reset_n => full_48.ACLR
reset_n => stage_47[0].ACLR
reset_n => stage_47[1].ACLR
reset_n => stage_47[2].ACLR
reset_n => stage_47[3].ACLR
reset_n => full_47.ACLR
reset_n => stage_46[0].ACLR
reset_n => stage_46[1].ACLR
reset_n => stage_46[2].ACLR
reset_n => stage_46[3].ACLR
reset_n => full_46.ACLR
reset_n => stage_45[0].ACLR
reset_n => stage_45[1].ACLR
reset_n => stage_45[2].ACLR
reset_n => stage_45[3].ACLR
reset_n => full_45.ACLR
reset_n => stage_44[0].ACLR
reset_n => stage_44[1].ACLR
reset_n => stage_44[2].ACLR
reset_n => stage_44[3].ACLR
reset_n => full_44.ACLR
reset_n => stage_43[0].ACLR
reset_n => stage_43[1].ACLR
reset_n => stage_43[2].ACLR
reset_n => stage_43[3].ACLR
reset_n => full_43.ACLR
reset_n => stage_42[0].ACLR
reset_n => stage_42[1].ACLR
reset_n => stage_42[2].ACLR
reset_n => stage_42[3].ACLR
reset_n => full_42.ACLR
reset_n => stage_41[0].ACLR
reset_n => stage_41[1].ACLR
reset_n => stage_41[2].ACLR
reset_n => stage_41[3].ACLR
reset_n => full_41.ACLR
reset_n => stage_40[0].ACLR
reset_n => stage_40[1].ACLR
reset_n => stage_40[2].ACLR
reset_n => stage_40[3].ACLR
reset_n => full_40.ACLR
reset_n => stage_39[0].ACLR
reset_n => stage_39[1].ACLR
reset_n => stage_39[2].ACLR
reset_n => stage_39[3].ACLR
reset_n => full_39.ACLR
reset_n => stage_38[0].ACLR
reset_n => stage_38[1].ACLR
reset_n => stage_38[2].ACLR
reset_n => stage_38[3].ACLR
reset_n => full_38.ACLR
reset_n => stage_37[0].ACLR
reset_n => stage_37[1].ACLR
reset_n => stage_37[2].ACLR
reset_n => stage_37[3].ACLR
reset_n => full_37.ACLR
reset_n => stage_36[0].ACLR
reset_n => stage_36[1].ACLR
reset_n => stage_36[2].ACLR
reset_n => stage_36[3].ACLR
reset_n => full_36.ACLR
reset_n => stage_35[0].ACLR
reset_n => stage_35[1].ACLR
reset_n => stage_35[2].ACLR
reset_n => stage_35[3].ACLR
reset_n => full_35.ACLR
reset_n => stage_34[0].ACLR
reset_n => stage_34[1].ACLR
reset_n => stage_34[2].ACLR
reset_n => stage_34[3].ACLR
reset_n => full_34.ACLR
reset_n => stage_33[0].ACLR
reset_n => stage_33[1].ACLR
reset_n => stage_33[2].ACLR
reset_n => stage_33[3].ACLR
reset_n => full_33.ACLR
reset_n => stage_32[0].ACLR
reset_n => stage_32[1].ACLR
reset_n => stage_32[2].ACLR
reset_n => stage_32[3].ACLR
reset_n => full_32.ACLR
reset_n => stage_31[0].ACLR
reset_n => stage_31[1].ACLR
reset_n => stage_31[2].ACLR
reset_n => stage_31[3].ACLR
reset_n => full_31.ACLR
reset_n => stage_30[0].ACLR
reset_n => stage_30[1].ACLR
reset_n => stage_30[2].ACLR
reset_n => stage_30[3].ACLR
reset_n => full_30.ACLR
reset_n => stage_29[0].ACLR
reset_n => stage_29[1].ACLR
reset_n => stage_29[2].ACLR
reset_n => stage_29[3].ACLR
reset_n => full_29.ACLR
reset_n => stage_28[0].ACLR
reset_n => stage_28[1].ACLR
reset_n => stage_28[2].ACLR
reset_n => stage_28[3].ACLR
reset_n => full_28.ACLR
reset_n => stage_27[0].ACLR
reset_n => stage_27[1].ACLR
reset_n => stage_27[2].ACLR
reset_n => stage_27[3].ACLR
reset_n => full_27.ACLR
reset_n => stage_26[0].ACLR
reset_n => stage_26[1].ACLR
reset_n => stage_26[2].ACLR
reset_n => stage_26[3].ACLR
reset_n => full_26.ACLR
reset_n => stage_25[0].ACLR
reset_n => stage_25[1].ACLR
reset_n => stage_25[2].ACLR
reset_n => stage_25[3].ACLR
reset_n => full_25.ACLR
reset_n => stage_24[0].ACLR
reset_n => stage_24[1].ACLR
reset_n => stage_24[2].ACLR
reset_n => stage_24[3].ACLR
reset_n => full_24.ACLR
reset_n => stage_23[0].ACLR
reset_n => stage_23[1].ACLR
reset_n => stage_23[2].ACLR
reset_n => stage_23[3].ACLR
reset_n => full_23.ACLR
reset_n => stage_22[0].ACLR
reset_n => stage_22[1].ACLR
reset_n => stage_22[2].ACLR
reset_n => stage_22[3].ACLR
reset_n => full_22.ACLR
reset_n => stage_21[0].ACLR
reset_n => stage_21[1].ACLR
reset_n => stage_21[2].ACLR
reset_n => stage_21[3].ACLR
reset_n => full_21.ACLR
reset_n => stage_20[0].ACLR
reset_n => stage_20[1].ACLR
reset_n => stage_20[2].ACLR
reset_n => stage_20[3].ACLR
reset_n => full_20.ACLR
reset_n => stage_19[0].ACLR
reset_n => stage_19[1].ACLR
reset_n => stage_19[2].ACLR
reset_n => stage_19[3].ACLR
reset_n => full_19.ACLR
reset_n => stage_18[0].ACLR
reset_n => stage_18[1].ACLR
reset_n => stage_18[2].ACLR
reset_n => stage_18[3].ACLR
reset_n => full_18.ACLR
reset_n => stage_17[0].ACLR
reset_n => stage_17[1].ACLR
reset_n => stage_17[2].ACLR
reset_n => stage_17[3].ACLR
reset_n => full_17.ACLR
reset_n => stage_16[0].ACLR
reset_n => stage_16[1].ACLR
reset_n => stage_16[2].ACLR
reset_n => stage_16[3].ACLR
reset_n => full_16.ACLR
reset_n => stage_15[0].ACLR
reset_n => stage_15[1].ACLR
reset_n => stage_15[2].ACLR
reset_n => stage_15[3].ACLR
reset_n => full_15.ACLR
reset_n => stage_14[0].ACLR
reset_n => stage_14[1].ACLR
reset_n => stage_14[2].ACLR
reset_n => stage_14[3].ACLR
reset_n => full_14.ACLR
reset_n => stage_13[0].ACLR
reset_n => stage_13[1].ACLR
reset_n => stage_13[2].ACLR
reset_n => stage_13[3].ACLR
reset_n => full_13.ACLR
reset_n => stage_12[0].ACLR
reset_n => stage_12[1].ACLR
reset_n => stage_12[2].ACLR
reset_n => stage_12[3].ACLR
reset_n => full_12.ACLR
reset_n => stage_11[0].ACLR
reset_n => stage_11[1].ACLR
reset_n => stage_11[2].ACLR
reset_n => stage_11[3].ACLR
reset_n => full_11.ACLR
reset_n => stage_10[0].ACLR
reset_n => stage_10[1].ACLR
reset_n => stage_10[2].ACLR
reset_n => stage_10[3].ACLR
reset_n => full_10.ACLR
reset_n => stage_9[0].ACLR
reset_n => stage_9[1].ACLR
reset_n => stage_9[2].ACLR
reset_n => stage_9[3].ACLR
reset_n => full_9.ACLR
reset_n => stage_8[0].ACLR
reset_n => stage_8[1].ACLR
reset_n => stage_8[2].ACLR
reset_n => stage_8[3].ACLR
reset_n => full_8.ACLR
reset_n => stage_7[0].ACLR
reset_n => stage_7[1].ACLR
reset_n => stage_7[2].ACLR
reset_n => stage_7[3].ACLR
reset_n => full_7.ACLR
reset_n => stage_6[0].ACLR
reset_n => stage_6[1].ACLR
reset_n => stage_6[2].ACLR
reset_n => stage_6[3].ACLR
reset_n => full_6.ACLR
reset_n => stage_5[0].ACLR
reset_n => stage_5[1].ACLR
reset_n => stage_5[2].ACLR
reset_n => stage_5[3].ACLR
reset_n => full_5.ACLR
reset_n => stage_4[0].ACLR
reset_n => stage_4[1].ACLR
reset_n => stage_4[2].ACLR
reset_n => stage_4[3].ACLR
reset_n => full_4.ACLR
reset_n => stage_3[0].ACLR
reset_n => stage_3[1].ACLR
reset_n => stage_3[2].ACLR
reset_n => stage_3[3].ACLR
reset_n => full_3.ACLR
reset_n => stage_2[0].ACLR
reset_n => stage_2[1].ACLR
reset_n => stage_2[2].ACLR
reset_n => stage_2[3].ACLR
reset_n => full_2.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always128.IN1
sync_reset => always130.IN1
sync_reset => always132.IN1
sync_reset => always134.IN1
sync_reset => always136.IN1
sync_reset => always138.IN1
sync_reset => always140.IN1
sync_reset => always142.IN1
sync_reset => always144.IN1
sync_reset => always146.IN1
sync_reset => always148.IN1
sync_reset => always150.IN1
sync_reset => always152.IN1
sync_reset => always154.IN1
sync_reset => always156.IN1
sync_reset => always158.IN1
sync_reset => always160.IN1
sync_reset => always162.IN1
sync_reset => always164.IN1
sync_reset => always166.IN1
sync_reset => always168.IN1
sync_reset => always170.IN1
sync_reset => always172.IN1
sync_reset => always174.IN1
sync_reset => always176.IN1
sync_reset => always178.IN1
sync_reset => always180.IN1
sync_reset => always182.IN1
sync_reset => always184.IN1
sync_reset => always186.IN1
sync_reset => always188.IN1
sync_reset => always190.IN1
sync_reset => always192.IN1
sync_reset => always194.IN1
sync_reset => always194.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => always128.IN1
write => always128.IN1
write => always130.IN1
write => always130.IN1
write => always132.IN1
write => always132.IN1
write => always134.IN1
write => always134.IN1
write => always136.IN1
write => always136.IN1
write => always138.IN1
write => always138.IN1
write => always140.IN1
write => always140.IN1
write => always142.IN1
write => always142.IN1
write => always144.IN1
write => always144.IN1
write => always146.IN1
write => always146.IN1
write => always148.IN1
write => always148.IN1
write => always150.IN1
write => always150.IN1
write => always152.IN1
write => always152.IN1
write => always154.IN1
write => always154.IN1
write => always156.IN1
write => always156.IN1
write => always158.IN1
write => always158.IN1
write => always160.IN1
write => always160.IN1
write => always162.IN1
write => always162.IN1
write => always164.IN1
write => always164.IN1
write => always166.IN1
write => always166.IN1
write => always168.IN1
write => always168.IN1
write => always170.IN1
write => always170.IN1
write => always172.IN1
write => always172.IN1
write => always174.IN1
write => always174.IN1
write => always176.IN1
write => always176.IN1
write => always178.IN1
write => always178.IN1
write => always180.IN1
write => always180.IN1
write => always182.IN1
write => always182.IN1
write => always184.IN1
write => always184.IN1
write => always186.IN1
write => always186.IN1
write => always188.IN1
write => always188.IN1
write => always190.IN1
write => always190.IN1
write => always192.IN1
write => always192.IN1
write => always194.IN1
write => always194.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always197.IN1
write => updated_one_count.IN1
write => p97_full_97.IN1
write => always195.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_97.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_upstream_arbitrator:the_Medipix_sopc_burst_4_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_4_upstream
clear_fifo => always1.IN1
clear_fifo => full_97.OUTPUTSELECT
clear_fifo => full_96.OUTPUTSELECT
clear_fifo => full_95.OUTPUTSELECT
clear_fifo => full_94.OUTPUTSELECT
clear_fifo => full_93.OUTPUTSELECT
clear_fifo => full_92.OUTPUTSELECT
clear_fifo => full_91.OUTPUTSELECT
clear_fifo => full_90.OUTPUTSELECT
clear_fifo => full_89.OUTPUTSELECT
clear_fifo => full_88.OUTPUTSELECT
clear_fifo => full_87.OUTPUTSELECT
clear_fifo => full_86.OUTPUTSELECT
clear_fifo => full_85.OUTPUTSELECT
clear_fifo => full_84.OUTPUTSELECT
clear_fifo => full_83.OUTPUTSELECT
clear_fifo => full_82.OUTPUTSELECT
clear_fifo => full_81.OUTPUTSELECT
clear_fifo => full_80.OUTPUTSELECT
clear_fifo => full_79.OUTPUTSELECT
clear_fifo => full_78.OUTPUTSELECT
clear_fifo => full_77.OUTPUTSELECT
clear_fifo => full_76.OUTPUTSELECT
clear_fifo => full_75.OUTPUTSELECT
clear_fifo => full_74.OUTPUTSELECT
clear_fifo => full_73.OUTPUTSELECT
clear_fifo => full_72.OUTPUTSELECT
clear_fifo => full_71.OUTPUTSELECT
clear_fifo => full_70.OUTPUTSELECT
clear_fifo => full_69.OUTPUTSELECT
clear_fifo => full_68.OUTPUTSELECT
clear_fifo => full_67.OUTPUTSELECT
clear_fifo => full_66.OUTPUTSELECT
clear_fifo => full_65.OUTPUTSELECT
clear_fifo => full_64.OUTPUTSELECT
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always194.IN0
clear_fifo => always195.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p96_stage_96.IN1
clear_fifo => p95_stage_95.IN1
clear_fifo => p94_stage_94.IN1
clear_fifo => p93_stage_93.IN1
clear_fifo => p92_stage_92.IN1
clear_fifo => p91_stage_91.IN1
clear_fifo => p90_stage_90.IN1
clear_fifo => p89_stage_89.IN1
clear_fifo => p88_stage_88.IN1
clear_fifo => p87_stage_87.IN1
clear_fifo => p86_stage_86.IN1
clear_fifo => p85_stage_85.IN1
clear_fifo => p84_stage_84.IN1
clear_fifo => p83_stage_83.IN1
clear_fifo => p82_stage_82.IN1
clear_fifo => p81_stage_81.IN1
clear_fifo => p80_stage_80.IN1
clear_fifo => p79_stage_79.IN1
clear_fifo => p78_stage_78.IN1
clear_fifo => p77_stage_77.IN1
clear_fifo => p76_stage_76.IN1
clear_fifo => p75_stage_75.IN1
clear_fifo => p74_stage_74.IN1
clear_fifo => p73_stage_73.IN1
clear_fifo => p72_stage_72.IN1
clear_fifo => p71_stage_71.IN1
clear_fifo => p70_stage_70.IN1
clear_fifo => p69_stage_69.IN1
clear_fifo => p68_stage_68.IN1
clear_fifo => p67_stage_67.IN1
clear_fifo => p66_stage_66.IN1
clear_fifo => p65_stage_65.IN1
clear_fifo => p64_stage_64.IN1
clear_fifo => p63_stage_63.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
clk => full_64.CLK
clk => stage_64.CLK
clk => full_65.CLK
clk => stage_65.CLK
clk => full_66.CLK
clk => stage_66.CLK
clk => full_67.CLK
clk => stage_67.CLK
clk => full_68.CLK
clk => stage_68.CLK
clk => full_69.CLK
clk => stage_69.CLK
clk => full_70.CLK
clk => stage_70.CLK
clk => full_71.CLK
clk => stage_71.CLK
clk => full_72.CLK
clk => stage_72.CLK
clk => full_73.CLK
clk => stage_73.CLK
clk => full_74.CLK
clk => stage_74.CLK
clk => full_75.CLK
clk => stage_75.CLK
clk => full_76.CLK
clk => stage_76.CLK
clk => full_77.CLK
clk => stage_77.CLK
clk => full_78.CLK
clk => stage_78.CLK
clk => full_79.CLK
clk => stage_79.CLK
clk => full_80.CLK
clk => stage_80.CLK
clk => full_81.CLK
clk => stage_81.CLK
clk => full_82.CLK
clk => stage_82.CLK
clk => full_83.CLK
clk => stage_83.CLK
clk => full_84.CLK
clk => stage_84.CLK
clk => full_85.CLK
clk => stage_85.CLK
clk => full_86.CLK
clk => stage_86.CLK
clk => full_87.CLK
clk => stage_87.CLK
clk => full_88.CLK
clk => stage_88.CLK
clk => full_89.CLK
clk => stage_89.CLK
clk => full_90.CLK
clk => stage_90.CLK
clk => full_91.CLK
clk => stage_91.CLK
clk => full_92.CLK
clk => stage_92.CLK
clk => full_93.CLK
clk => stage_93.CLK
clk => full_94.CLK
clk => stage_94.CLK
clk => full_95.CLK
clk => stage_95.CLK
clk => full_96.CLK
clk => stage_96.CLK
clk => full_97.CLK
clk => stage_97.CLK
data_in => p96_stage_96.DATAB
data_in => p95_stage_95.DATAB
data_in => p94_stage_94.DATAB
data_in => p93_stage_93.DATAB
data_in => p92_stage_92.DATAB
data_in => p91_stage_91.DATAB
data_in => p90_stage_90.DATAB
data_in => p89_stage_89.DATAB
data_in => p88_stage_88.DATAB
data_in => p87_stage_87.DATAB
data_in => p86_stage_86.DATAB
data_in => p85_stage_85.DATAB
data_in => p84_stage_84.DATAB
data_in => p83_stage_83.DATAB
data_in => p82_stage_82.DATAB
data_in => p81_stage_81.DATAB
data_in => p80_stage_80.DATAB
data_in => p79_stage_79.DATAB
data_in => p78_stage_78.DATAB
data_in => p77_stage_77.DATAB
data_in => p76_stage_76.DATAB
data_in => p75_stage_75.DATAB
data_in => p74_stage_74.DATAB
data_in => p73_stage_73.DATAB
data_in => p72_stage_72.DATAB
data_in => p71_stage_71.DATAB
data_in => p70_stage_70.DATAB
data_in => p69_stage_69.DATAB
data_in => p68_stage_68.DATAB
data_in => p67_stage_67.DATAB
data_in => p66_stage_66.DATAB
data_in => p65_stage_65.DATAB
data_in => p64_stage_64.DATAB
data_in => p63_stage_63.DATAB
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_97.DATAA
read => p97_full_97.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always128.IN1
read => always130.IN1
read => always132.IN1
read => always134.IN1
read => always136.IN1
read => always138.IN1
read => always140.IN1
read => always142.IN1
read => always144.IN1
read => always146.IN1
read => always148.IN1
read => always150.IN1
read => always152.IN1
read => always154.IN1
read => always156.IN1
read => always158.IN1
read => always160.IN1
read => always162.IN1
read => always164.IN1
read => always166.IN1
read => always168.IN1
read => always170.IN1
read => always172.IN1
read => always174.IN1
read => always176.IN1
read => always178.IN1
read => always180.IN1
read => always182.IN1
read => always184.IN1
read => always186.IN1
read => always188.IN1
read => always190.IN1
read => always192.IN1
read => always194.IN1
read => always194.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_97.ACLR
reset_n => stage_97.ACLR
reset_n => stage_96.ACLR
reset_n => full_96.ACLR
reset_n => stage_95.ACLR
reset_n => full_95.ACLR
reset_n => stage_94.ACLR
reset_n => full_94.ACLR
reset_n => stage_93.ACLR
reset_n => full_93.ACLR
reset_n => stage_92.ACLR
reset_n => full_92.ACLR
reset_n => stage_91.ACLR
reset_n => full_91.ACLR
reset_n => stage_90.ACLR
reset_n => full_90.ACLR
reset_n => stage_89.ACLR
reset_n => full_89.ACLR
reset_n => stage_88.ACLR
reset_n => full_88.ACLR
reset_n => stage_87.ACLR
reset_n => full_87.ACLR
reset_n => stage_86.ACLR
reset_n => full_86.ACLR
reset_n => stage_85.ACLR
reset_n => full_85.ACLR
reset_n => stage_84.ACLR
reset_n => full_84.ACLR
reset_n => stage_83.ACLR
reset_n => full_83.ACLR
reset_n => stage_82.ACLR
reset_n => full_82.ACLR
reset_n => stage_81.ACLR
reset_n => full_81.ACLR
reset_n => stage_80.ACLR
reset_n => full_80.ACLR
reset_n => stage_79.ACLR
reset_n => full_79.ACLR
reset_n => stage_78.ACLR
reset_n => full_78.ACLR
reset_n => stage_77.ACLR
reset_n => full_77.ACLR
reset_n => stage_76.ACLR
reset_n => full_76.ACLR
reset_n => stage_75.ACLR
reset_n => full_75.ACLR
reset_n => stage_74.ACLR
reset_n => full_74.ACLR
reset_n => stage_73.ACLR
reset_n => full_73.ACLR
reset_n => stage_72.ACLR
reset_n => full_72.ACLR
reset_n => stage_71.ACLR
reset_n => full_71.ACLR
reset_n => stage_70.ACLR
reset_n => full_70.ACLR
reset_n => stage_69.ACLR
reset_n => full_69.ACLR
reset_n => stage_68.ACLR
reset_n => full_68.ACLR
reset_n => stage_67.ACLR
reset_n => full_67.ACLR
reset_n => stage_66.ACLR
reset_n => full_66.ACLR
reset_n => stage_65.ACLR
reset_n => full_65.ACLR
reset_n => stage_64.ACLR
reset_n => full_64.ACLR
reset_n => stage_63.ACLR
reset_n => full_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always128.IN1
sync_reset => always130.IN1
sync_reset => always132.IN1
sync_reset => always134.IN1
sync_reset => always136.IN1
sync_reset => always138.IN1
sync_reset => always140.IN1
sync_reset => always142.IN1
sync_reset => always144.IN1
sync_reset => always146.IN1
sync_reset => always148.IN1
sync_reset => always150.IN1
sync_reset => always152.IN1
sync_reset => always154.IN1
sync_reset => always156.IN1
sync_reset => always158.IN1
sync_reset => always160.IN1
sync_reset => always162.IN1
sync_reset => always164.IN1
sync_reset => always166.IN1
sync_reset => always168.IN1
sync_reset => always170.IN1
sync_reset => always172.IN1
sync_reset => always174.IN1
sync_reset => always176.IN1
sync_reset => always178.IN1
sync_reset => always180.IN1
sync_reset => always182.IN1
sync_reset => always184.IN1
sync_reset => always186.IN1
sync_reset => always188.IN1
sync_reset => always190.IN1
sync_reset => always192.IN1
sync_reset => always194.IN1
sync_reset => always194.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => always128.IN1
write => always128.IN1
write => always130.IN1
write => always130.IN1
write => always132.IN1
write => always132.IN1
write => always134.IN1
write => always134.IN1
write => always136.IN1
write => always136.IN1
write => always138.IN1
write => always138.IN1
write => always140.IN1
write => always140.IN1
write => always142.IN1
write => always142.IN1
write => always144.IN1
write => always144.IN1
write => always146.IN1
write => always146.IN1
write => always148.IN1
write => always148.IN1
write => always150.IN1
write => always150.IN1
write => always152.IN1
write => always152.IN1
write => always154.IN1
write => always154.IN1
write => always156.IN1
write => always156.IN1
write => always158.IN1
write => always158.IN1
write => always160.IN1
write => always160.IN1
write => always162.IN1
write => always162.IN1
write => always164.IN1
write => always164.IN1
write => always166.IN1
write => always166.IN1
write => always168.IN1
write => always168.IN1
write => always170.IN1
write => always170.IN1
write => always172.IN1
write => always172.IN1
write => always174.IN1
write => always174.IN1
write => always176.IN1
write => always176.IN1
write => always178.IN1
write => always178.IN1
write => always180.IN1
write => always180.IN1
write => always182.IN1
write => always182.IN1
write => always184.IN1
write => always184.IN1
write => always186.IN1
write => always186.IN1
write => always188.IN1
write => always188.IN1
write => always190.IN1
write => always190.IN1
write => always192.IN1
write => always192.IN1
write => always194.IN1
write => always194.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always197.IN1
write => updated_one_count.IN1
write => p97_full_97.IN1
write => always195.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_97.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4_downstream_arbitrator:the_Medipix_sopc_burst_4_downstream
Medipix_sopc_burst_4_downstream_address[0] => Medipix_sopc_burst_4_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_4_downstream_address[1] => Medipix_sopc_burst_4_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_4_downstream_address[2] => Medipix_sopc_burst_4_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_4_downstream_address[3] => Medipix_sopc_burst_4_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_4_downstream_address[4] => Medipix_sopc_burst_4_downstream_address_to_slave[4].DATAIN
Medipix_sopc_burst_4_downstream_address[5] => Medipix_sopc_burst_4_downstream_address_to_slave[5].DATAIN
Medipix_sopc_burst_4_downstream_address[6] => Medipix_sopc_burst_4_downstream_address_to_slave[6].DATAIN
Medipix_sopc_burst_4_downstream_address[7] => Medipix_sopc_burst_4_downstream_address_to_slave[7].DATAIN
Medipix_sopc_burst_4_downstream_address[8] => Medipix_sopc_burst_4_downstream_address_to_slave[8].DATAIN
Medipix_sopc_burst_4_downstream_address[9] => Medipix_sopc_burst_4_downstream_address_to_slave[9].DATAIN
Medipix_sopc_burst_4_downstream_address[10] => Medipix_sopc_burst_4_downstream_address_to_slave[10].DATAIN
Medipix_sopc_burst_4_downstream_address[11] => Medipix_sopc_burst_4_downstream_address_to_slave[11].DATAIN
Medipix_sopc_burst_4_downstream_address[12] => Medipix_sopc_burst_4_downstream_address_to_slave[12].DATAIN
Medipix_sopc_burst_4_downstream_address[13] => Medipix_sopc_burst_4_downstream_address_to_slave[13].DATAIN
Medipix_sopc_burst_4_downstream_address[14] => Medipix_sopc_burst_4_downstream_address_to_slave[14].DATAIN
Medipix_sopc_burst_4_downstream_address[15] => Medipix_sopc_burst_4_downstream_address_to_slave[15].DATAIN
Medipix_sopc_burst_4_downstream_address[16] => Medipix_sopc_burst_4_downstream_address_to_slave[16].DATAIN
Medipix_sopc_burst_4_downstream_address[17] => Medipix_sopc_burst_4_downstream_address_to_slave[17].DATAIN
Medipix_sopc_burst_4_downstream_address[18] => Medipix_sopc_burst_4_downstream_address_to_slave[18].DATAIN
Medipix_sopc_burst_4_downstream_address[19] => Medipix_sopc_burst_4_downstream_address_to_slave[19].DATAIN
Medipix_sopc_burst_4_downstream_address[20] => Medipix_sopc_burst_4_downstream_address_to_slave[20].DATAIN
Medipix_sopc_burst_4_downstream_address[21] => Medipix_sopc_burst_4_downstream_address_to_slave[21].DATAIN
Medipix_sopc_burst_4_downstream_address[22] => Medipix_sopc_burst_4_downstream_address_to_slave[22].DATAIN
Medipix_sopc_burst_4_downstream_address[23] => Medipix_sopc_burst_4_downstream_address_to_slave[23].DATAIN
Medipix_sopc_burst_4_downstream_address[24] => Medipix_sopc_burst_4_downstream_address_to_slave[24].DATAIN
Medipix_sopc_burst_4_downstream_address[25] => Medipix_sopc_burst_4_downstream_address_to_slave[25].DATAIN
Medipix_sopc_burst_4_downstream_address[26] => Medipix_sopc_burst_4_downstream_address_to_slave[26].DATAIN
Medipix_sopc_burst_4_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_granted_clock_crossing_s1 => r_1.IN0
Medipix_sopc_burst_4_downstream_granted_clock_crossing_s1 => Medipix_sopc_burst_4_downstream_read_but_no_slave_selected.IN1
Medipix_sopc_burst_4_downstream_qualified_request_clock_crossing_s1 => r_1.IN0
Medipix_sopc_burst_4_downstream_qualified_request_clock_crossing_s1 => r_1.IN1
Medipix_sopc_burst_4_downstream_qualified_request_clock_crossing_s1 => r_1.IN1
Medipix_sopc_burst_4_downstream_read => r_1.IN0
Medipix_sopc_burst_4_downstream_read => p1_Medipix_sopc_burst_4_downstream_latency_counter.IN1
Medipix_sopc_burst_4_downstream_read_data_valid_clock_crossing_s1 => Medipix_sopc_burst_4_downstream_readdatavalid.IN1
Medipix_sopc_burst_4_downstream_read_data_valid_clock_crossing_s1_shift_register => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_requests_clock_crossing_s1 => r_1.IN1
Medipix_sopc_burst_4_downstream_write => r_1.IN1
Medipix_sopc_burst_4_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_writedata[31] => ~NO_FANOUT~
clk => Medipix_sopc_burst_4_downstream_latency_counter~reg0.CLK
clk => Medipix_sopc_burst_4_downstream_read_but_no_slave_selected.CLK
clock_crossing_s1_readdata_from_sa[0] => Medipix_sopc_burst_4_downstream_readdata[0].DATAIN
clock_crossing_s1_readdata_from_sa[1] => Medipix_sopc_burst_4_downstream_readdata[1].DATAIN
clock_crossing_s1_readdata_from_sa[2] => Medipix_sopc_burst_4_downstream_readdata[2].DATAIN
clock_crossing_s1_readdata_from_sa[3] => Medipix_sopc_burst_4_downstream_readdata[3].DATAIN
clock_crossing_s1_readdata_from_sa[4] => Medipix_sopc_burst_4_downstream_readdata[4].DATAIN
clock_crossing_s1_readdata_from_sa[5] => Medipix_sopc_burst_4_downstream_readdata[5].DATAIN
clock_crossing_s1_readdata_from_sa[6] => Medipix_sopc_burst_4_downstream_readdata[6].DATAIN
clock_crossing_s1_readdata_from_sa[7] => Medipix_sopc_burst_4_downstream_readdata[7].DATAIN
clock_crossing_s1_readdata_from_sa[8] => Medipix_sopc_burst_4_downstream_readdata[8].DATAIN
clock_crossing_s1_readdata_from_sa[9] => Medipix_sopc_burst_4_downstream_readdata[9].DATAIN
clock_crossing_s1_readdata_from_sa[10] => Medipix_sopc_burst_4_downstream_readdata[10].DATAIN
clock_crossing_s1_readdata_from_sa[11] => Medipix_sopc_burst_4_downstream_readdata[11].DATAIN
clock_crossing_s1_readdata_from_sa[12] => Medipix_sopc_burst_4_downstream_readdata[12].DATAIN
clock_crossing_s1_readdata_from_sa[13] => Medipix_sopc_burst_4_downstream_readdata[13].DATAIN
clock_crossing_s1_readdata_from_sa[14] => Medipix_sopc_burst_4_downstream_readdata[14].DATAIN
clock_crossing_s1_readdata_from_sa[15] => Medipix_sopc_burst_4_downstream_readdata[15].DATAIN
clock_crossing_s1_readdata_from_sa[16] => Medipix_sopc_burst_4_downstream_readdata[16].DATAIN
clock_crossing_s1_readdata_from_sa[17] => Medipix_sopc_burst_4_downstream_readdata[17].DATAIN
clock_crossing_s1_readdata_from_sa[18] => Medipix_sopc_burst_4_downstream_readdata[18].DATAIN
clock_crossing_s1_readdata_from_sa[19] => Medipix_sopc_burst_4_downstream_readdata[19].DATAIN
clock_crossing_s1_readdata_from_sa[20] => Medipix_sopc_burst_4_downstream_readdata[20].DATAIN
clock_crossing_s1_readdata_from_sa[21] => Medipix_sopc_burst_4_downstream_readdata[21].DATAIN
clock_crossing_s1_readdata_from_sa[22] => Medipix_sopc_burst_4_downstream_readdata[22].DATAIN
clock_crossing_s1_readdata_from_sa[23] => Medipix_sopc_burst_4_downstream_readdata[23].DATAIN
clock_crossing_s1_readdata_from_sa[24] => Medipix_sopc_burst_4_downstream_readdata[24].DATAIN
clock_crossing_s1_readdata_from_sa[25] => Medipix_sopc_burst_4_downstream_readdata[25].DATAIN
clock_crossing_s1_readdata_from_sa[26] => Medipix_sopc_burst_4_downstream_readdata[26].DATAIN
clock_crossing_s1_readdata_from_sa[27] => Medipix_sopc_burst_4_downstream_readdata[27].DATAIN
clock_crossing_s1_readdata_from_sa[28] => Medipix_sopc_burst_4_downstream_readdata[28].DATAIN
clock_crossing_s1_readdata_from_sa[29] => Medipix_sopc_burst_4_downstream_readdata[29].DATAIN
clock_crossing_s1_readdata_from_sa[30] => Medipix_sopc_burst_4_downstream_readdata[30].DATAIN
clock_crossing_s1_readdata_from_sa[31] => Medipix_sopc_burst_4_downstream_readdata[31].DATAIN
clock_crossing_s1_waitrequest_from_sa => r_1.IN1
d1_clock_crossing_s1_end_xfer => ~NO_FANOUT~
reset_n => Medipix_sopc_burst_4_downstream_reset_n.DATAIN
reset_n => Medipix_sopc_burst_4_downstream_latency_counter~reg0.ACLR
reset_n => Medipix_sopc_burst_4_downstream_read_but_no_slave_selected.ACLR
Medipix_sopc_burst_4_downstream_address_to_slave[0] <= Medipix_sopc_burst_4_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[1] <= Medipix_sopc_burst_4_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[2] <= Medipix_sopc_burst_4_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[3] <= Medipix_sopc_burst_4_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[4] <= Medipix_sopc_burst_4_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[5] <= Medipix_sopc_burst_4_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[6] <= Medipix_sopc_burst_4_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[7] <= Medipix_sopc_burst_4_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[8] <= Medipix_sopc_burst_4_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[9] <= Medipix_sopc_burst_4_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[10] <= Medipix_sopc_burst_4_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[11] <= Medipix_sopc_burst_4_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[12] <= Medipix_sopc_burst_4_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[13] <= Medipix_sopc_burst_4_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[14] <= Medipix_sopc_burst_4_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[15] <= Medipix_sopc_burst_4_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[16] <= Medipix_sopc_burst_4_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[17] <= Medipix_sopc_burst_4_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[18] <= Medipix_sopc_burst_4_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[19] <= Medipix_sopc_burst_4_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[20] <= Medipix_sopc_burst_4_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[21] <= Medipix_sopc_burst_4_downstream_address[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[22] <= Medipix_sopc_burst_4_downstream_address[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[23] <= Medipix_sopc_burst_4_downstream_address[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[24] <= Medipix_sopc_burst_4_downstream_address[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[25] <= Medipix_sopc_burst_4_downstream_address[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_address_to_slave[26] <= Medipix_sopc_burst_4_downstream_address[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_latency_counter <= Medipix_sopc_burst_4_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[0] <= clock_crossing_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[1] <= clock_crossing_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[2] <= clock_crossing_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[3] <= clock_crossing_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[4] <= clock_crossing_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[5] <= clock_crossing_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[6] <= clock_crossing_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[7] <= clock_crossing_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[8] <= clock_crossing_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[9] <= clock_crossing_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[10] <= clock_crossing_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[11] <= clock_crossing_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[12] <= clock_crossing_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[13] <= clock_crossing_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[14] <= clock_crossing_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[15] <= clock_crossing_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[16] <= clock_crossing_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[17] <= clock_crossing_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[18] <= clock_crossing_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[19] <= clock_crossing_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[20] <= clock_crossing_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[21] <= clock_crossing_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[22] <= clock_crossing_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[23] <= clock_crossing_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[24] <= clock_crossing_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[25] <= clock_crossing_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[26] <= clock_crossing_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[27] <= clock_crossing_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[28] <= clock_crossing_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[29] <= clock_crossing_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[30] <= clock_crossing_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdata[31] <= clock_crossing_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_readdatavalid <= Medipix_sopc_burst_4_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_4:the_Medipix_sopc_burst_4
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_nativeaddress[12]~reg0.CLK
clk => reg_downstream_nativeaddress[13]~reg0.CLK
clk => reg_downstream_nativeaddress[14]~reg0.CLK
clk => reg_downstream_nativeaddress[15]~reg0.CLK
clk => reg_downstream_nativeaddress[16]~reg0.CLK
clk => reg_downstream_nativeaddress[17]~reg0.CLK
clk => reg_downstream_nativeaddress[18]~reg0.CLK
clk => reg_downstream_nativeaddress[19]~reg0.CLK
clk => reg_downstream_nativeaddress[20]~reg0.CLK
clk => reg_downstream_nativeaddress[21]~reg0.CLK
clk => reg_downstream_nativeaddress[22]~reg0.CLK
clk => reg_downstream_nativeaddress[23]~reg0.CLK
clk => reg_downstream_nativeaddress[24]~reg0.CLK
clk => reg_downstream_nativeaddress[25]~reg0.CLK
clk => reg_downstream_nativeaddress[26]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => reg_downstream_address[12]~reg0.CLK
clk => reg_downstream_address[13]~reg0.CLK
clk => reg_downstream_address[14]~reg0.CLK
clk => reg_downstream_address[15]~reg0.CLK
clk => reg_downstream_address[16]~reg0.CLK
clk => reg_downstream_address[17]~reg0.CLK
clk => reg_downstream_address[18]~reg0.CLK
clk => reg_downstream_address[19]~reg0.CLK
clk => reg_downstream_address[20]~reg0.CLK
clk => reg_downstream_address[21]~reg0.CLK
clk => reg_downstream_address[22]~reg0.CLK
clk => reg_downstream_address[23]~reg0.CLK
clk => reg_downstream_address[24]~reg0.CLK
clk => reg_downstream_address[25]~reg0.CLK
clk => reg_downstream_address[26]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_nativeaddress[21].CLK
clk => registered_upstream_nativeaddress[22].CLK
clk => registered_upstream_nativeaddress[23].CLK
clk => registered_upstream_nativeaddress[24].CLK
clk => registered_upstream_nativeaddress[25].CLK
clk => registered_upstream_nativeaddress[26].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_address[22].CLK
clk => registered_upstream_address[23].CLK
clk => registered_upstream_address[24].CLK
clk => registered_upstream_address[25].CLK
clk => registered_upstream_address[26].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[26]~reg0.ENA
downstream_waitrequest => reg_downstream_address[25]~reg0.ENA
downstream_waitrequest => reg_downstream_address[24]~reg0.ENA
downstream_waitrequest => reg_downstream_address[23]~reg0.ENA
downstream_waitrequest => reg_downstream_address[22]~reg0.ENA
downstream_waitrequest => reg_downstream_address[21]~reg0.ENA
downstream_waitrequest => reg_downstream_address[20]~reg0.ENA
downstream_waitrequest => reg_downstream_address[19]~reg0.ENA
downstream_waitrequest => reg_downstream_address[18]~reg0.ENA
downstream_waitrequest => reg_downstream_address[17]~reg0.ENA
downstream_waitrequest => reg_downstream_address[16]~reg0.ENA
downstream_waitrequest => reg_downstream_address[15]~reg0.ENA
downstream_waitrequest => reg_downstream_address[14]~reg0.ENA
downstream_waitrequest => reg_downstream_address[13]~reg0.ENA
downstream_waitrequest => reg_downstream_address[12]~reg0.ENA
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[26]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[25]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[24]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[23]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[22]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[21]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[20]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[19]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[18]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[17]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[16]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[15]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[14]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[13]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[12]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_address[12]~reg0.ACLR
reset_n => reg_downstream_address[13]~reg0.ACLR
reset_n => reg_downstream_address[14]~reg0.ACLR
reset_n => reg_downstream_address[15]~reg0.ACLR
reset_n => reg_downstream_address[16]~reg0.ACLR
reset_n => reg_downstream_address[17]~reg0.ACLR
reset_n => reg_downstream_address[18]~reg0.ACLR
reset_n => reg_downstream_address[19]~reg0.ACLR
reset_n => reg_downstream_address[20]~reg0.ACLR
reset_n => reg_downstream_address[21]~reg0.ACLR
reset_n => reg_downstream_address[22]~reg0.ACLR
reset_n => reg_downstream_address[23]~reg0.ACLR
reset_n => reg_downstream_address[24]~reg0.ACLR
reset_n => reg_downstream_address[25]~reg0.ACLR
reset_n => reg_downstream_address[26]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[12]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[13]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[14]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[15]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[16]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[17]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[18]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[19]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[20]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[21]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[22]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[23]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[24]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[25]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[26]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => registered_upstream_address[22].ACLR
reset_n => registered_upstream_address[23].ACLR
reset_n => registered_upstream_address[24].ACLR
reset_n => registered_upstream_address[25].ACLR
reset_n => registered_upstream_address[26].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => registered_upstream_nativeaddress[21].ACLR
reset_n => registered_upstream_nativeaddress[22].ACLR
reset_n => registered_upstream_nativeaddress[23].ACLR
reset_n => registered_upstream_nativeaddress[24].ACLR
reset_n => registered_upstream_nativeaddress[25].ACLR
reset_n => registered_upstream_nativeaddress[26].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_address[22] => registered_upstream_address[22].DATAIN
upstream_address[23] => registered_upstream_address[23].DATAIN
upstream_address[24] => registered_upstream_address[24].DATAIN
upstream_address[25] => registered_upstream_address[25].DATAIN
upstream_address[26] => registered_upstream_address[26].DATAIN
upstream_address[27] => ~NO_FANOUT~
upstream_address[28] => ~NO_FANOUT~
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_nativeaddress[21] => registered_upstream_nativeaddress[21].DATAIN
upstream_nativeaddress[22] => registered_upstream_nativeaddress[22].DATAIN
upstream_nativeaddress[23] => registered_upstream_nativeaddress[23].DATAIN
upstream_nativeaddress[24] => registered_upstream_nativeaddress[24].DATAIN
upstream_nativeaddress[25] => registered_upstream_nativeaddress[25].DATAIN
upstream_nativeaddress[26] => registered_upstream_nativeaddress[26].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[12] <= reg_downstream_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[13] <= reg_downstream_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[14] <= reg_downstream_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[15] <= reg_downstream_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[16] <= reg_downstream_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[17] <= reg_downstream_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[18] <= reg_downstream_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[19] <= reg_downstream_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[20] <= reg_downstream_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[21] <= reg_downstream_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[22] <= reg_downstream_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[23] <= reg_downstream_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[24] <= reg_downstream_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[25] <= reg_downstream_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[26] <= reg_downstream_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[12] <= reg_downstream_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[13] <= reg_downstream_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[14] <= reg_downstream_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[15] <= reg_downstream_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[16] <= reg_downstream_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[17] <= reg_downstream_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[18] <= reg_downstream_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[19] <= reg_downstream_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[20] <= reg_downstream_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[21] <= reg_downstream_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[22] <= reg_downstream_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[23] <= reg_downstream_nativeaddress[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[24] <= reg_downstream_nativeaddress[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[25] <= reg_downstream_nativeaddress[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[26] <= reg_downstream_nativeaddress[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream
Medipix_sopc_burst_5_upstream_readdata[0] => Medipix_sopc_burst_5_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_5_upstream_readdata[1] => Medipix_sopc_burst_5_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_5_upstream_readdata[2] => Medipix_sopc_burst_5_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_5_upstream_readdata[3] => Medipix_sopc_burst_5_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_5_upstream_readdata[4] => Medipix_sopc_burst_5_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_5_upstream_readdata[5] => Medipix_sopc_burst_5_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_5_upstream_readdata[6] => Medipix_sopc_burst_5_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_5_upstream_readdata[7] => Medipix_sopc_burst_5_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_5_upstream_readdata[8] => Medipix_sopc_burst_5_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_5_upstream_readdata[9] => Medipix_sopc_burst_5_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_5_upstream_readdata[10] => Medipix_sopc_burst_5_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_5_upstream_readdata[11] => Medipix_sopc_burst_5_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_5_upstream_readdata[12] => Medipix_sopc_burst_5_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_5_upstream_readdata[13] => Medipix_sopc_burst_5_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_5_upstream_readdata[14] => Medipix_sopc_burst_5_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_5_upstream_readdata[15] => Medipix_sopc_burst_5_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_5_upstream_readdata[16] => Medipix_sopc_burst_5_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_5_upstream_readdata[17] => Medipix_sopc_burst_5_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_5_upstream_readdata[18] => Medipix_sopc_burst_5_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_5_upstream_readdata[19] => Medipix_sopc_burst_5_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_5_upstream_readdata[20] => Medipix_sopc_burst_5_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_5_upstream_readdata[21] => Medipix_sopc_burst_5_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_5_upstream_readdata[22] => Medipix_sopc_burst_5_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_5_upstream_readdata[23] => Medipix_sopc_burst_5_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_5_upstream_readdata[24] => Medipix_sopc_burst_5_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_5_upstream_readdata[25] => Medipix_sopc_burst_5_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_5_upstream_readdata[26] => Medipix_sopc_burst_5_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_5_upstream_readdata[27] => Medipix_sopc_burst_5_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_5_upstream_readdata[28] => Medipix_sopc_burst_5_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_5_upstream_readdata[29] => Medipix_sopc_burst_5_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_5_upstream_readdata[30] => Medipix_sopc_burst_5_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_5_upstream_readdata[31] => Medipix_sopc_burst_5_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_5_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_5_upstream_readdatavalid => Medipix_sopc_burst_5_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_5_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream.DATAIN
Medipix_sopc_burst_5_upstream_waitrequest => Medipix_sopc_burst_5_upstream_waits_for_read.IN1
Medipix_sopc_burst_5_upstream_waitrequest => Medipix_sopc_burst_5_upstream_waits_for_write.IN1
Medipix_sopc_burst_5_upstream_waitrequest => Medipix_sopc_burst_5_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_5_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_5_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_5_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_5_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_5_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_5_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_5_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_5_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_5_upstream_address[4].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_5_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_5_upstream_address[5].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_5_upstream_byteaddress[5].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_5_upstream_address[6].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_5_upstream_byteaddress[6].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_5_upstream_address[7].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_5_upstream_byteaddress[7].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_5_upstream_address[8].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_5_upstream_byteaddress[8].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_5_upstream_address[9].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_5_upstream_byteaddress[9].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_5_upstream_address[10].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_5_upstream_byteaddress[10].DATAIN
cpu_linux_data_master_address_to_slave[11] => Medipix_sopc_burst_5_upstream_address[11].DATAIN
cpu_linux_data_master_address_to_slave[11] => Medipix_sopc_burst_5_upstream_byteaddress[11].DATAIN
cpu_linux_data_master_address_to_slave[12] => Medipix_sopc_burst_5_upstream_address[12].DATAIN
cpu_linux_data_master_address_to_slave[12] => Medipix_sopc_burst_5_upstream_byteaddress[12].DATAIN
cpu_linux_data_master_address_to_slave[13] => Medipix_sopc_burst_5_upstream_address[13].DATAIN
cpu_linux_data_master_address_to_slave[13] => Medipix_sopc_burst_5_upstream_byteaddress[13].DATAIN
cpu_linux_data_master_address_to_slave[14] => Medipix_sopc_burst_5_upstream_address[14].DATAIN
cpu_linux_data_master_address_to_slave[14] => Medipix_sopc_burst_5_upstream_byteaddress[14].DATAIN
cpu_linux_data_master_address_to_slave[15] => Medipix_sopc_burst_5_upstream_address[15].DATAIN
cpu_linux_data_master_address_to_slave[15] => Medipix_sopc_burst_5_upstream_byteaddress[15].DATAIN
cpu_linux_data_master_address_to_slave[16] => Medipix_sopc_burst_5_upstream_address[16].DATAIN
cpu_linux_data_master_address_to_slave[16] => Medipix_sopc_burst_5_upstream_byteaddress[16].DATAIN
cpu_linux_data_master_address_to_slave[17] => Medipix_sopc_burst_5_upstream_address[17].DATAIN
cpu_linux_data_master_address_to_slave[17] => Medipix_sopc_burst_5_upstream_byteaddress[17].DATAIN
cpu_linux_data_master_address_to_slave[18] => Medipix_sopc_burst_5_upstream_address[18].DATAIN
cpu_linux_data_master_address_to_slave[18] => Medipix_sopc_burst_5_upstream_byteaddress[18].DATAIN
cpu_linux_data_master_address_to_slave[19] => Medipix_sopc_burst_5_upstream_address[19].DATAIN
cpu_linux_data_master_address_to_slave[19] => Medipix_sopc_burst_5_upstream_byteaddress[19].DATAIN
cpu_linux_data_master_address_to_slave[20] => Medipix_sopc_burst_5_upstream_address[20].DATAIN
cpu_linux_data_master_address_to_slave[20] => Medipix_sopc_burst_5_upstream_byteaddress[20].DATAIN
cpu_linux_data_master_address_to_slave[21] => Medipix_sopc_burst_5_upstream_address[21].DATAIN
cpu_linux_data_master_address_to_slave[21] => Medipix_sopc_burst_5_upstream_byteaddress[21].DATAIN
cpu_linux_data_master_address_to_slave[22] => Medipix_sopc_burst_5_upstream_address[22].DATAIN
cpu_linux_data_master_address_to_slave[22] => Medipix_sopc_burst_5_upstream_byteaddress[22].DATAIN
cpu_linux_data_master_address_to_slave[23] => Medipix_sopc_burst_5_upstream_address[23].DATAIN
cpu_linux_data_master_address_to_slave[23] => Medipix_sopc_burst_5_upstream_byteaddress[23].DATAIN
cpu_linux_data_master_address_to_slave[24] => Medipix_sopc_burst_5_upstream_address[24].DATAIN
cpu_linux_data_master_address_to_slave[24] => Medipix_sopc_burst_5_upstream_byteaddress[24].DATAIN
cpu_linux_data_master_address_to_slave[25] => Medipix_sopc_burst_5_upstream_address[25].DATAIN
cpu_linux_data_master_address_to_slave[25] => Medipix_sopc_burst_5_upstream_byteaddress[25].DATAIN
cpu_linux_data_master_address_to_slave[26] => Medipix_sopc_burst_5_upstream_address[26].DATAIN
cpu_linux_data_master_address_to_slave[26] => Medipix_sopc_burst_5_upstream_byteaddress[26].DATAIN
cpu_linux_data_master_address_to_slave[27] => Medipix_sopc_burst_5_upstream_byteaddress[27].DATAIN
cpu_linux_data_master_address_to_slave[27] => cpu_linux_data_master_requests_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_5_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_5_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_5_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_5_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_5_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_5_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => Medipix_sopc_burst_5_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[3] => Medipix_sopc_burst_5_upstream_byteenable.DATAB
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_5_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_5_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_5_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_5_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_5_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_5_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_5_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_5_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_5_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_5_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_5_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_5_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_5_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_5_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_5_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_5_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_5_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_5_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_5_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_5_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_5_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_5_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_5_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => Medipix_sopc_burst_5_upstream_writedata[16].DATAIN
cpu_linux_data_master_writedata[17] => Medipix_sopc_burst_5_upstream_writedata[17].DATAIN
cpu_linux_data_master_writedata[18] => Medipix_sopc_burst_5_upstream_writedata[18].DATAIN
cpu_linux_data_master_writedata[19] => Medipix_sopc_burst_5_upstream_writedata[19].DATAIN
cpu_linux_data_master_writedata[20] => Medipix_sopc_burst_5_upstream_writedata[20].DATAIN
cpu_linux_data_master_writedata[21] => Medipix_sopc_burst_5_upstream_writedata[21].DATAIN
cpu_linux_data_master_writedata[22] => Medipix_sopc_burst_5_upstream_writedata[22].DATAIN
cpu_linux_data_master_writedata[23] => Medipix_sopc_burst_5_upstream_writedata[23].DATAIN
cpu_linux_data_master_writedata[24] => Medipix_sopc_burst_5_upstream_writedata[24].DATAIN
cpu_linux_data_master_writedata[25] => Medipix_sopc_burst_5_upstream_writedata[25].DATAIN
cpu_linux_data_master_writedata[26] => Medipix_sopc_burst_5_upstream_writedata[26].DATAIN
cpu_linux_data_master_writedata[27] => Medipix_sopc_burst_5_upstream_writedata[27].DATAIN
cpu_linux_data_master_writedata[28] => Medipix_sopc_burst_5_upstream_writedata[28].DATAIN
cpu_linux_data_master_writedata[29] => Medipix_sopc_burst_5_upstream_writedata[29].DATAIN
cpu_linux_data_master_writedata[30] => Medipix_sopc_burst_5_upstream_writedata[30].DATAIN
cpu_linux_data_master_writedata[31] => Medipix_sopc_burst_5_upstream_writedata[31].DATAIN
reset_n => reset_n.IN2
Medipix_sopc_burst_5_upstream_address[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[11] <= cpu_linux_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[12] <= cpu_linux_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[13] <= cpu_linux_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[14] <= cpu_linux_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[15] <= cpu_linux_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[16] <= cpu_linux_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[17] <= cpu_linux_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[18] <= cpu_linux_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[19] <= cpu_linux_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[20] <= cpu_linux_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[21] <= cpu_linux_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[22] <= cpu_linux_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[23] <= cpu_linux_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[24] <= cpu_linux_data_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[25] <= cpu_linux_data_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_address[26] <= cpu_linux_data_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_burstcount[0] <= Medipix_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_burstcount[1] <= Medipix_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_burstcount[2] <= Medipix_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_burstcount[3] <= Medipix_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[11] <= cpu_linux_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[12] <= cpu_linux_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[13] <= cpu_linux_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[14] <= cpu_linux_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[15] <= cpu_linux_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[16] <= cpu_linux_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[17] <= cpu_linux_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[18] <= cpu_linux_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[19] <= cpu_linux_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[20] <= cpu_linux_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[21] <= cpu_linux_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[22] <= cpu_linux_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[23] <= cpu_linux_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[24] <= cpu_linux_data_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[25] <= cpu_linux_data_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[26] <= cpu_linux_data_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[27] <= cpu_linux_data_master_address_to_slave[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteaddress[28] <= <GND>
Medipix_sopc_burst_5_upstream_byteenable[0] <= Medipix_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteenable[1] <= Medipix_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteenable[2] <= Medipix_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_byteenable[3] <= Medipix_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_debugaccess <= Medipix_sopc_burst_5_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_read <= Medipix_sopc_burst_5_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_5_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_5_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_5_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_5_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_5_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_5_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_5_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_5_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_5_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_5_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_5_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_5_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_5_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_5_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_5_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_5_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_5_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_5_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_5_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_5_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_5_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_5_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_5_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_5_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_5_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_5_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_5_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_5_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_5_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_5_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_5_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_5_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_waitrequest_from_sa <= Medipix_sopc_burst_5_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_write <= Medipix_sopc_burst_5_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[16] <= cpu_linux_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[17] <= cpu_linux_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[18] <= cpu_linux_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[19] <= cpu_linux_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[20] <= cpu_linux_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[21] <= cpu_linux_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[22] <= cpu_linux_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[23] <= cpu_linux_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[24] <= cpu_linux_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[25] <= cpu_linux_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[26] <= cpu_linux_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[27] <= cpu_linux_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[28] <= cpu_linux_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[29] <= cpu_linux_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[30] <= cpu_linux_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_upstream_writedata[31] <= cpu_linux_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_5_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_5_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_5_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream <= Medipix_sopc_burst_5_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_5_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_5_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_5_upstream_end_xfer <= d1_Medipix_sopc_burst_5_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|burstcount_fifo_for_Medipix_sopc_burst_5_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_5_upstream
clear_fifo => always1.IN1
clear_fifo => full_97.OUTPUTSELECT
clear_fifo => full_96.OUTPUTSELECT
clear_fifo => full_95.OUTPUTSELECT
clear_fifo => full_94.OUTPUTSELECT
clear_fifo => full_93.OUTPUTSELECT
clear_fifo => full_92.OUTPUTSELECT
clear_fifo => full_91.OUTPUTSELECT
clear_fifo => full_90.OUTPUTSELECT
clear_fifo => full_89.OUTPUTSELECT
clear_fifo => full_88.OUTPUTSELECT
clear_fifo => full_87.OUTPUTSELECT
clear_fifo => full_86.OUTPUTSELECT
clear_fifo => full_85.OUTPUTSELECT
clear_fifo => full_84.OUTPUTSELECT
clear_fifo => full_83.OUTPUTSELECT
clear_fifo => full_82.OUTPUTSELECT
clear_fifo => full_81.OUTPUTSELECT
clear_fifo => full_80.OUTPUTSELECT
clear_fifo => full_79.OUTPUTSELECT
clear_fifo => full_78.OUTPUTSELECT
clear_fifo => full_77.OUTPUTSELECT
clear_fifo => full_76.OUTPUTSELECT
clear_fifo => full_75.OUTPUTSELECT
clear_fifo => full_74.OUTPUTSELECT
clear_fifo => full_73.OUTPUTSELECT
clear_fifo => full_72.OUTPUTSELECT
clear_fifo => full_71.OUTPUTSELECT
clear_fifo => full_70.OUTPUTSELECT
clear_fifo => full_69.OUTPUTSELECT
clear_fifo => full_68.OUTPUTSELECT
clear_fifo => full_67.OUTPUTSELECT
clear_fifo => full_66.OUTPUTSELECT
clear_fifo => full_65.OUTPUTSELECT
clear_fifo => full_64.OUTPUTSELECT
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always194.IN0
clear_fifo => always195.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p96_stage_96.IN1
clear_fifo => p95_stage_95.IN1
clear_fifo => p94_stage_94.IN1
clear_fifo => p93_stage_93.IN1
clear_fifo => p92_stage_92.IN1
clear_fifo => p91_stage_91.IN1
clear_fifo => p90_stage_90.IN1
clear_fifo => p89_stage_89.IN1
clear_fifo => p88_stage_88.IN1
clear_fifo => p87_stage_87.IN1
clear_fifo => p86_stage_86.IN1
clear_fifo => p85_stage_85.IN1
clear_fifo => p84_stage_84.IN1
clear_fifo => p83_stage_83.IN1
clear_fifo => p82_stage_82.IN1
clear_fifo => p81_stage_81.IN1
clear_fifo => p80_stage_80.IN1
clear_fifo => p79_stage_79.IN1
clear_fifo => p78_stage_78.IN1
clear_fifo => p77_stage_77.IN1
clear_fifo => p76_stage_76.IN1
clear_fifo => p75_stage_75.IN1
clear_fifo => p74_stage_74.IN1
clear_fifo => p73_stage_73.IN1
clear_fifo => p72_stage_72.IN1
clear_fifo => p71_stage_71.IN1
clear_fifo => p70_stage_70.IN1
clear_fifo => p69_stage_69.IN1
clear_fifo => p68_stage_68.IN1
clear_fifo => p67_stage_67.IN1
clear_fifo => p66_stage_66.IN1
clear_fifo => p65_stage_65.IN1
clear_fifo => p64_stage_64.IN1
clear_fifo => p63_stage_63.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => full_2.CLK
clk => stage_2[0].CLK
clk => stage_2[1].CLK
clk => stage_2[2].CLK
clk => stage_2[3].CLK
clk => full_3.CLK
clk => stage_3[0].CLK
clk => stage_3[1].CLK
clk => stage_3[2].CLK
clk => stage_3[3].CLK
clk => full_4.CLK
clk => stage_4[0].CLK
clk => stage_4[1].CLK
clk => stage_4[2].CLK
clk => stage_4[3].CLK
clk => full_5.CLK
clk => stage_5[0].CLK
clk => stage_5[1].CLK
clk => stage_5[2].CLK
clk => stage_5[3].CLK
clk => full_6.CLK
clk => stage_6[0].CLK
clk => stage_6[1].CLK
clk => stage_6[2].CLK
clk => stage_6[3].CLK
clk => full_7.CLK
clk => stage_7[0].CLK
clk => stage_7[1].CLK
clk => stage_7[2].CLK
clk => stage_7[3].CLK
clk => full_8.CLK
clk => stage_8[0].CLK
clk => stage_8[1].CLK
clk => stage_8[2].CLK
clk => stage_8[3].CLK
clk => full_9.CLK
clk => stage_9[0].CLK
clk => stage_9[1].CLK
clk => stage_9[2].CLK
clk => stage_9[3].CLK
clk => full_10.CLK
clk => stage_10[0].CLK
clk => stage_10[1].CLK
clk => stage_10[2].CLK
clk => stage_10[3].CLK
clk => full_11.CLK
clk => stage_11[0].CLK
clk => stage_11[1].CLK
clk => stage_11[2].CLK
clk => stage_11[3].CLK
clk => full_12.CLK
clk => stage_12[0].CLK
clk => stage_12[1].CLK
clk => stage_12[2].CLK
clk => stage_12[3].CLK
clk => full_13.CLK
clk => stage_13[0].CLK
clk => stage_13[1].CLK
clk => stage_13[2].CLK
clk => stage_13[3].CLK
clk => full_14.CLK
clk => stage_14[0].CLK
clk => stage_14[1].CLK
clk => stage_14[2].CLK
clk => stage_14[3].CLK
clk => full_15.CLK
clk => stage_15[0].CLK
clk => stage_15[1].CLK
clk => stage_15[2].CLK
clk => stage_15[3].CLK
clk => full_16.CLK
clk => stage_16[0].CLK
clk => stage_16[1].CLK
clk => stage_16[2].CLK
clk => stage_16[3].CLK
clk => full_17.CLK
clk => stage_17[0].CLK
clk => stage_17[1].CLK
clk => stage_17[2].CLK
clk => stage_17[3].CLK
clk => full_18.CLK
clk => stage_18[0].CLK
clk => stage_18[1].CLK
clk => stage_18[2].CLK
clk => stage_18[3].CLK
clk => full_19.CLK
clk => stage_19[0].CLK
clk => stage_19[1].CLK
clk => stage_19[2].CLK
clk => stage_19[3].CLK
clk => full_20.CLK
clk => stage_20[0].CLK
clk => stage_20[1].CLK
clk => stage_20[2].CLK
clk => stage_20[3].CLK
clk => full_21.CLK
clk => stage_21[0].CLK
clk => stage_21[1].CLK
clk => stage_21[2].CLK
clk => stage_21[3].CLK
clk => full_22.CLK
clk => stage_22[0].CLK
clk => stage_22[1].CLK
clk => stage_22[2].CLK
clk => stage_22[3].CLK
clk => full_23.CLK
clk => stage_23[0].CLK
clk => stage_23[1].CLK
clk => stage_23[2].CLK
clk => stage_23[3].CLK
clk => full_24.CLK
clk => stage_24[0].CLK
clk => stage_24[1].CLK
clk => stage_24[2].CLK
clk => stage_24[3].CLK
clk => full_25.CLK
clk => stage_25[0].CLK
clk => stage_25[1].CLK
clk => stage_25[2].CLK
clk => stage_25[3].CLK
clk => full_26.CLK
clk => stage_26[0].CLK
clk => stage_26[1].CLK
clk => stage_26[2].CLK
clk => stage_26[3].CLK
clk => full_27.CLK
clk => stage_27[0].CLK
clk => stage_27[1].CLK
clk => stage_27[2].CLK
clk => stage_27[3].CLK
clk => full_28.CLK
clk => stage_28[0].CLK
clk => stage_28[1].CLK
clk => stage_28[2].CLK
clk => stage_28[3].CLK
clk => full_29.CLK
clk => stage_29[0].CLK
clk => stage_29[1].CLK
clk => stage_29[2].CLK
clk => stage_29[3].CLK
clk => full_30.CLK
clk => stage_30[0].CLK
clk => stage_30[1].CLK
clk => stage_30[2].CLK
clk => stage_30[3].CLK
clk => full_31.CLK
clk => stage_31[0].CLK
clk => stage_31[1].CLK
clk => stage_31[2].CLK
clk => stage_31[3].CLK
clk => full_32.CLK
clk => stage_32[0].CLK
clk => stage_32[1].CLK
clk => stage_32[2].CLK
clk => stage_32[3].CLK
clk => full_33.CLK
clk => stage_33[0].CLK
clk => stage_33[1].CLK
clk => stage_33[2].CLK
clk => stage_33[3].CLK
clk => full_34.CLK
clk => stage_34[0].CLK
clk => stage_34[1].CLK
clk => stage_34[2].CLK
clk => stage_34[3].CLK
clk => full_35.CLK
clk => stage_35[0].CLK
clk => stage_35[1].CLK
clk => stage_35[2].CLK
clk => stage_35[3].CLK
clk => full_36.CLK
clk => stage_36[0].CLK
clk => stage_36[1].CLK
clk => stage_36[2].CLK
clk => stage_36[3].CLK
clk => full_37.CLK
clk => stage_37[0].CLK
clk => stage_37[1].CLK
clk => stage_37[2].CLK
clk => stage_37[3].CLK
clk => full_38.CLK
clk => stage_38[0].CLK
clk => stage_38[1].CLK
clk => stage_38[2].CLK
clk => stage_38[3].CLK
clk => full_39.CLK
clk => stage_39[0].CLK
clk => stage_39[1].CLK
clk => stage_39[2].CLK
clk => stage_39[3].CLK
clk => full_40.CLK
clk => stage_40[0].CLK
clk => stage_40[1].CLK
clk => stage_40[2].CLK
clk => stage_40[3].CLK
clk => full_41.CLK
clk => stage_41[0].CLK
clk => stage_41[1].CLK
clk => stage_41[2].CLK
clk => stage_41[3].CLK
clk => full_42.CLK
clk => stage_42[0].CLK
clk => stage_42[1].CLK
clk => stage_42[2].CLK
clk => stage_42[3].CLK
clk => full_43.CLK
clk => stage_43[0].CLK
clk => stage_43[1].CLK
clk => stage_43[2].CLK
clk => stage_43[3].CLK
clk => full_44.CLK
clk => stage_44[0].CLK
clk => stage_44[1].CLK
clk => stage_44[2].CLK
clk => stage_44[3].CLK
clk => full_45.CLK
clk => stage_45[0].CLK
clk => stage_45[1].CLK
clk => stage_45[2].CLK
clk => stage_45[3].CLK
clk => full_46.CLK
clk => stage_46[0].CLK
clk => stage_46[1].CLK
clk => stage_46[2].CLK
clk => stage_46[3].CLK
clk => full_47.CLK
clk => stage_47[0].CLK
clk => stage_47[1].CLK
clk => stage_47[2].CLK
clk => stage_47[3].CLK
clk => full_48.CLK
clk => stage_48[0].CLK
clk => stage_48[1].CLK
clk => stage_48[2].CLK
clk => stage_48[3].CLK
clk => full_49.CLK
clk => stage_49[0].CLK
clk => stage_49[1].CLK
clk => stage_49[2].CLK
clk => stage_49[3].CLK
clk => full_50.CLK
clk => stage_50[0].CLK
clk => stage_50[1].CLK
clk => stage_50[2].CLK
clk => stage_50[3].CLK
clk => full_51.CLK
clk => stage_51[0].CLK
clk => stage_51[1].CLK
clk => stage_51[2].CLK
clk => stage_51[3].CLK
clk => full_52.CLK
clk => stage_52[0].CLK
clk => stage_52[1].CLK
clk => stage_52[2].CLK
clk => stage_52[3].CLK
clk => full_53.CLK
clk => stage_53[0].CLK
clk => stage_53[1].CLK
clk => stage_53[2].CLK
clk => stage_53[3].CLK
clk => full_54.CLK
clk => stage_54[0].CLK
clk => stage_54[1].CLK
clk => stage_54[2].CLK
clk => stage_54[3].CLK
clk => full_55.CLK
clk => stage_55[0].CLK
clk => stage_55[1].CLK
clk => stage_55[2].CLK
clk => stage_55[3].CLK
clk => full_56.CLK
clk => stage_56[0].CLK
clk => stage_56[1].CLK
clk => stage_56[2].CLK
clk => stage_56[3].CLK
clk => full_57.CLK
clk => stage_57[0].CLK
clk => stage_57[1].CLK
clk => stage_57[2].CLK
clk => stage_57[3].CLK
clk => full_58.CLK
clk => stage_58[0].CLK
clk => stage_58[1].CLK
clk => stage_58[2].CLK
clk => stage_58[3].CLK
clk => full_59.CLK
clk => stage_59[0].CLK
clk => stage_59[1].CLK
clk => stage_59[2].CLK
clk => stage_59[3].CLK
clk => full_60.CLK
clk => stage_60[0].CLK
clk => stage_60[1].CLK
clk => stage_60[2].CLK
clk => stage_60[3].CLK
clk => full_61.CLK
clk => stage_61[0].CLK
clk => stage_61[1].CLK
clk => stage_61[2].CLK
clk => stage_61[3].CLK
clk => full_62.CLK
clk => stage_62[0].CLK
clk => stage_62[1].CLK
clk => stage_62[2].CLK
clk => stage_62[3].CLK
clk => full_63.CLK
clk => stage_63[0].CLK
clk => stage_63[1].CLK
clk => stage_63[2].CLK
clk => stage_63[3].CLK
clk => full_64.CLK
clk => stage_64[0].CLK
clk => stage_64[1].CLK
clk => stage_64[2].CLK
clk => stage_64[3].CLK
clk => full_65.CLK
clk => stage_65[0].CLK
clk => stage_65[1].CLK
clk => stage_65[2].CLK
clk => stage_65[3].CLK
clk => full_66.CLK
clk => stage_66[0].CLK
clk => stage_66[1].CLK
clk => stage_66[2].CLK
clk => stage_66[3].CLK
clk => full_67.CLK
clk => stage_67[0].CLK
clk => stage_67[1].CLK
clk => stage_67[2].CLK
clk => stage_67[3].CLK
clk => full_68.CLK
clk => stage_68[0].CLK
clk => stage_68[1].CLK
clk => stage_68[2].CLK
clk => stage_68[3].CLK
clk => full_69.CLK
clk => stage_69[0].CLK
clk => stage_69[1].CLK
clk => stage_69[2].CLK
clk => stage_69[3].CLK
clk => full_70.CLK
clk => stage_70[0].CLK
clk => stage_70[1].CLK
clk => stage_70[2].CLK
clk => stage_70[3].CLK
clk => full_71.CLK
clk => stage_71[0].CLK
clk => stage_71[1].CLK
clk => stage_71[2].CLK
clk => stage_71[3].CLK
clk => full_72.CLK
clk => stage_72[0].CLK
clk => stage_72[1].CLK
clk => stage_72[2].CLK
clk => stage_72[3].CLK
clk => full_73.CLK
clk => stage_73[0].CLK
clk => stage_73[1].CLK
clk => stage_73[2].CLK
clk => stage_73[3].CLK
clk => full_74.CLK
clk => stage_74[0].CLK
clk => stage_74[1].CLK
clk => stage_74[2].CLK
clk => stage_74[3].CLK
clk => full_75.CLK
clk => stage_75[0].CLK
clk => stage_75[1].CLK
clk => stage_75[2].CLK
clk => stage_75[3].CLK
clk => full_76.CLK
clk => stage_76[0].CLK
clk => stage_76[1].CLK
clk => stage_76[2].CLK
clk => stage_76[3].CLK
clk => full_77.CLK
clk => stage_77[0].CLK
clk => stage_77[1].CLK
clk => stage_77[2].CLK
clk => stage_77[3].CLK
clk => full_78.CLK
clk => stage_78[0].CLK
clk => stage_78[1].CLK
clk => stage_78[2].CLK
clk => stage_78[3].CLK
clk => full_79.CLK
clk => stage_79[0].CLK
clk => stage_79[1].CLK
clk => stage_79[2].CLK
clk => stage_79[3].CLK
clk => full_80.CLK
clk => stage_80[0].CLK
clk => stage_80[1].CLK
clk => stage_80[2].CLK
clk => stage_80[3].CLK
clk => full_81.CLK
clk => stage_81[0].CLK
clk => stage_81[1].CLK
clk => stage_81[2].CLK
clk => stage_81[3].CLK
clk => full_82.CLK
clk => stage_82[0].CLK
clk => stage_82[1].CLK
clk => stage_82[2].CLK
clk => stage_82[3].CLK
clk => full_83.CLK
clk => stage_83[0].CLK
clk => stage_83[1].CLK
clk => stage_83[2].CLK
clk => stage_83[3].CLK
clk => full_84.CLK
clk => stage_84[0].CLK
clk => stage_84[1].CLK
clk => stage_84[2].CLK
clk => stage_84[3].CLK
clk => full_85.CLK
clk => stage_85[0].CLK
clk => stage_85[1].CLK
clk => stage_85[2].CLK
clk => stage_85[3].CLK
clk => full_86.CLK
clk => stage_86[0].CLK
clk => stage_86[1].CLK
clk => stage_86[2].CLK
clk => stage_86[3].CLK
clk => full_87.CLK
clk => stage_87[0].CLK
clk => stage_87[1].CLK
clk => stage_87[2].CLK
clk => stage_87[3].CLK
clk => full_88.CLK
clk => stage_88[0].CLK
clk => stage_88[1].CLK
clk => stage_88[2].CLK
clk => stage_88[3].CLK
clk => full_89.CLK
clk => stage_89[0].CLK
clk => stage_89[1].CLK
clk => stage_89[2].CLK
clk => stage_89[3].CLK
clk => full_90.CLK
clk => stage_90[0].CLK
clk => stage_90[1].CLK
clk => stage_90[2].CLK
clk => stage_90[3].CLK
clk => full_91.CLK
clk => stage_91[0].CLK
clk => stage_91[1].CLK
clk => stage_91[2].CLK
clk => stage_91[3].CLK
clk => full_92.CLK
clk => stage_92[0].CLK
clk => stage_92[1].CLK
clk => stage_92[2].CLK
clk => stage_92[3].CLK
clk => full_93.CLK
clk => stage_93[0].CLK
clk => stage_93[1].CLK
clk => stage_93[2].CLK
clk => stage_93[3].CLK
clk => full_94.CLK
clk => stage_94[0].CLK
clk => stage_94[1].CLK
clk => stage_94[2].CLK
clk => stage_94[3].CLK
clk => full_95.CLK
clk => stage_95[0].CLK
clk => stage_95[1].CLK
clk => stage_95[2].CLK
clk => stage_95[3].CLK
clk => full_96.CLK
clk => stage_96[0].CLK
clk => stage_96[1].CLK
clk => stage_96[2].CLK
clk => stage_96[3].CLK
clk => full_97.CLK
clk => stage_97[0].CLK
clk => stage_97[1].CLK
clk => stage_97[2].CLK
clk => stage_97[3].CLK
data_in[0] => p96_stage_96[0].DATAB
data_in[0] => p95_stage_95[0].DATAB
data_in[0] => p94_stage_94[0].DATAB
data_in[0] => p93_stage_93[0].DATAB
data_in[0] => p92_stage_92[0].DATAB
data_in[0] => p91_stage_91[0].DATAB
data_in[0] => p90_stage_90[0].DATAB
data_in[0] => p89_stage_89[0].DATAB
data_in[0] => p88_stage_88[0].DATAB
data_in[0] => p87_stage_87[0].DATAB
data_in[0] => p86_stage_86[0].DATAB
data_in[0] => p85_stage_85[0].DATAB
data_in[0] => p84_stage_84[0].DATAB
data_in[0] => p83_stage_83[0].DATAB
data_in[0] => p82_stage_82[0].DATAB
data_in[0] => p81_stage_81[0].DATAB
data_in[0] => p80_stage_80[0].DATAB
data_in[0] => p79_stage_79[0].DATAB
data_in[0] => p78_stage_78[0].DATAB
data_in[0] => p77_stage_77[0].DATAB
data_in[0] => p76_stage_76[0].DATAB
data_in[0] => p75_stage_75[0].DATAB
data_in[0] => p74_stage_74[0].DATAB
data_in[0] => p73_stage_73[0].DATAB
data_in[0] => p72_stage_72[0].DATAB
data_in[0] => p71_stage_71[0].DATAB
data_in[0] => p70_stage_70[0].DATAB
data_in[0] => p69_stage_69[0].DATAB
data_in[0] => p68_stage_68[0].DATAB
data_in[0] => p67_stage_67[0].DATAB
data_in[0] => p66_stage_66[0].DATAB
data_in[0] => p65_stage_65[0].DATAB
data_in[0] => p64_stage_64[0].DATAB
data_in[0] => p63_stage_63[0].DATAB
data_in[0] => p62_stage_62[0].DATAB
data_in[0] => p61_stage_61[0].DATAB
data_in[0] => p60_stage_60[0].DATAB
data_in[0] => p59_stage_59[0].DATAB
data_in[0] => p58_stage_58[0].DATAB
data_in[0] => p57_stage_57[0].DATAB
data_in[0] => p56_stage_56[0].DATAB
data_in[0] => p55_stage_55[0].DATAB
data_in[0] => p54_stage_54[0].DATAB
data_in[0] => p53_stage_53[0].DATAB
data_in[0] => p52_stage_52[0].DATAB
data_in[0] => p51_stage_51[0].DATAB
data_in[0] => p50_stage_50[0].DATAB
data_in[0] => p49_stage_49[0].DATAB
data_in[0] => p48_stage_48[0].DATAB
data_in[0] => p47_stage_47[0].DATAB
data_in[0] => p46_stage_46[0].DATAB
data_in[0] => p45_stage_45[0].DATAB
data_in[0] => p44_stage_44[0].DATAB
data_in[0] => p43_stage_43[0].DATAB
data_in[0] => p42_stage_42[0].DATAB
data_in[0] => p41_stage_41[0].DATAB
data_in[0] => p40_stage_40[0].DATAB
data_in[0] => p39_stage_39[0].DATAB
data_in[0] => p38_stage_38[0].DATAB
data_in[0] => p37_stage_37[0].DATAB
data_in[0] => p36_stage_36[0].DATAB
data_in[0] => p35_stage_35[0].DATAB
data_in[0] => p34_stage_34[0].DATAB
data_in[0] => p33_stage_33[0].DATAB
data_in[0] => p32_stage_32[0].DATAB
data_in[0] => p31_stage_31[0].DATAB
data_in[0] => p30_stage_30[0].DATAB
data_in[0] => p29_stage_29[0].DATAB
data_in[0] => p28_stage_28[0].DATAB
data_in[0] => p27_stage_27[0].DATAB
data_in[0] => p26_stage_26[0].DATAB
data_in[0] => p25_stage_25[0].DATAB
data_in[0] => p24_stage_24[0].DATAB
data_in[0] => p23_stage_23[0].DATAB
data_in[0] => p22_stage_22[0].DATAB
data_in[0] => p21_stage_21[0].DATAB
data_in[0] => p20_stage_20[0].DATAB
data_in[0] => p19_stage_19[0].DATAB
data_in[0] => p18_stage_18[0].DATAB
data_in[0] => p17_stage_17[0].DATAB
data_in[0] => p16_stage_16[0].DATAB
data_in[0] => p15_stage_15[0].DATAB
data_in[0] => p14_stage_14[0].DATAB
data_in[0] => p13_stage_13[0].DATAB
data_in[0] => p12_stage_12[0].DATAB
data_in[0] => p11_stage_11[0].DATAB
data_in[0] => p10_stage_10[0].DATAB
data_in[0] => p9_stage_9[0].DATAB
data_in[0] => p8_stage_8[0].DATAB
data_in[0] => p7_stage_7[0].DATAB
data_in[0] => p6_stage_6[0].DATAB
data_in[0] => p5_stage_5[0].DATAB
data_in[0] => p4_stage_4[0].DATAB
data_in[0] => p3_stage_3[0].DATAB
data_in[0] => p2_stage_2[0].DATAB
data_in[0] => p1_stage_1[0].DATAB
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_97.DATAA
data_in[1] => p96_stage_96[1].DATAB
data_in[1] => p95_stage_95[1].DATAB
data_in[1] => p94_stage_94[1].DATAB
data_in[1] => p93_stage_93[1].DATAB
data_in[1] => p92_stage_92[1].DATAB
data_in[1] => p91_stage_91[1].DATAB
data_in[1] => p90_stage_90[1].DATAB
data_in[1] => p89_stage_89[1].DATAB
data_in[1] => p88_stage_88[1].DATAB
data_in[1] => p87_stage_87[1].DATAB
data_in[1] => p86_stage_86[1].DATAB
data_in[1] => p85_stage_85[1].DATAB
data_in[1] => p84_stage_84[1].DATAB
data_in[1] => p83_stage_83[1].DATAB
data_in[1] => p82_stage_82[1].DATAB
data_in[1] => p81_stage_81[1].DATAB
data_in[1] => p80_stage_80[1].DATAB
data_in[1] => p79_stage_79[1].DATAB
data_in[1] => p78_stage_78[1].DATAB
data_in[1] => p77_stage_77[1].DATAB
data_in[1] => p76_stage_76[1].DATAB
data_in[1] => p75_stage_75[1].DATAB
data_in[1] => p74_stage_74[1].DATAB
data_in[1] => p73_stage_73[1].DATAB
data_in[1] => p72_stage_72[1].DATAB
data_in[1] => p71_stage_71[1].DATAB
data_in[1] => p70_stage_70[1].DATAB
data_in[1] => p69_stage_69[1].DATAB
data_in[1] => p68_stage_68[1].DATAB
data_in[1] => p67_stage_67[1].DATAB
data_in[1] => p66_stage_66[1].DATAB
data_in[1] => p65_stage_65[1].DATAB
data_in[1] => p64_stage_64[1].DATAB
data_in[1] => p63_stage_63[1].DATAB
data_in[1] => p62_stage_62[1].DATAB
data_in[1] => p61_stage_61[1].DATAB
data_in[1] => p60_stage_60[1].DATAB
data_in[1] => p59_stage_59[1].DATAB
data_in[1] => p58_stage_58[1].DATAB
data_in[1] => p57_stage_57[1].DATAB
data_in[1] => p56_stage_56[1].DATAB
data_in[1] => p55_stage_55[1].DATAB
data_in[1] => p54_stage_54[1].DATAB
data_in[1] => p53_stage_53[1].DATAB
data_in[1] => p52_stage_52[1].DATAB
data_in[1] => p51_stage_51[1].DATAB
data_in[1] => p50_stage_50[1].DATAB
data_in[1] => p49_stage_49[1].DATAB
data_in[1] => p48_stage_48[1].DATAB
data_in[1] => p47_stage_47[1].DATAB
data_in[1] => p46_stage_46[1].DATAB
data_in[1] => p45_stage_45[1].DATAB
data_in[1] => p44_stage_44[1].DATAB
data_in[1] => p43_stage_43[1].DATAB
data_in[1] => p42_stage_42[1].DATAB
data_in[1] => p41_stage_41[1].DATAB
data_in[1] => p40_stage_40[1].DATAB
data_in[1] => p39_stage_39[1].DATAB
data_in[1] => p38_stage_38[1].DATAB
data_in[1] => p37_stage_37[1].DATAB
data_in[1] => p36_stage_36[1].DATAB
data_in[1] => p35_stage_35[1].DATAB
data_in[1] => p34_stage_34[1].DATAB
data_in[1] => p33_stage_33[1].DATAB
data_in[1] => p32_stage_32[1].DATAB
data_in[1] => p31_stage_31[1].DATAB
data_in[1] => p30_stage_30[1].DATAB
data_in[1] => p29_stage_29[1].DATAB
data_in[1] => p28_stage_28[1].DATAB
data_in[1] => p27_stage_27[1].DATAB
data_in[1] => p26_stage_26[1].DATAB
data_in[1] => p25_stage_25[1].DATAB
data_in[1] => p24_stage_24[1].DATAB
data_in[1] => p23_stage_23[1].DATAB
data_in[1] => p22_stage_22[1].DATAB
data_in[1] => p21_stage_21[1].DATAB
data_in[1] => p20_stage_20[1].DATAB
data_in[1] => p19_stage_19[1].DATAB
data_in[1] => p18_stage_18[1].DATAB
data_in[1] => p17_stage_17[1].DATAB
data_in[1] => p16_stage_16[1].DATAB
data_in[1] => p15_stage_15[1].DATAB
data_in[1] => p14_stage_14[1].DATAB
data_in[1] => p13_stage_13[1].DATAB
data_in[1] => p12_stage_12[1].DATAB
data_in[1] => p11_stage_11[1].DATAB
data_in[1] => p10_stage_10[1].DATAB
data_in[1] => p9_stage_9[1].DATAB
data_in[1] => p8_stage_8[1].DATAB
data_in[1] => p7_stage_7[1].DATAB
data_in[1] => p6_stage_6[1].DATAB
data_in[1] => p5_stage_5[1].DATAB
data_in[1] => p4_stage_4[1].DATAB
data_in[1] => p3_stage_3[1].DATAB
data_in[1] => p2_stage_2[1].DATAB
data_in[1] => p1_stage_1[1].DATAB
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_97.DATAA
data_in[2] => p96_stage_96[2].DATAB
data_in[2] => p95_stage_95[2].DATAB
data_in[2] => p94_stage_94[2].DATAB
data_in[2] => p93_stage_93[2].DATAB
data_in[2] => p92_stage_92[2].DATAB
data_in[2] => p91_stage_91[2].DATAB
data_in[2] => p90_stage_90[2].DATAB
data_in[2] => p89_stage_89[2].DATAB
data_in[2] => p88_stage_88[2].DATAB
data_in[2] => p87_stage_87[2].DATAB
data_in[2] => p86_stage_86[2].DATAB
data_in[2] => p85_stage_85[2].DATAB
data_in[2] => p84_stage_84[2].DATAB
data_in[2] => p83_stage_83[2].DATAB
data_in[2] => p82_stage_82[2].DATAB
data_in[2] => p81_stage_81[2].DATAB
data_in[2] => p80_stage_80[2].DATAB
data_in[2] => p79_stage_79[2].DATAB
data_in[2] => p78_stage_78[2].DATAB
data_in[2] => p77_stage_77[2].DATAB
data_in[2] => p76_stage_76[2].DATAB
data_in[2] => p75_stage_75[2].DATAB
data_in[2] => p74_stage_74[2].DATAB
data_in[2] => p73_stage_73[2].DATAB
data_in[2] => p72_stage_72[2].DATAB
data_in[2] => p71_stage_71[2].DATAB
data_in[2] => p70_stage_70[2].DATAB
data_in[2] => p69_stage_69[2].DATAB
data_in[2] => p68_stage_68[2].DATAB
data_in[2] => p67_stage_67[2].DATAB
data_in[2] => p66_stage_66[2].DATAB
data_in[2] => p65_stage_65[2].DATAB
data_in[2] => p64_stage_64[2].DATAB
data_in[2] => p63_stage_63[2].DATAB
data_in[2] => p62_stage_62[2].DATAB
data_in[2] => p61_stage_61[2].DATAB
data_in[2] => p60_stage_60[2].DATAB
data_in[2] => p59_stage_59[2].DATAB
data_in[2] => p58_stage_58[2].DATAB
data_in[2] => p57_stage_57[2].DATAB
data_in[2] => p56_stage_56[2].DATAB
data_in[2] => p55_stage_55[2].DATAB
data_in[2] => p54_stage_54[2].DATAB
data_in[2] => p53_stage_53[2].DATAB
data_in[2] => p52_stage_52[2].DATAB
data_in[2] => p51_stage_51[2].DATAB
data_in[2] => p50_stage_50[2].DATAB
data_in[2] => p49_stage_49[2].DATAB
data_in[2] => p48_stage_48[2].DATAB
data_in[2] => p47_stage_47[2].DATAB
data_in[2] => p46_stage_46[2].DATAB
data_in[2] => p45_stage_45[2].DATAB
data_in[2] => p44_stage_44[2].DATAB
data_in[2] => p43_stage_43[2].DATAB
data_in[2] => p42_stage_42[2].DATAB
data_in[2] => p41_stage_41[2].DATAB
data_in[2] => p40_stage_40[2].DATAB
data_in[2] => p39_stage_39[2].DATAB
data_in[2] => p38_stage_38[2].DATAB
data_in[2] => p37_stage_37[2].DATAB
data_in[2] => p36_stage_36[2].DATAB
data_in[2] => p35_stage_35[2].DATAB
data_in[2] => p34_stage_34[2].DATAB
data_in[2] => p33_stage_33[2].DATAB
data_in[2] => p32_stage_32[2].DATAB
data_in[2] => p31_stage_31[2].DATAB
data_in[2] => p30_stage_30[2].DATAB
data_in[2] => p29_stage_29[2].DATAB
data_in[2] => p28_stage_28[2].DATAB
data_in[2] => p27_stage_27[2].DATAB
data_in[2] => p26_stage_26[2].DATAB
data_in[2] => p25_stage_25[2].DATAB
data_in[2] => p24_stage_24[2].DATAB
data_in[2] => p23_stage_23[2].DATAB
data_in[2] => p22_stage_22[2].DATAB
data_in[2] => p21_stage_21[2].DATAB
data_in[2] => p20_stage_20[2].DATAB
data_in[2] => p19_stage_19[2].DATAB
data_in[2] => p18_stage_18[2].DATAB
data_in[2] => p17_stage_17[2].DATAB
data_in[2] => p16_stage_16[2].DATAB
data_in[2] => p15_stage_15[2].DATAB
data_in[2] => p14_stage_14[2].DATAB
data_in[2] => p13_stage_13[2].DATAB
data_in[2] => p12_stage_12[2].DATAB
data_in[2] => p11_stage_11[2].DATAB
data_in[2] => p10_stage_10[2].DATAB
data_in[2] => p9_stage_9[2].DATAB
data_in[2] => p8_stage_8[2].DATAB
data_in[2] => p7_stage_7[2].DATAB
data_in[2] => p6_stage_6[2].DATAB
data_in[2] => p5_stage_5[2].DATAB
data_in[2] => p4_stage_4[2].DATAB
data_in[2] => p3_stage_3[2].DATAB
data_in[2] => p2_stage_2[2].DATAB
data_in[2] => p1_stage_1[2].DATAB
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_97.DATAA
data_in[3] => p96_stage_96[3].DATAB
data_in[3] => p95_stage_95[3].DATAB
data_in[3] => p94_stage_94[3].DATAB
data_in[3] => p93_stage_93[3].DATAB
data_in[3] => p92_stage_92[3].DATAB
data_in[3] => p91_stage_91[3].DATAB
data_in[3] => p90_stage_90[3].DATAB
data_in[3] => p89_stage_89[3].DATAB
data_in[3] => p88_stage_88[3].DATAB
data_in[3] => p87_stage_87[3].DATAB
data_in[3] => p86_stage_86[3].DATAB
data_in[3] => p85_stage_85[3].DATAB
data_in[3] => p84_stage_84[3].DATAB
data_in[3] => p83_stage_83[3].DATAB
data_in[3] => p82_stage_82[3].DATAB
data_in[3] => p81_stage_81[3].DATAB
data_in[3] => p80_stage_80[3].DATAB
data_in[3] => p79_stage_79[3].DATAB
data_in[3] => p78_stage_78[3].DATAB
data_in[3] => p77_stage_77[3].DATAB
data_in[3] => p76_stage_76[3].DATAB
data_in[3] => p75_stage_75[3].DATAB
data_in[3] => p74_stage_74[3].DATAB
data_in[3] => p73_stage_73[3].DATAB
data_in[3] => p72_stage_72[3].DATAB
data_in[3] => p71_stage_71[3].DATAB
data_in[3] => p70_stage_70[3].DATAB
data_in[3] => p69_stage_69[3].DATAB
data_in[3] => p68_stage_68[3].DATAB
data_in[3] => p67_stage_67[3].DATAB
data_in[3] => p66_stage_66[3].DATAB
data_in[3] => p65_stage_65[3].DATAB
data_in[3] => p64_stage_64[3].DATAB
data_in[3] => p63_stage_63[3].DATAB
data_in[3] => p62_stage_62[3].DATAB
data_in[3] => p61_stage_61[3].DATAB
data_in[3] => p60_stage_60[3].DATAB
data_in[3] => p59_stage_59[3].DATAB
data_in[3] => p58_stage_58[3].DATAB
data_in[3] => p57_stage_57[3].DATAB
data_in[3] => p56_stage_56[3].DATAB
data_in[3] => p55_stage_55[3].DATAB
data_in[3] => p54_stage_54[3].DATAB
data_in[3] => p53_stage_53[3].DATAB
data_in[3] => p52_stage_52[3].DATAB
data_in[3] => p51_stage_51[3].DATAB
data_in[3] => p50_stage_50[3].DATAB
data_in[3] => p49_stage_49[3].DATAB
data_in[3] => p48_stage_48[3].DATAB
data_in[3] => p47_stage_47[3].DATAB
data_in[3] => p46_stage_46[3].DATAB
data_in[3] => p45_stage_45[3].DATAB
data_in[3] => p44_stage_44[3].DATAB
data_in[3] => p43_stage_43[3].DATAB
data_in[3] => p42_stage_42[3].DATAB
data_in[3] => p41_stage_41[3].DATAB
data_in[3] => p40_stage_40[3].DATAB
data_in[3] => p39_stage_39[3].DATAB
data_in[3] => p38_stage_38[3].DATAB
data_in[3] => p37_stage_37[3].DATAB
data_in[3] => p36_stage_36[3].DATAB
data_in[3] => p35_stage_35[3].DATAB
data_in[3] => p34_stage_34[3].DATAB
data_in[3] => p33_stage_33[3].DATAB
data_in[3] => p32_stage_32[3].DATAB
data_in[3] => p31_stage_31[3].DATAB
data_in[3] => p30_stage_30[3].DATAB
data_in[3] => p29_stage_29[3].DATAB
data_in[3] => p28_stage_28[3].DATAB
data_in[3] => p27_stage_27[3].DATAB
data_in[3] => p26_stage_26[3].DATAB
data_in[3] => p25_stage_25[3].DATAB
data_in[3] => p24_stage_24[3].DATAB
data_in[3] => p23_stage_23[3].DATAB
data_in[3] => p22_stage_22[3].DATAB
data_in[3] => p21_stage_21[3].DATAB
data_in[3] => p20_stage_20[3].DATAB
data_in[3] => p19_stage_19[3].DATAB
data_in[3] => p18_stage_18[3].DATAB
data_in[3] => p17_stage_17[3].DATAB
data_in[3] => p16_stage_16[3].DATAB
data_in[3] => p15_stage_15[3].DATAB
data_in[3] => p14_stage_14[3].DATAB
data_in[3] => p13_stage_13[3].DATAB
data_in[3] => p12_stage_12[3].DATAB
data_in[3] => p11_stage_11[3].DATAB
data_in[3] => p10_stage_10[3].DATAB
data_in[3] => p9_stage_9[3].DATAB
data_in[3] => p8_stage_8[3].DATAB
data_in[3] => p7_stage_7[3].DATAB
data_in[3] => p6_stage_6[3].DATAB
data_in[3] => p5_stage_5[3].DATAB
data_in[3] => p4_stage_4[3].DATAB
data_in[3] => p3_stage_3[3].DATAB
data_in[3] => p2_stage_2[3].DATAB
data_in[3] => p1_stage_1[3].DATAB
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_97.DATAA
read => p97_full_97.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always128.IN1
read => always130.IN1
read => always132.IN1
read => always134.IN1
read => always136.IN1
read => always138.IN1
read => always140.IN1
read => always142.IN1
read => always144.IN1
read => always146.IN1
read => always148.IN1
read => always150.IN1
read => always152.IN1
read => always154.IN1
read => always156.IN1
read => always158.IN1
read => always160.IN1
read => always162.IN1
read => always164.IN1
read => always166.IN1
read => always168.IN1
read => always170.IN1
read => always172.IN1
read => always174.IN1
read => always176.IN1
read => always178.IN1
read => always180.IN1
read => always182.IN1
read => always184.IN1
read => always186.IN1
read => always188.IN1
read => always190.IN1
read => always192.IN1
read => always194.IN1
read => always194.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_97.ACLR
reset_n => stage_97[0].ACLR
reset_n => stage_97[1].ACLR
reset_n => stage_97[2].ACLR
reset_n => stage_97[3].ACLR
reset_n => stage_96[0].ACLR
reset_n => stage_96[1].ACLR
reset_n => stage_96[2].ACLR
reset_n => stage_96[3].ACLR
reset_n => full_96.ACLR
reset_n => stage_95[0].ACLR
reset_n => stage_95[1].ACLR
reset_n => stage_95[2].ACLR
reset_n => stage_95[3].ACLR
reset_n => full_95.ACLR
reset_n => stage_94[0].ACLR
reset_n => stage_94[1].ACLR
reset_n => stage_94[2].ACLR
reset_n => stage_94[3].ACLR
reset_n => full_94.ACLR
reset_n => stage_93[0].ACLR
reset_n => stage_93[1].ACLR
reset_n => stage_93[2].ACLR
reset_n => stage_93[3].ACLR
reset_n => full_93.ACLR
reset_n => stage_92[0].ACLR
reset_n => stage_92[1].ACLR
reset_n => stage_92[2].ACLR
reset_n => stage_92[3].ACLR
reset_n => full_92.ACLR
reset_n => stage_91[0].ACLR
reset_n => stage_91[1].ACLR
reset_n => stage_91[2].ACLR
reset_n => stage_91[3].ACLR
reset_n => full_91.ACLR
reset_n => stage_90[0].ACLR
reset_n => stage_90[1].ACLR
reset_n => stage_90[2].ACLR
reset_n => stage_90[3].ACLR
reset_n => full_90.ACLR
reset_n => stage_89[0].ACLR
reset_n => stage_89[1].ACLR
reset_n => stage_89[2].ACLR
reset_n => stage_89[3].ACLR
reset_n => full_89.ACLR
reset_n => stage_88[0].ACLR
reset_n => stage_88[1].ACLR
reset_n => stage_88[2].ACLR
reset_n => stage_88[3].ACLR
reset_n => full_88.ACLR
reset_n => stage_87[0].ACLR
reset_n => stage_87[1].ACLR
reset_n => stage_87[2].ACLR
reset_n => stage_87[3].ACLR
reset_n => full_87.ACLR
reset_n => stage_86[0].ACLR
reset_n => stage_86[1].ACLR
reset_n => stage_86[2].ACLR
reset_n => stage_86[3].ACLR
reset_n => full_86.ACLR
reset_n => stage_85[0].ACLR
reset_n => stage_85[1].ACLR
reset_n => stage_85[2].ACLR
reset_n => stage_85[3].ACLR
reset_n => full_85.ACLR
reset_n => stage_84[0].ACLR
reset_n => stage_84[1].ACLR
reset_n => stage_84[2].ACLR
reset_n => stage_84[3].ACLR
reset_n => full_84.ACLR
reset_n => stage_83[0].ACLR
reset_n => stage_83[1].ACLR
reset_n => stage_83[2].ACLR
reset_n => stage_83[3].ACLR
reset_n => full_83.ACLR
reset_n => stage_82[0].ACLR
reset_n => stage_82[1].ACLR
reset_n => stage_82[2].ACLR
reset_n => stage_82[3].ACLR
reset_n => full_82.ACLR
reset_n => stage_81[0].ACLR
reset_n => stage_81[1].ACLR
reset_n => stage_81[2].ACLR
reset_n => stage_81[3].ACLR
reset_n => full_81.ACLR
reset_n => stage_80[0].ACLR
reset_n => stage_80[1].ACLR
reset_n => stage_80[2].ACLR
reset_n => stage_80[3].ACLR
reset_n => full_80.ACLR
reset_n => stage_79[0].ACLR
reset_n => stage_79[1].ACLR
reset_n => stage_79[2].ACLR
reset_n => stage_79[3].ACLR
reset_n => full_79.ACLR
reset_n => stage_78[0].ACLR
reset_n => stage_78[1].ACLR
reset_n => stage_78[2].ACLR
reset_n => stage_78[3].ACLR
reset_n => full_78.ACLR
reset_n => stage_77[0].ACLR
reset_n => stage_77[1].ACLR
reset_n => stage_77[2].ACLR
reset_n => stage_77[3].ACLR
reset_n => full_77.ACLR
reset_n => stage_76[0].ACLR
reset_n => stage_76[1].ACLR
reset_n => stage_76[2].ACLR
reset_n => stage_76[3].ACLR
reset_n => full_76.ACLR
reset_n => stage_75[0].ACLR
reset_n => stage_75[1].ACLR
reset_n => stage_75[2].ACLR
reset_n => stage_75[3].ACLR
reset_n => full_75.ACLR
reset_n => stage_74[0].ACLR
reset_n => stage_74[1].ACLR
reset_n => stage_74[2].ACLR
reset_n => stage_74[3].ACLR
reset_n => full_74.ACLR
reset_n => stage_73[0].ACLR
reset_n => stage_73[1].ACLR
reset_n => stage_73[2].ACLR
reset_n => stage_73[3].ACLR
reset_n => full_73.ACLR
reset_n => stage_72[0].ACLR
reset_n => stage_72[1].ACLR
reset_n => stage_72[2].ACLR
reset_n => stage_72[3].ACLR
reset_n => full_72.ACLR
reset_n => stage_71[0].ACLR
reset_n => stage_71[1].ACLR
reset_n => stage_71[2].ACLR
reset_n => stage_71[3].ACLR
reset_n => full_71.ACLR
reset_n => stage_70[0].ACLR
reset_n => stage_70[1].ACLR
reset_n => stage_70[2].ACLR
reset_n => stage_70[3].ACLR
reset_n => full_70.ACLR
reset_n => stage_69[0].ACLR
reset_n => stage_69[1].ACLR
reset_n => stage_69[2].ACLR
reset_n => stage_69[3].ACLR
reset_n => full_69.ACLR
reset_n => stage_68[0].ACLR
reset_n => stage_68[1].ACLR
reset_n => stage_68[2].ACLR
reset_n => stage_68[3].ACLR
reset_n => full_68.ACLR
reset_n => stage_67[0].ACLR
reset_n => stage_67[1].ACLR
reset_n => stage_67[2].ACLR
reset_n => stage_67[3].ACLR
reset_n => full_67.ACLR
reset_n => stage_66[0].ACLR
reset_n => stage_66[1].ACLR
reset_n => stage_66[2].ACLR
reset_n => stage_66[3].ACLR
reset_n => full_66.ACLR
reset_n => stage_65[0].ACLR
reset_n => stage_65[1].ACLR
reset_n => stage_65[2].ACLR
reset_n => stage_65[3].ACLR
reset_n => full_65.ACLR
reset_n => stage_64[0].ACLR
reset_n => stage_64[1].ACLR
reset_n => stage_64[2].ACLR
reset_n => stage_64[3].ACLR
reset_n => full_64.ACLR
reset_n => stage_63[0].ACLR
reset_n => stage_63[1].ACLR
reset_n => stage_63[2].ACLR
reset_n => stage_63[3].ACLR
reset_n => full_63.ACLR
reset_n => stage_62[0].ACLR
reset_n => stage_62[1].ACLR
reset_n => stage_62[2].ACLR
reset_n => stage_62[3].ACLR
reset_n => full_62.ACLR
reset_n => stage_61[0].ACLR
reset_n => stage_61[1].ACLR
reset_n => stage_61[2].ACLR
reset_n => stage_61[3].ACLR
reset_n => full_61.ACLR
reset_n => stage_60[0].ACLR
reset_n => stage_60[1].ACLR
reset_n => stage_60[2].ACLR
reset_n => stage_60[3].ACLR
reset_n => full_60.ACLR
reset_n => stage_59[0].ACLR
reset_n => stage_59[1].ACLR
reset_n => stage_59[2].ACLR
reset_n => stage_59[3].ACLR
reset_n => full_59.ACLR
reset_n => stage_58[0].ACLR
reset_n => stage_58[1].ACLR
reset_n => stage_58[2].ACLR
reset_n => stage_58[3].ACLR
reset_n => full_58.ACLR
reset_n => stage_57[0].ACLR
reset_n => stage_57[1].ACLR
reset_n => stage_57[2].ACLR
reset_n => stage_57[3].ACLR
reset_n => full_57.ACLR
reset_n => stage_56[0].ACLR
reset_n => stage_56[1].ACLR
reset_n => stage_56[2].ACLR
reset_n => stage_56[3].ACLR
reset_n => full_56.ACLR
reset_n => stage_55[0].ACLR
reset_n => stage_55[1].ACLR
reset_n => stage_55[2].ACLR
reset_n => stage_55[3].ACLR
reset_n => full_55.ACLR
reset_n => stage_54[0].ACLR
reset_n => stage_54[1].ACLR
reset_n => stage_54[2].ACLR
reset_n => stage_54[3].ACLR
reset_n => full_54.ACLR
reset_n => stage_53[0].ACLR
reset_n => stage_53[1].ACLR
reset_n => stage_53[2].ACLR
reset_n => stage_53[3].ACLR
reset_n => full_53.ACLR
reset_n => stage_52[0].ACLR
reset_n => stage_52[1].ACLR
reset_n => stage_52[2].ACLR
reset_n => stage_52[3].ACLR
reset_n => full_52.ACLR
reset_n => stage_51[0].ACLR
reset_n => stage_51[1].ACLR
reset_n => stage_51[2].ACLR
reset_n => stage_51[3].ACLR
reset_n => full_51.ACLR
reset_n => stage_50[0].ACLR
reset_n => stage_50[1].ACLR
reset_n => stage_50[2].ACLR
reset_n => stage_50[3].ACLR
reset_n => full_50.ACLR
reset_n => stage_49[0].ACLR
reset_n => stage_49[1].ACLR
reset_n => stage_49[2].ACLR
reset_n => stage_49[3].ACLR
reset_n => full_49.ACLR
reset_n => stage_48[0].ACLR
reset_n => stage_48[1].ACLR
reset_n => stage_48[2].ACLR
reset_n => stage_48[3].ACLR
reset_n => full_48.ACLR
reset_n => stage_47[0].ACLR
reset_n => stage_47[1].ACLR
reset_n => stage_47[2].ACLR
reset_n => stage_47[3].ACLR
reset_n => full_47.ACLR
reset_n => stage_46[0].ACLR
reset_n => stage_46[1].ACLR
reset_n => stage_46[2].ACLR
reset_n => stage_46[3].ACLR
reset_n => full_46.ACLR
reset_n => stage_45[0].ACLR
reset_n => stage_45[1].ACLR
reset_n => stage_45[2].ACLR
reset_n => stage_45[3].ACLR
reset_n => full_45.ACLR
reset_n => stage_44[0].ACLR
reset_n => stage_44[1].ACLR
reset_n => stage_44[2].ACLR
reset_n => stage_44[3].ACLR
reset_n => full_44.ACLR
reset_n => stage_43[0].ACLR
reset_n => stage_43[1].ACLR
reset_n => stage_43[2].ACLR
reset_n => stage_43[3].ACLR
reset_n => full_43.ACLR
reset_n => stage_42[0].ACLR
reset_n => stage_42[1].ACLR
reset_n => stage_42[2].ACLR
reset_n => stage_42[3].ACLR
reset_n => full_42.ACLR
reset_n => stage_41[0].ACLR
reset_n => stage_41[1].ACLR
reset_n => stage_41[2].ACLR
reset_n => stage_41[3].ACLR
reset_n => full_41.ACLR
reset_n => stage_40[0].ACLR
reset_n => stage_40[1].ACLR
reset_n => stage_40[2].ACLR
reset_n => stage_40[3].ACLR
reset_n => full_40.ACLR
reset_n => stage_39[0].ACLR
reset_n => stage_39[1].ACLR
reset_n => stage_39[2].ACLR
reset_n => stage_39[3].ACLR
reset_n => full_39.ACLR
reset_n => stage_38[0].ACLR
reset_n => stage_38[1].ACLR
reset_n => stage_38[2].ACLR
reset_n => stage_38[3].ACLR
reset_n => full_38.ACLR
reset_n => stage_37[0].ACLR
reset_n => stage_37[1].ACLR
reset_n => stage_37[2].ACLR
reset_n => stage_37[3].ACLR
reset_n => full_37.ACLR
reset_n => stage_36[0].ACLR
reset_n => stage_36[1].ACLR
reset_n => stage_36[2].ACLR
reset_n => stage_36[3].ACLR
reset_n => full_36.ACLR
reset_n => stage_35[0].ACLR
reset_n => stage_35[1].ACLR
reset_n => stage_35[2].ACLR
reset_n => stage_35[3].ACLR
reset_n => full_35.ACLR
reset_n => stage_34[0].ACLR
reset_n => stage_34[1].ACLR
reset_n => stage_34[2].ACLR
reset_n => stage_34[3].ACLR
reset_n => full_34.ACLR
reset_n => stage_33[0].ACLR
reset_n => stage_33[1].ACLR
reset_n => stage_33[2].ACLR
reset_n => stage_33[3].ACLR
reset_n => full_33.ACLR
reset_n => stage_32[0].ACLR
reset_n => stage_32[1].ACLR
reset_n => stage_32[2].ACLR
reset_n => stage_32[3].ACLR
reset_n => full_32.ACLR
reset_n => stage_31[0].ACLR
reset_n => stage_31[1].ACLR
reset_n => stage_31[2].ACLR
reset_n => stage_31[3].ACLR
reset_n => full_31.ACLR
reset_n => stage_30[0].ACLR
reset_n => stage_30[1].ACLR
reset_n => stage_30[2].ACLR
reset_n => stage_30[3].ACLR
reset_n => full_30.ACLR
reset_n => stage_29[0].ACLR
reset_n => stage_29[1].ACLR
reset_n => stage_29[2].ACLR
reset_n => stage_29[3].ACLR
reset_n => full_29.ACLR
reset_n => stage_28[0].ACLR
reset_n => stage_28[1].ACLR
reset_n => stage_28[2].ACLR
reset_n => stage_28[3].ACLR
reset_n => full_28.ACLR
reset_n => stage_27[0].ACLR
reset_n => stage_27[1].ACLR
reset_n => stage_27[2].ACLR
reset_n => stage_27[3].ACLR
reset_n => full_27.ACLR
reset_n => stage_26[0].ACLR
reset_n => stage_26[1].ACLR
reset_n => stage_26[2].ACLR
reset_n => stage_26[3].ACLR
reset_n => full_26.ACLR
reset_n => stage_25[0].ACLR
reset_n => stage_25[1].ACLR
reset_n => stage_25[2].ACLR
reset_n => stage_25[3].ACLR
reset_n => full_25.ACLR
reset_n => stage_24[0].ACLR
reset_n => stage_24[1].ACLR
reset_n => stage_24[2].ACLR
reset_n => stage_24[3].ACLR
reset_n => full_24.ACLR
reset_n => stage_23[0].ACLR
reset_n => stage_23[1].ACLR
reset_n => stage_23[2].ACLR
reset_n => stage_23[3].ACLR
reset_n => full_23.ACLR
reset_n => stage_22[0].ACLR
reset_n => stage_22[1].ACLR
reset_n => stage_22[2].ACLR
reset_n => stage_22[3].ACLR
reset_n => full_22.ACLR
reset_n => stage_21[0].ACLR
reset_n => stage_21[1].ACLR
reset_n => stage_21[2].ACLR
reset_n => stage_21[3].ACLR
reset_n => full_21.ACLR
reset_n => stage_20[0].ACLR
reset_n => stage_20[1].ACLR
reset_n => stage_20[2].ACLR
reset_n => stage_20[3].ACLR
reset_n => full_20.ACLR
reset_n => stage_19[0].ACLR
reset_n => stage_19[1].ACLR
reset_n => stage_19[2].ACLR
reset_n => stage_19[3].ACLR
reset_n => full_19.ACLR
reset_n => stage_18[0].ACLR
reset_n => stage_18[1].ACLR
reset_n => stage_18[2].ACLR
reset_n => stage_18[3].ACLR
reset_n => full_18.ACLR
reset_n => stage_17[0].ACLR
reset_n => stage_17[1].ACLR
reset_n => stage_17[2].ACLR
reset_n => stage_17[3].ACLR
reset_n => full_17.ACLR
reset_n => stage_16[0].ACLR
reset_n => stage_16[1].ACLR
reset_n => stage_16[2].ACLR
reset_n => stage_16[3].ACLR
reset_n => full_16.ACLR
reset_n => stage_15[0].ACLR
reset_n => stage_15[1].ACLR
reset_n => stage_15[2].ACLR
reset_n => stage_15[3].ACLR
reset_n => full_15.ACLR
reset_n => stage_14[0].ACLR
reset_n => stage_14[1].ACLR
reset_n => stage_14[2].ACLR
reset_n => stage_14[3].ACLR
reset_n => full_14.ACLR
reset_n => stage_13[0].ACLR
reset_n => stage_13[1].ACLR
reset_n => stage_13[2].ACLR
reset_n => stage_13[3].ACLR
reset_n => full_13.ACLR
reset_n => stage_12[0].ACLR
reset_n => stage_12[1].ACLR
reset_n => stage_12[2].ACLR
reset_n => stage_12[3].ACLR
reset_n => full_12.ACLR
reset_n => stage_11[0].ACLR
reset_n => stage_11[1].ACLR
reset_n => stage_11[2].ACLR
reset_n => stage_11[3].ACLR
reset_n => full_11.ACLR
reset_n => stage_10[0].ACLR
reset_n => stage_10[1].ACLR
reset_n => stage_10[2].ACLR
reset_n => stage_10[3].ACLR
reset_n => full_10.ACLR
reset_n => stage_9[0].ACLR
reset_n => stage_9[1].ACLR
reset_n => stage_9[2].ACLR
reset_n => stage_9[3].ACLR
reset_n => full_9.ACLR
reset_n => stage_8[0].ACLR
reset_n => stage_8[1].ACLR
reset_n => stage_8[2].ACLR
reset_n => stage_8[3].ACLR
reset_n => full_8.ACLR
reset_n => stage_7[0].ACLR
reset_n => stage_7[1].ACLR
reset_n => stage_7[2].ACLR
reset_n => stage_7[3].ACLR
reset_n => full_7.ACLR
reset_n => stage_6[0].ACLR
reset_n => stage_6[1].ACLR
reset_n => stage_6[2].ACLR
reset_n => stage_6[3].ACLR
reset_n => full_6.ACLR
reset_n => stage_5[0].ACLR
reset_n => stage_5[1].ACLR
reset_n => stage_5[2].ACLR
reset_n => stage_5[3].ACLR
reset_n => full_5.ACLR
reset_n => stage_4[0].ACLR
reset_n => stage_4[1].ACLR
reset_n => stage_4[2].ACLR
reset_n => stage_4[3].ACLR
reset_n => full_4.ACLR
reset_n => stage_3[0].ACLR
reset_n => stage_3[1].ACLR
reset_n => stage_3[2].ACLR
reset_n => stage_3[3].ACLR
reset_n => full_3.ACLR
reset_n => stage_2[0].ACLR
reset_n => stage_2[1].ACLR
reset_n => stage_2[2].ACLR
reset_n => stage_2[3].ACLR
reset_n => full_2.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always128.IN1
sync_reset => always130.IN1
sync_reset => always132.IN1
sync_reset => always134.IN1
sync_reset => always136.IN1
sync_reset => always138.IN1
sync_reset => always140.IN1
sync_reset => always142.IN1
sync_reset => always144.IN1
sync_reset => always146.IN1
sync_reset => always148.IN1
sync_reset => always150.IN1
sync_reset => always152.IN1
sync_reset => always154.IN1
sync_reset => always156.IN1
sync_reset => always158.IN1
sync_reset => always160.IN1
sync_reset => always162.IN1
sync_reset => always164.IN1
sync_reset => always166.IN1
sync_reset => always168.IN1
sync_reset => always170.IN1
sync_reset => always172.IN1
sync_reset => always174.IN1
sync_reset => always176.IN1
sync_reset => always178.IN1
sync_reset => always180.IN1
sync_reset => always182.IN1
sync_reset => always184.IN1
sync_reset => always186.IN1
sync_reset => always188.IN1
sync_reset => always190.IN1
sync_reset => always192.IN1
sync_reset => always194.IN1
sync_reset => always194.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => always128.IN1
write => always128.IN1
write => always130.IN1
write => always130.IN1
write => always132.IN1
write => always132.IN1
write => always134.IN1
write => always134.IN1
write => always136.IN1
write => always136.IN1
write => always138.IN1
write => always138.IN1
write => always140.IN1
write => always140.IN1
write => always142.IN1
write => always142.IN1
write => always144.IN1
write => always144.IN1
write => always146.IN1
write => always146.IN1
write => always148.IN1
write => always148.IN1
write => always150.IN1
write => always150.IN1
write => always152.IN1
write => always152.IN1
write => always154.IN1
write => always154.IN1
write => always156.IN1
write => always156.IN1
write => always158.IN1
write => always158.IN1
write => always160.IN1
write => always160.IN1
write => always162.IN1
write => always162.IN1
write => always164.IN1
write => always164.IN1
write => always166.IN1
write => always166.IN1
write => always168.IN1
write => always168.IN1
write => always170.IN1
write => always170.IN1
write => always172.IN1
write => always172.IN1
write => always174.IN1
write => always174.IN1
write => always176.IN1
write => always176.IN1
write => always178.IN1
write => always178.IN1
write => always180.IN1
write => always180.IN1
write => always182.IN1
write => always182.IN1
write => always184.IN1
write => always184.IN1
write => always186.IN1
write => always186.IN1
write => always188.IN1
write => always188.IN1
write => always190.IN1
write => always190.IN1
write => always192.IN1
write => always192.IN1
write => always194.IN1
write => always194.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always197.IN1
write => updated_one_count.IN1
write => p97_full_97.IN1
write => always195.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_97.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_upstream_arbitrator:the_Medipix_sopc_burst_5_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_5_upstream
clear_fifo => always1.IN1
clear_fifo => full_97.OUTPUTSELECT
clear_fifo => full_96.OUTPUTSELECT
clear_fifo => full_95.OUTPUTSELECT
clear_fifo => full_94.OUTPUTSELECT
clear_fifo => full_93.OUTPUTSELECT
clear_fifo => full_92.OUTPUTSELECT
clear_fifo => full_91.OUTPUTSELECT
clear_fifo => full_90.OUTPUTSELECT
clear_fifo => full_89.OUTPUTSELECT
clear_fifo => full_88.OUTPUTSELECT
clear_fifo => full_87.OUTPUTSELECT
clear_fifo => full_86.OUTPUTSELECT
clear_fifo => full_85.OUTPUTSELECT
clear_fifo => full_84.OUTPUTSELECT
clear_fifo => full_83.OUTPUTSELECT
clear_fifo => full_82.OUTPUTSELECT
clear_fifo => full_81.OUTPUTSELECT
clear_fifo => full_80.OUTPUTSELECT
clear_fifo => full_79.OUTPUTSELECT
clear_fifo => full_78.OUTPUTSELECT
clear_fifo => full_77.OUTPUTSELECT
clear_fifo => full_76.OUTPUTSELECT
clear_fifo => full_75.OUTPUTSELECT
clear_fifo => full_74.OUTPUTSELECT
clear_fifo => full_73.OUTPUTSELECT
clear_fifo => full_72.OUTPUTSELECT
clear_fifo => full_71.OUTPUTSELECT
clear_fifo => full_70.OUTPUTSELECT
clear_fifo => full_69.OUTPUTSELECT
clear_fifo => full_68.OUTPUTSELECT
clear_fifo => full_67.OUTPUTSELECT
clear_fifo => full_66.OUTPUTSELECT
clear_fifo => full_65.OUTPUTSELECT
clear_fifo => full_64.OUTPUTSELECT
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always194.IN0
clear_fifo => always195.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p96_stage_96.IN1
clear_fifo => p95_stage_95.IN1
clear_fifo => p94_stage_94.IN1
clear_fifo => p93_stage_93.IN1
clear_fifo => p92_stage_92.IN1
clear_fifo => p91_stage_91.IN1
clear_fifo => p90_stage_90.IN1
clear_fifo => p89_stage_89.IN1
clear_fifo => p88_stage_88.IN1
clear_fifo => p87_stage_87.IN1
clear_fifo => p86_stage_86.IN1
clear_fifo => p85_stage_85.IN1
clear_fifo => p84_stage_84.IN1
clear_fifo => p83_stage_83.IN1
clear_fifo => p82_stage_82.IN1
clear_fifo => p81_stage_81.IN1
clear_fifo => p80_stage_80.IN1
clear_fifo => p79_stage_79.IN1
clear_fifo => p78_stage_78.IN1
clear_fifo => p77_stage_77.IN1
clear_fifo => p76_stage_76.IN1
clear_fifo => p75_stage_75.IN1
clear_fifo => p74_stage_74.IN1
clear_fifo => p73_stage_73.IN1
clear_fifo => p72_stage_72.IN1
clear_fifo => p71_stage_71.IN1
clear_fifo => p70_stage_70.IN1
clear_fifo => p69_stage_69.IN1
clear_fifo => p68_stage_68.IN1
clear_fifo => p67_stage_67.IN1
clear_fifo => p66_stage_66.IN1
clear_fifo => p65_stage_65.IN1
clear_fifo => p64_stage_64.IN1
clear_fifo => p63_stage_63.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
clk => full_64.CLK
clk => stage_64.CLK
clk => full_65.CLK
clk => stage_65.CLK
clk => full_66.CLK
clk => stage_66.CLK
clk => full_67.CLK
clk => stage_67.CLK
clk => full_68.CLK
clk => stage_68.CLK
clk => full_69.CLK
clk => stage_69.CLK
clk => full_70.CLK
clk => stage_70.CLK
clk => full_71.CLK
clk => stage_71.CLK
clk => full_72.CLK
clk => stage_72.CLK
clk => full_73.CLK
clk => stage_73.CLK
clk => full_74.CLK
clk => stage_74.CLK
clk => full_75.CLK
clk => stage_75.CLK
clk => full_76.CLK
clk => stage_76.CLK
clk => full_77.CLK
clk => stage_77.CLK
clk => full_78.CLK
clk => stage_78.CLK
clk => full_79.CLK
clk => stage_79.CLK
clk => full_80.CLK
clk => stage_80.CLK
clk => full_81.CLK
clk => stage_81.CLK
clk => full_82.CLK
clk => stage_82.CLK
clk => full_83.CLK
clk => stage_83.CLK
clk => full_84.CLK
clk => stage_84.CLK
clk => full_85.CLK
clk => stage_85.CLK
clk => full_86.CLK
clk => stage_86.CLK
clk => full_87.CLK
clk => stage_87.CLK
clk => full_88.CLK
clk => stage_88.CLK
clk => full_89.CLK
clk => stage_89.CLK
clk => full_90.CLK
clk => stage_90.CLK
clk => full_91.CLK
clk => stage_91.CLK
clk => full_92.CLK
clk => stage_92.CLK
clk => full_93.CLK
clk => stage_93.CLK
clk => full_94.CLK
clk => stage_94.CLK
clk => full_95.CLK
clk => stage_95.CLK
clk => full_96.CLK
clk => stage_96.CLK
clk => full_97.CLK
clk => stage_97.CLK
data_in => p96_stage_96.DATAB
data_in => p95_stage_95.DATAB
data_in => p94_stage_94.DATAB
data_in => p93_stage_93.DATAB
data_in => p92_stage_92.DATAB
data_in => p91_stage_91.DATAB
data_in => p90_stage_90.DATAB
data_in => p89_stage_89.DATAB
data_in => p88_stage_88.DATAB
data_in => p87_stage_87.DATAB
data_in => p86_stage_86.DATAB
data_in => p85_stage_85.DATAB
data_in => p84_stage_84.DATAB
data_in => p83_stage_83.DATAB
data_in => p82_stage_82.DATAB
data_in => p81_stage_81.DATAB
data_in => p80_stage_80.DATAB
data_in => p79_stage_79.DATAB
data_in => p78_stage_78.DATAB
data_in => p77_stage_77.DATAB
data_in => p76_stage_76.DATAB
data_in => p75_stage_75.DATAB
data_in => p74_stage_74.DATAB
data_in => p73_stage_73.DATAB
data_in => p72_stage_72.DATAB
data_in => p71_stage_71.DATAB
data_in => p70_stage_70.DATAB
data_in => p69_stage_69.DATAB
data_in => p68_stage_68.DATAB
data_in => p67_stage_67.DATAB
data_in => p66_stage_66.DATAB
data_in => p65_stage_65.DATAB
data_in => p64_stage_64.DATAB
data_in => p63_stage_63.DATAB
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_97.DATAA
read => p97_full_97.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always128.IN1
read => always130.IN1
read => always132.IN1
read => always134.IN1
read => always136.IN1
read => always138.IN1
read => always140.IN1
read => always142.IN1
read => always144.IN1
read => always146.IN1
read => always148.IN1
read => always150.IN1
read => always152.IN1
read => always154.IN1
read => always156.IN1
read => always158.IN1
read => always160.IN1
read => always162.IN1
read => always164.IN1
read => always166.IN1
read => always168.IN1
read => always170.IN1
read => always172.IN1
read => always174.IN1
read => always176.IN1
read => always178.IN1
read => always180.IN1
read => always182.IN1
read => always184.IN1
read => always186.IN1
read => always188.IN1
read => always190.IN1
read => always192.IN1
read => always194.IN1
read => always194.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_97.ACLR
reset_n => stage_97.ACLR
reset_n => stage_96.ACLR
reset_n => full_96.ACLR
reset_n => stage_95.ACLR
reset_n => full_95.ACLR
reset_n => stage_94.ACLR
reset_n => full_94.ACLR
reset_n => stage_93.ACLR
reset_n => full_93.ACLR
reset_n => stage_92.ACLR
reset_n => full_92.ACLR
reset_n => stage_91.ACLR
reset_n => full_91.ACLR
reset_n => stage_90.ACLR
reset_n => full_90.ACLR
reset_n => stage_89.ACLR
reset_n => full_89.ACLR
reset_n => stage_88.ACLR
reset_n => full_88.ACLR
reset_n => stage_87.ACLR
reset_n => full_87.ACLR
reset_n => stage_86.ACLR
reset_n => full_86.ACLR
reset_n => stage_85.ACLR
reset_n => full_85.ACLR
reset_n => stage_84.ACLR
reset_n => full_84.ACLR
reset_n => stage_83.ACLR
reset_n => full_83.ACLR
reset_n => stage_82.ACLR
reset_n => full_82.ACLR
reset_n => stage_81.ACLR
reset_n => full_81.ACLR
reset_n => stage_80.ACLR
reset_n => full_80.ACLR
reset_n => stage_79.ACLR
reset_n => full_79.ACLR
reset_n => stage_78.ACLR
reset_n => full_78.ACLR
reset_n => stage_77.ACLR
reset_n => full_77.ACLR
reset_n => stage_76.ACLR
reset_n => full_76.ACLR
reset_n => stage_75.ACLR
reset_n => full_75.ACLR
reset_n => stage_74.ACLR
reset_n => full_74.ACLR
reset_n => stage_73.ACLR
reset_n => full_73.ACLR
reset_n => stage_72.ACLR
reset_n => full_72.ACLR
reset_n => stage_71.ACLR
reset_n => full_71.ACLR
reset_n => stage_70.ACLR
reset_n => full_70.ACLR
reset_n => stage_69.ACLR
reset_n => full_69.ACLR
reset_n => stage_68.ACLR
reset_n => full_68.ACLR
reset_n => stage_67.ACLR
reset_n => full_67.ACLR
reset_n => stage_66.ACLR
reset_n => full_66.ACLR
reset_n => stage_65.ACLR
reset_n => full_65.ACLR
reset_n => stage_64.ACLR
reset_n => full_64.ACLR
reset_n => stage_63.ACLR
reset_n => full_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always128.IN1
sync_reset => always130.IN1
sync_reset => always132.IN1
sync_reset => always134.IN1
sync_reset => always136.IN1
sync_reset => always138.IN1
sync_reset => always140.IN1
sync_reset => always142.IN1
sync_reset => always144.IN1
sync_reset => always146.IN1
sync_reset => always148.IN1
sync_reset => always150.IN1
sync_reset => always152.IN1
sync_reset => always154.IN1
sync_reset => always156.IN1
sync_reset => always158.IN1
sync_reset => always160.IN1
sync_reset => always162.IN1
sync_reset => always164.IN1
sync_reset => always166.IN1
sync_reset => always168.IN1
sync_reset => always170.IN1
sync_reset => always172.IN1
sync_reset => always174.IN1
sync_reset => always176.IN1
sync_reset => always178.IN1
sync_reset => always180.IN1
sync_reset => always182.IN1
sync_reset => always184.IN1
sync_reset => always186.IN1
sync_reset => always188.IN1
sync_reset => always190.IN1
sync_reset => always192.IN1
sync_reset => always194.IN1
sync_reset => always194.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => always128.IN1
write => always128.IN1
write => always130.IN1
write => always130.IN1
write => always132.IN1
write => always132.IN1
write => always134.IN1
write => always134.IN1
write => always136.IN1
write => always136.IN1
write => always138.IN1
write => always138.IN1
write => always140.IN1
write => always140.IN1
write => always142.IN1
write => always142.IN1
write => always144.IN1
write => always144.IN1
write => always146.IN1
write => always146.IN1
write => always148.IN1
write => always148.IN1
write => always150.IN1
write => always150.IN1
write => always152.IN1
write => always152.IN1
write => always154.IN1
write => always154.IN1
write => always156.IN1
write => always156.IN1
write => always158.IN1
write => always158.IN1
write => always160.IN1
write => always160.IN1
write => always162.IN1
write => always162.IN1
write => always164.IN1
write => always164.IN1
write => always166.IN1
write => always166.IN1
write => always168.IN1
write => always168.IN1
write => always170.IN1
write => always170.IN1
write => always172.IN1
write => always172.IN1
write => always174.IN1
write => always174.IN1
write => always176.IN1
write => always176.IN1
write => always178.IN1
write => always178.IN1
write => always180.IN1
write => always180.IN1
write => always182.IN1
write => always182.IN1
write => always184.IN1
write => always184.IN1
write => always186.IN1
write => always186.IN1
write => always188.IN1
write => always188.IN1
write => always190.IN1
write => always190.IN1
write => always192.IN1
write => always192.IN1
write => always194.IN1
write => always194.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always197.IN1
write => updated_one_count.IN1
write => p97_full_97.IN1
write => always195.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_97.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5_downstream_arbitrator:the_Medipix_sopc_burst_5_downstream
Medipix_sopc_burst_5_downstream_address[0] => Medipix_sopc_burst_5_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_5_downstream_address[1] => Medipix_sopc_burst_5_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_5_downstream_address[2] => Medipix_sopc_burst_5_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_5_downstream_address[3] => Medipix_sopc_burst_5_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_5_downstream_address[4] => Medipix_sopc_burst_5_downstream_address_to_slave[4].DATAIN
Medipix_sopc_burst_5_downstream_address[5] => Medipix_sopc_burst_5_downstream_address_to_slave[5].DATAIN
Medipix_sopc_burst_5_downstream_address[6] => Medipix_sopc_burst_5_downstream_address_to_slave[6].DATAIN
Medipix_sopc_burst_5_downstream_address[7] => Medipix_sopc_burst_5_downstream_address_to_slave[7].DATAIN
Medipix_sopc_burst_5_downstream_address[8] => Medipix_sopc_burst_5_downstream_address_to_slave[8].DATAIN
Medipix_sopc_burst_5_downstream_address[9] => Medipix_sopc_burst_5_downstream_address_to_slave[9].DATAIN
Medipix_sopc_burst_5_downstream_address[10] => Medipix_sopc_burst_5_downstream_address_to_slave[10].DATAIN
Medipix_sopc_burst_5_downstream_address[11] => Medipix_sopc_burst_5_downstream_address_to_slave[11].DATAIN
Medipix_sopc_burst_5_downstream_address[12] => Medipix_sopc_burst_5_downstream_address_to_slave[12].DATAIN
Medipix_sopc_burst_5_downstream_address[13] => Medipix_sopc_burst_5_downstream_address_to_slave[13].DATAIN
Medipix_sopc_burst_5_downstream_address[14] => Medipix_sopc_burst_5_downstream_address_to_slave[14].DATAIN
Medipix_sopc_burst_5_downstream_address[15] => Medipix_sopc_burst_5_downstream_address_to_slave[15].DATAIN
Medipix_sopc_burst_5_downstream_address[16] => Medipix_sopc_burst_5_downstream_address_to_slave[16].DATAIN
Medipix_sopc_burst_5_downstream_address[17] => Medipix_sopc_burst_5_downstream_address_to_slave[17].DATAIN
Medipix_sopc_burst_5_downstream_address[18] => Medipix_sopc_burst_5_downstream_address_to_slave[18].DATAIN
Medipix_sopc_burst_5_downstream_address[19] => Medipix_sopc_burst_5_downstream_address_to_slave[19].DATAIN
Medipix_sopc_burst_5_downstream_address[20] => Medipix_sopc_burst_5_downstream_address_to_slave[20].DATAIN
Medipix_sopc_burst_5_downstream_address[21] => Medipix_sopc_burst_5_downstream_address_to_slave[21].DATAIN
Medipix_sopc_burst_5_downstream_address[22] => Medipix_sopc_burst_5_downstream_address_to_slave[22].DATAIN
Medipix_sopc_burst_5_downstream_address[23] => Medipix_sopc_burst_5_downstream_address_to_slave[23].DATAIN
Medipix_sopc_burst_5_downstream_address[24] => Medipix_sopc_burst_5_downstream_address_to_slave[24].DATAIN
Medipix_sopc_burst_5_downstream_address[25] => Medipix_sopc_burst_5_downstream_address_to_slave[25].DATAIN
Medipix_sopc_burst_5_downstream_address[26] => Medipix_sopc_burst_5_downstream_address_to_slave[26].DATAIN
Medipix_sopc_burst_5_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_granted_clock_crossing_s1 => r_1.IN0
Medipix_sopc_burst_5_downstream_granted_clock_crossing_s1 => Medipix_sopc_burst_5_downstream_read_but_no_slave_selected.IN1
Medipix_sopc_burst_5_downstream_qualified_request_clock_crossing_s1 => r_1.IN0
Medipix_sopc_burst_5_downstream_qualified_request_clock_crossing_s1 => r_1.IN1
Medipix_sopc_burst_5_downstream_qualified_request_clock_crossing_s1 => r_1.IN1
Medipix_sopc_burst_5_downstream_read => r_1.IN0
Medipix_sopc_burst_5_downstream_read => p1_Medipix_sopc_burst_5_downstream_latency_counter.IN1
Medipix_sopc_burst_5_downstream_read_data_valid_clock_crossing_s1 => Medipix_sopc_burst_5_downstream_readdatavalid.IN1
Medipix_sopc_burst_5_downstream_read_data_valid_clock_crossing_s1_shift_register => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_requests_clock_crossing_s1 => r_1.IN1
Medipix_sopc_burst_5_downstream_write => r_1.IN1
Medipix_sopc_burst_5_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_writedata[31] => ~NO_FANOUT~
clk => Medipix_sopc_burst_5_downstream_latency_counter~reg0.CLK
clk => Medipix_sopc_burst_5_downstream_read_but_no_slave_selected.CLK
clock_crossing_s1_readdata_from_sa[0] => Medipix_sopc_burst_5_downstream_readdata[0].DATAIN
clock_crossing_s1_readdata_from_sa[1] => Medipix_sopc_burst_5_downstream_readdata[1].DATAIN
clock_crossing_s1_readdata_from_sa[2] => Medipix_sopc_burst_5_downstream_readdata[2].DATAIN
clock_crossing_s1_readdata_from_sa[3] => Medipix_sopc_burst_5_downstream_readdata[3].DATAIN
clock_crossing_s1_readdata_from_sa[4] => Medipix_sopc_burst_5_downstream_readdata[4].DATAIN
clock_crossing_s1_readdata_from_sa[5] => Medipix_sopc_burst_5_downstream_readdata[5].DATAIN
clock_crossing_s1_readdata_from_sa[6] => Medipix_sopc_burst_5_downstream_readdata[6].DATAIN
clock_crossing_s1_readdata_from_sa[7] => Medipix_sopc_burst_5_downstream_readdata[7].DATAIN
clock_crossing_s1_readdata_from_sa[8] => Medipix_sopc_burst_5_downstream_readdata[8].DATAIN
clock_crossing_s1_readdata_from_sa[9] => Medipix_sopc_burst_5_downstream_readdata[9].DATAIN
clock_crossing_s1_readdata_from_sa[10] => Medipix_sopc_burst_5_downstream_readdata[10].DATAIN
clock_crossing_s1_readdata_from_sa[11] => Medipix_sopc_burst_5_downstream_readdata[11].DATAIN
clock_crossing_s1_readdata_from_sa[12] => Medipix_sopc_burst_5_downstream_readdata[12].DATAIN
clock_crossing_s1_readdata_from_sa[13] => Medipix_sopc_burst_5_downstream_readdata[13].DATAIN
clock_crossing_s1_readdata_from_sa[14] => Medipix_sopc_burst_5_downstream_readdata[14].DATAIN
clock_crossing_s1_readdata_from_sa[15] => Medipix_sopc_burst_5_downstream_readdata[15].DATAIN
clock_crossing_s1_readdata_from_sa[16] => Medipix_sopc_burst_5_downstream_readdata[16].DATAIN
clock_crossing_s1_readdata_from_sa[17] => Medipix_sopc_burst_5_downstream_readdata[17].DATAIN
clock_crossing_s1_readdata_from_sa[18] => Medipix_sopc_burst_5_downstream_readdata[18].DATAIN
clock_crossing_s1_readdata_from_sa[19] => Medipix_sopc_burst_5_downstream_readdata[19].DATAIN
clock_crossing_s1_readdata_from_sa[20] => Medipix_sopc_burst_5_downstream_readdata[20].DATAIN
clock_crossing_s1_readdata_from_sa[21] => Medipix_sopc_burst_5_downstream_readdata[21].DATAIN
clock_crossing_s1_readdata_from_sa[22] => Medipix_sopc_burst_5_downstream_readdata[22].DATAIN
clock_crossing_s1_readdata_from_sa[23] => Medipix_sopc_burst_5_downstream_readdata[23].DATAIN
clock_crossing_s1_readdata_from_sa[24] => Medipix_sopc_burst_5_downstream_readdata[24].DATAIN
clock_crossing_s1_readdata_from_sa[25] => Medipix_sopc_burst_5_downstream_readdata[25].DATAIN
clock_crossing_s1_readdata_from_sa[26] => Medipix_sopc_burst_5_downstream_readdata[26].DATAIN
clock_crossing_s1_readdata_from_sa[27] => Medipix_sopc_burst_5_downstream_readdata[27].DATAIN
clock_crossing_s1_readdata_from_sa[28] => Medipix_sopc_burst_5_downstream_readdata[28].DATAIN
clock_crossing_s1_readdata_from_sa[29] => Medipix_sopc_burst_5_downstream_readdata[29].DATAIN
clock_crossing_s1_readdata_from_sa[30] => Medipix_sopc_burst_5_downstream_readdata[30].DATAIN
clock_crossing_s1_readdata_from_sa[31] => Medipix_sopc_burst_5_downstream_readdata[31].DATAIN
clock_crossing_s1_waitrequest_from_sa => r_1.IN1
d1_clock_crossing_s1_end_xfer => ~NO_FANOUT~
reset_n => Medipix_sopc_burst_5_downstream_reset_n.DATAIN
reset_n => Medipix_sopc_burst_5_downstream_latency_counter~reg0.ACLR
reset_n => Medipix_sopc_burst_5_downstream_read_but_no_slave_selected.ACLR
Medipix_sopc_burst_5_downstream_address_to_slave[0] <= Medipix_sopc_burst_5_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[1] <= Medipix_sopc_burst_5_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[2] <= Medipix_sopc_burst_5_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[3] <= Medipix_sopc_burst_5_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[4] <= Medipix_sopc_burst_5_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[5] <= Medipix_sopc_burst_5_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[6] <= Medipix_sopc_burst_5_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[7] <= Medipix_sopc_burst_5_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[8] <= Medipix_sopc_burst_5_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[9] <= Medipix_sopc_burst_5_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[10] <= Medipix_sopc_burst_5_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[11] <= Medipix_sopc_burst_5_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[12] <= Medipix_sopc_burst_5_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[13] <= Medipix_sopc_burst_5_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[14] <= Medipix_sopc_burst_5_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[15] <= Medipix_sopc_burst_5_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[16] <= Medipix_sopc_burst_5_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[17] <= Medipix_sopc_burst_5_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[18] <= Medipix_sopc_burst_5_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[19] <= Medipix_sopc_burst_5_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[20] <= Medipix_sopc_burst_5_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[21] <= Medipix_sopc_burst_5_downstream_address[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[22] <= Medipix_sopc_burst_5_downstream_address[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[23] <= Medipix_sopc_burst_5_downstream_address[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[24] <= Medipix_sopc_burst_5_downstream_address[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[25] <= Medipix_sopc_burst_5_downstream_address[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_address_to_slave[26] <= Medipix_sopc_burst_5_downstream_address[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_latency_counter <= Medipix_sopc_burst_5_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[0] <= clock_crossing_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[1] <= clock_crossing_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[2] <= clock_crossing_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[3] <= clock_crossing_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[4] <= clock_crossing_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[5] <= clock_crossing_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[6] <= clock_crossing_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[7] <= clock_crossing_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[8] <= clock_crossing_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[9] <= clock_crossing_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[10] <= clock_crossing_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[11] <= clock_crossing_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[12] <= clock_crossing_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[13] <= clock_crossing_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[14] <= clock_crossing_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[15] <= clock_crossing_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[16] <= clock_crossing_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[17] <= clock_crossing_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[18] <= clock_crossing_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[19] <= clock_crossing_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[20] <= clock_crossing_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[21] <= clock_crossing_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[22] <= clock_crossing_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[23] <= clock_crossing_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[24] <= clock_crossing_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[25] <= clock_crossing_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[26] <= clock_crossing_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[27] <= clock_crossing_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[28] <= clock_crossing_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[29] <= clock_crossing_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[30] <= clock_crossing_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdata[31] <= clock_crossing_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_readdatavalid <= Medipix_sopc_burst_5_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_5:the_Medipix_sopc_burst_5
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_nativeaddress[12]~reg0.CLK
clk => reg_downstream_nativeaddress[13]~reg0.CLK
clk => reg_downstream_nativeaddress[14]~reg0.CLK
clk => reg_downstream_nativeaddress[15]~reg0.CLK
clk => reg_downstream_nativeaddress[16]~reg0.CLK
clk => reg_downstream_nativeaddress[17]~reg0.CLK
clk => reg_downstream_nativeaddress[18]~reg0.CLK
clk => reg_downstream_nativeaddress[19]~reg0.CLK
clk => reg_downstream_nativeaddress[20]~reg0.CLK
clk => reg_downstream_nativeaddress[21]~reg0.CLK
clk => reg_downstream_nativeaddress[22]~reg0.CLK
clk => reg_downstream_nativeaddress[23]~reg0.CLK
clk => reg_downstream_nativeaddress[24]~reg0.CLK
clk => reg_downstream_nativeaddress[25]~reg0.CLK
clk => reg_downstream_nativeaddress[26]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => reg_downstream_address[12]~reg0.CLK
clk => reg_downstream_address[13]~reg0.CLK
clk => reg_downstream_address[14]~reg0.CLK
clk => reg_downstream_address[15]~reg0.CLK
clk => reg_downstream_address[16]~reg0.CLK
clk => reg_downstream_address[17]~reg0.CLK
clk => reg_downstream_address[18]~reg0.CLK
clk => reg_downstream_address[19]~reg0.CLK
clk => reg_downstream_address[20]~reg0.CLK
clk => reg_downstream_address[21]~reg0.CLK
clk => reg_downstream_address[22]~reg0.CLK
clk => reg_downstream_address[23]~reg0.CLK
clk => reg_downstream_address[24]~reg0.CLK
clk => reg_downstream_address[25]~reg0.CLK
clk => reg_downstream_address[26]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_nativeaddress[21].CLK
clk => registered_upstream_nativeaddress[22].CLK
clk => registered_upstream_nativeaddress[23].CLK
clk => registered_upstream_nativeaddress[24].CLK
clk => registered_upstream_nativeaddress[25].CLK
clk => registered_upstream_nativeaddress[26].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_address[22].CLK
clk => registered_upstream_address[23].CLK
clk => registered_upstream_address[24].CLK
clk => registered_upstream_address[25].CLK
clk => registered_upstream_address[26].CLK
clk => registered_upstream_address[27].CLK
clk => registered_upstream_address[28].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[26]~reg0.ENA
downstream_waitrequest => reg_downstream_address[25]~reg0.ENA
downstream_waitrequest => reg_downstream_address[24]~reg0.ENA
downstream_waitrequest => reg_downstream_address[23]~reg0.ENA
downstream_waitrequest => reg_downstream_address[22]~reg0.ENA
downstream_waitrequest => reg_downstream_address[21]~reg0.ENA
downstream_waitrequest => reg_downstream_address[20]~reg0.ENA
downstream_waitrequest => reg_downstream_address[19]~reg0.ENA
downstream_waitrequest => reg_downstream_address[18]~reg0.ENA
downstream_waitrequest => reg_downstream_address[17]~reg0.ENA
downstream_waitrequest => reg_downstream_address[16]~reg0.ENA
downstream_waitrequest => reg_downstream_address[15]~reg0.ENA
downstream_waitrequest => reg_downstream_address[14]~reg0.ENA
downstream_waitrequest => reg_downstream_address[13]~reg0.ENA
downstream_waitrequest => reg_downstream_address[12]~reg0.ENA
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[26]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[25]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[24]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[23]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[22]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[21]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[20]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[19]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[18]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[17]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[16]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[15]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[14]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[13]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[12]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_address[12]~reg0.ACLR
reset_n => reg_downstream_address[13]~reg0.ACLR
reset_n => reg_downstream_address[14]~reg0.ACLR
reset_n => reg_downstream_address[15]~reg0.ACLR
reset_n => reg_downstream_address[16]~reg0.ACLR
reset_n => reg_downstream_address[17]~reg0.ACLR
reset_n => reg_downstream_address[18]~reg0.ACLR
reset_n => reg_downstream_address[19]~reg0.ACLR
reset_n => reg_downstream_address[20]~reg0.ACLR
reset_n => reg_downstream_address[21]~reg0.ACLR
reset_n => reg_downstream_address[22]~reg0.ACLR
reset_n => reg_downstream_address[23]~reg0.ACLR
reset_n => reg_downstream_address[24]~reg0.ACLR
reset_n => reg_downstream_address[25]~reg0.ACLR
reset_n => reg_downstream_address[26]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[12]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[13]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[14]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[15]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[16]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[17]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[18]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[19]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[20]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[21]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[22]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[23]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[24]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[25]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[26]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => registered_upstream_address[22].ACLR
reset_n => registered_upstream_address[23].ACLR
reset_n => registered_upstream_address[24].ACLR
reset_n => registered_upstream_address[25].ACLR
reset_n => registered_upstream_address[26].ACLR
reset_n => registered_upstream_address[27].ACLR
reset_n => registered_upstream_address[28].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => registered_upstream_nativeaddress[21].ACLR
reset_n => registered_upstream_nativeaddress[22].ACLR
reset_n => registered_upstream_nativeaddress[23].ACLR
reset_n => registered_upstream_nativeaddress[24].ACLR
reset_n => registered_upstream_nativeaddress[25].ACLR
reset_n => registered_upstream_nativeaddress[26].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_address[22] => registered_upstream_address[22].DATAIN
upstream_address[23] => registered_upstream_address[23].DATAIN
upstream_address[24] => registered_upstream_address[24].DATAIN
upstream_address[25] => registered_upstream_address[25].DATAIN
upstream_address[26] => registered_upstream_address[26].DATAIN
upstream_address[27] => registered_upstream_address[27].DATAIN
upstream_address[28] => registered_upstream_address[28].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_nativeaddress[21] => registered_upstream_nativeaddress[21].DATAIN
upstream_nativeaddress[22] => registered_upstream_nativeaddress[22].DATAIN
upstream_nativeaddress[23] => registered_upstream_nativeaddress[23].DATAIN
upstream_nativeaddress[24] => registered_upstream_nativeaddress[24].DATAIN
upstream_nativeaddress[25] => registered_upstream_nativeaddress[25].DATAIN
upstream_nativeaddress[26] => registered_upstream_nativeaddress[26].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[12] <= reg_downstream_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[13] <= reg_downstream_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[14] <= reg_downstream_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[15] <= reg_downstream_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[16] <= reg_downstream_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[17] <= reg_downstream_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[18] <= reg_downstream_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[19] <= reg_downstream_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[20] <= reg_downstream_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[21] <= reg_downstream_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[22] <= reg_downstream_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[23] <= reg_downstream_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[24] <= reg_downstream_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[25] <= reg_downstream_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[26] <= reg_downstream_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[12] <= reg_downstream_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[13] <= reg_downstream_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[14] <= reg_downstream_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[15] <= reg_downstream_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[16] <= reg_downstream_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[17] <= reg_downstream_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[18] <= reg_downstream_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[19] <= reg_downstream_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[20] <= reg_downstream_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[21] <= reg_downstream_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[22] <= reg_downstream_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[23] <= reg_downstream_nativeaddress[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[24] <= reg_downstream_nativeaddress[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[25] <= reg_downstream_nativeaddress[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[26] <= reg_downstream_nativeaddress[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream
Medipix_sopc_burst_6_upstream_readdata[0] => Medipix_sopc_burst_6_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_6_upstream_readdata[1] => Medipix_sopc_burst_6_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_6_upstream_readdata[2] => Medipix_sopc_burst_6_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_6_upstream_readdata[3] => Medipix_sopc_burst_6_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_6_upstream_readdata[4] => Medipix_sopc_burst_6_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_6_upstream_readdata[5] => Medipix_sopc_burst_6_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_6_upstream_readdata[6] => Medipix_sopc_burst_6_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_6_upstream_readdata[7] => Medipix_sopc_burst_6_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_6_upstream_readdata[8] => Medipix_sopc_burst_6_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_6_upstream_readdata[9] => Medipix_sopc_burst_6_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_6_upstream_readdata[10] => Medipix_sopc_burst_6_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_6_upstream_readdata[11] => Medipix_sopc_burst_6_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_6_upstream_readdata[12] => Medipix_sopc_burst_6_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_6_upstream_readdata[13] => Medipix_sopc_burst_6_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_6_upstream_readdata[14] => Medipix_sopc_burst_6_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_6_upstream_readdata[15] => Medipix_sopc_burst_6_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_6_upstream_readdata[16] => Medipix_sopc_burst_6_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_6_upstream_readdata[17] => Medipix_sopc_burst_6_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_6_upstream_readdata[18] => Medipix_sopc_burst_6_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_6_upstream_readdata[19] => Medipix_sopc_burst_6_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_6_upstream_readdata[20] => Medipix_sopc_burst_6_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_6_upstream_readdata[21] => Medipix_sopc_burst_6_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_6_upstream_readdata[22] => Medipix_sopc_burst_6_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_6_upstream_readdata[23] => Medipix_sopc_burst_6_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_6_upstream_readdata[24] => Medipix_sopc_burst_6_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_6_upstream_readdata[25] => Medipix_sopc_burst_6_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_6_upstream_readdata[26] => Medipix_sopc_burst_6_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_6_upstream_readdata[27] => Medipix_sopc_burst_6_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_6_upstream_readdata[28] => Medipix_sopc_burst_6_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_6_upstream_readdata[29] => Medipix_sopc_burst_6_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_6_upstream_readdata[30] => Medipix_sopc_burst_6_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_6_upstream_readdata[31] => Medipix_sopc_burst_6_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_6_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_6_upstream_readdatavalid => Medipix_sopc_burst_6_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_6_upstream_readdatavalid => cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream.DATAIN
Medipix_sopc_burst_6_upstream_waitrequest => Medipix_sopc_burst_6_upstream_waits_for_read.IN1
Medipix_sopc_burst_6_upstream_waitrequest => Medipix_sopc_burst_6_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_instruction_master_address_to_slave[0] => Medipix_sopc_burst_6_upstream_address[0].DATAIN
cpu_linux_instruction_master_address_to_slave[0] => Medipix_sopc_burst_6_upstream_byteaddress[0].DATAIN
cpu_linux_instruction_master_address_to_slave[1] => Medipix_sopc_burst_6_upstream_address[1].DATAIN
cpu_linux_instruction_master_address_to_slave[1] => Medipix_sopc_burst_6_upstream_byteaddress[1].DATAIN
cpu_linux_instruction_master_address_to_slave[2] => Medipix_sopc_burst_6_upstream_address[2].DATAIN
cpu_linux_instruction_master_address_to_slave[2] => Medipix_sopc_burst_6_upstream_byteaddress[2].DATAIN
cpu_linux_instruction_master_address_to_slave[3] => Medipix_sopc_burst_6_upstream_address[3].DATAIN
cpu_linux_instruction_master_address_to_slave[3] => Medipix_sopc_burst_6_upstream_byteaddress[3].DATAIN
cpu_linux_instruction_master_address_to_slave[4] => Medipix_sopc_burst_6_upstream_address[4].DATAIN
cpu_linux_instruction_master_address_to_slave[4] => Medipix_sopc_burst_6_upstream_byteaddress[4].DATAIN
cpu_linux_instruction_master_address_to_slave[5] => Medipix_sopc_burst_6_upstream_address[5].DATAIN
cpu_linux_instruction_master_address_to_slave[5] => Medipix_sopc_burst_6_upstream_byteaddress[5].DATAIN
cpu_linux_instruction_master_address_to_slave[6] => Medipix_sopc_burst_6_upstream_address[6].DATAIN
cpu_linux_instruction_master_address_to_slave[6] => Medipix_sopc_burst_6_upstream_byteaddress[6].DATAIN
cpu_linux_instruction_master_address_to_slave[7] => Medipix_sopc_burst_6_upstream_address[7].DATAIN
cpu_linux_instruction_master_address_to_slave[7] => Medipix_sopc_burst_6_upstream_byteaddress[7].DATAIN
cpu_linux_instruction_master_address_to_slave[8] => Medipix_sopc_burst_6_upstream_address[8].DATAIN
cpu_linux_instruction_master_address_to_slave[8] => Medipix_sopc_burst_6_upstream_byteaddress[8].DATAIN
cpu_linux_instruction_master_address_to_slave[9] => Medipix_sopc_burst_6_upstream_address[9].DATAIN
cpu_linux_instruction_master_address_to_slave[9] => Medipix_sopc_burst_6_upstream_byteaddress[9].DATAIN
cpu_linux_instruction_master_address_to_slave[10] => Medipix_sopc_burst_6_upstream_address[10].DATAIN
cpu_linux_instruction_master_address_to_slave[10] => Medipix_sopc_burst_6_upstream_byteaddress[10].DATAIN
cpu_linux_instruction_master_address_to_slave[11] => Medipix_sopc_burst_6_upstream_byteaddress[11].DATAIN
cpu_linux_instruction_master_address_to_slave[11] => Equal0.IN2
cpu_linux_instruction_master_address_to_slave[12] => Medipix_sopc_burst_6_upstream_byteaddress[12].DATAIN
cpu_linux_instruction_master_address_to_slave[12] => Equal0.IN1
cpu_linux_instruction_master_address_to_slave[13] => Equal0.IN16
cpu_linux_instruction_master_address_to_slave[14] => Equal0.IN15
cpu_linux_instruction_master_address_to_slave[15] => Equal0.IN14
cpu_linux_instruction_master_address_to_slave[16] => Equal0.IN13
cpu_linux_instruction_master_address_to_slave[17] => Equal0.IN12
cpu_linux_instruction_master_address_to_slave[18] => Equal0.IN11
cpu_linux_instruction_master_address_to_slave[19] => Equal0.IN10
cpu_linux_instruction_master_address_to_slave[20] => Equal0.IN9
cpu_linux_instruction_master_address_to_slave[21] => Equal0.IN8
cpu_linux_instruction_master_address_to_slave[22] => Equal0.IN7
cpu_linux_instruction_master_address_to_slave[23] => Equal0.IN6
cpu_linux_instruction_master_address_to_slave[24] => Equal0.IN5
cpu_linux_instruction_master_address_to_slave[25] => Equal0.IN4
cpu_linux_instruction_master_address_to_slave[26] => Equal0.IN3
cpu_linux_instruction_master_address_to_slave[27] => Equal0.IN0
cpu_linux_instruction_master_burstcount[0] => Medipix_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[1] => Medipix_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[2] => Medipix_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_burstcount[3] => Medipix_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_linux_instruction_master_latency_counter => LessThan0.IN2
cpu_linux_instruction_master_latency_counter => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_6_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_requests_Medipix_sopc_burst_6_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_requests_Medipix_sopc_burst_6_upstream.IN1
cpu_linux_instruction_master_read => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_6_upstream.IN1
cpu_linux_instruction_master_read => Medipix_sopc_burst_6_upstream_read.IN0
cpu_linux_instruction_master_read => Medipix_sopc_burst_6_upstream_in_a_read_cycle.IN0
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream_shift_register => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_6_upstream.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream_shift_register => cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_6_upstream.IN1
reset_n => reset_n.IN2
Medipix_sopc_burst_6_upstream_address[0] <= cpu_linux_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[1] <= cpu_linux_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[2] <= cpu_linux_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[3] <= cpu_linux_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[4] <= cpu_linux_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[5] <= cpu_linux_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[6] <= cpu_linux_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[7] <= cpu_linux_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[8] <= cpu_linux_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[9] <= cpu_linux_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_address[10] <= cpu_linux_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[0] <= cpu_linux_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[1] <= cpu_linux_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[2] <= cpu_linux_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[3] <= cpu_linux_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[4] <= cpu_linux_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[5] <= cpu_linux_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[6] <= cpu_linux_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[7] <= cpu_linux_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[8] <= cpu_linux_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[9] <= cpu_linux_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[10] <= cpu_linux_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[11] <= cpu_linux_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteaddress[12] <= cpu_linux_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_byteenable[0] <= <VCC>
Medipix_sopc_burst_6_upstream_byteenable[1] <= <VCC>
Medipix_sopc_burst_6_upstream_byteenable[2] <= <VCC>
Medipix_sopc_burst_6_upstream_byteenable[3] <= <VCC>
Medipix_sopc_burst_6_upstream_debugaccess <= <GND>
Medipix_sopc_burst_6_upstream_read <= Medipix_sopc_burst_6_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_6_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_6_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_6_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_6_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_6_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_6_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_6_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_6_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_6_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_6_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_6_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_6_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_6_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_6_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_6_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_6_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_6_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_6_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_6_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_6_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_6_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_6_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_6_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_6_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_6_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_6_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_6_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_6_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_6_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_6_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_6_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_6_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_waitrequest_from_sa <= Medipix_sopc_burst_6_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_upstream_write <= <GND>
cpu_linux_instruction_master_granted_Medipix_sopc_burst_6_upstream <= cpu_linux_instruction_master_granted_Medipix_sopc_burst_6_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_6_upstream <= cpu_linux_instruction_master_granted_Medipix_sopc_burst_6_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream <= Medipix_sopc_burst_6_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream_shift_register <= rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream.fifo_contains_ones_n
cpu_linux_instruction_master_requests_Medipix_sopc_burst_6_upstream <= cpu_linux_instruction_master_requests_Medipix_sopc_burst_6_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_6_upstream_end_xfer <= d1_Medipix_sopc_burst_6_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|burstcount_fifo_for_Medipix_sopc_burst_6_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_6_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_upstream_arbitrator:the_Medipix_sopc_burst_6_upstream|rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_linux_instruction_master_to_Medipix_sopc_burst_6_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6_downstream_arbitrator:the_Medipix_sopc_burst_6_downstream
Medipix_sopc_burst_6_downstream_address[0] => Medipix_sopc_burst_6_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_6_downstream_address[1] => Medipix_sopc_burst_6_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_6_downstream_address[2] => Medipix_sopc_burst_6_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_6_downstream_address[3] => Medipix_sopc_burst_6_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_6_downstream_address[4] => Medipix_sopc_burst_6_downstream_address_to_slave[4].DATAIN
Medipix_sopc_burst_6_downstream_address[5] => Medipix_sopc_burst_6_downstream_address_to_slave[5].DATAIN
Medipix_sopc_burst_6_downstream_address[6] => Medipix_sopc_burst_6_downstream_address_to_slave[6].DATAIN
Medipix_sopc_burst_6_downstream_address[7] => Medipix_sopc_burst_6_downstream_address_to_slave[7].DATAIN
Medipix_sopc_burst_6_downstream_address[8] => Medipix_sopc_burst_6_downstream_address_to_slave[8].DATAIN
Medipix_sopc_burst_6_downstream_address[9] => Medipix_sopc_burst_6_downstream_address_to_slave[9].DATAIN
Medipix_sopc_burst_6_downstream_address[10] => Medipix_sopc_burst_6_downstream_address_to_slave[10].DATAIN
Medipix_sopc_burst_6_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_granted_epcs_controller_epcs_control_port => r_1.IN0
Medipix_sopc_burst_6_downstream_granted_epcs_controller_epcs_control_port => Medipix_sopc_burst_6_downstream_read_but_no_slave_selected.IN1
Medipix_sopc_burst_6_downstream_qualified_request_epcs_controller_epcs_control_port => r_1.IN0
Medipix_sopc_burst_6_downstream_qualified_request_epcs_controller_epcs_control_port => r_1.IN1
Medipix_sopc_burst_6_downstream_qualified_request_epcs_controller_epcs_control_port => r_1.IN1
Medipix_sopc_burst_6_downstream_read => r_1.IN0
Medipix_sopc_burst_6_downstream_read => p1_Medipix_sopc_burst_6_downstream_latency_counter.IN1
Medipix_sopc_burst_6_downstream_read_data_valid_epcs_controller_epcs_control_port => Medipix_sopc_burst_6_downstream_readdatavalid.IN1
Medipix_sopc_burst_6_downstream_requests_epcs_controller_epcs_control_port => r_1.IN1
Medipix_sopc_burst_6_downstream_write => r_1.IN1
Medipix_sopc_burst_6_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_writedata[31] => ~NO_FANOUT~
clk => Medipix_sopc_burst_6_downstream_latency_counter~reg0.CLK
clk => Medipix_sopc_burst_6_downstream_read_but_no_slave_selected.CLK
d1_epcs_controller_epcs_control_port_end_xfer => r_1.IN1
epcs_controller_epcs_control_port_readdata_from_sa[0] => Medipix_sopc_burst_6_downstream_readdata[0].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[1] => Medipix_sopc_burst_6_downstream_readdata[1].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[2] => Medipix_sopc_burst_6_downstream_readdata[2].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[3] => Medipix_sopc_burst_6_downstream_readdata[3].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[4] => Medipix_sopc_burst_6_downstream_readdata[4].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[5] => Medipix_sopc_burst_6_downstream_readdata[5].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[6] => Medipix_sopc_burst_6_downstream_readdata[6].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[7] => Medipix_sopc_burst_6_downstream_readdata[7].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[8] => Medipix_sopc_burst_6_downstream_readdata[8].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[9] => Medipix_sopc_burst_6_downstream_readdata[9].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[10] => Medipix_sopc_burst_6_downstream_readdata[10].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[11] => Medipix_sopc_burst_6_downstream_readdata[11].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[12] => Medipix_sopc_burst_6_downstream_readdata[12].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[13] => Medipix_sopc_burst_6_downstream_readdata[13].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[14] => Medipix_sopc_burst_6_downstream_readdata[14].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[15] => Medipix_sopc_burst_6_downstream_readdata[15].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[16] => Medipix_sopc_burst_6_downstream_readdata[16].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[17] => Medipix_sopc_burst_6_downstream_readdata[17].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[18] => Medipix_sopc_burst_6_downstream_readdata[18].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[19] => Medipix_sopc_burst_6_downstream_readdata[19].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[20] => Medipix_sopc_burst_6_downstream_readdata[20].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[21] => Medipix_sopc_burst_6_downstream_readdata[21].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[22] => Medipix_sopc_burst_6_downstream_readdata[22].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[23] => Medipix_sopc_burst_6_downstream_readdata[23].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[24] => Medipix_sopc_burst_6_downstream_readdata[24].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[25] => Medipix_sopc_burst_6_downstream_readdata[25].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[26] => Medipix_sopc_burst_6_downstream_readdata[26].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[27] => Medipix_sopc_burst_6_downstream_readdata[27].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[28] => Medipix_sopc_burst_6_downstream_readdata[28].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[29] => Medipix_sopc_burst_6_downstream_readdata[29].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[30] => Medipix_sopc_burst_6_downstream_readdata[30].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[31] => Medipix_sopc_burst_6_downstream_readdata[31].DATAIN
reset_n => Medipix_sopc_burst_6_downstream_reset_n.DATAIN
reset_n => Medipix_sopc_burst_6_downstream_latency_counter~reg0.ACLR
reset_n => Medipix_sopc_burst_6_downstream_read_but_no_slave_selected.ACLR
Medipix_sopc_burst_6_downstream_address_to_slave[0] <= Medipix_sopc_burst_6_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[1] <= Medipix_sopc_burst_6_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[2] <= Medipix_sopc_burst_6_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[3] <= Medipix_sopc_burst_6_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[4] <= Medipix_sopc_burst_6_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[5] <= Medipix_sopc_burst_6_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[6] <= Medipix_sopc_burst_6_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[7] <= Medipix_sopc_burst_6_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[8] <= Medipix_sopc_burst_6_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[9] <= Medipix_sopc_burst_6_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_address_to_slave[10] <= Medipix_sopc_burst_6_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_latency_counter <= Medipix_sopc_burst_6_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[0] <= epcs_controller_epcs_control_port_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[1] <= epcs_controller_epcs_control_port_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[2] <= epcs_controller_epcs_control_port_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[3] <= epcs_controller_epcs_control_port_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[4] <= epcs_controller_epcs_control_port_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[5] <= epcs_controller_epcs_control_port_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[6] <= epcs_controller_epcs_control_port_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[7] <= epcs_controller_epcs_control_port_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[8] <= epcs_controller_epcs_control_port_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[9] <= epcs_controller_epcs_control_port_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[10] <= epcs_controller_epcs_control_port_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[11] <= epcs_controller_epcs_control_port_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[12] <= epcs_controller_epcs_control_port_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[13] <= epcs_controller_epcs_control_port_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[14] <= epcs_controller_epcs_control_port_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[15] <= epcs_controller_epcs_control_port_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[16] <= epcs_controller_epcs_control_port_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[17] <= epcs_controller_epcs_control_port_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[18] <= epcs_controller_epcs_control_port_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[19] <= epcs_controller_epcs_control_port_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[20] <= epcs_controller_epcs_control_port_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[21] <= epcs_controller_epcs_control_port_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[22] <= epcs_controller_epcs_control_port_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[23] <= epcs_controller_epcs_control_port_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[24] <= epcs_controller_epcs_control_port_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[25] <= epcs_controller_epcs_control_port_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[26] <= epcs_controller_epcs_control_port_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[27] <= epcs_controller_epcs_control_port_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[28] <= epcs_controller_epcs_control_port_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[29] <= epcs_controller_epcs_control_port_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[30] <= epcs_controller_epcs_control_port_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdata[31] <= epcs_controller_epcs_control_port_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_readdatavalid <= Medipix_sopc_burst_6_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_6:the_Medipix_sopc_burst_6
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => ~NO_FANOUT~
upstream_address[12] => ~NO_FANOUT~
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream
Medipix_sopc_burst_7_upstream_readdata[0] => Medipix_sopc_burst_7_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_7_upstream_readdata[1] => Medipix_sopc_burst_7_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_7_upstream_readdata[2] => Medipix_sopc_burst_7_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_7_upstream_readdata[3] => Medipix_sopc_burst_7_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_7_upstream_readdata[4] => Medipix_sopc_burst_7_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_7_upstream_readdata[5] => Medipix_sopc_burst_7_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_7_upstream_readdata[6] => Medipix_sopc_burst_7_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_7_upstream_readdata[7] => Medipix_sopc_burst_7_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_7_upstream_readdata[8] => Medipix_sopc_burst_7_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_7_upstream_readdata[9] => Medipix_sopc_burst_7_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_7_upstream_readdata[10] => Medipix_sopc_burst_7_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_7_upstream_readdata[11] => Medipix_sopc_burst_7_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_7_upstream_readdata[12] => Medipix_sopc_burst_7_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_7_upstream_readdata[13] => Medipix_sopc_burst_7_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_7_upstream_readdata[14] => Medipix_sopc_burst_7_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_7_upstream_readdata[15] => Medipix_sopc_burst_7_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_7_upstream_readdata[16] => Medipix_sopc_burst_7_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_7_upstream_readdata[17] => Medipix_sopc_burst_7_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_7_upstream_readdata[18] => Medipix_sopc_burst_7_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_7_upstream_readdata[19] => Medipix_sopc_burst_7_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_7_upstream_readdata[20] => Medipix_sopc_burst_7_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_7_upstream_readdata[21] => Medipix_sopc_burst_7_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_7_upstream_readdata[22] => Medipix_sopc_burst_7_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_7_upstream_readdata[23] => Medipix_sopc_burst_7_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_7_upstream_readdata[24] => Medipix_sopc_burst_7_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_7_upstream_readdata[25] => Medipix_sopc_burst_7_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_7_upstream_readdata[26] => Medipix_sopc_burst_7_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_7_upstream_readdata[27] => Medipix_sopc_burst_7_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_7_upstream_readdata[28] => Medipix_sopc_burst_7_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_7_upstream_readdata[29] => Medipix_sopc_burst_7_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_7_upstream_readdata[30] => Medipix_sopc_burst_7_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_7_upstream_readdata[31] => Medipix_sopc_burst_7_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_7_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_7_upstream_readdatavalid => Medipix_sopc_burst_7_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_7_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream.DATAIN
Medipix_sopc_burst_7_upstream_waitrequest => Medipix_sopc_burst_7_upstream_waits_for_read.IN1
Medipix_sopc_burst_7_upstream_waitrequest => Medipix_sopc_burst_7_upstream_waits_for_write.IN1
Medipix_sopc_burst_7_upstream_waitrequest => Medipix_sopc_burst_7_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_7_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_7_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_7_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_7_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_7_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_7_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_7_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_7_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_7_upstream_address[4].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_7_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_7_upstream_address[5].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_7_upstream_byteaddress[5].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_7_upstream_address[6].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_7_upstream_byteaddress[6].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_7_upstream_address[7].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_7_upstream_byteaddress[7].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_7_upstream_address[8].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_7_upstream_byteaddress[8].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_7_upstream_address[9].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_7_upstream_byteaddress[9].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_7_upstream_address[10].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_7_upstream_byteaddress[10].DATAIN
cpu_linux_data_master_address_to_slave[11] => Medipix_sopc_burst_7_upstream_byteaddress[11].DATAIN
cpu_linux_data_master_address_to_slave[11] => Equal0.IN2
cpu_linux_data_master_address_to_slave[12] => Medipix_sopc_burst_7_upstream_byteaddress[12].DATAIN
cpu_linux_data_master_address_to_slave[12] => Equal0.IN1
cpu_linux_data_master_address_to_slave[13] => Equal0.IN16
cpu_linux_data_master_address_to_slave[14] => Equal0.IN15
cpu_linux_data_master_address_to_slave[15] => Equal0.IN14
cpu_linux_data_master_address_to_slave[16] => Equal0.IN13
cpu_linux_data_master_address_to_slave[17] => Equal0.IN12
cpu_linux_data_master_address_to_slave[18] => Equal0.IN11
cpu_linux_data_master_address_to_slave[19] => Equal0.IN10
cpu_linux_data_master_address_to_slave[20] => Equal0.IN9
cpu_linux_data_master_address_to_slave[21] => Equal0.IN8
cpu_linux_data_master_address_to_slave[22] => Equal0.IN7
cpu_linux_data_master_address_to_slave[23] => Equal0.IN6
cpu_linux_data_master_address_to_slave[24] => Equal0.IN5
cpu_linux_data_master_address_to_slave[25] => Equal0.IN4
cpu_linux_data_master_address_to_slave[26] => Equal0.IN3
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_7_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_7_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_7_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_7_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_7_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_7_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => Medipix_sopc_burst_7_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[3] => Medipix_sopc_burst_7_upstream_byteenable.DATAB
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_7_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_7_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_7_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_7_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_7_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_7_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_7_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_7_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_7_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_7_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_7_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_7_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_7_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_7_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_7_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_7_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_7_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_7_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_7_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_7_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_7_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_7_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_7_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => Medipix_sopc_burst_7_upstream_writedata[16].DATAIN
cpu_linux_data_master_writedata[17] => Medipix_sopc_burst_7_upstream_writedata[17].DATAIN
cpu_linux_data_master_writedata[18] => Medipix_sopc_burst_7_upstream_writedata[18].DATAIN
cpu_linux_data_master_writedata[19] => Medipix_sopc_burst_7_upstream_writedata[19].DATAIN
cpu_linux_data_master_writedata[20] => Medipix_sopc_burst_7_upstream_writedata[20].DATAIN
cpu_linux_data_master_writedata[21] => Medipix_sopc_burst_7_upstream_writedata[21].DATAIN
cpu_linux_data_master_writedata[22] => Medipix_sopc_burst_7_upstream_writedata[22].DATAIN
cpu_linux_data_master_writedata[23] => Medipix_sopc_burst_7_upstream_writedata[23].DATAIN
cpu_linux_data_master_writedata[24] => Medipix_sopc_burst_7_upstream_writedata[24].DATAIN
cpu_linux_data_master_writedata[25] => Medipix_sopc_burst_7_upstream_writedata[25].DATAIN
cpu_linux_data_master_writedata[26] => Medipix_sopc_burst_7_upstream_writedata[26].DATAIN
cpu_linux_data_master_writedata[27] => Medipix_sopc_burst_7_upstream_writedata[27].DATAIN
cpu_linux_data_master_writedata[28] => Medipix_sopc_burst_7_upstream_writedata[28].DATAIN
cpu_linux_data_master_writedata[29] => Medipix_sopc_burst_7_upstream_writedata[29].DATAIN
cpu_linux_data_master_writedata[30] => Medipix_sopc_burst_7_upstream_writedata[30].DATAIN
cpu_linux_data_master_writedata[31] => Medipix_sopc_burst_7_upstream_writedata[31].DATAIN
reset_n => reset_n.IN2
Medipix_sopc_burst_7_upstream_address[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_address[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_burstcount[0] <= Medipix_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_burstcount[1] <= Medipix_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_burstcount[2] <= Medipix_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_burstcount[3] <= Medipix_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[11] <= cpu_linux_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteaddress[12] <= cpu_linux_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteenable[0] <= Medipix_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteenable[1] <= Medipix_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteenable[2] <= Medipix_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_byteenable[3] <= Medipix_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_debugaccess <= Medipix_sopc_burst_7_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_read <= Medipix_sopc_burst_7_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_7_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_7_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_7_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_7_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_7_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_7_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_7_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_7_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_7_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_7_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_7_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_7_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_7_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_7_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_7_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_7_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_7_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_7_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_7_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_7_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_7_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_7_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_7_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_7_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_7_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_7_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_7_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_7_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_7_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_7_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_7_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_7_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_waitrequest_from_sa <= Medipix_sopc_burst_7_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_write <= Medipix_sopc_burst_7_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[16] <= cpu_linux_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[17] <= cpu_linux_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[18] <= cpu_linux_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[19] <= cpu_linux_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[20] <= cpu_linux_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[21] <= cpu_linux_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[22] <= cpu_linux_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[23] <= cpu_linux_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[24] <= cpu_linux_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[25] <= cpu_linux_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[26] <= cpu_linux_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[27] <= cpu_linux_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[28] <= cpu_linux_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[29] <= cpu_linux_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[30] <= cpu_linux_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_upstream_writedata[31] <= cpu_linux_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_7_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_7_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_7_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream <= Medipix_sopc_burst_7_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_7_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_7_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_7_upstream_end_xfer <= d1_Medipix_sopc_burst_7_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|burstcount_fifo_for_Medipix_sopc_burst_7_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_7_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_upstream_arbitrator:the_Medipix_sopc_burst_7_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_7_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7_downstream_arbitrator:the_Medipix_sopc_burst_7_downstream
Medipix_sopc_burst_7_downstream_address[0] => Medipix_sopc_burst_7_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_7_downstream_address[1] => Medipix_sopc_burst_7_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_7_downstream_address[2] => Medipix_sopc_burst_7_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_7_downstream_address[3] => Medipix_sopc_burst_7_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_7_downstream_address[4] => Medipix_sopc_burst_7_downstream_address_to_slave[4].DATAIN
Medipix_sopc_burst_7_downstream_address[5] => Medipix_sopc_burst_7_downstream_address_to_slave[5].DATAIN
Medipix_sopc_burst_7_downstream_address[6] => Medipix_sopc_burst_7_downstream_address_to_slave[6].DATAIN
Medipix_sopc_burst_7_downstream_address[7] => Medipix_sopc_burst_7_downstream_address_to_slave[7].DATAIN
Medipix_sopc_burst_7_downstream_address[8] => Medipix_sopc_burst_7_downstream_address_to_slave[8].DATAIN
Medipix_sopc_burst_7_downstream_address[9] => Medipix_sopc_burst_7_downstream_address_to_slave[9].DATAIN
Medipix_sopc_burst_7_downstream_address[10] => Medipix_sopc_burst_7_downstream_address_to_slave[10].DATAIN
Medipix_sopc_burst_7_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_granted_epcs_controller_epcs_control_port => r_1.IN0
Medipix_sopc_burst_7_downstream_granted_epcs_controller_epcs_control_port => Medipix_sopc_burst_7_downstream_read_but_no_slave_selected.IN1
Medipix_sopc_burst_7_downstream_qualified_request_epcs_controller_epcs_control_port => r_1.IN0
Medipix_sopc_burst_7_downstream_qualified_request_epcs_controller_epcs_control_port => r_1.IN1
Medipix_sopc_burst_7_downstream_qualified_request_epcs_controller_epcs_control_port => r_1.IN1
Medipix_sopc_burst_7_downstream_read => r_1.IN0
Medipix_sopc_burst_7_downstream_read => p1_Medipix_sopc_burst_7_downstream_latency_counter.IN1
Medipix_sopc_burst_7_downstream_read_data_valid_epcs_controller_epcs_control_port => Medipix_sopc_burst_7_downstream_readdatavalid.IN1
Medipix_sopc_burst_7_downstream_requests_epcs_controller_epcs_control_port => r_1.IN1
Medipix_sopc_burst_7_downstream_write => r_1.IN1
Medipix_sopc_burst_7_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_writedata[31] => ~NO_FANOUT~
clk => Medipix_sopc_burst_7_downstream_latency_counter~reg0.CLK
clk => Medipix_sopc_burst_7_downstream_read_but_no_slave_selected.CLK
d1_epcs_controller_epcs_control_port_end_xfer => r_1.IN1
epcs_controller_epcs_control_port_readdata_from_sa[0] => Medipix_sopc_burst_7_downstream_readdata[0].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[1] => Medipix_sopc_burst_7_downstream_readdata[1].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[2] => Medipix_sopc_burst_7_downstream_readdata[2].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[3] => Medipix_sopc_burst_7_downstream_readdata[3].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[4] => Medipix_sopc_burst_7_downstream_readdata[4].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[5] => Medipix_sopc_burst_7_downstream_readdata[5].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[6] => Medipix_sopc_burst_7_downstream_readdata[6].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[7] => Medipix_sopc_burst_7_downstream_readdata[7].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[8] => Medipix_sopc_burst_7_downstream_readdata[8].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[9] => Medipix_sopc_burst_7_downstream_readdata[9].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[10] => Medipix_sopc_burst_7_downstream_readdata[10].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[11] => Medipix_sopc_burst_7_downstream_readdata[11].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[12] => Medipix_sopc_burst_7_downstream_readdata[12].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[13] => Medipix_sopc_burst_7_downstream_readdata[13].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[14] => Medipix_sopc_burst_7_downstream_readdata[14].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[15] => Medipix_sopc_burst_7_downstream_readdata[15].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[16] => Medipix_sopc_burst_7_downstream_readdata[16].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[17] => Medipix_sopc_burst_7_downstream_readdata[17].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[18] => Medipix_sopc_burst_7_downstream_readdata[18].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[19] => Medipix_sopc_burst_7_downstream_readdata[19].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[20] => Medipix_sopc_burst_7_downstream_readdata[20].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[21] => Medipix_sopc_burst_7_downstream_readdata[21].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[22] => Medipix_sopc_burst_7_downstream_readdata[22].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[23] => Medipix_sopc_burst_7_downstream_readdata[23].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[24] => Medipix_sopc_burst_7_downstream_readdata[24].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[25] => Medipix_sopc_burst_7_downstream_readdata[25].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[26] => Medipix_sopc_burst_7_downstream_readdata[26].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[27] => Medipix_sopc_burst_7_downstream_readdata[27].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[28] => Medipix_sopc_burst_7_downstream_readdata[28].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[29] => Medipix_sopc_burst_7_downstream_readdata[29].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[30] => Medipix_sopc_burst_7_downstream_readdata[30].DATAIN
epcs_controller_epcs_control_port_readdata_from_sa[31] => Medipix_sopc_burst_7_downstream_readdata[31].DATAIN
reset_n => Medipix_sopc_burst_7_downstream_reset_n.DATAIN
reset_n => Medipix_sopc_burst_7_downstream_latency_counter~reg0.ACLR
reset_n => Medipix_sopc_burst_7_downstream_read_but_no_slave_selected.ACLR
Medipix_sopc_burst_7_downstream_address_to_slave[0] <= Medipix_sopc_burst_7_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[1] <= Medipix_sopc_burst_7_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[2] <= Medipix_sopc_burst_7_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[3] <= Medipix_sopc_burst_7_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[4] <= Medipix_sopc_burst_7_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[5] <= Medipix_sopc_burst_7_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[6] <= Medipix_sopc_burst_7_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[7] <= Medipix_sopc_burst_7_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[8] <= Medipix_sopc_burst_7_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[9] <= Medipix_sopc_burst_7_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_address_to_slave[10] <= Medipix_sopc_burst_7_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_latency_counter <= Medipix_sopc_burst_7_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[0] <= epcs_controller_epcs_control_port_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[1] <= epcs_controller_epcs_control_port_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[2] <= epcs_controller_epcs_control_port_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[3] <= epcs_controller_epcs_control_port_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[4] <= epcs_controller_epcs_control_port_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[5] <= epcs_controller_epcs_control_port_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[6] <= epcs_controller_epcs_control_port_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[7] <= epcs_controller_epcs_control_port_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[8] <= epcs_controller_epcs_control_port_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[9] <= epcs_controller_epcs_control_port_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[10] <= epcs_controller_epcs_control_port_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[11] <= epcs_controller_epcs_control_port_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[12] <= epcs_controller_epcs_control_port_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[13] <= epcs_controller_epcs_control_port_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[14] <= epcs_controller_epcs_control_port_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[15] <= epcs_controller_epcs_control_port_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[16] <= epcs_controller_epcs_control_port_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[17] <= epcs_controller_epcs_control_port_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[18] <= epcs_controller_epcs_control_port_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[19] <= epcs_controller_epcs_control_port_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[20] <= epcs_controller_epcs_control_port_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[21] <= epcs_controller_epcs_control_port_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[22] <= epcs_controller_epcs_control_port_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[23] <= epcs_controller_epcs_control_port_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[24] <= epcs_controller_epcs_control_port_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[25] <= epcs_controller_epcs_control_port_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[26] <= epcs_controller_epcs_control_port_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[27] <= epcs_controller_epcs_control_port_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[28] <= epcs_controller_epcs_control_port_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[29] <= epcs_controller_epcs_control_port_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[30] <= epcs_controller_epcs_control_port_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdata[31] <= epcs_controller_epcs_control_port_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_readdatavalid <= Medipix_sopc_burst_7_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_7:the_Medipix_sopc_burst_7
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream
Medipix_sopc_burst_8_upstream_readdata[0] => Medipix_sopc_burst_8_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_8_upstream_readdata[1] => Medipix_sopc_burst_8_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_8_upstream_readdata[2] => Medipix_sopc_burst_8_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_8_upstream_readdata[3] => Medipix_sopc_burst_8_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_8_upstream_readdata[4] => Medipix_sopc_burst_8_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_8_upstream_readdata[5] => Medipix_sopc_burst_8_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_8_upstream_readdata[6] => Medipix_sopc_burst_8_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_8_upstream_readdata[7] => Medipix_sopc_burst_8_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_8_upstream_readdata[8] => Medipix_sopc_burst_8_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_8_upstream_readdata[9] => Medipix_sopc_burst_8_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_8_upstream_readdata[10] => Medipix_sopc_burst_8_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_8_upstream_readdata[11] => Medipix_sopc_burst_8_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_8_upstream_readdata[12] => Medipix_sopc_burst_8_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_8_upstream_readdata[13] => Medipix_sopc_burst_8_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_8_upstream_readdata[14] => Medipix_sopc_burst_8_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_8_upstream_readdata[15] => Medipix_sopc_burst_8_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_8_upstream_readdata[16] => Medipix_sopc_burst_8_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_8_upstream_readdata[17] => Medipix_sopc_burst_8_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_8_upstream_readdata[18] => Medipix_sopc_burst_8_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_8_upstream_readdata[19] => Medipix_sopc_burst_8_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_8_upstream_readdata[20] => Medipix_sopc_burst_8_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_8_upstream_readdata[21] => Medipix_sopc_burst_8_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_8_upstream_readdata[22] => Medipix_sopc_burst_8_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_8_upstream_readdata[23] => Medipix_sopc_burst_8_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_8_upstream_readdata[24] => Medipix_sopc_burst_8_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_8_upstream_readdata[25] => Medipix_sopc_burst_8_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_8_upstream_readdata[26] => Medipix_sopc_burst_8_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_8_upstream_readdata[27] => Medipix_sopc_burst_8_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_8_upstream_readdata[28] => Medipix_sopc_burst_8_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_8_upstream_readdata[29] => Medipix_sopc_burst_8_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_8_upstream_readdata[30] => Medipix_sopc_burst_8_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_8_upstream_readdata[31] => Medipix_sopc_burst_8_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_8_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_8_upstream_readdatavalid => Medipix_sopc_burst_8_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_8_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream.DATAIN
Medipix_sopc_burst_8_upstream_waitrequest => Medipix_sopc_burst_8_upstream_waits_for_read.IN1
Medipix_sopc_burst_8_upstream_waitrequest => Medipix_sopc_burst_8_upstream_waits_for_write.IN1
Medipix_sopc_burst_8_upstream_waitrequest => Medipix_sopc_burst_8_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_8_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_8_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_8_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_8_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_8_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_8_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_8_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_8_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_8_upstream_address[4].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_8_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_8_upstream_address[5].DATAIN
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_8_upstream_byteaddress[5].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_8_upstream_address[6].DATAIN
cpu_linux_data_master_address_to_slave[6] => Medipix_sopc_burst_8_upstream_byteaddress[6].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_8_upstream_address[7].DATAIN
cpu_linux_data_master_address_to_slave[7] => Medipix_sopc_burst_8_upstream_byteaddress[7].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_8_upstream_address[8].DATAIN
cpu_linux_data_master_address_to_slave[8] => Medipix_sopc_burst_8_upstream_byteaddress[8].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_8_upstream_address[9].DATAIN
cpu_linux_data_master_address_to_slave[9] => Medipix_sopc_burst_8_upstream_byteaddress[9].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_8_upstream_address[10].DATAIN
cpu_linux_data_master_address_to_slave[10] => Medipix_sopc_burst_8_upstream_byteaddress[10].DATAIN
cpu_linux_data_master_address_to_slave[11] => Medipix_sopc_burst_8_upstream_address[11].DATAIN
cpu_linux_data_master_address_to_slave[11] => Medipix_sopc_burst_8_upstream_byteaddress[11].DATAIN
cpu_linux_data_master_address_to_slave[12] => Medipix_sopc_burst_8_upstream_byteaddress[12].DATAIN
cpu_linux_data_master_address_to_slave[12] => Equal0.IN15
cpu_linux_data_master_address_to_slave[13] => Medipix_sopc_burst_8_upstream_byteaddress[13].DATAIN
cpu_linux_data_master_address_to_slave[13] => Equal0.IN1
cpu_linux_data_master_address_to_slave[14] => Equal0.IN14
cpu_linux_data_master_address_to_slave[15] => Equal0.IN13
cpu_linux_data_master_address_to_slave[16] => Equal0.IN12
cpu_linux_data_master_address_to_slave[17] => Equal0.IN11
cpu_linux_data_master_address_to_slave[18] => Equal0.IN10
cpu_linux_data_master_address_to_slave[19] => Equal0.IN9
cpu_linux_data_master_address_to_slave[20] => Equal0.IN8
cpu_linux_data_master_address_to_slave[21] => Equal0.IN7
cpu_linux_data_master_address_to_slave[22] => Equal0.IN6
cpu_linux_data_master_address_to_slave[23] => Equal0.IN5
cpu_linux_data_master_address_to_slave[24] => Equal0.IN4
cpu_linux_data_master_address_to_slave[25] => Equal0.IN3
cpu_linux_data_master_address_to_slave[26] => Equal0.IN2
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_8_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_8_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_8_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_8_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_8_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_8_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_8_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_8_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_8_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_8_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => Medipix_sopc_burst_8_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[3] => Medipix_sopc_burst_8_upstream_byteenable.DATAB
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_8_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_8_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_8_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_8_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_8_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_8_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_8_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_8_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_8_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_8_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_8_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_8_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_8_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_8_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_8_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_8_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_8_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_8_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_8_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_8_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_8_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_8_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_8_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => Medipix_sopc_burst_8_upstream_writedata[16].DATAIN
cpu_linux_data_master_writedata[17] => Medipix_sopc_burst_8_upstream_writedata[17].DATAIN
cpu_linux_data_master_writedata[18] => Medipix_sopc_burst_8_upstream_writedata[18].DATAIN
cpu_linux_data_master_writedata[19] => Medipix_sopc_burst_8_upstream_writedata[19].DATAIN
cpu_linux_data_master_writedata[20] => Medipix_sopc_burst_8_upstream_writedata[20].DATAIN
cpu_linux_data_master_writedata[21] => Medipix_sopc_burst_8_upstream_writedata[21].DATAIN
cpu_linux_data_master_writedata[22] => Medipix_sopc_burst_8_upstream_writedata[22].DATAIN
cpu_linux_data_master_writedata[23] => Medipix_sopc_burst_8_upstream_writedata[23].DATAIN
cpu_linux_data_master_writedata[24] => Medipix_sopc_burst_8_upstream_writedata[24].DATAIN
cpu_linux_data_master_writedata[25] => Medipix_sopc_burst_8_upstream_writedata[25].DATAIN
cpu_linux_data_master_writedata[26] => Medipix_sopc_burst_8_upstream_writedata[26].DATAIN
cpu_linux_data_master_writedata[27] => Medipix_sopc_burst_8_upstream_writedata[27].DATAIN
cpu_linux_data_master_writedata[28] => Medipix_sopc_burst_8_upstream_writedata[28].DATAIN
cpu_linux_data_master_writedata[29] => Medipix_sopc_burst_8_upstream_writedata[29].DATAIN
cpu_linux_data_master_writedata[30] => Medipix_sopc_burst_8_upstream_writedata[30].DATAIN
cpu_linux_data_master_writedata[31] => Medipix_sopc_burst_8_upstream_writedata[31].DATAIN
reset_n => reset_n.IN2
Medipix_sopc_burst_8_upstream_address[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_address[11] <= cpu_linux_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_burstcount[0] <= Medipix_sopc_burst_8_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_burstcount[1] <= Medipix_sopc_burst_8_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_burstcount[2] <= Medipix_sopc_burst_8_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_burstcount[3] <= Medipix_sopc_burst_8_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[6] <= cpu_linux_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[7] <= cpu_linux_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[8] <= cpu_linux_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[9] <= cpu_linux_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[10] <= cpu_linux_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[11] <= cpu_linux_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[12] <= cpu_linux_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteaddress[13] <= cpu_linux_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteenable[0] <= Medipix_sopc_burst_8_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteenable[1] <= Medipix_sopc_burst_8_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteenable[2] <= Medipix_sopc_burst_8_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_byteenable[3] <= Medipix_sopc_burst_8_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_debugaccess <= Medipix_sopc_burst_8_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_read <= Medipix_sopc_burst_8_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_8_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_8_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_8_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_8_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_8_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_8_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_8_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_8_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_8_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_8_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_8_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_8_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_8_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_8_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_8_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_8_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_8_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_8_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_8_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_8_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_8_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_8_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_8_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_8_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_8_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_8_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_8_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_8_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_8_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_8_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_8_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_8_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_waitrequest_from_sa <= Medipix_sopc_burst_8_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_write <= Medipix_sopc_burst_8_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[16] <= cpu_linux_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[17] <= cpu_linux_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[18] <= cpu_linux_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[19] <= cpu_linux_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[20] <= cpu_linux_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[21] <= cpu_linux_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[22] <= cpu_linux_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[23] <= cpu_linux_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[24] <= cpu_linux_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[25] <= cpu_linux_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[26] <= cpu_linux_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[27] <= cpu_linux_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[28] <= cpu_linux_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[29] <= cpu_linux_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[30] <= cpu_linux_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_upstream_writedata[31] <= cpu_linux_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_8_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_8_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_8_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream <= Medipix_sopc_burst_8_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_8_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_8_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_8_upstream_end_xfer <= d1_Medipix_sopc_burst_8_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|burstcount_fifo_for_Medipix_sopc_burst_8_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_8_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_upstream_arbitrator:the_Medipix_sopc_burst_8_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_8_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8_downstream_arbitrator:the_Medipix_sopc_burst_8_downstream
Medipix_sopc_burst_8_downstream_address[0] => Medipix_sopc_burst_8_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_8_downstream_address[1] => Medipix_sopc_burst_8_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_8_downstream_address[2] => Medipix_sopc_burst_8_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_8_downstream_address[3] => Medipix_sopc_burst_8_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_8_downstream_address[4] => Medipix_sopc_burst_8_downstream_address_to_slave[4].DATAIN
Medipix_sopc_burst_8_downstream_address[5] => Medipix_sopc_burst_8_downstream_address_to_slave[5].DATAIN
Medipix_sopc_burst_8_downstream_address[6] => Medipix_sopc_burst_8_downstream_address_to_slave[6].DATAIN
Medipix_sopc_burst_8_downstream_address[7] => Medipix_sopc_burst_8_downstream_address_to_slave[7].DATAIN
Medipix_sopc_burst_8_downstream_address[8] => Medipix_sopc_burst_8_downstream_address_to_slave[8].DATAIN
Medipix_sopc_burst_8_downstream_address[9] => Medipix_sopc_burst_8_downstream_address_to_slave[9].DATAIN
Medipix_sopc_burst_8_downstream_address[10] => Medipix_sopc_burst_8_downstream_address_to_slave[10].DATAIN
Medipix_sopc_burst_8_downstream_address[11] => Medipix_sopc_burst_8_downstream_address_to_slave[11].DATAIN
Medipix_sopc_burst_8_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_granted_igor_mac_control_port => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port => r_1.IN0
Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port => r_1.IN1
Medipix_sopc_burst_8_downstream_read => r_1.IN0
Medipix_sopc_burst_8_downstream_read_data_valid_igor_mac_control_port => Medipix_sopc_burst_8_downstream_readdatavalid.DATAIN
Medipix_sopc_burst_8_downstream_requests_igor_mac_control_port => r_1.IN1
Medipix_sopc_burst_8_downstream_write => r_1.IN1
Medipix_sopc_burst_8_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_igor_mac_control_port_end_xfer => ~NO_FANOUT~
igor_mac_control_port_readdata_from_sa[0] => Medipix_sopc_burst_8_downstream_readdata[0].DATAIN
igor_mac_control_port_readdata_from_sa[1] => Medipix_sopc_burst_8_downstream_readdata[1].DATAIN
igor_mac_control_port_readdata_from_sa[2] => Medipix_sopc_burst_8_downstream_readdata[2].DATAIN
igor_mac_control_port_readdata_from_sa[3] => Medipix_sopc_burst_8_downstream_readdata[3].DATAIN
igor_mac_control_port_readdata_from_sa[4] => Medipix_sopc_burst_8_downstream_readdata[4].DATAIN
igor_mac_control_port_readdata_from_sa[5] => Medipix_sopc_burst_8_downstream_readdata[5].DATAIN
igor_mac_control_port_readdata_from_sa[6] => Medipix_sopc_burst_8_downstream_readdata[6].DATAIN
igor_mac_control_port_readdata_from_sa[7] => Medipix_sopc_burst_8_downstream_readdata[7].DATAIN
igor_mac_control_port_readdata_from_sa[8] => Medipix_sopc_burst_8_downstream_readdata[8].DATAIN
igor_mac_control_port_readdata_from_sa[9] => Medipix_sopc_burst_8_downstream_readdata[9].DATAIN
igor_mac_control_port_readdata_from_sa[10] => Medipix_sopc_burst_8_downstream_readdata[10].DATAIN
igor_mac_control_port_readdata_from_sa[11] => Medipix_sopc_burst_8_downstream_readdata[11].DATAIN
igor_mac_control_port_readdata_from_sa[12] => Medipix_sopc_burst_8_downstream_readdata[12].DATAIN
igor_mac_control_port_readdata_from_sa[13] => Medipix_sopc_burst_8_downstream_readdata[13].DATAIN
igor_mac_control_port_readdata_from_sa[14] => Medipix_sopc_burst_8_downstream_readdata[14].DATAIN
igor_mac_control_port_readdata_from_sa[15] => Medipix_sopc_burst_8_downstream_readdata[15].DATAIN
igor_mac_control_port_readdata_from_sa[16] => Medipix_sopc_burst_8_downstream_readdata[16].DATAIN
igor_mac_control_port_readdata_from_sa[17] => Medipix_sopc_burst_8_downstream_readdata[17].DATAIN
igor_mac_control_port_readdata_from_sa[18] => Medipix_sopc_burst_8_downstream_readdata[18].DATAIN
igor_mac_control_port_readdata_from_sa[19] => Medipix_sopc_burst_8_downstream_readdata[19].DATAIN
igor_mac_control_port_readdata_from_sa[20] => Medipix_sopc_burst_8_downstream_readdata[20].DATAIN
igor_mac_control_port_readdata_from_sa[21] => Medipix_sopc_burst_8_downstream_readdata[21].DATAIN
igor_mac_control_port_readdata_from_sa[22] => Medipix_sopc_burst_8_downstream_readdata[22].DATAIN
igor_mac_control_port_readdata_from_sa[23] => Medipix_sopc_burst_8_downstream_readdata[23].DATAIN
igor_mac_control_port_readdata_from_sa[24] => Medipix_sopc_burst_8_downstream_readdata[24].DATAIN
igor_mac_control_port_readdata_from_sa[25] => Medipix_sopc_burst_8_downstream_readdata[25].DATAIN
igor_mac_control_port_readdata_from_sa[26] => Medipix_sopc_burst_8_downstream_readdata[26].DATAIN
igor_mac_control_port_readdata_from_sa[27] => Medipix_sopc_burst_8_downstream_readdata[27].DATAIN
igor_mac_control_port_readdata_from_sa[28] => Medipix_sopc_burst_8_downstream_readdata[28].DATAIN
igor_mac_control_port_readdata_from_sa[29] => Medipix_sopc_burst_8_downstream_readdata[29].DATAIN
igor_mac_control_port_readdata_from_sa[30] => Medipix_sopc_burst_8_downstream_readdata[30].DATAIN
igor_mac_control_port_readdata_from_sa[31] => Medipix_sopc_burst_8_downstream_readdata[31].DATAIN
igor_mac_control_port_waitrequest_n_from_sa => r_1.IN1
reset_n => Medipix_sopc_burst_8_downstream_reset_n.DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[0] <= Medipix_sopc_burst_8_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[1] <= Medipix_sopc_burst_8_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[2] <= Medipix_sopc_burst_8_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[3] <= Medipix_sopc_burst_8_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[4] <= Medipix_sopc_burst_8_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[5] <= Medipix_sopc_burst_8_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[6] <= Medipix_sopc_burst_8_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[7] <= Medipix_sopc_burst_8_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[8] <= Medipix_sopc_burst_8_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[9] <= Medipix_sopc_burst_8_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[10] <= Medipix_sopc_burst_8_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_address_to_slave[11] <= Medipix_sopc_burst_8_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_latency_counter <= <GND>
Medipix_sopc_burst_8_downstream_readdata[0] <= igor_mac_control_port_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[1] <= igor_mac_control_port_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[2] <= igor_mac_control_port_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[3] <= igor_mac_control_port_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[4] <= igor_mac_control_port_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[5] <= igor_mac_control_port_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[6] <= igor_mac_control_port_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[7] <= igor_mac_control_port_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[8] <= igor_mac_control_port_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[9] <= igor_mac_control_port_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[10] <= igor_mac_control_port_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[11] <= igor_mac_control_port_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[12] <= igor_mac_control_port_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[13] <= igor_mac_control_port_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[14] <= igor_mac_control_port_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[15] <= igor_mac_control_port_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[16] <= igor_mac_control_port_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[17] <= igor_mac_control_port_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[18] <= igor_mac_control_port_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[19] <= igor_mac_control_port_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[20] <= igor_mac_control_port_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[21] <= igor_mac_control_port_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[22] <= igor_mac_control_port_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[23] <= igor_mac_control_port_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[24] <= igor_mac_control_port_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[25] <= igor_mac_control_port_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[26] <= igor_mac_control_port_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[27] <= igor_mac_control_port_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[28] <= igor_mac_control_port_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[29] <= igor_mac_control_port_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[30] <= igor_mac_control_port_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdata[31] <= igor_mac_control_port_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_readdatavalid <= Medipix_sopc_burst_8_downstream_read_data_valid_igor_mac_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_8:the_Medipix_sopc_burst_8
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream
Medipix_sopc_burst_9_upstream_readdata[0] => Medipix_sopc_burst_9_upstream_readdata_from_sa[0].DATAIN
Medipix_sopc_burst_9_upstream_readdata[1] => Medipix_sopc_burst_9_upstream_readdata_from_sa[1].DATAIN
Medipix_sopc_burst_9_upstream_readdata[2] => Medipix_sopc_burst_9_upstream_readdata_from_sa[2].DATAIN
Medipix_sopc_burst_9_upstream_readdata[3] => Medipix_sopc_burst_9_upstream_readdata_from_sa[3].DATAIN
Medipix_sopc_burst_9_upstream_readdata[4] => Medipix_sopc_burst_9_upstream_readdata_from_sa[4].DATAIN
Medipix_sopc_burst_9_upstream_readdata[5] => Medipix_sopc_burst_9_upstream_readdata_from_sa[5].DATAIN
Medipix_sopc_burst_9_upstream_readdata[6] => Medipix_sopc_burst_9_upstream_readdata_from_sa[6].DATAIN
Medipix_sopc_burst_9_upstream_readdata[7] => Medipix_sopc_burst_9_upstream_readdata_from_sa[7].DATAIN
Medipix_sopc_burst_9_upstream_readdata[8] => Medipix_sopc_burst_9_upstream_readdata_from_sa[8].DATAIN
Medipix_sopc_burst_9_upstream_readdata[9] => Medipix_sopc_burst_9_upstream_readdata_from_sa[9].DATAIN
Medipix_sopc_burst_9_upstream_readdata[10] => Medipix_sopc_burst_9_upstream_readdata_from_sa[10].DATAIN
Medipix_sopc_burst_9_upstream_readdata[11] => Medipix_sopc_burst_9_upstream_readdata_from_sa[11].DATAIN
Medipix_sopc_burst_9_upstream_readdata[12] => Medipix_sopc_burst_9_upstream_readdata_from_sa[12].DATAIN
Medipix_sopc_burst_9_upstream_readdata[13] => Medipix_sopc_burst_9_upstream_readdata_from_sa[13].DATAIN
Medipix_sopc_burst_9_upstream_readdata[14] => Medipix_sopc_burst_9_upstream_readdata_from_sa[14].DATAIN
Medipix_sopc_burst_9_upstream_readdata[15] => Medipix_sopc_burst_9_upstream_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_9_upstream_readdata[16] => Medipix_sopc_burst_9_upstream_readdata_from_sa[16].DATAIN
Medipix_sopc_burst_9_upstream_readdata[17] => Medipix_sopc_burst_9_upstream_readdata_from_sa[17].DATAIN
Medipix_sopc_burst_9_upstream_readdata[18] => Medipix_sopc_burst_9_upstream_readdata_from_sa[18].DATAIN
Medipix_sopc_burst_9_upstream_readdata[19] => Medipix_sopc_burst_9_upstream_readdata_from_sa[19].DATAIN
Medipix_sopc_burst_9_upstream_readdata[20] => Medipix_sopc_burst_9_upstream_readdata_from_sa[20].DATAIN
Medipix_sopc_burst_9_upstream_readdata[21] => Medipix_sopc_burst_9_upstream_readdata_from_sa[21].DATAIN
Medipix_sopc_burst_9_upstream_readdata[22] => Medipix_sopc_burst_9_upstream_readdata_from_sa[22].DATAIN
Medipix_sopc_burst_9_upstream_readdata[23] => Medipix_sopc_burst_9_upstream_readdata_from_sa[23].DATAIN
Medipix_sopc_burst_9_upstream_readdata[24] => Medipix_sopc_burst_9_upstream_readdata_from_sa[24].DATAIN
Medipix_sopc_burst_9_upstream_readdata[25] => Medipix_sopc_burst_9_upstream_readdata_from_sa[25].DATAIN
Medipix_sopc_burst_9_upstream_readdata[26] => Medipix_sopc_burst_9_upstream_readdata_from_sa[26].DATAIN
Medipix_sopc_burst_9_upstream_readdata[27] => Medipix_sopc_burst_9_upstream_readdata_from_sa[27].DATAIN
Medipix_sopc_burst_9_upstream_readdata[28] => Medipix_sopc_burst_9_upstream_readdata_from_sa[28].DATAIN
Medipix_sopc_burst_9_upstream_readdata[29] => Medipix_sopc_burst_9_upstream_readdata_from_sa[29].DATAIN
Medipix_sopc_burst_9_upstream_readdata[30] => Medipix_sopc_burst_9_upstream_readdata_from_sa[30].DATAIN
Medipix_sopc_burst_9_upstream_readdata[31] => Medipix_sopc_burst_9_upstream_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_9_upstream_readdatavalid => always3.IN1
Medipix_sopc_burst_9_upstream_readdatavalid => Medipix_sopc_burst_9_upstream_this_cycle_is_the_last_burst.IN1
Medipix_sopc_burst_9_upstream_readdatavalid => cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream.DATAIN
Medipix_sopc_burst_9_upstream_waitrequest => Medipix_sopc_burst_9_upstream_waits_for_read.IN1
Medipix_sopc_burst_9_upstream_waitrequest => Medipix_sopc_burst_9_upstream_waits_for_write.IN1
Medipix_sopc_burst_9_upstream_waitrequest => Medipix_sopc_burst_9_upstream_waitrequest_from_sa.DATAIN
clk => clk.IN2
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_9_upstream_address[0].DATAIN
cpu_linux_data_master_address_to_slave[0] => Medipix_sopc_burst_9_upstream_byteaddress[0].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_9_upstream_address[1].DATAIN
cpu_linux_data_master_address_to_slave[1] => Medipix_sopc_burst_9_upstream_byteaddress[1].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_9_upstream_address[2].DATAIN
cpu_linux_data_master_address_to_slave[2] => Medipix_sopc_burst_9_upstream_byteaddress[2].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_9_upstream_address[3].DATAIN
cpu_linux_data_master_address_to_slave[3] => Medipix_sopc_burst_9_upstream_byteaddress[3].DATAIN
cpu_linux_data_master_address_to_slave[4] => Medipix_sopc_burst_9_upstream_byteaddress[4].DATAIN
cpu_linux_data_master_address_to_slave[4] => Equal0.IN23
cpu_linux_data_master_address_to_slave[5] => Medipix_sopc_burst_9_upstream_byteaddress[5].DATAIN
cpu_linux_data_master_address_to_slave[5] => Equal0.IN22
cpu_linux_data_master_address_to_slave[6] => Equal0.IN21
cpu_linux_data_master_address_to_slave[7] => Equal0.IN20
cpu_linux_data_master_address_to_slave[8] => Equal0.IN19
cpu_linux_data_master_address_to_slave[9] => Equal0.IN18
cpu_linux_data_master_address_to_slave[10] => Equal0.IN17
cpu_linux_data_master_address_to_slave[11] => Equal0.IN16
cpu_linux_data_master_address_to_slave[12] => Equal0.IN15
cpu_linux_data_master_address_to_slave[13] => Equal0.IN14
cpu_linux_data_master_address_to_slave[14] => Equal0.IN13
cpu_linux_data_master_address_to_slave[15] => Equal0.IN12
cpu_linux_data_master_address_to_slave[16] => Equal0.IN11
cpu_linux_data_master_address_to_slave[17] => Equal0.IN10
cpu_linux_data_master_address_to_slave[18] => Equal0.IN9
cpu_linux_data_master_address_to_slave[19] => Equal0.IN8
cpu_linux_data_master_address_to_slave[20] => Equal0.IN7
cpu_linux_data_master_address_to_slave[21] => Equal0.IN6
cpu_linux_data_master_address_to_slave[22] => Equal0.IN5
cpu_linux_data_master_address_to_slave[23] => Equal0.IN4
cpu_linux_data_master_address_to_slave[24] => Equal0.IN3
cpu_linux_data_master_address_to_slave[25] => Equal0.IN2
cpu_linux_data_master_address_to_slave[26] => Equal0.IN1
cpu_linux_data_master_address_to_slave[27] => Equal0.IN0
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_9_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[0] => Medipix_sopc_burst_9_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_9_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[1] => Medipix_sopc_burst_9_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_9_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[2] => Medipix_sopc_burst_9_upstream_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_9_upstream_selected_burstcount.DATAB
cpu_linux_data_master_burstcount[3] => Medipix_sopc_burst_9_upstream_burstcount.DATAB
cpu_linux_data_master_byteenable[0] => Medipix_sopc_burst_9_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[1] => Medipix_sopc_burst_9_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[2] => Medipix_sopc_burst_9_upstream_byteenable.DATAB
cpu_linux_data_master_byteenable[3] => Medipix_sopc_burst_9_upstream_byteenable.DATAB
cpu_linux_data_master_debugaccess => Medipix_sopc_burst_9_upstream_debugaccess.DATAB
cpu_linux_data_master_latency_counter => LessThan0.IN2
cpu_linux_data_master_latency_counter => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read => cpu_linux_data_master_requests_Medipix_sopc_burst_9_upstream.IN0
cpu_linux_data_master_read => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read => Medipix_sopc_burst_9_upstream_read.IN0
cpu_linux_data_master_read => Medipix_sopc_burst_9_upstream_in_a_read_cycle.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_write => cpu_linux_data_master_requests_Medipix_sopc_burst_9_upstream.IN1
cpu_linux_data_master_write => Medipix_sopc_burst_9_upstream_write.IN0
cpu_linux_data_master_write => Medipix_sopc_burst_9_upstream_in_a_write_cycle.IN0
cpu_linux_data_master_writedata[0] => Medipix_sopc_burst_9_upstream_writedata[0].DATAIN
cpu_linux_data_master_writedata[1] => Medipix_sopc_burst_9_upstream_writedata[1].DATAIN
cpu_linux_data_master_writedata[2] => Medipix_sopc_burst_9_upstream_writedata[2].DATAIN
cpu_linux_data_master_writedata[3] => Medipix_sopc_burst_9_upstream_writedata[3].DATAIN
cpu_linux_data_master_writedata[4] => Medipix_sopc_burst_9_upstream_writedata[4].DATAIN
cpu_linux_data_master_writedata[5] => Medipix_sopc_burst_9_upstream_writedata[5].DATAIN
cpu_linux_data_master_writedata[6] => Medipix_sopc_burst_9_upstream_writedata[6].DATAIN
cpu_linux_data_master_writedata[7] => Medipix_sopc_burst_9_upstream_writedata[7].DATAIN
cpu_linux_data_master_writedata[8] => Medipix_sopc_burst_9_upstream_writedata[8].DATAIN
cpu_linux_data_master_writedata[9] => Medipix_sopc_burst_9_upstream_writedata[9].DATAIN
cpu_linux_data_master_writedata[10] => Medipix_sopc_burst_9_upstream_writedata[10].DATAIN
cpu_linux_data_master_writedata[11] => Medipix_sopc_burst_9_upstream_writedata[11].DATAIN
cpu_linux_data_master_writedata[12] => Medipix_sopc_burst_9_upstream_writedata[12].DATAIN
cpu_linux_data_master_writedata[13] => Medipix_sopc_burst_9_upstream_writedata[13].DATAIN
cpu_linux_data_master_writedata[14] => Medipix_sopc_burst_9_upstream_writedata[14].DATAIN
cpu_linux_data_master_writedata[15] => Medipix_sopc_burst_9_upstream_writedata[15].DATAIN
cpu_linux_data_master_writedata[16] => Medipix_sopc_burst_9_upstream_writedata[16].DATAIN
cpu_linux_data_master_writedata[17] => Medipix_sopc_burst_9_upstream_writedata[17].DATAIN
cpu_linux_data_master_writedata[18] => Medipix_sopc_burst_9_upstream_writedata[18].DATAIN
cpu_linux_data_master_writedata[19] => Medipix_sopc_burst_9_upstream_writedata[19].DATAIN
cpu_linux_data_master_writedata[20] => Medipix_sopc_burst_9_upstream_writedata[20].DATAIN
cpu_linux_data_master_writedata[21] => Medipix_sopc_burst_9_upstream_writedata[21].DATAIN
cpu_linux_data_master_writedata[22] => Medipix_sopc_burst_9_upstream_writedata[22].DATAIN
cpu_linux_data_master_writedata[23] => Medipix_sopc_burst_9_upstream_writedata[23].DATAIN
cpu_linux_data_master_writedata[24] => Medipix_sopc_burst_9_upstream_writedata[24].DATAIN
cpu_linux_data_master_writedata[25] => Medipix_sopc_burst_9_upstream_writedata[25].DATAIN
cpu_linux_data_master_writedata[26] => Medipix_sopc_burst_9_upstream_writedata[26].DATAIN
cpu_linux_data_master_writedata[27] => Medipix_sopc_burst_9_upstream_writedata[27].DATAIN
cpu_linux_data_master_writedata[28] => Medipix_sopc_burst_9_upstream_writedata[28].DATAIN
cpu_linux_data_master_writedata[29] => Medipix_sopc_burst_9_upstream_writedata[29].DATAIN
cpu_linux_data_master_writedata[30] => Medipix_sopc_burst_9_upstream_writedata[30].DATAIN
cpu_linux_data_master_writedata[31] => Medipix_sopc_burst_9_upstream_writedata[31].DATAIN
reset_n => reset_n.IN2
Medipix_sopc_burst_9_upstream_address[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_address[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_address[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_address[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_burstcount[0] <= Medipix_sopc_burst_9_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_burstcount[1] <= Medipix_sopc_burst_9_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_burstcount[2] <= Medipix_sopc_burst_9_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_burstcount[3] <= Medipix_sopc_burst_9_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteaddress[0] <= cpu_linux_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteaddress[1] <= cpu_linux_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteaddress[2] <= cpu_linux_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteaddress[3] <= cpu_linux_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteaddress[4] <= cpu_linux_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteaddress[5] <= cpu_linux_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteenable[0] <= Medipix_sopc_burst_9_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteenable[1] <= Medipix_sopc_burst_9_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteenable[2] <= Medipix_sopc_burst_9_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_byteenable[3] <= Medipix_sopc_burst_9_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_debugaccess <= Medipix_sopc_burst_9_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_read <= Medipix_sopc_burst_9_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[0] <= Medipix_sopc_burst_9_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[1] <= Medipix_sopc_burst_9_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[2] <= Medipix_sopc_burst_9_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[3] <= Medipix_sopc_burst_9_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[4] <= Medipix_sopc_burst_9_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[5] <= Medipix_sopc_burst_9_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[6] <= Medipix_sopc_burst_9_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[7] <= Medipix_sopc_burst_9_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[8] <= Medipix_sopc_burst_9_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[9] <= Medipix_sopc_burst_9_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[10] <= Medipix_sopc_burst_9_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[11] <= Medipix_sopc_burst_9_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[12] <= Medipix_sopc_burst_9_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[13] <= Medipix_sopc_burst_9_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[14] <= Medipix_sopc_burst_9_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[15] <= Medipix_sopc_burst_9_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[16] <= Medipix_sopc_burst_9_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[17] <= Medipix_sopc_burst_9_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[18] <= Medipix_sopc_burst_9_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[19] <= Medipix_sopc_burst_9_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[20] <= Medipix_sopc_burst_9_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[21] <= Medipix_sopc_burst_9_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[22] <= Medipix_sopc_burst_9_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[23] <= Medipix_sopc_burst_9_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[24] <= Medipix_sopc_burst_9_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[25] <= Medipix_sopc_burst_9_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[26] <= Medipix_sopc_burst_9_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[27] <= Medipix_sopc_burst_9_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[28] <= Medipix_sopc_burst_9_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[29] <= Medipix_sopc_burst_9_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[30] <= Medipix_sopc_burst_9_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_readdata_from_sa[31] <= Medipix_sopc_burst_9_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_waitrequest_from_sa <= Medipix_sopc_burst_9_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_write <= Medipix_sopc_burst_9_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[0] <= cpu_linux_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[1] <= cpu_linux_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[2] <= cpu_linux_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[3] <= cpu_linux_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[4] <= cpu_linux_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[5] <= cpu_linux_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[6] <= cpu_linux_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[7] <= cpu_linux_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[8] <= cpu_linux_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[9] <= cpu_linux_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[10] <= cpu_linux_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[11] <= cpu_linux_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[12] <= cpu_linux_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[13] <= cpu_linux_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[14] <= cpu_linux_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[15] <= cpu_linux_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[16] <= cpu_linux_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[17] <= cpu_linux_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[18] <= cpu_linux_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[19] <= cpu_linux_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[20] <= cpu_linux_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[21] <= cpu_linux_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[22] <= cpu_linux_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[23] <= cpu_linux_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[24] <= cpu_linux_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[25] <= cpu_linux_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[26] <= cpu_linux_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[27] <= cpu_linux_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[28] <= cpu_linux_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[29] <= cpu_linux_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[30] <= cpu_linux_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_upstream_writedata[31] <= cpu_linux_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_granted_Medipix_sopc_burst_9_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_9_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream <= cpu_linux_data_master_granted_Medipix_sopc_burst_9_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream <= Medipix_sopc_burst_9_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register <= rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream.fifo_contains_ones_n
cpu_linux_data_master_requests_Medipix_sopc_burst_9_upstream <= cpu_linux_data_master_requests_Medipix_sopc_burst_9_upstream.DB_MAX_OUTPUT_PORT_TYPE
d1_Medipix_sopc_burst_9_upstream_end_xfer <= d1_Medipix_sopc_burst_9_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|burstcount_fifo_for_Medipix_sopc_burst_9_upstream_module:burstcount_fifo_for_Medipix_sopc_burst_9_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_upstream_arbitrator:the_Medipix_sopc_burst_9_upstream|rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream_module:rdv_fifo_for_cpu_linux_data_master_to_Medipix_sopc_burst_9_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9_downstream_arbitrator:the_Medipix_sopc_burst_9_downstream
Medipix_sopc_burst_9_downstream_address[0] => Medipix_sopc_burst_9_downstream_address_to_slave[0].DATAIN
Medipix_sopc_burst_9_downstream_address[1] => Medipix_sopc_burst_9_downstream_address_to_slave[1].DATAIN
Medipix_sopc_burst_9_downstream_address[2] => Medipix_sopc_burst_9_downstream_address_to_slave[2].DATAIN
Medipix_sopc_burst_9_downstream_address[3] => Medipix_sopc_burst_9_downstream_address_to_slave[3].DATAIN
Medipix_sopc_burst_9_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_byteenable[0] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_byteenable[1] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_byteenable[2] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_byteenable[3] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_granted_tx_table_avalon_slave_0 => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0 => r_1.IN0
Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0 => r_1.IN0
Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0 => r_1.IN0
Medipix_sopc_burst_9_downstream_read => r_1.IN0
Medipix_sopc_burst_9_downstream_read => r_1.IN1
Medipix_sopc_burst_9_downstream_read_data_valid_tx_table_avalon_slave_0 => Medipix_sopc_burst_9_downstream_readdatavalid.DATAIN
Medipix_sopc_burst_9_downstream_requests_tx_table_avalon_slave_0 => r_1.IN1
Medipix_sopc_burst_9_downstream_write => r_1.IN1
Medipix_sopc_burst_9_downstream_write => r_1.IN1
Medipix_sopc_burst_9_downstream_writedata[0] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[1] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[2] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[3] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[4] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[5] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[6] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[7] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[8] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[9] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[10] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[11] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[12] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[13] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[14] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[15] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[16] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[17] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[18] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[19] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[20] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[21] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[22] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[23] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[24] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[25] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[26] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[27] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[28] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[29] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[30] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_writedata[31] => ~NO_FANOUT~
clk => ~NO_FANOUT~
d1_tx_table_avalon_slave_0_end_xfer => r_1.IN1
reset_n => Medipix_sopc_burst_9_downstream_reset_n.DATAIN
tx_table_avalon_slave_0_readdata_from_sa[0] => Medipix_sopc_burst_9_downstream_readdata[0].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[1] => Medipix_sopc_burst_9_downstream_readdata[1].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[2] => Medipix_sopc_burst_9_downstream_readdata[2].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[3] => Medipix_sopc_burst_9_downstream_readdata[3].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[4] => Medipix_sopc_burst_9_downstream_readdata[4].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[5] => Medipix_sopc_burst_9_downstream_readdata[5].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[6] => Medipix_sopc_burst_9_downstream_readdata[6].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[7] => Medipix_sopc_burst_9_downstream_readdata[7].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[8] => Medipix_sopc_burst_9_downstream_readdata[8].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[9] => Medipix_sopc_burst_9_downstream_readdata[9].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[10] => Medipix_sopc_burst_9_downstream_readdata[10].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[11] => Medipix_sopc_burst_9_downstream_readdata[11].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[12] => Medipix_sopc_burst_9_downstream_readdata[12].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[13] => Medipix_sopc_burst_9_downstream_readdata[13].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[14] => Medipix_sopc_burst_9_downstream_readdata[14].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[15] => Medipix_sopc_burst_9_downstream_readdata[15].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[16] => Medipix_sopc_burst_9_downstream_readdata[16].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[17] => Medipix_sopc_burst_9_downstream_readdata[17].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[18] => Medipix_sopc_burst_9_downstream_readdata[18].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[19] => Medipix_sopc_burst_9_downstream_readdata[19].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[20] => Medipix_sopc_burst_9_downstream_readdata[20].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[21] => Medipix_sopc_burst_9_downstream_readdata[21].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[22] => Medipix_sopc_burst_9_downstream_readdata[22].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[23] => Medipix_sopc_burst_9_downstream_readdata[23].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[24] => Medipix_sopc_burst_9_downstream_readdata[24].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[25] => Medipix_sopc_burst_9_downstream_readdata[25].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[26] => Medipix_sopc_burst_9_downstream_readdata[26].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[27] => Medipix_sopc_burst_9_downstream_readdata[27].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[28] => Medipix_sopc_burst_9_downstream_readdata[28].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[29] => Medipix_sopc_burst_9_downstream_readdata[29].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[30] => Medipix_sopc_burst_9_downstream_readdata[30].DATAIN
tx_table_avalon_slave_0_readdata_from_sa[31] => Medipix_sopc_burst_9_downstream_readdata[31].DATAIN
Medipix_sopc_burst_9_downstream_address_to_slave[0] <= Medipix_sopc_burst_9_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_address_to_slave[1] <= Medipix_sopc_burst_9_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_address_to_slave[2] <= Medipix_sopc_burst_9_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_address_to_slave[3] <= Medipix_sopc_burst_9_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_latency_counter <= <GND>
Medipix_sopc_burst_9_downstream_readdata[0] <= tx_table_avalon_slave_0_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[1] <= tx_table_avalon_slave_0_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[2] <= tx_table_avalon_slave_0_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[3] <= tx_table_avalon_slave_0_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[4] <= tx_table_avalon_slave_0_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[5] <= tx_table_avalon_slave_0_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[6] <= tx_table_avalon_slave_0_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[7] <= tx_table_avalon_slave_0_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[8] <= tx_table_avalon_slave_0_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[9] <= tx_table_avalon_slave_0_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[10] <= tx_table_avalon_slave_0_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[11] <= tx_table_avalon_slave_0_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[12] <= tx_table_avalon_slave_0_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[13] <= tx_table_avalon_slave_0_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[14] <= tx_table_avalon_slave_0_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[15] <= tx_table_avalon_slave_0_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[16] <= tx_table_avalon_slave_0_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[17] <= tx_table_avalon_slave_0_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[18] <= tx_table_avalon_slave_0_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[19] <= tx_table_avalon_slave_0_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[20] <= tx_table_avalon_slave_0_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[21] <= tx_table_avalon_slave_0_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[22] <= tx_table_avalon_slave_0_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[23] <= tx_table_avalon_slave_0_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[24] <= tx_table_avalon_slave_0_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[25] <= tx_table_avalon_slave_0_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[26] <= tx_table_avalon_slave_0_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[27] <= tx_table_avalon_slave_0_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[28] <= tx_table_avalon_slave_0_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[29] <= tx_table_avalon_slave_0_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[30] <= tx_table_avalon_slave_0_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdata[31] <= tx_table_avalon_slave_0_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_readdatavalid <= Medipix_sopc_burst_9_downstream_read_data_valid_tx_table_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_burst_9:the_Medipix_sopc_burst_9
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1
Medipix_sopc_burst_4_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_address_to_slave[2] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[3] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[4] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[5] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[6] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[7] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[8] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[9] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[10] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[11] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[12] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[13] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[14] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[15] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[16] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[17] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[18] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[19] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[20] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[21] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[22] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[23] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[24] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[25] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_address_to_slave[26] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values[0].DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values[1].DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values[2].DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_4_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values[3].DATAB
Medipix_sopc_burst_4_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_byteenable[0] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_4_downstream_byteenable[1] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_4_downstream_byteenable[2] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_4_downstream_byteenable[3] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_4_downstream_latency_counter => LessThan0.IN2
Medipix_sopc_burst_4_downstream_latency_counter => Medipix_sopc_burst_4_downstream_qualified_request_clock_crossing_s1.IN1
Medipix_sopc_burst_4_downstream_nativeaddress[0] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[1] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[2] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[3] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[4] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[5] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[6] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[7] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[8] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[9] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[10] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[11] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[12] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[13] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[14] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[15] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[16] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[17] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[18] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[19] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[20] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[21] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[22] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[23] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[24] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_4_downstream_nativeaddress[25] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_nativeaddress[26] => ~NO_FANOUT~
Medipix_sopc_burst_4_downstream_read => Medipix_sopc_burst_4_downstream_requests_clock_crossing_s1.IN0
Medipix_sopc_burst_4_downstream_read => Medipix_sopc_burst_4_downstream_qualified_request_clock_crossing_s1.IN1
Medipix_sopc_burst_4_downstream_read => clock_crossing_s1_read.IN0
Medipix_sopc_burst_4_downstream_write => Medipix_sopc_burst_4_downstream_requests_clock_crossing_s1.IN1
Medipix_sopc_burst_4_downstream_write => clock_crossing_s1_write.IN0
Medipix_sopc_burst_4_downstream_writedata[0] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[1] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[2] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[3] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[4] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[5] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[6] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[7] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[8] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[9] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[10] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[11] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[12] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[13] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[14] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[15] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[16] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[17] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[18] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[19] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[20] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[21] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[22] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[23] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[24] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[25] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[26] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[27] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[28] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[29] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[30] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_4_downstream_writedata[31] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_address_to_slave[2] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[3] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[4] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[5] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[6] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[7] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[8] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[9] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[10] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[11] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[12] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[13] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[14] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[15] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[16] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[17] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[18] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[19] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[20] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[21] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[22] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[23] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[24] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[25] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_address_to_slave[26] => clock_crossing_s1_address.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[0] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[1] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[2] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_arbitrationshare[3] => clock_crossing_s1_arb_share_set_values.DATAB
Medipix_sopc_burst_5_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_byteenable[0] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_5_downstream_byteenable[1] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_5_downstream_byteenable[2] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_5_downstream_byteenable[3] => clock_crossing_s1_byteenable.DATAB
Medipix_sopc_burst_5_downstream_latency_counter => LessThan1.IN2
Medipix_sopc_burst_5_downstream_latency_counter => Medipix_sopc_burst_5_downstream_qualified_request_clock_crossing_s1.IN1
Medipix_sopc_burst_5_downstream_nativeaddress[0] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[1] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[2] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[3] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[4] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[5] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[6] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[7] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[8] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[9] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[10] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[11] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[12] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[13] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[14] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[15] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[16] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[17] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[18] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[19] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[20] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[21] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[22] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[23] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[24] => clock_crossing_s1_nativeaddress.DATAB
Medipix_sopc_burst_5_downstream_nativeaddress[25] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_nativeaddress[26] => ~NO_FANOUT~
Medipix_sopc_burst_5_downstream_read => Medipix_sopc_burst_5_downstream_requests_clock_crossing_s1.IN0
Medipix_sopc_burst_5_downstream_read => Medipix_sopc_burst_5_downstream_qualified_request_clock_crossing_s1.IN1
Medipix_sopc_burst_5_downstream_read => clock_crossing_s1_read.IN0
Medipix_sopc_burst_5_downstream_write => Medipix_sopc_burst_5_downstream_requests_clock_crossing_s1.IN1
Medipix_sopc_burst_5_downstream_write => clock_crossing_s1_write.IN0
Medipix_sopc_burst_5_downstream_writedata[0] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[1] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[2] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[3] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[4] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[5] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[6] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[7] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[8] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[9] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[10] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[11] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[12] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[13] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[14] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[15] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[16] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[17] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[18] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[19] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[20] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[21] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[22] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[23] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[24] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[25] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[26] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[27] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[28] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[29] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[30] => clock_crossing_s1_writedata.DATAB
Medipix_sopc_burst_5_downstream_writedata[31] => clock_crossing_s1_writedata.DATAB
clk => clk.IN3
clock_crossing_s1_endofpacket => clock_crossing_s1_endofpacket_from_sa.DATAIN
clock_crossing_s1_readdata[0] => clock_crossing_s1_readdata_from_sa[0].DATAIN
clock_crossing_s1_readdata[1] => clock_crossing_s1_readdata_from_sa[1].DATAIN
clock_crossing_s1_readdata[2] => clock_crossing_s1_readdata_from_sa[2].DATAIN
clock_crossing_s1_readdata[3] => clock_crossing_s1_readdata_from_sa[3].DATAIN
clock_crossing_s1_readdata[4] => clock_crossing_s1_readdata_from_sa[4].DATAIN
clock_crossing_s1_readdata[5] => clock_crossing_s1_readdata_from_sa[5].DATAIN
clock_crossing_s1_readdata[6] => clock_crossing_s1_readdata_from_sa[6].DATAIN
clock_crossing_s1_readdata[7] => clock_crossing_s1_readdata_from_sa[7].DATAIN
clock_crossing_s1_readdata[8] => clock_crossing_s1_readdata_from_sa[8].DATAIN
clock_crossing_s1_readdata[9] => clock_crossing_s1_readdata_from_sa[9].DATAIN
clock_crossing_s1_readdata[10] => clock_crossing_s1_readdata_from_sa[10].DATAIN
clock_crossing_s1_readdata[11] => clock_crossing_s1_readdata_from_sa[11].DATAIN
clock_crossing_s1_readdata[12] => clock_crossing_s1_readdata_from_sa[12].DATAIN
clock_crossing_s1_readdata[13] => clock_crossing_s1_readdata_from_sa[13].DATAIN
clock_crossing_s1_readdata[14] => clock_crossing_s1_readdata_from_sa[14].DATAIN
clock_crossing_s1_readdata[15] => clock_crossing_s1_readdata_from_sa[15].DATAIN
clock_crossing_s1_readdata[16] => clock_crossing_s1_readdata_from_sa[16].DATAIN
clock_crossing_s1_readdata[17] => clock_crossing_s1_readdata_from_sa[17].DATAIN
clock_crossing_s1_readdata[18] => clock_crossing_s1_readdata_from_sa[18].DATAIN
clock_crossing_s1_readdata[19] => clock_crossing_s1_readdata_from_sa[19].DATAIN
clock_crossing_s1_readdata[20] => clock_crossing_s1_readdata_from_sa[20].DATAIN
clock_crossing_s1_readdata[21] => clock_crossing_s1_readdata_from_sa[21].DATAIN
clock_crossing_s1_readdata[22] => clock_crossing_s1_readdata_from_sa[22].DATAIN
clock_crossing_s1_readdata[23] => clock_crossing_s1_readdata_from_sa[23].DATAIN
clock_crossing_s1_readdata[24] => clock_crossing_s1_readdata_from_sa[24].DATAIN
clock_crossing_s1_readdata[25] => clock_crossing_s1_readdata_from_sa[25].DATAIN
clock_crossing_s1_readdata[26] => clock_crossing_s1_readdata_from_sa[26].DATAIN
clock_crossing_s1_readdata[27] => clock_crossing_s1_readdata_from_sa[27].DATAIN
clock_crossing_s1_readdata[28] => clock_crossing_s1_readdata_from_sa[28].DATAIN
clock_crossing_s1_readdata[29] => clock_crossing_s1_readdata_from_sa[29].DATAIN
clock_crossing_s1_readdata[30] => clock_crossing_s1_readdata_from_sa[30].DATAIN
clock_crossing_s1_readdata[31] => clock_crossing_s1_readdata_from_sa[31].DATAIN
clock_crossing_s1_readdatavalid => clock_crossing_s1_move_on_to_next_transaction.IN3
clock_crossing_s1_waitrequest => clock_crossing_s1_waits_for_read.IN1
clock_crossing_s1_waitrequest => clock_crossing_s1_waits_for_write.IN1
clock_crossing_s1_waitrequest => clock_crossing_s1_waitrequest_from_sa.DATAIN
igor_mac_rx_master_address_to_slave[0] => ~NO_FANOUT~
igor_mac_rx_master_address_to_slave[1] => ~NO_FANOUT~
igor_mac_rx_master_address_to_slave[2] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[3] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[4] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[5] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[6] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[7] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[8] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[9] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[10] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[11] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[12] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[13] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[14] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[15] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[16] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[17] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[18] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[19] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[20] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[21] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[22] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[23] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[24] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[25] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[26] => clock_crossing_s1_address.DATAB
igor_mac_rx_master_address_to_slave[27] => Equal0.IN4
igor_mac_rx_master_address_to_slave[28] => Equal0.IN3
igor_mac_rx_master_address_to_slave[29] => Equal0.IN2
igor_mac_rx_master_address_to_slave[30] => Equal0.IN1
igor_mac_rx_master_address_to_slave[31] => Equal0.IN0
igor_mac_rx_master_byteenable[0] => clock_crossing_s1_byteenable.DATAB
igor_mac_rx_master_byteenable[1] => clock_crossing_s1_byteenable.DATAB
igor_mac_rx_master_byteenable[2] => clock_crossing_s1_byteenable.DATAB
igor_mac_rx_master_byteenable[3] => clock_crossing_s1_byteenable.DATAB
igor_mac_rx_master_write => igor_mac_rx_master_requests_clock_crossing_s1.IN1
igor_mac_rx_master_write => igor_mac_rx_master_requests_clock_crossing_s1.IN1
igor_mac_rx_master_write => clock_crossing_s1_write.IN1
igor_mac_rx_master_writedata[0] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[1] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[2] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[3] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[4] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[5] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[6] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[7] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[8] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[9] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[10] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[11] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[12] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[13] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[14] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[15] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[16] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[17] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[18] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[19] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[20] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[21] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[22] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[23] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[24] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[25] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[26] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[27] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[28] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[29] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[30] => clock_crossing_s1_writedata.DATAA
igor_mac_rx_master_writedata[31] => clock_crossing_s1_writedata.DATAA
igor_mac_tx_master_address_to_slave[0] => ~NO_FANOUT~
igor_mac_tx_master_address_to_slave[1] => ~NO_FANOUT~
igor_mac_tx_master_address_to_slave[2] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[3] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[4] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[5] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[6] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[7] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[8] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[9] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[10] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[11] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[12] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[13] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[14] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[15] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[16] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[17] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[18] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[19] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[20] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[21] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[22] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[23] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[24] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[25] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[26] => clock_crossing_s1_address.DATAA
igor_mac_tx_master_address_to_slave[27] => Equal1.IN4
igor_mac_tx_master_address_to_slave[28] => Equal1.IN3
igor_mac_tx_master_address_to_slave[29] => Equal1.IN2
igor_mac_tx_master_address_to_slave[30] => Equal1.IN1
igor_mac_tx_master_address_to_slave[31] => Equal1.IN0
igor_mac_tx_master_latency_counter => LessThan2.IN2
igor_mac_tx_master_latency_counter => igor_mac_tx_master_qualified_request_clock_crossing_s1.IN1
igor_mac_tx_master_read => igor_mac_tx_master_requests_clock_crossing_s1.IN1
igor_mac_tx_master_read => igor_mac_tx_master_requests_clock_crossing_s1.IN1
igor_mac_tx_master_read => igor_mac_tx_master_qualified_request_clock_crossing_s1.IN1
igor_mac_tx_master_read => clock_crossing_s1_read.IN0
reset_n => reset_n.IN3
Medipix_sopc_burst_4_downstream_granted_clock_crossing_s1 <= Medipix_sopc_burst_4_downstream_granted_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_qualified_request_clock_crossing_s1 <= Medipix_sopc_burst_4_downstream_qualified_request_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_read_data_valid_clock_crossing_s1 <= Medipix_sopc_burst_4_downstream_read_data_valid_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_4_downstream_read_data_valid_clock_crossing_s1_shift_register <= rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1.fifo_contains_ones_n
Medipix_sopc_burst_4_downstream_requests_clock_crossing_s1 <= Medipix_sopc_burst_4_downstream_requests_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_granted_clock_crossing_s1 <= Medipix_sopc_burst_5_downstream_granted_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_qualified_request_clock_crossing_s1 <= Medipix_sopc_burst_5_downstream_qualified_request_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_read_data_valid_clock_crossing_s1 <= Medipix_sopc_burst_5_downstream_read_data_valid_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_5_downstream_read_data_valid_clock_crossing_s1_shift_register <= rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1.fifo_contains_ones_n
Medipix_sopc_burst_5_downstream_requests_clock_crossing_s1 <= Medipix_sopc_burst_5_downstream_requests_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[0] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[1] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[2] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[3] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[4] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[5] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[6] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[7] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[8] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[9] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[10] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[11] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[12] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[13] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[14] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[15] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[16] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[17] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[18] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[19] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[20] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[21] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[22] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[23] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_address[24] <= clock_crossing_s1_address.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_byteenable[0] <= clock_crossing_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_byteenable[1] <= clock_crossing_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_byteenable[2] <= clock_crossing_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_byteenable[3] <= clock_crossing_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_endofpacket_from_sa <= clock_crossing_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[0] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[1] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[2] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[3] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[4] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[5] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[6] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[7] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[8] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[9] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[10] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[11] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[12] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[13] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[14] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[15] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[16] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[17] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[18] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[19] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[20] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[21] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[22] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[23] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_nativeaddress[24] <= clock_crossing_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_read <= clock_crossing_s1_read.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[0] <= clock_crossing_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[1] <= clock_crossing_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[2] <= clock_crossing_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[3] <= clock_crossing_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[4] <= clock_crossing_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[5] <= clock_crossing_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[6] <= clock_crossing_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[7] <= clock_crossing_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[8] <= clock_crossing_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[9] <= clock_crossing_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[10] <= clock_crossing_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[11] <= clock_crossing_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[12] <= clock_crossing_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[13] <= clock_crossing_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[14] <= clock_crossing_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[15] <= clock_crossing_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[16] <= clock_crossing_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[17] <= clock_crossing_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[18] <= clock_crossing_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[19] <= clock_crossing_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[20] <= clock_crossing_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[21] <= clock_crossing_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[22] <= clock_crossing_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[23] <= clock_crossing_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[24] <= clock_crossing_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[25] <= clock_crossing_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[26] <= clock_crossing_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[27] <= clock_crossing_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[28] <= clock_crossing_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[29] <= clock_crossing_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[30] <= clock_crossing_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_readdata_from_sa[31] <= clock_crossing_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_waitrequest_from_sa <= clock_crossing_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_write <= clock_crossing_s1_write.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[0] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[1] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[2] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[3] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[4] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[5] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[6] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[7] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[8] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[9] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[10] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[11] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[12] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[13] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[14] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[15] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[16] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[17] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[18] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[19] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[20] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[21] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[22] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[23] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[24] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[25] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[26] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[27] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[28] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[29] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[30] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_s1_writedata[31] <= clock_crossing_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
d1_clock_crossing_s1_end_xfer <= d1_clock_crossing_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_granted_clock_crossing_s1 <= clock_crossing_s1_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_qualified_request_clock_crossing_s1 <= igor_mac_rx_master_qualified_request_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_requests_clock_crossing_s1 <= igor_mac_rx_master_requests_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_granted_clock_crossing_s1 <= igor_mac_tx_master_granted_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_qualified_request_clock_crossing_s1 <= igor_mac_tx_master_qualified_request_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_read_data_valid_clock_crossing_s1 <= igor_mac_tx_master_read_data_valid_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_read_data_valid_clock_crossing_s1_shift_register <= rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1.fifo_contains_ones_n
igor_mac_tx_master_requests_clock_crossing_s1 <= igor_mac_tx_master_requests_clock_crossing_s1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_4_downstream_to_clock_crossing_s1
clear_fifo => always1.IN1
clear_fifo => full_95.OUTPUTSELECT
clear_fifo => full_94.OUTPUTSELECT
clear_fifo => full_93.OUTPUTSELECT
clear_fifo => full_92.OUTPUTSELECT
clear_fifo => full_91.OUTPUTSELECT
clear_fifo => full_90.OUTPUTSELECT
clear_fifo => full_89.OUTPUTSELECT
clear_fifo => full_88.OUTPUTSELECT
clear_fifo => full_87.OUTPUTSELECT
clear_fifo => full_86.OUTPUTSELECT
clear_fifo => full_85.OUTPUTSELECT
clear_fifo => full_84.OUTPUTSELECT
clear_fifo => full_83.OUTPUTSELECT
clear_fifo => full_82.OUTPUTSELECT
clear_fifo => full_81.OUTPUTSELECT
clear_fifo => full_80.OUTPUTSELECT
clear_fifo => full_79.OUTPUTSELECT
clear_fifo => full_78.OUTPUTSELECT
clear_fifo => full_77.OUTPUTSELECT
clear_fifo => full_76.OUTPUTSELECT
clear_fifo => full_75.OUTPUTSELECT
clear_fifo => full_74.OUTPUTSELECT
clear_fifo => full_73.OUTPUTSELECT
clear_fifo => full_72.OUTPUTSELECT
clear_fifo => full_71.OUTPUTSELECT
clear_fifo => full_70.OUTPUTSELECT
clear_fifo => full_69.OUTPUTSELECT
clear_fifo => full_68.OUTPUTSELECT
clear_fifo => full_67.OUTPUTSELECT
clear_fifo => full_66.OUTPUTSELECT
clear_fifo => full_65.OUTPUTSELECT
clear_fifo => full_64.OUTPUTSELECT
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always190.IN0
clear_fifo => always191.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p94_stage_94.IN1
clear_fifo => p93_stage_93.IN1
clear_fifo => p92_stage_92.IN1
clear_fifo => p91_stage_91.IN1
clear_fifo => p90_stage_90.IN1
clear_fifo => p89_stage_89.IN1
clear_fifo => p88_stage_88.IN1
clear_fifo => p87_stage_87.IN1
clear_fifo => p86_stage_86.IN1
clear_fifo => p85_stage_85.IN1
clear_fifo => p84_stage_84.IN1
clear_fifo => p83_stage_83.IN1
clear_fifo => p82_stage_82.IN1
clear_fifo => p81_stage_81.IN1
clear_fifo => p80_stage_80.IN1
clear_fifo => p79_stage_79.IN1
clear_fifo => p78_stage_78.IN1
clear_fifo => p77_stage_77.IN1
clear_fifo => p76_stage_76.IN1
clear_fifo => p75_stage_75.IN1
clear_fifo => p74_stage_74.IN1
clear_fifo => p73_stage_73.IN1
clear_fifo => p72_stage_72.IN1
clear_fifo => p71_stage_71.IN1
clear_fifo => p70_stage_70.IN1
clear_fifo => p69_stage_69.IN1
clear_fifo => p68_stage_68.IN1
clear_fifo => p67_stage_67.IN1
clear_fifo => p66_stage_66.IN1
clear_fifo => p65_stage_65.IN1
clear_fifo => p64_stage_64.IN1
clear_fifo => p63_stage_63.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
clk => full_64.CLK
clk => stage_64.CLK
clk => full_65.CLK
clk => stage_65.CLK
clk => full_66.CLK
clk => stage_66.CLK
clk => full_67.CLK
clk => stage_67.CLK
clk => full_68.CLK
clk => stage_68.CLK
clk => full_69.CLK
clk => stage_69.CLK
clk => full_70.CLK
clk => stage_70.CLK
clk => full_71.CLK
clk => stage_71.CLK
clk => full_72.CLK
clk => stage_72.CLK
clk => full_73.CLK
clk => stage_73.CLK
clk => full_74.CLK
clk => stage_74.CLK
clk => full_75.CLK
clk => stage_75.CLK
clk => full_76.CLK
clk => stage_76.CLK
clk => full_77.CLK
clk => stage_77.CLK
clk => full_78.CLK
clk => stage_78.CLK
clk => full_79.CLK
clk => stage_79.CLK
clk => full_80.CLK
clk => stage_80.CLK
clk => full_81.CLK
clk => stage_81.CLK
clk => full_82.CLK
clk => stage_82.CLK
clk => full_83.CLK
clk => stage_83.CLK
clk => full_84.CLK
clk => stage_84.CLK
clk => full_85.CLK
clk => stage_85.CLK
clk => full_86.CLK
clk => stage_86.CLK
clk => full_87.CLK
clk => stage_87.CLK
clk => full_88.CLK
clk => stage_88.CLK
clk => full_89.CLK
clk => stage_89.CLK
clk => full_90.CLK
clk => stage_90.CLK
clk => full_91.CLK
clk => stage_91.CLK
clk => full_92.CLK
clk => stage_92.CLK
clk => full_93.CLK
clk => stage_93.CLK
clk => full_94.CLK
clk => stage_94.CLK
clk => full_95.CLK
clk => stage_95.CLK
data_in => p94_stage_94.DATAB
data_in => p93_stage_93.DATAB
data_in => p92_stage_92.DATAB
data_in => p91_stage_91.DATAB
data_in => p90_stage_90.DATAB
data_in => p89_stage_89.DATAB
data_in => p88_stage_88.DATAB
data_in => p87_stage_87.DATAB
data_in => p86_stage_86.DATAB
data_in => p85_stage_85.DATAB
data_in => p84_stage_84.DATAB
data_in => p83_stage_83.DATAB
data_in => p82_stage_82.DATAB
data_in => p81_stage_81.DATAB
data_in => p80_stage_80.DATAB
data_in => p79_stage_79.DATAB
data_in => p78_stage_78.DATAB
data_in => p77_stage_77.DATAB
data_in => p76_stage_76.DATAB
data_in => p75_stage_75.DATAB
data_in => p74_stage_74.DATAB
data_in => p73_stage_73.DATAB
data_in => p72_stage_72.DATAB
data_in => p71_stage_71.DATAB
data_in => p70_stage_70.DATAB
data_in => p69_stage_69.DATAB
data_in => p68_stage_68.DATAB
data_in => p67_stage_67.DATAB
data_in => p66_stage_66.DATAB
data_in => p65_stage_65.DATAB
data_in => p64_stage_64.DATAB
data_in => p63_stage_63.DATAB
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_95.DATAA
read => p95_full_95.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always128.IN1
read => always130.IN1
read => always132.IN1
read => always134.IN1
read => always136.IN1
read => always138.IN1
read => always140.IN1
read => always142.IN1
read => always144.IN1
read => always146.IN1
read => always148.IN1
read => always150.IN1
read => always152.IN1
read => always154.IN1
read => always156.IN1
read => always158.IN1
read => always160.IN1
read => always162.IN1
read => always164.IN1
read => always166.IN1
read => always168.IN1
read => always170.IN1
read => always172.IN1
read => always174.IN1
read => always176.IN1
read => always178.IN1
read => always180.IN1
read => always182.IN1
read => always184.IN1
read => always186.IN1
read => always188.IN1
read => always190.IN1
read => always190.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_95.ACLR
reset_n => stage_95.ACLR
reset_n => stage_94.ACLR
reset_n => full_94.ACLR
reset_n => stage_93.ACLR
reset_n => full_93.ACLR
reset_n => stage_92.ACLR
reset_n => full_92.ACLR
reset_n => stage_91.ACLR
reset_n => full_91.ACLR
reset_n => stage_90.ACLR
reset_n => full_90.ACLR
reset_n => stage_89.ACLR
reset_n => full_89.ACLR
reset_n => stage_88.ACLR
reset_n => full_88.ACLR
reset_n => stage_87.ACLR
reset_n => full_87.ACLR
reset_n => stage_86.ACLR
reset_n => full_86.ACLR
reset_n => stage_85.ACLR
reset_n => full_85.ACLR
reset_n => stage_84.ACLR
reset_n => full_84.ACLR
reset_n => stage_83.ACLR
reset_n => full_83.ACLR
reset_n => stage_82.ACLR
reset_n => full_82.ACLR
reset_n => stage_81.ACLR
reset_n => full_81.ACLR
reset_n => stage_80.ACLR
reset_n => full_80.ACLR
reset_n => stage_79.ACLR
reset_n => full_79.ACLR
reset_n => stage_78.ACLR
reset_n => full_78.ACLR
reset_n => stage_77.ACLR
reset_n => full_77.ACLR
reset_n => stage_76.ACLR
reset_n => full_76.ACLR
reset_n => stage_75.ACLR
reset_n => full_75.ACLR
reset_n => stage_74.ACLR
reset_n => full_74.ACLR
reset_n => stage_73.ACLR
reset_n => full_73.ACLR
reset_n => stage_72.ACLR
reset_n => full_72.ACLR
reset_n => stage_71.ACLR
reset_n => full_71.ACLR
reset_n => stage_70.ACLR
reset_n => full_70.ACLR
reset_n => stage_69.ACLR
reset_n => full_69.ACLR
reset_n => stage_68.ACLR
reset_n => full_68.ACLR
reset_n => stage_67.ACLR
reset_n => full_67.ACLR
reset_n => stage_66.ACLR
reset_n => full_66.ACLR
reset_n => stage_65.ACLR
reset_n => full_65.ACLR
reset_n => stage_64.ACLR
reset_n => full_64.ACLR
reset_n => stage_63.ACLR
reset_n => full_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always128.IN1
sync_reset => always130.IN1
sync_reset => always132.IN1
sync_reset => always134.IN1
sync_reset => always136.IN1
sync_reset => always138.IN1
sync_reset => always140.IN1
sync_reset => always142.IN1
sync_reset => always144.IN1
sync_reset => always146.IN1
sync_reset => always148.IN1
sync_reset => always150.IN1
sync_reset => always152.IN1
sync_reset => always154.IN1
sync_reset => always156.IN1
sync_reset => always158.IN1
sync_reset => always160.IN1
sync_reset => always162.IN1
sync_reset => always164.IN1
sync_reset => always166.IN1
sync_reset => always168.IN1
sync_reset => always170.IN1
sync_reset => always172.IN1
sync_reset => always174.IN1
sync_reset => always176.IN1
sync_reset => always178.IN1
sync_reset => always180.IN1
sync_reset => always182.IN1
sync_reset => always184.IN1
sync_reset => always186.IN1
sync_reset => always188.IN1
sync_reset => always190.IN1
sync_reset => always190.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => always128.IN1
write => always128.IN1
write => always130.IN1
write => always130.IN1
write => always132.IN1
write => always132.IN1
write => always134.IN1
write => always134.IN1
write => always136.IN1
write => always136.IN1
write => always138.IN1
write => always138.IN1
write => always140.IN1
write => always140.IN1
write => always142.IN1
write => always142.IN1
write => always144.IN1
write => always144.IN1
write => always146.IN1
write => always146.IN1
write => always148.IN1
write => always148.IN1
write => always150.IN1
write => always150.IN1
write => always152.IN1
write => always152.IN1
write => always154.IN1
write => always154.IN1
write => always156.IN1
write => always156.IN1
write => always158.IN1
write => always158.IN1
write => always160.IN1
write => always160.IN1
write => always162.IN1
write => always162.IN1
write => always164.IN1
write => always164.IN1
write => always166.IN1
write => always166.IN1
write => always168.IN1
write => always168.IN1
write => always170.IN1
write => always170.IN1
write => always172.IN1
write => always172.IN1
write => always174.IN1
write => always174.IN1
write => always176.IN1
write => always176.IN1
write => always178.IN1
write => always178.IN1
write => always180.IN1
write => always180.IN1
write => always182.IN1
write => always182.IN1
write => always184.IN1
write => always184.IN1
write => always186.IN1
write => always186.IN1
write => always188.IN1
write => always188.IN1
write => always190.IN1
write => always190.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always193.IN1
write => updated_one_count.IN1
write => p95_full_95.IN1
write => always191.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_95.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1_module:rdv_fifo_for_Medipix_sopc_burst_5_downstream_to_clock_crossing_s1
clear_fifo => always1.IN1
clear_fifo => full_95.OUTPUTSELECT
clear_fifo => full_94.OUTPUTSELECT
clear_fifo => full_93.OUTPUTSELECT
clear_fifo => full_92.OUTPUTSELECT
clear_fifo => full_91.OUTPUTSELECT
clear_fifo => full_90.OUTPUTSELECT
clear_fifo => full_89.OUTPUTSELECT
clear_fifo => full_88.OUTPUTSELECT
clear_fifo => full_87.OUTPUTSELECT
clear_fifo => full_86.OUTPUTSELECT
clear_fifo => full_85.OUTPUTSELECT
clear_fifo => full_84.OUTPUTSELECT
clear_fifo => full_83.OUTPUTSELECT
clear_fifo => full_82.OUTPUTSELECT
clear_fifo => full_81.OUTPUTSELECT
clear_fifo => full_80.OUTPUTSELECT
clear_fifo => full_79.OUTPUTSELECT
clear_fifo => full_78.OUTPUTSELECT
clear_fifo => full_77.OUTPUTSELECT
clear_fifo => full_76.OUTPUTSELECT
clear_fifo => full_75.OUTPUTSELECT
clear_fifo => full_74.OUTPUTSELECT
clear_fifo => full_73.OUTPUTSELECT
clear_fifo => full_72.OUTPUTSELECT
clear_fifo => full_71.OUTPUTSELECT
clear_fifo => full_70.OUTPUTSELECT
clear_fifo => full_69.OUTPUTSELECT
clear_fifo => full_68.OUTPUTSELECT
clear_fifo => full_67.OUTPUTSELECT
clear_fifo => full_66.OUTPUTSELECT
clear_fifo => full_65.OUTPUTSELECT
clear_fifo => full_64.OUTPUTSELECT
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always190.IN0
clear_fifo => always191.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p94_stage_94.IN1
clear_fifo => p93_stage_93.IN1
clear_fifo => p92_stage_92.IN1
clear_fifo => p91_stage_91.IN1
clear_fifo => p90_stage_90.IN1
clear_fifo => p89_stage_89.IN1
clear_fifo => p88_stage_88.IN1
clear_fifo => p87_stage_87.IN1
clear_fifo => p86_stage_86.IN1
clear_fifo => p85_stage_85.IN1
clear_fifo => p84_stage_84.IN1
clear_fifo => p83_stage_83.IN1
clear_fifo => p82_stage_82.IN1
clear_fifo => p81_stage_81.IN1
clear_fifo => p80_stage_80.IN1
clear_fifo => p79_stage_79.IN1
clear_fifo => p78_stage_78.IN1
clear_fifo => p77_stage_77.IN1
clear_fifo => p76_stage_76.IN1
clear_fifo => p75_stage_75.IN1
clear_fifo => p74_stage_74.IN1
clear_fifo => p73_stage_73.IN1
clear_fifo => p72_stage_72.IN1
clear_fifo => p71_stage_71.IN1
clear_fifo => p70_stage_70.IN1
clear_fifo => p69_stage_69.IN1
clear_fifo => p68_stage_68.IN1
clear_fifo => p67_stage_67.IN1
clear_fifo => p66_stage_66.IN1
clear_fifo => p65_stage_65.IN1
clear_fifo => p64_stage_64.IN1
clear_fifo => p63_stage_63.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
clk => full_64.CLK
clk => stage_64.CLK
clk => full_65.CLK
clk => stage_65.CLK
clk => full_66.CLK
clk => stage_66.CLK
clk => full_67.CLK
clk => stage_67.CLK
clk => full_68.CLK
clk => stage_68.CLK
clk => full_69.CLK
clk => stage_69.CLK
clk => full_70.CLK
clk => stage_70.CLK
clk => full_71.CLK
clk => stage_71.CLK
clk => full_72.CLK
clk => stage_72.CLK
clk => full_73.CLK
clk => stage_73.CLK
clk => full_74.CLK
clk => stage_74.CLK
clk => full_75.CLK
clk => stage_75.CLK
clk => full_76.CLK
clk => stage_76.CLK
clk => full_77.CLK
clk => stage_77.CLK
clk => full_78.CLK
clk => stage_78.CLK
clk => full_79.CLK
clk => stage_79.CLK
clk => full_80.CLK
clk => stage_80.CLK
clk => full_81.CLK
clk => stage_81.CLK
clk => full_82.CLK
clk => stage_82.CLK
clk => full_83.CLK
clk => stage_83.CLK
clk => full_84.CLK
clk => stage_84.CLK
clk => full_85.CLK
clk => stage_85.CLK
clk => full_86.CLK
clk => stage_86.CLK
clk => full_87.CLK
clk => stage_87.CLK
clk => full_88.CLK
clk => stage_88.CLK
clk => full_89.CLK
clk => stage_89.CLK
clk => full_90.CLK
clk => stage_90.CLK
clk => full_91.CLK
clk => stage_91.CLK
clk => full_92.CLK
clk => stage_92.CLK
clk => full_93.CLK
clk => stage_93.CLK
clk => full_94.CLK
clk => stage_94.CLK
clk => full_95.CLK
clk => stage_95.CLK
data_in => p94_stage_94.DATAB
data_in => p93_stage_93.DATAB
data_in => p92_stage_92.DATAB
data_in => p91_stage_91.DATAB
data_in => p90_stage_90.DATAB
data_in => p89_stage_89.DATAB
data_in => p88_stage_88.DATAB
data_in => p87_stage_87.DATAB
data_in => p86_stage_86.DATAB
data_in => p85_stage_85.DATAB
data_in => p84_stage_84.DATAB
data_in => p83_stage_83.DATAB
data_in => p82_stage_82.DATAB
data_in => p81_stage_81.DATAB
data_in => p80_stage_80.DATAB
data_in => p79_stage_79.DATAB
data_in => p78_stage_78.DATAB
data_in => p77_stage_77.DATAB
data_in => p76_stage_76.DATAB
data_in => p75_stage_75.DATAB
data_in => p74_stage_74.DATAB
data_in => p73_stage_73.DATAB
data_in => p72_stage_72.DATAB
data_in => p71_stage_71.DATAB
data_in => p70_stage_70.DATAB
data_in => p69_stage_69.DATAB
data_in => p68_stage_68.DATAB
data_in => p67_stage_67.DATAB
data_in => p66_stage_66.DATAB
data_in => p65_stage_65.DATAB
data_in => p64_stage_64.DATAB
data_in => p63_stage_63.DATAB
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_95.DATAA
read => p95_full_95.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always128.IN1
read => always130.IN1
read => always132.IN1
read => always134.IN1
read => always136.IN1
read => always138.IN1
read => always140.IN1
read => always142.IN1
read => always144.IN1
read => always146.IN1
read => always148.IN1
read => always150.IN1
read => always152.IN1
read => always154.IN1
read => always156.IN1
read => always158.IN1
read => always160.IN1
read => always162.IN1
read => always164.IN1
read => always166.IN1
read => always168.IN1
read => always170.IN1
read => always172.IN1
read => always174.IN1
read => always176.IN1
read => always178.IN1
read => always180.IN1
read => always182.IN1
read => always184.IN1
read => always186.IN1
read => always188.IN1
read => always190.IN1
read => always190.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_95.ACLR
reset_n => stage_95.ACLR
reset_n => stage_94.ACLR
reset_n => full_94.ACLR
reset_n => stage_93.ACLR
reset_n => full_93.ACLR
reset_n => stage_92.ACLR
reset_n => full_92.ACLR
reset_n => stage_91.ACLR
reset_n => full_91.ACLR
reset_n => stage_90.ACLR
reset_n => full_90.ACLR
reset_n => stage_89.ACLR
reset_n => full_89.ACLR
reset_n => stage_88.ACLR
reset_n => full_88.ACLR
reset_n => stage_87.ACLR
reset_n => full_87.ACLR
reset_n => stage_86.ACLR
reset_n => full_86.ACLR
reset_n => stage_85.ACLR
reset_n => full_85.ACLR
reset_n => stage_84.ACLR
reset_n => full_84.ACLR
reset_n => stage_83.ACLR
reset_n => full_83.ACLR
reset_n => stage_82.ACLR
reset_n => full_82.ACLR
reset_n => stage_81.ACLR
reset_n => full_81.ACLR
reset_n => stage_80.ACLR
reset_n => full_80.ACLR
reset_n => stage_79.ACLR
reset_n => full_79.ACLR
reset_n => stage_78.ACLR
reset_n => full_78.ACLR
reset_n => stage_77.ACLR
reset_n => full_77.ACLR
reset_n => stage_76.ACLR
reset_n => full_76.ACLR
reset_n => stage_75.ACLR
reset_n => full_75.ACLR
reset_n => stage_74.ACLR
reset_n => full_74.ACLR
reset_n => stage_73.ACLR
reset_n => full_73.ACLR
reset_n => stage_72.ACLR
reset_n => full_72.ACLR
reset_n => stage_71.ACLR
reset_n => full_71.ACLR
reset_n => stage_70.ACLR
reset_n => full_70.ACLR
reset_n => stage_69.ACLR
reset_n => full_69.ACLR
reset_n => stage_68.ACLR
reset_n => full_68.ACLR
reset_n => stage_67.ACLR
reset_n => full_67.ACLR
reset_n => stage_66.ACLR
reset_n => full_66.ACLR
reset_n => stage_65.ACLR
reset_n => full_65.ACLR
reset_n => stage_64.ACLR
reset_n => full_64.ACLR
reset_n => stage_63.ACLR
reset_n => full_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always128.IN1
sync_reset => always130.IN1
sync_reset => always132.IN1
sync_reset => always134.IN1
sync_reset => always136.IN1
sync_reset => always138.IN1
sync_reset => always140.IN1
sync_reset => always142.IN1
sync_reset => always144.IN1
sync_reset => always146.IN1
sync_reset => always148.IN1
sync_reset => always150.IN1
sync_reset => always152.IN1
sync_reset => always154.IN1
sync_reset => always156.IN1
sync_reset => always158.IN1
sync_reset => always160.IN1
sync_reset => always162.IN1
sync_reset => always164.IN1
sync_reset => always166.IN1
sync_reset => always168.IN1
sync_reset => always170.IN1
sync_reset => always172.IN1
sync_reset => always174.IN1
sync_reset => always176.IN1
sync_reset => always178.IN1
sync_reset => always180.IN1
sync_reset => always182.IN1
sync_reset => always184.IN1
sync_reset => always186.IN1
sync_reset => always188.IN1
sync_reset => always190.IN1
sync_reset => always190.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => always128.IN1
write => always128.IN1
write => always130.IN1
write => always130.IN1
write => always132.IN1
write => always132.IN1
write => always134.IN1
write => always134.IN1
write => always136.IN1
write => always136.IN1
write => always138.IN1
write => always138.IN1
write => always140.IN1
write => always140.IN1
write => always142.IN1
write => always142.IN1
write => always144.IN1
write => always144.IN1
write => always146.IN1
write => always146.IN1
write => always148.IN1
write => always148.IN1
write => always150.IN1
write => always150.IN1
write => always152.IN1
write => always152.IN1
write => always154.IN1
write => always154.IN1
write => always156.IN1
write => always156.IN1
write => always158.IN1
write => always158.IN1
write => always160.IN1
write => always160.IN1
write => always162.IN1
write => always162.IN1
write => always164.IN1
write => always164.IN1
write => always166.IN1
write => always166.IN1
write => always168.IN1
write => always168.IN1
write => always170.IN1
write => always170.IN1
write => always172.IN1
write => always172.IN1
write => always174.IN1
write => always174.IN1
write => always176.IN1
write => always176.IN1
write => always178.IN1
write => always178.IN1
write => always180.IN1
write => always180.IN1
write => always182.IN1
write => always182.IN1
write => always184.IN1
write => always184.IN1
write => always186.IN1
write => always186.IN1
write => always188.IN1
write => always188.IN1
write => always190.IN1
write => always190.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always193.IN1
write => updated_one_count.IN1
write => p95_full_95.IN1
write => always191.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_95.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing_s1_arbitrator:the_clock_crossing_s1|rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1_module:rdv_fifo_for_igor_mac_tx_master_to_clock_crossing_s1
clear_fifo => always1.IN1
clear_fifo => full_95.OUTPUTSELECT
clear_fifo => full_94.OUTPUTSELECT
clear_fifo => full_93.OUTPUTSELECT
clear_fifo => full_92.OUTPUTSELECT
clear_fifo => full_91.OUTPUTSELECT
clear_fifo => full_90.OUTPUTSELECT
clear_fifo => full_89.OUTPUTSELECT
clear_fifo => full_88.OUTPUTSELECT
clear_fifo => full_87.OUTPUTSELECT
clear_fifo => full_86.OUTPUTSELECT
clear_fifo => full_85.OUTPUTSELECT
clear_fifo => full_84.OUTPUTSELECT
clear_fifo => full_83.OUTPUTSELECT
clear_fifo => full_82.OUTPUTSELECT
clear_fifo => full_81.OUTPUTSELECT
clear_fifo => full_80.OUTPUTSELECT
clear_fifo => full_79.OUTPUTSELECT
clear_fifo => full_78.OUTPUTSELECT
clear_fifo => full_77.OUTPUTSELECT
clear_fifo => full_76.OUTPUTSELECT
clear_fifo => full_75.OUTPUTSELECT
clear_fifo => full_74.OUTPUTSELECT
clear_fifo => full_73.OUTPUTSELECT
clear_fifo => full_72.OUTPUTSELECT
clear_fifo => full_71.OUTPUTSELECT
clear_fifo => full_70.OUTPUTSELECT
clear_fifo => full_69.OUTPUTSELECT
clear_fifo => full_68.OUTPUTSELECT
clear_fifo => full_67.OUTPUTSELECT
clear_fifo => full_66.OUTPUTSELECT
clear_fifo => full_65.OUTPUTSELECT
clear_fifo => full_64.OUTPUTSELECT
clear_fifo => full_63.OUTPUTSELECT
clear_fifo => full_62.OUTPUTSELECT
clear_fifo => full_61.OUTPUTSELECT
clear_fifo => full_60.OUTPUTSELECT
clear_fifo => full_59.OUTPUTSELECT
clear_fifo => full_58.OUTPUTSELECT
clear_fifo => full_57.OUTPUTSELECT
clear_fifo => full_56.OUTPUTSELECT
clear_fifo => full_55.OUTPUTSELECT
clear_fifo => full_54.OUTPUTSELECT
clear_fifo => full_53.OUTPUTSELECT
clear_fifo => full_52.OUTPUTSELECT
clear_fifo => full_51.OUTPUTSELECT
clear_fifo => full_50.OUTPUTSELECT
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always190.IN0
clear_fifo => always191.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p94_stage_94.IN1
clear_fifo => p93_stage_93.IN1
clear_fifo => p92_stage_92.IN1
clear_fifo => p91_stage_91.IN1
clear_fifo => p90_stage_90.IN1
clear_fifo => p89_stage_89.IN1
clear_fifo => p88_stage_88.IN1
clear_fifo => p87_stage_87.IN1
clear_fifo => p86_stage_86.IN1
clear_fifo => p85_stage_85.IN1
clear_fifo => p84_stage_84.IN1
clear_fifo => p83_stage_83.IN1
clear_fifo => p82_stage_82.IN1
clear_fifo => p81_stage_81.IN1
clear_fifo => p80_stage_80.IN1
clear_fifo => p79_stage_79.IN1
clear_fifo => p78_stage_78.IN1
clear_fifo => p77_stage_77.IN1
clear_fifo => p76_stage_76.IN1
clear_fifo => p75_stage_75.IN1
clear_fifo => p74_stage_74.IN1
clear_fifo => p73_stage_73.IN1
clear_fifo => p72_stage_72.IN1
clear_fifo => p71_stage_71.IN1
clear_fifo => p70_stage_70.IN1
clear_fifo => p69_stage_69.IN1
clear_fifo => p68_stage_68.IN1
clear_fifo => p67_stage_67.IN1
clear_fifo => p66_stage_66.IN1
clear_fifo => p65_stage_65.IN1
clear_fifo => p64_stage_64.IN1
clear_fifo => p63_stage_63.IN1
clear_fifo => p62_stage_62.IN1
clear_fifo => p61_stage_61.IN1
clear_fifo => p60_stage_60.IN1
clear_fifo => p59_stage_59.IN1
clear_fifo => p58_stage_58.IN1
clear_fifo => p57_stage_57.IN1
clear_fifo => p56_stage_56.IN1
clear_fifo => p55_stage_55.IN1
clear_fifo => p54_stage_54.IN1
clear_fifo => p53_stage_53.IN1
clear_fifo => p52_stage_52.IN1
clear_fifo => p51_stage_51.IN1
clear_fifo => p50_stage_50.IN1
clear_fifo => p49_stage_49.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => how_many_ones[7].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
clk => full_50.CLK
clk => stage_50.CLK
clk => full_51.CLK
clk => stage_51.CLK
clk => full_52.CLK
clk => stage_52.CLK
clk => full_53.CLK
clk => stage_53.CLK
clk => full_54.CLK
clk => stage_54.CLK
clk => full_55.CLK
clk => stage_55.CLK
clk => full_56.CLK
clk => stage_56.CLK
clk => full_57.CLK
clk => stage_57.CLK
clk => full_58.CLK
clk => stage_58.CLK
clk => full_59.CLK
clk => stage_59.CLK
clk => full_60.CLK
clk => stage_60.CLK
clk => full_61.CLK
clk => stage_61.CLK
clk => full_62.CLK
clk => stage_62.CLK
clk => full_63.CLK
clk => stage_63.CLK
clk => full_64.CLK
clk => stage_64.CLK
clk => full_65.CLK
clk => stage_65.CLK
clk => full_66.CLK
clk => stage_66.CLK
clk => full_67.CLK
clk => stage_67.CLK
clk => full_68.CLK
clk => stage_68.CLK
clk => full_69.CLK
clk => stage_69.CLK
clk => full_70.CLK
clk => stage_70.CLK
clk => full_71.CLK
clk => stage_71.CLK
clk => full_72.CLK
clk => stage_72.CLK
clk => full_73.CLK
clk => stage_73.CLK
clk => full_74.CLK
clk => stage_74.CLK
clk => full_75.CLK
clk => stage_75.CLK
clk => full_76.CLK
clk => stage_76.CLK
clk => full_77.CLK
clk => stage_77.CLK
clk => full_78.CLK
clk => stage_78.CLK
clk => full_79.CLK
clk => stage_79.CLK
clk => full_80.CLK
clk => stage_80.CLK
clk => full_81.CLK
clk => stage_81.CLK
clk => full_82.CLK
clk => stage_82.CLK
clk => full_83.CLK
clk => stage_83.CLK
clk => full_84.CLK
clk => stage_84.CLK
clk => full_85.CLK
clk => stage_85.CLK
clk => full_86.CLK
clk => stage_86.CLK
clk => full_87.CLK
clk => stage_87.CLK
clk => full_88.CLK
clk => stage_88.CLK
clk => full_89.CLK
clk => stage_89.CLK
clk => full_90.CLK
clk => stage_90.CLK
clk => full_91.CLK
clk => stage_91.CLK
clk => full_92.CLK
clk => stage_92.CLK
clk => full_93.CLK
clk => stage_93.CLK
clk => full_94.CLK
clk => stage_94.CLK
clk => full_95.CLK
clk => stage_95.CLK
data_in => p94_stage_94.DATAB
data_in => p93_stage_93.DATAB
data_in => p92_stage_92.DATAB
data_in => p91_stage_91.DATAB
data_in => p90_stage_90.DATAB
data_in => p89_stage_89.DATAB
data_in => p88_stage_88.DATAB
data_in => p87_stage_87.DATAB
data_in => p86_stage_86.DATAB
data_in => p85_stage_85.DATAB
data_in => p84_stage_84.DATAB
data_in => p83_stage_83.DATAB
data_in => p82_stage_82.DATAB
data_in => p81_stage_81.DATAB
data_in => p80_stage_80.DATAB
data_in => p79_stage_79.DATAB
data_in => p78_stage_78.DATAB
data_in => p77_stage_77.DATAB
data_in => p76_stage_76.DATAB
data_in => p75_stage_75.DATAB
data_in => p74_stage_74.DATAB
data_in => p73_stage_73.DATAB
data_in => p72_stage_72.DATAB
data_in => p71_stage_71.DATAB
data_in => p70_stage_70.DATAB
data_in => p69_stage_69.DATAB
data_in => p68_stage_68.DATAB
data_in => p67_stage_67.DATAB
data_in => p66_stage_66.DATAB
data_in => p65_stage_65.DATAB
data_in => p64_stage_64.DATAB
data_in => p63_stage_63.DATAB
data_in => p62_stage_62.DATAB
data_in => p61_stage_61.DATAB
data_in => p60_stage_60.DATAB
data_in => p59_stage_59.DATAB
data_in => p58_stage_58.DATAB
data_in => p57_stage_57.DATAB
data_in => p56_stage_56.DATAB
data_in => p55_stage_55.DATAB
data_in => p54_stage_54.DATAB
data_in => p53_stage_53.DATAB
data_in => p52_stage_52.DATAB
data_in => p51_stage_51.DATAB
data_in => p50_stage_50.DATAB
data_in => p49_stage_49.DATAB
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_95.DATAA
read => p95_full_95.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always100.IN1
read => always102.IN1
read => always104.IN1
read => always106.IN1
read => always108.IN1
read => always110.IN1
read => always112.IN1
read => always114.IN1
read => always116.IN1
read => always118.IN1
read => always120.IN1
read => always122.IN1
read => always124.IN1
read => always126.IN1
read => always128.IN1
read => always130.IN1
read => always132.IN1
read => always134.IN1
read => always136.IN1
read => always138.IN1
read => always140.IN1
read => always142.IN1
read => always144.IN1
read => always146.IN1
read => always148.IN1
read => always150.IN1
read => always152.IN1
read => always154.IN1
read => always156.IN1
read => always158.IN1
read => always160.IN1
read => always162.IN1
read => always164.IN1
read => always166.IN1
read => always168.IN1
read => always170.IN1
read => always172.IN1
read => always174.IN1
read => always176.IN1
read => always178.IN1
read => always180.IN1
read => always182.IN1
read => always184.IN1
read => always186.IN1
read => always188.IN1
read => always190.IN1
read => always190.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_95.ACLR
reset_n => stage_95.ACLR
reset_n => stage_94.ACLR
reset_n => full_94.ACLR
reset_n => stage_93.ACLR
reset_n => full_93.ACLR
reset_n => stage_92.ACLR
reset_n => full_92.ACLR
reset_n => stage_91.ACLR
reset_n => full_91.ACLR
reset_n => stage_90.ACLR
reset_n => full_90.ACLR
reset_n => stage_89.ACLR
reset_n => full_89.ACLR
reset_n => stage_88.ACLR
reset_n => full_88.ACLR
reset_n => stage_87.ACLR
reset_n => full_87.ACLR
reset_n => stage_86.ACLR
reset_n => full_86.ACLR
reset_n => stage_85.ACLR
reset_n => full_85.ACLR
reset_n => stage_84.ACLR
reset_n => full_84.ACLR
reset_n => stage_83.ACLR
reset_n => full_83.ACLR
reset_n => stage_82.ACLR
reset_n => full_82.ACLR
reset_n => stage_81.ACLR
reset_n => full_81.ACLR
reset_n => stage_80.ACLR
reset_n => full_80.ACLR
reset_n => stage_79.ACLR
reset_n => full_79.ACLR
reset_n => stage_78.ACLR
reset_n => full_78.ACLR
reset_n => stage_77.ACLR
reset_n => full_77.ACLR
reset_n => stage_76.ACLR
reset_n => full_76.ACLR
reset_n => stage_75.ACLR
reset_n => full_75.ACLR
reset_n => stage_74.ACLR
reset_n => full_74.ACLR
reset_n => stage_73.ACLR
reset_n => full_73.ACLR
reset_n => stage_72.ACLR
reset_n => full_72.ACLR
reset_n => stage_71.ACLR
reset_n => full_71.ACLR
reset_n => stage_70.ACLR
reset_n => full_70.ACLR
reset_n => stage_69.ACLR
reset_n => full_69.ACLR
reset_n => stage_68.ACLR
reset_n => full_68.ACLR
reset_n => stage_67.ACLR
reset_n => full_67.ACLR
reset_n => stage_66.ACLR
reset_n => full_66.ACLR
reset_n => stage_65.ACLR
reset_n => full_65.ACLR
reset_n => stage_64.ACLR
reset_n => full_64.ACLR
reset_n => stage_63.ACLR
reset_n => full_63.ACLR
reset_n => stage_62.ACLR
reset_n => full_62.ACLR
reset_n => stage_61.ACLR
reset_n => full_61.ACLR
reset_n => stage_60.ACLR
reset_n => full_60.ACLR
reset_n => stage_59.ACLR
reset_n => full_59.ACLR
reset_n => stage_58.ACLR
reset_n => full_58.ACLR
reset_n => stage_57.ACLR
reset_n => full_57.ACLR
reset_n => stage_56.ACLR
reset_n => full_56.ACLR
reset_n => stage_55.ACLR
reset_n => full_55.ACLR
reset_n => stage_54.ACLR
reset_n => full_54.ACLR
reset_n => stage_53.ACLR
reset_n => full_53.ACLR
reset_n => stage_52.ACLR
reset_n => full_52.ACLR
reset_n => stage_51.ACLR
reset_n => full_51.ACLR
reset_n => stage_50.ACLR
reset_n => full_50.ACLR
reset_n => stage_49.ACLR
reset_n => full_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
reset_n => how_many_ones[7].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always100.IN1
sync_reset => always102.IN1
sync_reset => always104.IN1
sync_reset => always106.IN1
sync_reset => always108.IN1
sync_reset => always110.IN1
sync_reset => always112.IN1
sync_reset => always114.IN1
sync_reset => always116.IN1
sync_reset => always118.IN1
sync_reset => always120.IN1
sync_reset => always122.IN1
sync_reset => always124.IN1
sync_reset => always126.IN1
sync_reset => always128.IN1
sync_reset => always130.IN1
sync_reset => always132.IN1
sync_reset => always134.IN1
sync_reset => always136.IN1
sync_reset => always138.IN1
sync_reset => always140.IN1
sync_reset => always142.IN1
sync_reset => always144.IN1
sync_reset => always146.IN1
sync_reset => always148.IN1
sync_reset => always150.IN1
sync_reset => always152.IN1
sync_reset => always154.IN1
sync_reset => always156.IN1
sync_reset => always158.IN1
sync_reset => always160.IN1
sync_reset => always162.IN1
sync_reset => always164.IN1
sync_reset => always166.IN1
sync_reset => always168.IN1
sync_reset => always170.IN1
sync_reset => always172.IN1
sync_reset => always174.IN1
sync_reset => always176.IN1
sync_reset => always178.IN1
sync_reset => always180.IN1
sync_reset => always182.IN1
sync_reset => always184.IN1
sync_reset => always186.IN1
sync_reset => always188.IN1
sync_reset => always190.IN1
sync_reset => always190.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => always100.IN1
write => always100.IN1
write => always102.IN1
write => always102.IN1
write => always104.IN1
write => always104.IN1
write => always106.IN1
write => always106.IN1
write => always108.IN1
write => always108.IN1
write => always110.IN1
write => always110.IN1
write => always112.IN1
write => always112.IN1
write => always114.IN1
write => always114.IN1
write => always116.IN1
write => always116.IN1
write => always118.IN1
write => always118.IN1
write => always120.IN1
write => always120.IN1
write => always122.IN1
write => always122.IN1
write => always124.IN1
write => always124.IN1
write => always126.IN1
write => always126.IN1
write => always128.IN1
write => always128.IN1
write => always130.IN1
write => always130.IN1
write => always132.IN1
write => always132.IN1
write => always134.IN1
write => always134.IN1
write => always136.IN1
write => always136.IN1
write => always138.IN1
write => always138.IN1
write => always140.IN1
write => always140.IN1
write => always142.IN1
write => always142.IN1
write => always144.IN1
write => always144.IN1
write => always146.IN1
write => always146.IN1
write => always148.IN1
write => always148.IN1
write => always150.IN1
write => always150.IN1
write => always152.IN1
write => always152.IN1
write => always154.IN1
write => always154.IN1
write => always156.IN1
write => always156.IN1
write => always158.IN1
write => always158.IN1
write => always160.IN1
write => always160.IN1
write => always162.IN1
write => always162.IN1
write => always164.IN1
write => always164.IN1
write => always166.IN1
write => always166.IN1
write => always168.IN1
write => always168.IN1
write => always170.IN1
write => always170.IN1
write => always172.IN1
write => always172.IN1
write => always174.IN1
write => always174.IN1
write => always176.IN1
write => always176.IN1
write => always178.IN1
write => always178.IN1
write => always180.IN1
write => always180.IN1
write => always182.IN1
write => always182.IN1
write => always184.IN1
write => always184.IN1
write => always186.IN1
write => always186.IN1
write => always188.IN1
write => always188.IN1
write => always190.IN1
write => always190.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always193.IN1
write => updated_one_count.IN1
write => p95_full_95.IN1
write => always191.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_95.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing_m1_arbitrator:the_clock_crossing_m1
clk => ~NO_FANOUT~
clock_crossing_m1_address[0] => clock_crossing_m1_address_to_slave[0].DATAIN
clock_crossing_m1_address[1] => clock_crossing_m1_address_to_slave[1].DATAIN
clock_crossing_m1_address[2] => clock_crossing_m1_address_to_slave[2].DATAIN
clock_crossing_m1_address[3] => clock_crossing_m1_address_to_slave[3].DATAIN
clock_crossing_m1_address[4] => clock_crossing_m1_address_to_slave[4].DATAIN
clock_crossing_m1_address[5] => clock_crossing_m1_address_to_slave[5].DATAIN
clock_crossing_m1_address[6] => clock_crossing_m1_address_to_slave[6].DATAIN
clock_crossing_m1_address[7] => clock_crossing_m1_address_to_slave[7].DATAIN
clock_crossing_m1_address[8] => clock_crossing_m1_address_to_slave[8].DATAIN
clock_crossing_m1_address[9] => clock_crossing_m1_address_to_slave[9].DATAIN
clock_crossing_m1_address[10] => clock_crossing_m1_address_to_slave[10].DATAIN
clock_crossing_m1_address[11] => clock_crossing_m1_address_to_slave[11].DATAIN
clock_crossing_m1_address[12] => clock_crossing_m1_address_to_slave[12].DATAIN
clock_crossing_m1_address[13] => clock_crossing_m1_address_to_slave[13].DATAIN
clock_crossing_m1_address[14] => clock_crossing_m1_address_to_slave[14].DATAIN
clock_crossing_m1_address[15] => clock_crossing_m1_address_to_slave[15].DATAIN
clock_crossing_m1_address[16] => clock_crossing_m1_address_to_slave[16].DATAIN
clock_crossing_m1_address[17] => clock_crossing_m1_address_to_slave[17].DATAIN
clock_crossing_m1_address[18] => clock_crossing_m1_address_to_slave[18].DATAIN
clock_crossing_m1_address[19] => clock_crossing_m1_address_to_slave[19].DATAIN
clock_crossing_m1_address[20] => clock_crossing_m1_address_to_slave[20].DATAIN
clock_crossing_m1_address[21] => clock_crossing_m1_address_to_slave[21].DATAIN
clock_crossing_m1_address[22] => clock_crossing_m1_address_to_slave[22].DATAIN
clock_crossing_m1_address[23] => clock_crossing_m1_address_to_slave[23].DATAIN
clock_crossing_m1_address[24] => clock_crossing_m1_address_to_slave[24].DATAIN
clock_crossing_m1_address[25] => clock_crossing_m1_address_to_slave[25].DATAIN
clock_crossing_m1_address[26] => clock_crossing_m1_address_to_slave[26].DATAIN
clock_crossing_m1_byteenable[0] => ~NO_FANOUT~
clock_crossing_m1_byteenable[1] => ~NO_FANOUT~
clock_crossing_m1_byteenable[2] => ~NO_FANOUT~
clock_crossing_m1_byteenable[3] => ~NO_FANOUT~
clock_crossing_m1_granted_ram_s1 => ~NO_FANOUT~
clock_crossing_m1_qualified_request_ram_s1 => r_1.IN0
clock_crossing_m1_qualified_request_ram_s1 => r_1.IN1
clock_crossing_m1_read => r_1.IN0
clock_crossing_m1_read_data_valid_ram_s1 => clock_crossing_m1_readdatavalid.DATAIN
clock_crossing_m1_read_data_valid_ram_s1_shift_register => ~NO_FANOUT~
clock_crossing_m1_requests_ram_s1 => r_1.IN1
clock_crossing_m1_write => r_1.IN1
clock_crossing_m1_writedata[0] => ~NO_FANOUT~
clock_crossing_m1_writedata[1] => ~NO_FANOUT~
clock_crossing_m1_writedata[2] => ~NO_FANOUT~
clock_crossing_m1_writedata[3] => ~NO_FANOUT~
clock_crossing_m1_writedata[4] => ~NO_FANOUT~
clock_crossing_m1_writedata[5] => ~NO_FANOUT~
clock_crossing_m1_writedata[6] => ~NO_FANOUT~
clock_crossing_m1_writedata[7] => ~NO_FANOUT~
clock_crossing_m1_writedata[8] => ~NO_FANOUT~
clock_crossing_m1_writedata[9] => ~NO_FANOUT~
clock_crossing_m1_writedata[10] => ~NO_FANOUT~
clock_crossing_m1_writedata[11] => ~NO_FANOUT~
clock_crossing_m1_writedata[12] => ~NO_FANOUT~
clock_crossing_m1_writedata[13] => ~NO_FANOUT~
clock_crossing_m1_writedata[14] => ~NO_FANOUT~
clock_crossing_m1_writedata[15] => ~NO_FANOUT~
clock_crossing_m1_writedata[16] => ~NO_FANOUT~
clock_crossing_m1_writedata[17] => ~NO_FANOUT~
clock_crossing_m1_writedata[18] => ~NO_FANOUT~
clock_crossing_m1_writedata[19] => ~NO_FANOUT~
clock_crossing_m1_writedata[20] => ~NO_FANOUT~
clock_crossing_m1_writedata[21] => ~NO_FANOUT~
clock_crossing_m1_writedata[22] => ~NO_FANOUT~
clock_crossing_m1_writedata[23] => ~NO_FANOUT~
clock_crossing_m1_writedata[24] => ~NO_FANOUT~
clock_crossing_m1_writedata[25] => ~NO_FANOUT~
clock_crossing_m1_writedata[26] => ~NO_FANOUT~
clock_crossing_m1_writedata[27] => ~NO_FANOUT~
clock_crossing_m1_writedata[28] => ~NO_FANOUT~
clock_crossing_m1_writedata[29] => ~NO_FANOUT~
clock_crossing_m1_writedata[30] => ~NO_FANOUT~
clock_crossing_m1_writedata[31] => ~NO_FANOUT~
d1_ram_s1_end_xfer => ~NO_FANOUT~
ram_s1_readdata_from_sa[0] => clock_crossing_m1_readdata[0].DATAIN
ram_s1_readdata_from_sa[1] => clock_crossing_m1_readdata[1].DATAIN
ram_s1_readdata_from_sa[2] => clock_crossing_m1_readdata[2].DATAIN
ram_s1_readdata_from_sa[3] => clock_crossing_m1_readdata[3].DATAIN
ram_s1_readdata_from_sa[4] => clock_crossing_m1_readdata[4].DATAIN
ram_s1_readdata_from_sa[5] => clock_crossing_m1_readdata[5].DATAIN
ram_s1_readdata_from_sa[6] => clock_crossing_m1_readdata[6].DATAIN
ram_s1_readdata_from_sa[7] => clock_crossing_m1_readdata[7].DATAIN
ram_s1_readdata_from_sa[8] => clock_crossing_m1_readdata[8].DATAIN
ram_s1_readdata_from_sa[9] => clock_crossing_m1_readdata[9].DATAIN
ram_s1_readdata_from_sa[10] => clock_crossing_m1_readdata[10].DATAIN
ram_s1_readdata_from_sa[11] => clock_crossing_m1_readdata[11].DATAIN
ram_s1_readdata_from_sa[12] => clock_crossing_m1_readdata[12].DATAIN
ram_s1_readdata_from_sa[13] => clock_crossing_m1_readdata[13].DATAIN
ram_s1_readdata_from_sa[14] => clock_crossing_m1_readdata[14].DATAIN
ram_s1_readdata_from_sa[15] => clock_crossing_m1_readdata[15].DATAIN
ram_s1_readdata_from_sa[16] => clock_crossing_m1_readdata[16].DATAIN
ram_s1_readdata_from_sa[17] => clock_crossing_m1_readdata[17].DATAIN
ram_s1_readdata_from_sa[18] => clock_crossing_m1_readdata[18].DATAIN
ram_s1_readdata_from_sa[19] => clock_crossing_m1_readdata[19].DATAIN
ram_s1_readdata_from_sa[20] => clock_crossing_m1_readdata[20].DATAIN
ram_s1_readdata_from_sa[21] => clock_crossing_m1_readdata[21].DATAIN
ram_s1_readdata_from_sa[22] => clock_crossing_m1_readdata[22].DATAIN
ram_s1_readdata_from_sa[23] => clock_crossing_m1_readdata[23].DATAIN
ram_s1_readdata_from_sa[24] => clock_crossing_m1_readdata[24].DATAIN
ram_s1_readdata_from_sa[25] => clock_crossing_m1_readdata[25].DATAIN
ram_s1_readdata_from_sa[26] => clock_crossing_m1_readdata[26].DATAIN
ram_s1_readdata_from_sa[27] => clock_crossing_m1_readdata[27].DATAIN
ram_s1_readdata_from_sa[28] => clock_crossing_m1_readdata[28].DATAIN
ram_s1_readdata_from_sa[29] => clock_crossing_m1_readdata[29].DATAIN
ram_s1_readdata_from_sa[30] => clock_crossing_m1_readdata[30].DATAIN
ram_s1_readdata_from_sa[31] => clock_crossing_m1_readdata[31].DATAIN
ram_s1_waitrequest_n_from_sa => r_1.IN1
reset_n => clock_crossing_m1_reset_n.DATAIN
clock_crossing_m1_address_to_slave[0] <= clock_crossing_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[1] <= clock_crossing_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[2] <= clock_crossing_m1_address[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[3] <= clock_crossing_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[4] <= clock_crossing_m1_address[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[5] <= clock_crossing_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[6] <= clock_crossing_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[7] <= clock_crossing_m1_address[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[8] <= clock_crossing_m1_address[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[9] <= clock_crossing_m1_address[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[10] <= clock_crossing_m1_address[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[11] <= clock_crossing_m1_address[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[12] <= clock_crossing_m1_address[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[13] <= clock_crossing_m1_address[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[14] <= clock_crossing_m1_address[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[15] <= clock_crossing_m1_address[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[16] <= clock_crossing_m1_address[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[17] <= clock_crossing_m1_address[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[18] <= clock_crossing_m1_address[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[19] <= clock_crossing_m1_address[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[20] <= clock_crossing_m1_address[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[21] <= clock_crossing_m1_address[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[22] <= clock_crossing_m1_address[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[23] <= clock_crossing_m1_address[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[24] <= clock_crossing_m1_address[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[25] <= clock_crossing_m1_address[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_address_to_slave[26] <= clock_crossing_m1_address[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_latency_counter <= <GND>
clock_crossing_m1_readdata[0] <= ram_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[1] <= ram_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[2] <= ram_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[3] <= ram_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[4] <= ram_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[5] <= ram_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[6] <= ram_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[7] <= ram_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[8] <= ram_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[9] <= ram_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[10] <= ram_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[11] <= ram_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[12] <= ram_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[13] <= ram_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[14] <= ram_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[15] <= ram_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[16] <= ram_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[17] <= ram_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[18] <= ram_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[19] <= ram_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[20] <= ram_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[21] <= ram_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[22] <= ram_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[23] <= ram_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[24] <= ram_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[25] <= ram_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[26] <= ram_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[27] <= ram_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[28] <= ram_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[29] <= ram_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[30] <= ram_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdata[31] <= ram_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_readdatavalid <= clock_crossing_m1_read_data_valid_ram_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_reset_n => _.IN1
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[31].IN1
slave_address[1] => downstream_data_in[32].IN1
slave_address[2] => downstream_data_in[33].IN1
slave_address[3] => downstream_data_in[34].IN1
slave_address[4] => downstream_data_in[35].IN1
slave_address[5] => downstream_data_in[36].IN1
slave_address[6] => downstream_data_in[37].IN1
slave_address[7] => downstream_data_in[38].IN1
slave_address[8] => downstream_data_in[39].IN1
slave_address[9] => downstream_data_in[40].IN1
slave_address[10] => downstream_data_in[41].IN1
slave_address[11] => downstream_data_in[42].IN1
slave_address[12] => downstream_data_in[43].IN1
slave_address[13] => downstream_data_in[44].IN1
slave_address[14] => downstream_data_in[45].IN1
slave_address[15] => downstream_data_in[46].IN1
slave_address[16] => downstream_data_in[47].IN1
slave_address[17] => downstream_data_in[48].IN1
slave_address[18] => downstream_data_in[49].IN1
slave_address[19] => downstream_data_in[50].IN1
slave_address[20] => downstream_data_in[51].IN1
slave_address[21] => downstream_data_in[52].IN1
slave_address[22] => downstream_data_in[53].IN1
slave_address[23] => downstream_data_in[54].IN1
slave_address[24] => downstream_data_in[55].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_nativeaddress[6] => downstream_data_in[10].IN1
slave_nativeaddress[7] => downstream_data_in[11].IN1
slave_nativeaddress[8] => downstream_data_in[12].IN1
slave_nativeaddress[9] => downstream_data_in[13].IN1
slave_nativeaddress[10] => downstream_data_in[14].IN1
slave_nativeaddress[11] => downstream_data_in[15].IN1
slave_nativeaddress[12] => downstream_data_in[16].IN1
slave_nativeaddress[13] => downstream_data_in[17].IN1
slave_nativeaddress[14] => downstream_data_in[18].IN1
slave_nativeaddress[15] => downstream_data_in[19].IN1
slave_nativeaddress[16] => downstream_data_in[20].IN1
slave_nativeaddress[17] => downstream_data_in[21].IN1
slave_nativeaddress[18] => downstream_data_in[22].IN1
slave_nativeaddress[19] => downstream_data_in[23].IN1
slave_nativeaddress[20] => downstream_data_in[24].IN1
slave_nativeaddress[21] => downstream_data_in[25].IN1
slave_nativeaddress[22] => downstream_data_in[26].IN1
slave_nativeaddress[23] => downstream_data_in[27].IN1
slave_nativeaddress[24] => downstream_data_in[28].IN1
slave_read => downstream_data_in[30].IN1
slave_reset_n => _.IN1
slave_reset_n => slave_readdatavalid~reg0.ACLR
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[29].IN1
slave_writedata[0] => downstream_data_in[56].IN1
slave_writedata[1] => downstream_data_in[57].IN1
slave_writedata[2] => downstream_data_in[58].IN1
slave_writedata[3] => downstream_data_in[59].IN1
slave_writedata[4] => downstream_data_in[60].IN1
slave_writedata[5] => downstream_data_in[61].IN1
slave_writedata[6] => downstream_data_in[62].IN1
slave_writedata[7] => downstream_data_in[63].IN1
slave_writedata[8] => downstream_data_in[64].IN1
slave_writedata[9] => downstream_data_in[65].IN1
slave_writedata[10] => downstream_data_in[66].IN1
slave_writedata[11] => downstream_data_in[67].IN1
slave_writedata[12] => downstream_data_in[68].IN1
slave_writedata[13] => downstream_data_in[69].IN1
slave_writedata[14] => downstream_data_in[70].IN1
slave_writedata[15] => downstream_data_in[71].IN1
slave_writedata[16] => downstream_data_in[72].IN1
slave_writedata[17] => downstream_data_in[73].IN1
slave_writedata[18] => downstream_data_in[74].IN1
slave_writedata[19] => downstream_data_in[75].IN1
slave_writedata[20] => downstream_data_in[76].IN1
slave_writedata[21] => downstream_data_in[77].IN1
slave_writedata[22] => downstream_data_in[78].IN1
slave_writedata[23] => downstream_data_in[79].IN1
slave_writedata[24] => downstream_data_in[80].IN1
slave_writedata[25] => downstream_data_in[81].IN1
slave_writedata[26] => downstream_data_in[82].IN1
slave_writedata[27] => downstream_data_in[83].IN1
slave_writedata[28] => downstream_data_in[84].IN1
slave_writedata[29] => downstream_data_in[85].IN1
slave_writedata[30] => downstream_data_in[86].IN1
slave_writedata[31] => downstream_data_in[87].IN1
master_address[0] <= <GND>
master_address[1] <= <GND>
master_address[2] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[3] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[4] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[5] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[6] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[7] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[8] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[9] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[10] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[11] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[12] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[13] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[14] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[15] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[16] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[17] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[18] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[19] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[20] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[21] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[22] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[23] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[24] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[25] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_address[26] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_byteenable[0] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_byteenable[1] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_byteenable[2] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_byteenable[3] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[0] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[1] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[2] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[3] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[4] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[5] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[6] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[7] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[8] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[9] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[10] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[11] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[12] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[13] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[14] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[15] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[16] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[17] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[18] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[19] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[20] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[21] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[22] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[23] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[24] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[1] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[2] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[3] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[4] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[5] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[6] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[7] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[8] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[9] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[10] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[11] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[12] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[13] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[14] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[15] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[16] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[17] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[18] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[19] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[20] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[21] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[22] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[23] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[24] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[25] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[26] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[27] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[28] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[29] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[30] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
master_writedata[31] <= clock_crossing_downstream_fifo:the_downstream_fifo.q
slave_endofpacket <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[0] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[1] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[2] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[3] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[4] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[5] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[6] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[7] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[8] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[9] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[10] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[11] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[12] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[13] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[14] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[15] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[16] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[17] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[18] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[19] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[20] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[21] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[22] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[23] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[24] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[25] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[26] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[27] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[28] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[29] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[30] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdata[31] <= clock_crossing_upstream_fifo:the_upstream_fifo.q
slave_readdatavalid <= slave_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= clock_crossing_downstream_fifo:the_downstream_fifo.wrfull


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
data[86] => data[86].IN1
data[87] => data[87].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:downstream_fifo.q
q[1] <= dcfifo:downstream_fifo.q
q[2] <= dcfifo:downstream_fifo.q
q[3] <= dcfifo:downstream_fifo.q
q[4] <= dcfifo:downstream_fifo.q
q[5] <= dcfifo:downstream_fifo.q
q[6] <= dcfifo:downstream_fifo.q
q[7] <= dcfifo:downstream_fifo.q
q[8] <= dcfifo:downstream_fifo.q
q[9] <= dcfifo:downstream_fifo.q
q[10] <= dcfifo:downstream_fifo.q
q[11] <= dcfifo:downstream_fifo.q
q[12] <= dcfifo:downstream_fifo.q
q[13] <= dcfifo:downstream_fifo.q
q[14] <= dcfifo:downstream_fifo.q
q[15] <= dcfifo:downstream_fifo.q
q[16] <= dcfifo:downstream_fifo.q
q[17] <= dcfifo:downstream_fifo.q
q[18] <= dcfifo:downstream_fifo.q
q[19] <= dcfifo:downstream_fifo.q
q[20] <= dcfifo:downstream_fifo.q
q[21] <= dcfifo:downstream_fifo.q
q[22] <= dcfifo:downstream_fifo.q
q[23] <= dcfifo:downstream_fifo.q
q[24] <= dcfifo:downstream_fifo.q
q[25] <= dcfifo:downstream_fifo.q
q[26] <= dcfifo:downstream_fifo.q
q[27] <= dcfifo:downstream_fifo.q
q[28] <= dcfifo:downstream_fifo.q
q[29] <= dcfifo:downstream_fifo.q
q[30] <= dcfifo:downstream_fifo.q
q[31] <= dcfifo:downstream_fifo.q
q[32] <= dcfifo:downstream_fifo.q
q[33] <= dcfifo:downstream_fifo.q
q[34] <= dcfifo:downstream_fifo.q
q[35] <= dcfifo:downstream_fifo.q
q[36] <= dcfifo:downstream_fifo.q
q[37] <= dcfifo:downstream_fifo.q
q[38] <= dcfifo:downstream_fifo.q
q[39] <= dcfifo:downstream_fifo.q
q[40] <= dcfifo:downstream_fifo.q
q[41] <= dcfifo:downstream_fifo.q
q[42] <= dcfifo:downstream_fifo.q
q[43] <= dcfifo:downstream_fifo.q
q[44] <= dcfifo:downstream_fifo.q
q[45] <= dcfifo:downstream_fifo.q
q[46] <= dcfifo:downstream_fifo.q
q[47] <= dcfifo:downstream_fifo.q
q[48] <= dcfifo:downstream_fifo.q
q[49] <= dcfifo:downstream_fifo.q
q[50] <= dcfifo:downstream_fifo.q
q[51] <= dcfifo:downstream_fifo.q
q[52] <= dcfifo:downstream_fifo.q
q[53] <= dcfifo:downstream_fifo.q
q[54] <= dcfifo:downstream_fifo.q
q[55] <= dcfifo:downstream_fifo.q
q[56] <= dcfifo:downstream_fifo.q
q[57] <= dcfifo:downstream_fifo.q
q[58] <= dcfifo:downstream_fifo.q
q[59] <= dcfifo:downstream_fifo.q
q[60] <= dcfifo:downstream_fifo.q
q[61] <= dcfifo:downstream_fifo.q
q[62] <= dcfifo:downstream_fifo.q
q[63] <= dcfifo:downstream_fifo.q
q[64] <= dcfifo:downstream_fifo.q
q[65] <= dcfifo:downstream_fifo.q
q[66] <= dcfifo:downstream_fifo.q
q[67] <= dcfifo:downstream_fifo.q
q[68] <= dcfifo:downstream_fifo.q
q[69] <= dcfifo:downstream_fifo.q
q[70] <= dcfifo:downstream_fifo.q
q[71] <= dcfifo:downstream_fifo.q
q[72] <= dcfifo:downstream_fifo.q
q[73] <= dcfifo:downstream_fifo.q
q[74] <= dcfifo:downstream_fifo.q
q[75] <= dcfifo:downstream_fifo.q
q[76] <= dcfifo:downstream_fifo.q
q[77] <= dcfifo:downstream_fifo.q
q[78] <= dcfifo:downstream_fifo.q
q[79] <= dcfifo:downstream_fifo.q
q[80] <= dcfifo:downstream_fifo.q
q[81] <= dcfifo:downstream_fifo.q
q[82] <= dcfifo:downstream_fifo.q
q[83] <= dcfifo:downstream_fifo.q
q[84] <= dcfifo:downstream_fifo.q
q[85] <= dcfifo:downstream_fifo.q
q[86] <= dcfifo:downstream_fifo.q
q[87] <= dcfifo:downstream_fifo.q
rdempty <= dcfifo:downstream_fifo.rdempty
wrfull <= dcfifo:downstream_fifo.wrfull


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_vvf1:auto_generated.data[0]
data[1] => dcfifo_vvf1:auto_generated.data[1]
data[2] => dcfifo_vvf1:auto_generated.data[2]
data[3] => dcfifo_vvf1:auto_generated.data[3]
data[4] => dcfifo_vvf1:auto_generated.data[4]
data[5] => dcfifo_vvf1:auto_generated.data[5]
data[6] => dcfifo_vvf1:auto_generated.data[6]
data[7] => dcfifo_vvf1:auto_generated.data[7]
data[8] => dcfifo_vvf1:auto_generated.data[8]
data[9] => dcfifo_vvf1:auto_generated.data[9]
data[10] => dcfifo_vvf1:auto_generated.data[10]
data[11] => dcfifo_vvf1:auto_generated.data[11]
data[12] => dcfifo_vvf1:auto_generated.data[12]
data[13] => dcfifo_vvf1:auto_generated.data[13]
data[14] => dcfifo_vvf1:auto_generated.data[14]
data[15] => dcfifo_vvf1:auto_generated.data[15]
data[16] => dcfifo_vvf1:auto_generated.data[16]
data[17] => dcfifo_vvf1:auto_generated.data[17]
data[18] => dcfifo_vvf1:auto_generated.data[18]
data[19] => dcfifo_vvf1:auto_generated.data[19]
data[20] => dcfifo_vvf1:auto_generated.data[20]
data[21] => dcfifo_vvf1:auto_generated.data[21]
data[22] => dcfifo_vvf1:auto_generated.data[22]
data[23] => dcfifo_vvf1:auto_generated.data[23]
data[24] => dcfifo_vvf1:auto_generated.data[24]
data[25] => dcfifo_vvf1:auto_generated.data[25]
data[26] => dcfifo_vvf1:auto_generated.data[26]
data[27] => dcfifo_vvf1:auto_generated.data[27]
data[28] => dcfifo_vvf1:auto_generated.data[28]
data[29] => dcfifo_vvf1:auto_generated.data[29]
data[30] => dcfifo_vvf1:auto_generated.data[30]
data[31] => dcfifo_vvf1:auto_generated.data[31]
data[32] => dcfifo_vvf1:auto_generated.data[32]
data[33] => dcfifo_vvf1:auto_generated.data[33]
data[34] => dcfifo_vvf1:auto_generated.data[34]
data[35] => dcfifo_vvf1:auto_generated.data[35]
data[36] => dcfifo_vvf1:auto_generated.data[36]
data[37] => dcfifo_vvf1:auto_generated.data[37]
data[38] => dcfifo_vvf1:auto_generated.data[38]
data[39] => dcfifo_vvf1:auto_generated.data[39]
data[40] => dcfifo_vvf1:auto_generated.data[40]
data[41] => dcfifo_vvf1:auto_generated.data[41]
data[42] => dcfifo_vvf1:auto_generated.data[42]
data[43] => dcfifo_vvf1:auto_generated.data[43]
data[44] => dcfifo_vvf1:auto_generated.data[44]
data[45] => dcfifo_vvf1:auto_generated.data[45]
data[46] => dcfifo_vvf1:auto_generated.data[46]
data[47] => dcfifo_vvf1:auto_generated.data[47]
data[48] => dcfifo_vvf1:auto_generated.data[48]
data[49] => dcfifo_vvf1:auto_generated.data[49]
data[50] => dcfifo_vvf1:auto_generated.data[50]
data[51] => dcfifo_vvf1:auto_generated.data[51]
data[52] => dcfifo_vvf1:auto_generated.data[52]
data[53] => dcfifo_vvf1:auto_generated.data[53]
data[54] => dcfifo_vvf1:auto_generated.data[54]
data[55] => dcfifo_vvf1:auto_generated.data[55]
data[56] => dcfifo_vvf1:auto_generated.data[56]
data[57] => dcfifo_vvf1:auto_generated.data[57]
data[58] => dcfifo_vvf1:auto_generated.data[58]
data[59] => dcfifo_vvf1:auto_generated.data[59]
data[60] => dcfifo_vvf1:auto_generated.data[60]
data[61] => dcfifo_vvf1:auto_generated.data[61]
data[62] => dcfifo_vvf1:auto_generated.data[62]
data[63] => dcfifo_vvf1:auto_generated.data[63]
data[64] => dcfifo_vvf1:auto_generated.data[64]
data[65] => dcfifo_vvf1:auto_generated.data[65]
data[66] => dcfifo_vvf1:auto_generated.data[66]
data[67] => dcfifo_vvf1:auto_generated.data[67]
data[68] => dcfifo_vvf1:auto_generated.data[68]
data[69] => dcfifo_vvf1:auto_generated.data[69]
data[70] => dcfifo_vvf1:auto_generated.data[70]
data[71] => dcfifo_vvf1:auto_generated.data[71]
data[72] => dcfifo_vvf1:auto_generated.data[72]
data[73] => dcfifo_vvf1:auto_generated.data[73]
data[74] => dcfifo_vvf1:auto_generated.data[74]
data[75] => dcfifo_vvf1:auto_generated.data[75]
data[76] => dcfifo_vvf1:auto_generated.data[76]
data[77] => dcfifo_vvf1:auto_generated.data[77]
data[78] => dcfifo_vvf1:auto_generated.data[78]
data[79] => dcfifo_vvf1:auto_generated.data[79]
data[80] => dcfifo_vvf1:auto_generated.data[80]
data[81] => dcfifo_vvf1:auto_generated.data[81]
data[82] => dcfifo_vvf1:auto_generated.data[82]
data[83] => dcfifo_vvf1:auto_generated.data[83]
data[84] => dcfifo_vvf1:auto_generated.data[84]
data[85] => dcfifo_vvf1:auto_generated.data[85]
data[86] => dcfifo_vvf1:auto_generated.data[86]
data[87] => dcfifo_vvf1:auto_generated.data[87]
q[0] <= dcfifo_vvf1:auto_generated.q[0]
q[1] <= dcfifo_vvf1:auto_generated.q[1]
q[2] <= dcfifo_vvf1:auto_generated.q[2]
q[3] <= dcfifo_vvf1:auto_generated.q[3]
q[4] <= dcfifo_vvf1:auto_generated.q[4]
q[5] <= dcfifo_vvf1:auto_generated.q[5]
q[6] <= dcfifo_vvf1:auto_generated.q[6]
q[7] <= dcfifo_vvf1:auto_generated.q[7]
q[8] <= dcfifo_vvf1:auto_generated.q[8]
q[9] <= dcfifo_vvf1:auto_generated.q[9]
q[10] <= dcfifo_vvf1:auto_generated.q[10]
q[11] <= dcfifo_vvf1:auto_generated.q[11]
q[12] <= dcfifo_vvf1:auto_generated.q[12]
q[13] <= dcfifo_vvf1:auto_generated.q[13]
q[14] <= dcfifo_vvf1:auto_generated.q[14]
q[15] <= dcfifo_vvf1:auto_generated.q[15]
q[16] <= dcfifo_vvf1:auto_generated.q[16]
q[17] <= dcfifo_vvf1:auto_generated.q[17]
q[18] <= dcfifo_vvf1:auto_generated.q[18]
q[19] <= dcfifo_vvf1:auto_generated.q[19]
q[20] <= dcfifo_vvf1:auto_generated.q[20]
q[21] <= dcfifo_vvf1:auto_generated.q[21]
q[22] <= dcfifo_vvf1:auto_generated.q[22]
q[23] <= dcfifo_vvf1:auto_generated.q[23]
q[24] <= dcfifo_vvf1:auto_generated.q[24]
q[25] <= dcfifo_vvf1:auto_generated.q[25]
q[26] <= dcfifo_vvf1:auto_generated.q[26]
q[27] <= dcfifo_vvf1:auto_generated.q[27]
q[28] <= dcfifo_vvf1:auto_generated.q[28]
q[29] <= dcfifo_vvf1:auto_generated.q[29]
q[30] <= dcfifo_vvf1:auto_generated.q[30]
q[31] <= dcfifo_vvf1:auto_generated.q[31]
q[32] <= dcfifo_vvf1:auto_generated.q[32]
q[33] <= dcfifo_vvf1:auto_generated.q[33]
q[34] <= dcfifo_vvf1:auto_generated.q[34]
q[35] <= dcfifo_vvf1:auto_generated.q[35]
q[36] <= dcfifo_vvf1:auto_generated.q[36]
q[37] <= dcfifo_vvf1:auto_generated.q[37]
q[38] <= dcfifo_vvf1:auto_generated.q[38]
q[39] <= dcfifo_vvf1:auto_generated.q[39]
q[40] <= dcfifo_vvf1:auto_generated.q[40]
q[41] <= dcfifo_vvf1:auto_generated.q[41]
q[42] <= dcfifo_vvf1:auto_generated.q[42]
q[43] <= dcfifo_vvf1:auto_generated.q[43]
q[44] <= dcfifo_vvf1:auto_generated.q[44]
q[45] <= dcfifo_vvf1:auto_generated.q[45]
q[46] <= dcfifo_vvf1:auto_generated.q[46]
q[47] <= dcfifo_vvf1:auto_generated.q[47]
q[48] <= dcfifo_vvf1:auto_generated.q[48]
q[49] <= dcfifo_vvf1:auto_generated.q[49]
q[50] <= dcfifo_vvf1:auto_generated.q[50]
q[51] <= dcfifo_vvf1:auto_generated.q[51]
q[52] <= dcfifo_vvf1:auto_generated.q[52]
q[53] <= dcfifo_vvf1:auto_generated.q[53]
q[54] <= dcfifo_vvf1:auto_generated.q[54]
q[55] <= dcfifo_vvf1:auto_generated.q[55]
q[56] <= dcfifo_vvf1:auto_generated.q[56]
q[57] <= dcfifo_vvf1:auto_generated.q[57]
q[58] <= dcfifo_vvf1:auto_generated.q[58]
q[59] <= dcfifo_vvf1:auto_generated.q[59]
q[60] <= dcfifo_vvf1:auto_generated.q[60]
q[61] <= dcfifo_vvf1:auto_generated.q[61]
q[62] <= dcfifo_vvf1:auto_generated.q[62]
q[63] <= dcfifo_vvf1:auto_generated.q[63]
q[64] <= dcfifo_vvf1:auto_generated.q[64]
q[65] <= dcfifo_vvf1:auto_generated.q[65]
q[66] <= dcfifo_vvf1:auto_generated.q[66]
q[67] <= dcfifo_vvf1:auto_generated.q[67]
q[68] <= dcfifo_vvf1:auto_generated.q[68]
q[69] <= dcfifo_vvf1:auto_generated.q[69]
q[70] <= dcfifo_vvf1:auto_generated.q[70]
q[71] <= dcfifo_vvf1:auto_generated.q[71]
q[72] <= dcfifo_vvf1:auto_generated.q[72]
q[73] <= dcfifo_vvf1:auto_generated.q[73]
q[74] <= dcfifo_vvf1:auto_generated.q[74]
q[75] <= dcfifo_vvf1:auto_generated.q[75]
q[76] <= dcfifo_vvf1:auto_generated.q[76]
q[77] <= dcfifo_vvf1:auto_generated.q[77]
q[78] <= dcfifo_vvf1:auto_generated.q[78]
q[79] <= dcfifo_vvf1:auto_generated.q[79]
q[80] <= dcfifo_vvf1:auto_generated.q[80]
q[81] <= dcfifo_vvf1:auto_generated.q[81]
q[82] <= dcfifo_vvf1:auto_generated.q[82]
q[83] <= dcfifo_vvf1:auto_generated.q[83]
q[84] <= dcfifo_vvf1:auto_generated.q[84]
q[85] <= dcfifo_vvf1:auto_generated.q[85]
q[86] <= dcfifo_vvf1:auto_generated.q[86]
q[87] <= dcfifo_vvf1:auto_generated.q[87]
rdclk => dcfifo_vvf1:auto_generated.rdclk
rdreq => dcfifo_vvf1:auto_generated.rdreq
wrclk => dcfifo_vvf1:auto_generated.wrclk
wrreq => dcfifo_vvf1:auto_generated.wrreq
aclr => dcfifo_vvf1:auto_generated.aclr
rdempty <= dcfifo_vvf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_vvf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => a_graycounter_ljc:wrptr_gp.aclr
aclr => altsyncram_vj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[5].IN0
aclr => rs_dgwp_reg[5].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[5].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vj31:fifo_ram.data_a[0]
data[1] => altsyncram_vj31:fifo_ram.data_a[1]
data[2] => altsyncram_vj31:fifo_ram.data_a[2]
data[3] => altsyncram_vj31:fifo_ram.data_a[3]
data[4] => altsyncram_vj31:fifo_ram.data_a[4]
data[5] => altsyncram_vj31:fifo_ram.data_a[5]
data[6] => altsyncram_vj31:fifo_ram.data_a[6]
data[7] => altsyncram_vj31:fifo_ram.data_a[7]
data[8] => altsyncram_vj31:fifo_ram.data_a[8]
data[9] => altsyncram_vj31:fifo_ram.data_a[9]
data[10] => altsyncram_vj31:fifo_ram.data_a[10]
data[11] => altsyncram_vj31:fifo_ram.data_a[11]
data[12] => altsyncram_vj31:fifo_ram.data_a[12]
data[13] => altsyncram_vj31:fifo_ram.data_a[13]
data[14] => altsyncram_vj31:fifo_ram.data_a[14]
data[15] => altsyncram_vj31:fifo_ram.data_a[15]
data[16] => altsyncram_vj31:fifo_ram.data_a[16]
data[17] => altsyncram_vj31:fifo_ram.data_a[17]
data[18] => altsyncram_vj31:fifo_ram.data_a[18]
data[19] => altsyncram_vj31:fifo_ram.data_a[19]
data[20] => altsyncram_vj31:fifo_ram.data_a[20]
data[21] => altsyncram_vj31:fifo_ram.data_a[21]
data[22] => altsyncram_vj31:fifo_ram.data_a[22]
data[23] => altsyncram_vj31:fifo_ram.data_a[23]
data[24] => altsyncram_vj31:fifo_ram.data_a[24]
data[25] => altsyncram_vj31:fifo_ram.data_a[25]
data[26] => altsyncram_vj31:fifo_ram.data_a[26]
data[27] => altsyncram_vj31:fifo_ram.data_a[27]
data[28] => altsyncram_vj31:fifo_ram.data_a[28]
data[29] => altsyncram_vj31:fifo_ram.data_a[29]
data[30] => altsyncram_vj31:fifo_ram.data_a[30]
data[31] => altsyncram_vj31:fifo_ram.data_a[31]
data[32] => altsyncram_vj31:fifo_ram.data_a[32]
data[33] => altsyncram_vj31:fifo_ram.data_a[33]
data[34] => altsyncram_vj31:fifo_ram.data_a[34]
data[35] => altsyncram_vj31:fifo_ram.data_a[35]
data[36] => altsyncram_vj31:fifo_ram.data_a[36]
data[37] => altsyncram_vj31:fifo_ram.data_a[37]
data[38] => altsyncram_vj31:fifo_ram.data_a[38]
data[39] => altsyncram_vj31:fifo_ram.data_a[39]
data[40] => altsyncram_vj31:fifo_ram.data_a[40]
data[41] => altsyncram_vj31:fifo_ram.data_a[41]
data[42] => altsyncram_vj31:fifo_ram.data_a[42]
data[43] => altsyncram_vj31:fifo_ram.data_a[43]
data[44] => altsyncram_vj31:fifo_ram.data_a[44]
data[45] => altsyncram_vj31:fifo_ram.data_a[45]
data[46] => altsyncram_vj31:fifo_ram.data_a[46]
data[47] => altsyncram_vj31:fifo_ram.data_a[47]
data[48] => altsyncram_vj31:fifo_ram.data_a[48]
data[49] => altsyncram_vj31:fifo_ram.data_a[49]
data[50] => altsyncram_vj31:fifo_ram.data_a[50]
data[51] => altsyncram_vj31:fifo_ram.data_a[51]
data[52] => altsyncram_vj31:fifo_ram.data_a[52]
data[53] => altsyncram_vj31:fifo_ram.data_a[53]
data[54] => altsyncram_vj31:fifo_ram.data_a[54]
data[55] => altsyncram_vj31:fifo_ram.data_a[55]
data[56] => altsyncram_vj31:fifo_ram.data_a[56]
data[57] => altsyncram_vj31:fifo_ram.data_a[57]
data[58] => altsyncram_vj31:fifo_ram.data_a[58]
data[59] => altsyncram_vj31:fifo_ram.data_a[59]
data[60] => altsyncram_vj31:fifo_ram.data_a[60]
data[61] => altsyncram_vj31:fifo_ram.data_a[61]
data[62] => altsyncram_vj31:fifo_ram.data_a[62]
data[63] => altsyncram_vj31:fifo_ram.data_a[63]
data[64] => altsyncram_vj31:fifo_ram.data_a[64]
data[65] => altsyncram_vj31:fifo_ram.data_a[65]
data[66] => altsyncram_vj31:fifo_ram.data_a[66]
data[67] => altsyncram_vj31:fifo_ram.data_a[67]
data[68] => altsyncram_vj31:fifo_ram.data_a[68]
data[69] => altsyncram_vj31:fifo_ram.data_a[69]
data[70] => altsyncram_vj31:fifo_ram.data_a[70]
data[71] => altsyncram_vj31:fifo_ram.data_a[71]
data[72] => altsyncram_vj31:fifo_ram.data_a[72]
data[73] => altsyncram_vj31:fifo_ram.data_a[73]
data[74] => altsyncram_vj31:fifo_ram.data_a[74]
data[75] => altsyncram_vj31:fifo_ram.data_a[75]
data[76] => altsyncram_vj31:fifo_ram.data_a[76]
data[77] => altsyncram_vj31:fifo_ram.data_a[77]
data[78] => altsyncram_vj31:fifo_ram.data_a[78]
data[79] => altsyncram_vj31:fifo_ram.data_a[79]
data[80] => altsyncram_vj31:fifo_ram.data_a[80]
data[81] => altsyncram_vj31:fifo_ram.data_a[81]
data[82] => altsyncram_vj31:fifo_ram.data_a[82]
data[83] => altsyncram_vj31:fifo_ram.data_a[83]
data[84] => altsyncram_vj31:fifo_ram.data_a[84]
data[85] => altsyncram_vj31:fifo_ram.data_a[85]
data[86] => altsyncram_vj31:fifo_ram.data_a[86]
data[87] => altsyncram_vj31:fifo_ram.data_a[87]
q[0] <= altsyncram_vj31:fifo_ram.q_b[0]
q[1] <= altsyncram_vj31:fifo_ram.q_b[1]
q[2] <= altsyncram_vj31:fifo_ram.q_b[2]
q[3] <= altsyncram_vj31:fifo_ram.q_b[3]
q[4] <= altsyncram_vj31:fifo_ram.q_b[4]
q[5] <= altsyncram_vj31:fifo_ram.q_b[5]
q[6] <= altsyncram_vj31:fifo_ram.q_b[6]
q[7] <= altsyncram_vj31:fifo_ram.q_b[7]
q[8] <= altsyncram_vj31:fifo_ram.q_b[8]
q[9] <= altsyncram_vj31:fifo_ram.q_b[9]
q[10] <= altsyncram_vj31:fifo_ram.q_b[10]
q[11] <= altsyncram_vj31:fifo_ram.q_b[11]
q[12] <= altsyncram_vj31:fifo_ram.q_b[12]
q[13] <= altsyncram_vj31:fifo_ram.q_b[13]
q[14] <= altsyncram_vj31:fifo_ram.q_b[14]
q[15] <= altsyncram_vj31:fifo_ram.q_b[15]
q[16] <= altsyncram_vj31:fifo_ram.q_b[16]
q[17] <= altsyncram_vj31:fifo_ram.q_b[17]
q[18] <= altsyncram_vj31:fifo_ram.q_b[18]
q[19] <= altsyncram_vj31:fifo_ram.q_b[19]
q[20] <= altsyncram_vj31:fifo_ram.q_b[20]
q[21] <= altsyncram_vj31:fifo_ram.q_b[21]
q[22] <= altsyncram_vj31:fifo_ram.q_b[22]
q[23] <= altsyncram_vj31:fifo_ram.q_b[23]
q[24] <= altsyncram_vj31:fifo_ram.q_b[24]
q[25] <= altsyncram_vj31:fifo_ram.q_b[25]
q[26] <= altsyncram_vj31:fifo_ram.q_b[26]
q[27] <= altsyncram_vj31:fifo_ram.q_b[27]
q[28] <= altsyncram_vj31:fifo_ram.q_b[28]
q[29] <= altsyncram_vj31:fifo_ram.q_b[29]
q[30] <= altsyncram_vj31:fifo_ram.q_b[30]
q[31] <= altsyncram_vj31:fifo_ram.q_b[31]
q[32] <= altsyncram_vj31:fifo_ram.q_b[32]
q[33] <= altsyncram_vj31:fifo_ram.q_b[33]
q[34] <= altsyncram_vj31:fifo_ram.q_b[34]
q[35] <= altsyncram_vj31:fifo_ram.q_b[35]
q[36] <= altsyncram_vj31:fifo_ram.q_b[36]
q[37] <= altsyncram_vj31:fifo_ram.q_b[37]
q[38] <= altsyncram_vj31:fifo_ram.q_b[38]
q[39] <= altsyncram_vj31:fifo_ram.q_b[39]
q[40] <= altsyncram_vj31:fifo_ram.q_b[40]
q[41] <= altsyncram_vj31:fifo_ram.q_b[41]
q[42] <= altsyncram_vj31:fifo_ram.q_b[42]
q[43] <= altsyncram_vj31:fifo_ram.q_b[43]
q[44] <= altsyncram_vj31:fifo_ram.q_b[44]
q[45] <= altsyncram_vj31:fifo_ram.q_b[45]
q[46] <= altsyncram_vj31:fifo_ram.q_b[46]
q[47] <= altsyncram_vj31:fifo_ram.q_b[47]
q[48] <= altsyncram_vj31:fifo_ram.q_b[48]
q[49] <= altsyncram_vj31:fifo_ram.q_b[49]
q[50] <= altsyncram_vj31:fifo_ram.q_b[50]
q[51] <= altsyncram_vj31:fifo_ram.q_b[51]
q[52] <= altsyncram_vj31:fifo_ram.q_b[52]
q[53] <= altsyncram_vj31:fifo_ram.q_b[53]
q[54] <= altsyncram_vj31:fifo_ram.q_b[54]
q[55] <= altsyncram_vj31:fifo_ram.q_b[55]
q[56] <= altsyncram_vj31:fifo_ram.q_b[56]
q[57] <= altsyncram_vj31:fifo_ram.q_b[57]
q[58] <= altsyncram_vj31:fifo_ram.q_b[58]
q[59] <= altsyncram_vj31:fifo_ram.q_b[59]
q[60] <= altsyncram_vj31:fifo_ram.q_b[60]
q[61] <= altsyncram_vj31:fifo_ram.q_b[61]
q[62] <= altsyncram_vj31:fifo_ram.q_b[62]
q[63] <= altsyncram_vj31:fifo_ram.q_b[63]
q[64] <= altsyncram_vj31:fifo_ram.q_b[64]
q[65] <= altsyncram_vj31:fifo_ram.q_b[65]
q[66] <= altsyncram_vj31:fifo_ram.q_b[66]
q[67] <= altsyncram_vj31:fifo_ram.q_b[67]
q[68] <= altsyncram_vj31:fifo_ram.q_b[68]
q[69] <= altsyncram_vj31:fifo_ram.q_b[69]
q[70] <= altsyncram_vj31:fifo_ram.q_b[70]
q[71] <= altsyncram_vj31:fifo_ram.q_b[71]
q[72] <= altsyncram_vj31:fifo_ram.q_b[72]
q[73] <= altsyncram_vj31:fifo_ram.q_b[73]
q[74] <= altsyncram_vj31:fifo_ram.q_b[74]
q[75] <= altsyncram_vj31:fifo_ram.q_b[75]
q[76] <= altsyncram_vj31:fifo_ram.q_b[76]
q[77] <= altsyncram_vj31:fifo_ram.q_b[77]
q[78] <= altsyncram_vj31:fifo_ram.q_b[78]
q[79] <= altsyncram_vj31:fifo_ram.q_b[79]
q[80] <= altsyncram_vj31:fifo_ram.q_b[80]
q[81] <= altsyncram_vj31:fifo_ram.q_b[81]
q[82] <= altsyncram_vj31:fifo_ram.q_b[82]
q[83] <= altsyncram_vj31:fifo_ram.q_b[83]
q[84] <= altsyncram_vj31:fifo_ram.q_b[84]
q[85] <= altsyncram_vj31:fifo_ram.q_b[85]
q[86] <= altsyncram_vj31:fifo_ram.q_b[86]
q[87] <= altsyncram_vj31:fifo_ram.q_b[87]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_vj31:fifo_ram.clock1
rdclk => alt_synch_pipe_fkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => a_graycounter_ljc:wrptr_gp.clock
wrclk => altsyncram_vj31:fifo_ram.clock0
wrclk => alt_synch_pipe_gkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|a_graycounter_ljc:wrptr_gp
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|altsyncram_vj31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
aclr1 => ram_block14a33.CLR1
aclr1 => ram_block14a34.CLR1
aclr1 => ram_block14a35.CLR1
aclr1 => ram_block14a36.CLR1
aclr1 => ram_block14a37.CLR1
aclr1 => ram_block14a38.CLR1
aclr1 => ram_block14a39.CLR1
aclr1 => ram_block14a40.CLR1
aclr1 => ram_block14a41.CLR1
aclr1 => ram_block14a42.CLR1
aclr1 => ram_block14a43.CLR1
aclr1 => ram_block14a44.CLR1
aclr1 => ram_block14a45.CLR1
aclr1 => ram_block14a46.CLR1
aclr1 => ram_block14a47.CLR1
aclr1 => ram_block14a48.CLR1
aclr1 => ram_block14a49.CLR1
aclr1 => ram_block14a50.CLR1
aclr1 => ram_block14a51.CLR1
aclr1 => ram_block14a52.CLR1
aclr1 => ram_block14a53.CLR1
aclr1 => ram_block14a54.CLR1
aclr1 => ram_block14a55.CLR1
aclr1 => ram_block14a56.CLR1
aclr1 => ram_block14a57.CLR1
aclr1 => ram_block14a58.CLR1
aclr1 => ram_block14a59.CLR1
aclr1 => ram_block14a60.CLR1
aclr1 => ram_block14a61.CLR1
aclr1 => ram_block14a62.CLR1
aclr1 => ram_block14a63.CLR1
aclr1 => ram_block14a64.CLR1
aclr1 => ram_block14a65.CLR1
aclr1 => ram_block14a66.CLR1
aclr1 => ram_block14a67.CLR1
aclr1 => ram_block14a68.CLR1
aclr1 => ram_block14a69.CLR1
aclr1 => ram_block14a70.CLR1
aclr1 => ram_block14a71.CLR1
aclr1 => ram_block14a72.CLR1
aclr1 => ram_block14a73.CLR1
aclr1 => ram_block14a74.CLR1
aclr1 => ram_block14a75.CLR1
aclr1 => ram_block14a76.CLR1
aclr1 => ram_block14a77.CLR1
aclr1 => ram_block14a78.CLR1
aclr1 => ram_block14a79.CLR1
aclr1 => ram_block14a80.CLR1
aclr1 => ram_block14a81.CLR1
aclr1 => ram_block14a82.CLR1
aclr1 => ram_block14a83.CLR1
aclr1 => ram_block14a84.CLR1
aclr1 => ram_block14a85.CLR1
aclr1 => ram_block14a86.CLR1
aclr1 => ram_block14a87.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[0] => ram_block14a33.PORTAADDR
address_a[0] => ram_block14a34.PORTAADDR
address_a[0] => ram_block14a35.PORTAADDR
address_a[0] => ram_block14a36.PORTAADDR
address_a[0] => ram_block14a37.PORTAADDR
address_a[0] => ram_block14a38.PORTAADDR
address_a[0] => ram_block14a39.PORTAADDR
address_a[0] => ram_block14a40.PORTAADDR
address_a[0] => ram_block14a41.PORTAADDR
address_a[0] => ram_block14a42.PORTAADDR
address_a[0] => ram_block14a43.PORTAADDR
address_a[0] => ram_block14a44.PORTAADDR
address_a[0] => ram_block14a45.PORTAADDR
address_a[0] => ram_block14a46.PORTAADDR
address_a[0] => ram_block14a47.PORTAADDR
address_a[0] => ram_block14a48.PORTAADDR
address_a[0] => ram_block14a49.PORTAADDR
address_a[0] => ram_block14a50.PORTAADDR
address_a[0] => ram_block14a51.PORTAADDR
address_a[0] => ram_block14a52.PORTAADDR
address_a[0] => ram_block14a53.PORTAADDR
address_a[0] => ram_block14a54.PORTAADDR
address_a[0] => ram_block14a55.PORTAADDR
address_a[0] => ram_block14a56.PORTAADDR
address_a[0] => ram_block14a57.PORTAADDR
address_a[0] => ram_block14a58.PORTAADDR
address_a[0] => ram_block14a59.PORTAADDR
address_a[0] => ram_block14a60.PORTAADDR
address_a[0] => ram_block14a61.PORTAADDR
address_a[0] => ram_block14a62.PORTAADDR
address_a[0] => ram_block14a63.PORTAADDR
address_a[0] => ram_block14a64.PORTAADDR
address_a[0] => ram_block14a65.PORTAADDR
address_a[0] => ram_block14a66.PORTAADDR
address_a[0] => ram_block14a67.PORTAADDR
address_a[0] => ram_block14a68.PORTAADDR
address_a[0] => ram_block14a69.PORTAADDR
address_a[0] => ram_block14a70.PORTAADDR
address_a[0] => ram_block14a71.PORTAADDR
address_a[0] => ram_block14a72.PORTAADDR
address_a[0] => ram_block14a73.PORTAADDR
address_a[0] => ram_block14a74.PORTAADDR
address_a[0] => ram_block14a75.PORTAADDR
address_a[0] => ram_block14a76.PORTAADDR
address_a[0] => ram_block14a77.PORTAADDR
address_a[0] => ram_block14a78.PORTAADDR
address_a[0] => ram_block14a79.PORTAADDR
address_a[0] => ram_block14a80.PORTAADDR
address_a[0] => ram_block14a81.PORTAADDR
address_a[0] => ram_block14a82.PORTAADDR
address_a[0] => ram_block14a83.PORTAADDR
address_a[0] => ram_block14a84.PORTAADDR
address_a[0] => ram_block14a85.PORTAADDR
address_a[0] => ram_block14a86.PORTAADDR
address_a[0] => ram_block14a87.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[1] => ram_block14a33.PORTAADDR1
address_a[1] => ram_block14a34.PORTAADDR1
address_a[1] => ram_block14a35.PORTAADDR1
address_a[1] => ram_block14a36.PORTAADDR1
address_a[1] => ram_block14a37.PORTAADDR1
address_a[1] => ram_block14a38.PORTAADDR1
address_a[1] => ram_block14a39.PORTAADDR1
address_a[1] => ram_block14a40.PORTAADDR1
address_a[1] => ram_block14a41.PORTAADDR1
address_a[1] => ram_block14a42.PORTAADDR1
address_a[1] => ram_block14a43.PORTAADDR1
address_a[1] => ram_block14a44.PORTAADDR1
address_a[1] => ram_block14a45.PORTAADDR1
address_a[1] => ram_block14a46.PORTAADDR1
address_a[1] => ram_block14a47.PORTAADDR1
address_a[1] => ram_block14a48.PORTAADDR1
address_a[1] => ram_block14a49.PORTAADDR1
address_a[1] => ram_block14a50.PORTAADDR1
address_a[1] => ram_block14a51.PORTAADDR1
address_a[1] => ram_block14a52.PORTAADDR1
address_a[1] => ram_block14a53.PORTAADDR1
address_a[1] => ram_block14a54.PORTAADDR1
address_a[1] => ram_block14a55.PORTAADDR1
address_a[1] => ram_block14a56.PORTAADDR1
address_a[1] => ram_block14a57.PORTAADDR1
address_a[1] => ram_block14a58.PORTAADDR1
address_a[1] => ram_block14a59.PORTAADDR1
address_a[1] => ram_block14a60.PORTAADDR1
address_a[1] => ram_block14a61.PORTAADDR1
address_a[1] => ram_block14a62.PORTAADDR1
address_a[1] => ram_block14a63.PORTAADDR1
address_a[1] => ram_block14a64.PORTAADDR1
address_a[1] => ram_block14a65.PORTAADDR1
address_a[1] => ram_block14a66.PORTAADDR1
address_a[1] => ram_block14a67.PORTAADDR1
address_a[1] => ram_block14a68.PORTAADDR1
address_a[1] => ram_block14a69.PORTAADDR1
address_a[1] => ram_block14a70.PORTAADDR1
address_a[1] => ram_block14a71.PORTAADDR1
address_a[1] => ram_block14a72.PORTAADDR1
address_a[1] => ram_block14a73.PORTAADDR1
address_a[1] => ram_block14a74.PORTAADDR1
address_a[1] => ram_block14a75.PORTAADDR1
address_a[1] => ram_block14a76.PORTAADDR1
address_a[1] => ram_block14a77.PORTAADDR1
address_a[1] => ram_block14a78.PORTAADDR1
address_a[1] => ram_block14a79.PORTAADDR1
address_a[1] => ram_block14a80.PORTAADDR1
address_a[1] => ram_block14a81.PORTAADDR1
address_a[1] => ram_block14a82.PORTAADDR1
address_a[1] => ram_block14a83.PORTAADDR1
address_a[1] => ram_block14a84.PORTAADDR1
address_a[1] => ram_block14a85.PORTAADDR1
address_a[1] => ram_block14a86.PORTAADDR1
address_a[1] => ram_block14a87.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[2] => ram_block14a33.PORTAADDR2
address_a[2] => ram_block14a34.PORTAADDR2
address_a[2] => ram_block14a35.PORTAADDR2
address_a[2] => ram_block14a36.PORTAADDR2
address_a[2] => ram_block14a37.PORTAADDR2
address_a[2] => ram_block14a38.PORTAADDR2
address_a[2] => ram_block14a39.PORTAADDR2
address_a[2] => ram_block14a40.PORTAADDR2
address_a[2] => ram_block14a41.PORTAADDR2
address_a[2] => ram_block14a42.PORTAADDR2
address_a[2] => ram_block14a43.PORTAADDR2
address_a[2] => ram_block14a44.PORTAADDR2
address_a[2] => ram_block14a45.PORTAADDR2
address_a[2] => ram_block14a46.PORTAADDR2
address_a[2] => ram_block14a47.PORTAADDR2
address_a[2] => ram_block14a48.PORTAADDR2
address_a[2] => ram_block14a49.PORTAADDR2
address_a[2] => ram_block14a50.PORTAADDR2
address_a[2] => ram_block14a51.PORTAADDR2
address_a[2] => ram_block14a52.PORTAADDR2
address_a[2] => ram_block14a53.PORTAADDR2
address_a[2] => ram_block14a54.PORTAADDR2
address_a[2] => ram_block14a55.PORTAADDR2
address_a[2] => ram_block14a56.PORTAADDR2
address_a[2] => ram_block14a57.PORTAADDR2
address_a[2] => ram_block14a58.PORTAADDR2
address_a[2] => ram_block14a59.PORTAADDR2
address_a[2] => ram_block14a60.PORTAADDR2
address_a[2] => ram_block14a61.PORTAADDR2
address_a[2] => ram_block14a62.PORTAADDR2
address_a[2] => ram_block14a63.PORTAADDR2
address_a[2] => ram_block14a64.PORTAADDR2
address_a[2] => ram_block14a65.PORTAADDR2
address_a[2] => ram_block14a66.PORTAADDR2
address_a[2] => ram_block14a67.PORTAADDR2
address_a[2] => ram_block14a68.PORTAADDR2
address_a[2] => ram_block14a69.PORTAADDR2
address_a[2] => ram_block14a70.PORTAADDR2
address_a[2] => ram_block14a71.PORTAADDR2
address_a[2] => ram_block14a72.PORTAADDR2
address_a[2] => ram_block14a73.PORTAADDR2
address_a[2] => ram_block14a74.PORTAADDR2
address_a[2] => ram_block14a75.PORTAADDR2
address_a[2] => ram_block14a76.PORTAADDR2
address_a[2] => ram_block14a77.PORTAADDR2
address_a[2] => ram_block14a78.PORTAADDR2
address_a[2] => ram_block14a79.PORTAADDR2
address_a[2] => ram_block14a80.PORTAADDR2
address_a[2] => ram_block14a81.PORTAADDR2
address_a[2] => ram_block14a82.PORTAADDR2
address_a[2] => ram_block14a83.PORTAADDR2
address_a[2] => ram_block14a84.PORTAADDR2
address_a[2] => ram_block14a85.PORTAADDR2
address_a[2] => ram_block14a86.PORTAADDR2
address_a[2] => ram_block14a87.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[3] => ram_block14a33.PORTAADDR3
address_a[3] => ram_block14a34.PORTAADDR3
address_a[3] => ram_block14a35.PORTAADDR3
address_a[3] => ram_block14a36.PORTAADDR3
address_a[3] => ram_block14a37.PORTAADDR3
address_a[3] => ram_block14a38.PORTAADDR3
address_a[3] => ram_block14a39.PORTAADDR3
address_a[3] => ram_block14a40.PORTAADDR3
address_a[3] => ram_block14a41.PORTAADDR3
address_a[3] => ram_block14a42.PORTAADDR3
address_a[3] => ram_block14a43.PORTAADDR3
address_a[3] => ram_block14a44.PORTAADDR3
address_a[3] => ram_block14a45.PORTAADDR3
address_a[3] => ram_block14a46.PORTAADDR3
address_a[3] => ram_block14a47.PORTAADDR3
address_a[3] => ram_block14a48.PORTAADDR3
address_a[3] => ram_block14a49.PORTAADDR3
address_a[3] => ram_block14a50.PORTAADDR3
address_a[3] => ram_block14a51.PORTAADDR3
address_a[3] => ram_block14a52.PORTAADDR3
address_a[3] => ram_block14a53.PORTAADDR3
address_a[3] => ram_block14a54.PORTAADDR3
address_a[3] => ram_block14a55.PORTAADDR3
address_a[3] => ram_block14a56.PORTAADDR3
address_a[3] => ram_block14a57.PORTAADDR3
address_a[3] => ram_block14a58.PORTAADDR3
address_a[3] => ram_block14a59.PORTAADDR3
address_a[3] => ram_block14a60.PORTAADDR3
address_a[3] => ram_block14a61.PORTAADDR3
address_a[3] => ram_block14a62.PORTAADDR3
address_a[3] => ram_block14a63.PORTAADDR3
address_a[3] => ram_block14a64.PORTAADDR3
address_a[3] => ram_block14a65.PORTAADDR3
address_a[3] => ram_block14a66.PORTAADDR3
address_a[3] => ram_block14a67.PORTAADDR3
address_a[3] => ram_block14a68.PORTAADDR3
address_a[3] => ram_block14a69.PORTAADDR3
address_a[3] => ram_block14a70.PORTAADDR3
address_a[3] => ram_block14a71.PORTAADDR3
address_a[3] => ram_block14a72.PORTAADDR3
address_a[3] => ram_block14a73.PORTAADDR3
address_a[3] => ram_block14a74.PORTAADDR3
address_a[3] => ram_block14a75.PORTAADDR3
address_a[3] => ram_block14a76.PORTAADDR3
address_a[3] => ram_block14a77.PORTAADDR3
address_a[3] => ram_block14a78.PORTAADDR3
address_a[3] => ram_block14a79.PORTAADDR3
address_a[3] => ram_block14a80.PORTAADDR3
address_a[3] => ram_block14a81.PORTAADDR3
address_a[3] => ram_block14a82.PORTAADDR3
address_a[3] => ram_block14a83.PORTAADDR3
address_a[3] => ram_block14a84.PORTAADDR3
address_a[3] => ram_block14a85.PORTAADDR3
address_a[3] => ram_block14a86.PORTAADDR3
address_a[3] => ram_block14a87.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[4] => ram_block14a33.PORTAADDR4
address_a[4] => ram_block14a34.PORTAADDR4
address_a[4] => ram_block14a35.PORTAADDR4
address_a[4] => ram_block14a36.PORTAADDR4
address_a[4] => ram_block14a37.PORTAADDR4
address_a[4] => ram_block14a38.PORTAADDR4
address_a[4] => ram_block14a39.PORTAADDR4
address_a[4] => ram_block14a40.PORTAADDR4
address_a[4] => ram_block14a41.PORTAADDR4
address_a[4] => ram_block14a42.PORTAADDR4
address_a[4] => ram_block14a43.PORTAADDR4
address_a[4] => ram_block14a44.PORTAADDR4
address_a[4] => ram_block14a45.PORTAADDR4
address_a[4] => ram_block14a46.PORTAADDR4
address_a[4] => ram_block14a47.PORTAADDR4
address_a[4] => ram_block14a48.PORTAADDR4
address_a[4] => ram_block14a49.PORTAADDR4
address_a[4] => ram_block14a50.PORTAADDR4
address_a[4] => ram_block14a51.PORTAADDR4
address_a[4] => ram_block14a52.PORTAADDR4
address_a[4] => ram_block14a53.PORTAADDR4
address_a[4] => ram_block14a54.PORTAADDR4
address_a[4] => ram_block14a55.PORTAADDR4
address_a[4] => ram_block14a56.PORTAADDR4
address_a[4] => ram_block14a57.PORTAADDR4
address_a[4] => ram_block14a58.PORTAADDR4
address_a[4] => ram_block14a59.PORTAADDR4
address_a[4] => ram_block14a60.PORTAADDR4
address_a[4] => ram_block14a61.PORTAADDR4
address_a[4] => ram_block14a62.PORTAADDR4
address_a[4] => ram_block14a63.PORTAADDR4
address_a[4] => ram_block14a64.PORTAADDR4
address_a[4] => ram_block14a65.PORTAADDR4
address_a[4] => ram_block14a66.PORTAADDR4
address_a[4] => ram_block14a67.PORTAADDR4
address_a[4] => ram_block14a68.PORTAADDR4
address_a[4] => ram_block14a69.PORTAADDR4
address_a[4] => ram_block14a70.PORTAADDR4
address_a[4] => ram_block14a71.PORTAADDR4
address_a[4] => ram_block14a72.PORTAADDR4
address_a[4] => ram_block14a73.PORTAADDR4
address_a[4] => ram_block14a74.PORTAADDR4
address_a[4] => ram_block14a75.PORTAADDR4
address_a[4] => ram_block14a76.PORTAADDR4
address_a[4] => ram_block14a77.PORTAADDR4
address_a[4] => ram_block14a78.PORTAADDR4
address_a[4] => ram_block14a79.PORTAADDR4
address_a[4] => ram_block14a80.PORTAADDR4
address_a[4] => ram_block14a81.PORTAADDR4
address_a[4] => ram_block14a82.PORTAADDR4
address_a[4] => ram_block14a83.PORTAADDR4
address_a[4] => ram_block14a84.PORTAADDR4
address_a[4] => ram_block14a85.PORTAADDR4
address_a[4] => ram_block14a86.PORTAADDR4
address_a[4] => ram_block14a87.PORTAADDR4
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[0] => ram_block14a33.PORTBADDR
address_b[0] => ram_block14a34.PORTBADDR
address_b[0] => ram_block14a35.PORTBADDR
address_b[0] => ram_block14a36.PORTBADDR
address_b[0] => ram_block14a37.PORTBADDR
address_b[0] => ram_block14a38.PORTBADDR
address_b[0] => ram_block14a39.PORTBADDR
address_b[0] => ram_block14a40.PORTBADDR
address_b[0] => ram_block14a41.PORTBADDR
address_b[0] => ram_block14a42.PORTBADDR
address_b[0] => ram_block14a43.PORTBADDR
address_b[0] => ram_block14a44.PORTBADDR
address_b[0] => ram_block14a45.PORTBADDR
address_b[0] => ram_block14a46.PORTBADDR
address_b[0] => ram_block14a47.PORTBADDR
address_b[0] => ram_block14a48.PORTBADDR
address_b[0] => ram_block14a49.PORTBADDR
address_b[0] => ram_block14a50.PORTBADDR
address_b[0] => ram_block14a51.PORTBADDR
address_b[0] => ram_block14a52.PORTBADDR
address_b[0] => ram_block14a53.PORTBADDR
address_b[0] => ram_block14a54.PORTBADDR
address_b[0] => ram_block14a55.PORTBADDR
address_b[0] => ram_block14a56.PORTBADDR
address_b[0] => ram_block14a57.PORTBADDR
address_b[0] => ram_block14a58.PORTBADDR
address_b[0] => ram_block14a59.PORTBADDR
address_b[0] => ram_block14a60.PORTBADDR
address_b[0] => ram_block14a61.PORTBADDR
address_b[0] => ram_block14a62.PORTBADDR
address_b[0] => ram_block14a63.PORTBADDR
address_b[0] => ram_block14a64.PORTBADDR
address_b[0] => ram_block14a65.PORTBADDR
address_b[0] => ram_block14a66.PORTBADDR
address_b[0] => ram_block14a67.PORTBADDR
address_b[0] => ram_block14a68.PORTBADDR
address_b[0] => ram_block14a69.PORTBADDR
address_b[0] => ram_block14a70.PORTBADDR
address_b[0] => ram_block14a71.PORTBADDR
address_b[0] => ram_block14a72.PORTBADDR
address_b[0] => ram_block14a73.PORTBADDR
address_b[0] => ram_block14a74.PORTBADDR
address_b[0] => ram_block14a75.PORTBADDR
address_b[0] => ram_block14a76.PORTBADDR
address_b[0] => ram_block14a77.PORTBADDR
address_b[0] => ram_block14a78.PORTBADDR
address_b[0] => ram_block14a79.PORTBADDR
address_b[0] => ram_block14a80.PORTBADDR
address_b[0] => ram_block14a81.PORTBADDR
address_b[0] => ram_block14a82.PORTBADDR
address_b[0] => ram_block14a83.PORTBADDR
address_b[0] => ram_block14a84.PORTBADDR
address_b[0] => ram_block14a85.PORTBADDR
address_b[0] => ram_block14a86.PORTBADDR
address_b[0] => ram_block14a87.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[1] => ram_block14a33.PORTBADDR1
address_b[1] => ram_block14a34.PORTBADDR1
address_b[1] => ram_block14a35.PORTBADDR1
address_b[1] => ram_block14a36.PORTBADDR1
address_b[1] => ram_block14a37.PORTBADDR1
address_b[1] => ram_block14a38.PORTBADDR1
address_b[1] => ram_block14a39.PORTBADDR1
address_b[1] => ram_block14a40.PORTBADDR1
address_b[1] => ram_block14a41.PORTBADDR1
address_b[1] => ram_block14a42.PORTBADDR1
address_b[1] => ram_block14a43.PORTBADDR1
address_b[1] => ram_block14a44.PORTBADDR1
address_b[1] => ram_block14a45.PORTBADDR1
address_b[1] => ram_block14a46.PORTBADDR1
address_b[1] => ram_block14a47.PORTBADDR1
address_b[1] => ram_block14a48.PORTBADDR1
address_b[1] => ram_block14a49.PORTBADDR1
address_b[1] => ram_block14a50.PORTBADDR1
address_b[1] => ram_block14a51.PORTBADDR1
address_b[1] => ram_block14a52.PORTBADDR1
address_b[1] => ram_block14a53.PORTBADDR1
address_b[1] => ram_block14a54.PORTBADDR1
address_b[1] => ram_block14a55.PORTBADDR1
address_b[1] => ram_block14a56.PORTBADDR1
address_b[1] => ram_block14a57.PORTBADDR1
address_b[1] => ram_block14a58.PORTBADDR1
address_b[1] => ram_block14a59.PORTBADDR1
address_b[1] => ram_block14a60.PORTBADDR1
address_b[1] => ram_block14a61.PORTBADDR1
address_b[1] => ram_block14a62.PORTBADDR1
address_b[1] => ram_block14a63.PORTBADDR1
address_b[1] => ram_block14a64.PORTBADDR1
address_b[1] => ram_block14a65.PORTBADDR1
address_b[1] => ram_block14a66.PORTBADDR1
address_b[1] => ram_block14a67.PORTBADDR1
address_b[1] => ram_block14a68.PORTBADDR1
address_b[1] => ram_block14a69.PORTBADDR1
address_b[1] => ram_block14a70.PORTBADDR1
address_b[1] => ram_block14a71.PORTBADDR1
address_b[1] => ram_block14a72.PORTBADDR1
address_b[1] => ram_block14a73.PORTBADDR1
address_b[1] => ram_block14a74.PORTBADDR1
address_b[1] => ram_block14a75.PORTBADDR1
address_b[1] => ram_block14a76.PORTBADDR1
address_b[1] => ram_block14a77.PORTBADDR1
address_b[1] => ram_block14a78.PORTBADDR1
address_b[1] => ram_block14a79.PORTBADDR1
address_b[1] => ram_block14a80.PORTBADDR1
address_b[1] => ram_block14a81.PORTBADDR1
address_b[1] => ram_block14a82.PORTBADDR1
address_b[1] => ram_block14a83.PORTBADDR1
address_b[1] => ram_block14a84.PORTBADDR1
address_b[1] => ram_block14a85.PORTBADDR1
address_b[1] => ram_block14a86.PORTBADDR1
address_b[1] => ram_block14a87.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[2] => ram_block14a33.PORTBADDR2
address_b[2] => ram_block14a34.PORTBADDR2
address_b[2] => ram_block14a35.PORTBADDR2
address_b[2] => ram_block14a36.PORTBADDR2
address_b[2] => ram_block14a37.PORTBADDR2
address_b[2] => ram_block14a38.PORTBADDR2
address_b[2] => ram_block14a39.PORTBADDR2
address_b[2] => ram_block14a40.PORTBADDR2
address_b[2] => ram_block14a41.PORTBADDR2
address_b[2] => ram_block14a42.PORTBADDR2
address_b[2] => ram_block14a43.PORTBADDR2
address_b[2] => ram_block14a44.PORTBADDR2
address_b[2] => ram_block14a45.PORTBADDR2
address_b[2] => ram_block14a46.PORTBADDR2
address_b[2] => ram_block14a47.PORTBADDR2
address_b[2] => ram_block14a48.PORTBADDR2
address_b[2] => ram_block14a49.PORTBADDR2
address_b[2] => ram_block14a50.PORTBADDR2
address_b[2] => ram_block14a51.PORTBADDR2
address_b[2] => ram_block14a52.PORTBADDR2
address_b[2] => ram_block14a53.PORTBADDR2
address_b[2] => ram_block14a54.PORTBADDR2
address_b[2] => ram_block14a55.PORTBADDR2
address_b[2] => ram_block14a56.PORTBADDR2
address_b[2] => ram_block14a57.PORTBADDR2
address_b[2] => ram_block14a58.PORTBADDR2
address_b[2] => ram_block14a59.PORTBADDR2
address_b[2] => ram_block14a60.PORTBADDR2
address_b[2] => ram_block14a61.PORTBADDR2
address_b[2] => ram_block14a62.PORTBADDR2
address_b[2] => ram_block14a63.PORTBADDR2
address_b[2] => ram_block14a64.PORTBADDR2
address_b[2] => ram_block14a65.PORTBADDR2
address_b[2] => ram_block14a66.PORTBADDR2
address_b[2] => ram_block14a67.PORTBADDR2
address_b[2] => ram_block14a68.PORTBADDR2
address_b[2] => ram_block14a69.PORTBADDR2
address_b[2] => ram_block14a70.PORTBADDR2
address_b[2] => ram_block14a71.PORTBADDR2
address_b[2] => ram_block14a72.PORTBADDR2
address_b[2] => ram_block14a73.PORTBADDR2
address_b[2] => ram_block14a74.PORTBADDR2
address_b[2] => ram_block14a75.PORTBADDR2
address_b[2] => ram_block14a76.PORTBADDR2
address_b[2] => ram_block14a77.PORTBADDR2
address_b[2] => ram_block14a78.PORTBADDR2
address_b[2] => ram_block14a79.PORTBADDR2
address_b[2] => ram_block14a80.PORTBADDR2
address_b[2] => ram_block14a81.PORTBADDR2
address_b[2] => ram_block14a82.PORTBADDR2
address_b[2] => ram_block14a83.PORTBADDR2
address_b[2] => ram_block14a84.PORTBADDR2
address_b[2] => ram_block14a85.PORTBADDR2
address_b[2] => ram_block14a86.PORTBADDR2
address_b[2] => ram_block14a87.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[3] => ram_block14a33.PORTBADDR3
address_b[3] => ram_block14a34.PORTBADDR3
address_b[3] => ram_block14a35.PORTBADDR3
address_b[3] => ram_block14a36.PORTBADDR3
address_b[3] => ram_block14a37.PORTBADDR3
address_b[3] => ram_block14a38.PORTBADDR3
address_b[3] => ram_block14a39.PORTBADDR3
address_b[3] => ram_block14a40.PORTBADDR3
address_b[3] => ram_block14a41.PORTBADDR3
address_b[3] => ram_block14a42.PORTBADDR3
address_b[3] => ram_block14a43.PORTBADDR3
address_b[3] => ram_block14a44.PORTBADDR3
address_b[3] => ram_block14a45.PORTBADDR3
address_b[3] => ram_block14a46.PORTBADDR3
address_b[3] => ram_block14a47.PORTBADDR3
address_b[3] => ram_block14a48.PORTBADDR3
address_b[3] => ram_block14a49.PORTBADDR3
address_b[3] => ram_block14a50.PORTBADDR3
address_b[3] => ram_block14a51.PORTBADDR3
address_b[3] => ram_block14a52.PORTBADDR3
address_b[3] => ram_block14a53.PORTBADDR3
address_b[3] => ram_block14a54.PORTBADDR3
address_b[3] => ram_block14a55.PORTBADDR3
address_b[3] => ram_block14a56.PORTBADDR3
address_b[3] => ram_block14a57.PORTBADDR3
address_b[3] => ram_block14a58.PORTBADDR3
address_b[3] => ram_block14a59.PORTBADDR3
address_b[3] => ram_block14a60.PORTBADDR3
address_b[3] => ram_block14a61.PORTBADDR3
address_b[3] => ram_block14a62.PORTBADDR3
address_b[3] => ram_block14a63.PORTBADDR3
address_b[3] => ram_block14a64.PORTBADDR3
address_b[3] => ram_block14a65.PORTBADDR3
address_b[3] => ram_block14a66.PORTBADDR3
address_b[3] => ram_block14a67.PORTBADDR3
address_b[3] => ram_block14a68.PORTBADDR3
address_b[3] => ram_block14a69.PORTBADDR3
address_b[3] => ram_block14a70.PORTBADDR3
address_b[3] => ram_block14a71.PORTBADDR3
address_b[3] => ram_block14a72.PORTBADDR3
address_b[3] => ram_block14a73.PORTBADDR3
address_b[3] => ram_block14a74.PORTBADDR3
address_b[3] => ram_block14a75.PORTBADDR3
address_b[3] => ram_block14a76.PORTBADDR3
address_b[3] => ram_block14a77.PORTBADDR3
address_b[3] => ram_block14a78.PORTBADDR3
address_b[3] => ram_block14a79.PORTBADDR3
address_b[3] => ram_block14a80.PORTBADDR3
address_b[3] => ram_block14a81.PORTBADDR3
address_b[3] => ram_block14a82.PORTBADDR3
address_b[3] => ram_block14a83.PORTBADDR3
address_b[3] => ram_block14a84.PORTBADDR3
address_b[3] => ram_block14a85.PORTBADDR3
address_b[3] => ram_block14a86.PORTBADDR3
address_b[3] => ram_block14a87.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[4] => ram_block14a33.PORTBADDR4
address_b[4] => ram_block14a34.PORTBADDR4
address_b[4] => ram_block14a35.PORTBADDR4
address_b[4] => ram_block14a36.PORTBADDR4
address_b[4] => ram_block14a37.PORTBADDR4
address_b[4] => ram_block14a38.PORTBADDR4
address_b[4] => ram_block14a39.PORTBADDR4
address_b[4] => ram_block14a40.PORTBADDR4
address_b[4] => ram_block14a41.PORTBADDR4
address_b[4] => ram_block14a42.PORTBADDR4
address_b[4] => ram_block14a43.PORTBADDR4
address_b[4] => ram_block14a44.PORTBADDR4
address_b[4] => ram_block14a45.PORTBADDR4
address_b[4] => ram_block14a46.PORTBADDR4
address_b[4] => ram_block14a47.PORTBADDR4
address_b[4] => ram_block14a48.PORTBADDR4
address_b[4] => ram_block14a49.PORTBADDR4
address_b[4] => ram_block14a50.PORTBADDR4
address_b[4] => ram_block14a51.PORTBADDR4
address_b[4] => ram_block14a52.PORTBADDR4
address_b[4] => ram_block14a53.PORTBADDR4
address_b[4] => ram_block14a54.PORTBADDR4
address_b[4] => ram_block14a55.PORTBADDR4
address_b[4] => ram_block14a56.PORTBADDR4
address_b[4] => ram_block14a57.PORTBADDR4
address_b[4] => ram_block14a58.PORTBADDR4
address_b[4] => ram_block14a59.PORTBADDR4
address_b[4] => ram_block14a60.PORTBADDR4
address_b[4] => ram_block14a61.PORTBADDR4
address_b[4] => ram_block14a62.PORTBADDR4
address_b[4] => ram_block14a63.PORTBADDR4
address_b[4] => ram_block14a64.PORTBADDR4
address_b[4] => ram_block14a65.PORTBADDR4
address_b[4] => ram_block14a66.PORTBADDR4
address_b[4] => ram_block14a67.PORTBADDR4
address_b[4] => ram_block14a68.PORTBADDR4
address_b[4] => ram_block14a69.PORTBADDR4
address_b[4] => ram_block14a70.PORTBADDR4
address_b[4] => ram_block14a71.PORTBADDR4
address_b[4] => ram_block14a72.PORTBADDR4
address_b[4] => ram_block14a73.PORTBADDR4
address_b[4] => ram_block14a74.PORTBADDR4
address_b[4] => ram_block14a75.PORTBADDR4
address_b[4] => ram_block14a76.PORTBADDR4
address_b[4] => ram_block14a77.PORTBADDR4
address_b[4] => ram_block14a78.PORTBADDR4
address_b[4] => ram_block14a79.PORTBADDR4
address_b[4] => ram_block14a80.PORTBADDR4
address_b[4] => ram_block14a81.PORTBADDR4
address_b[4] => ram_block14a82.PORTBADDR4
address_b[4] => ram_block14a83.PORTBADDR4
address_b[4] => ram_block14a84.PORTBADDR4
address_b[4] => ram_block14a85.PORTBADDR4
address_b[4] => ram_block14a86.PORTBADDR4
address_b[4] => ram_block14a87.PORTBADDR4
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
addressstall_b => ram_block14a33.PORTBADDRSTALL
addressstall_b => ram_block14a34.PORTBADDRSTALL
addressstall_b => ram_block14a35.PORTBADDRSTALL
addressstall_b => ram_block14a36.PORTBADDRSTALL
addressstall_b => ram_block14a37.PORTBADDRSTALL
addressstall_b => ram_block14a38.PORTBADDRSTALL
addressstall_b => ram_block14a39.PORTBADDRSTALL
addressstall_b => ram_block14a40.PORTBADDRSTALL
addressstall_b => ram_block14a41.PORTBADDRSTALL
addressstall_b => ram_block14a42.PORTBADDRSTALL
addressstall_b => ram_block14a43.PORTBADDRSTALL
addressstall_b => ram_block14a44.PORTBADDRSTALL
addressstall_b => ram_block14a45.PORTBADDRSTALL
addressstall_b => ram_block14a46.PORTBADDRSTALL
addressstall_b => ram_block14a47.PORTBADDRSTALL
addressstall_b => ram_block14a48.PORTBADDRSTALL
addressstall_b => ram_block14a49.PORTBADDRSTALL
addressstall_b => ram_block14a50.PORTBADDRSTALL
addressstall_b => ram_block14a51.PORTBADDRSTALL
addressstall_b => ram_block14a52.PORTBADDRSTALL
addressstall_b => ram_block14a53.PORTBADDRSTALL
addressstall_b => ram_block14a54.PORTBADDRSTALL
addressstall_b => ram_block14a55.PORTBADDRSTALL
addressstall_b => ram_block14a56.PORTBADDRSTALL
addressstall_b => ram_block14a57.PORTBADDRSTALL
addressstall_b => ram_block14a58.PORTBADDRSTALL
addressstall_b => ram_block14a59.PORTBADDRSTALL
addressstall_b => ram_block14a60.PORTBADDRSTALL
addressstall_b => ram_block14a61.PORTBADDRSTALL
addressstall_b => ram_block14a62.PORTBADDRSTALL
addressstall_b => ram_block14a63.PORTBADDRSTALL
addressstall_b => ram_block14a64.PORTBADDRSTALL
addressstall_b => ram_block14a65.PORTBADDRSTALL
addressstall_b => ram_block14a66.PORTBADDRSTALL
addressstall_b => ram_block14a67.PORTBADDRSTALL
addressstall_b => ram_block14a68.PORTBADDRSTALL
addressstall_b => ram_block14a69.PORTBADDRSTALL
addressstall_b => ram_block14a70.PORTBADDRSTALL
addressstall_b => ram_block14a71.PORTBADDRSTALL
addressstall_b => ram_block14a72.PORTBADDRSTALL
addressstall_b => ram_block14a73.PORTBADDRSTALL
addressstall_b => ram_block14a74.PORTBADDRSTALL
addressstall_b => ram_block14a75.PORTBADDRSTALL
addressstall_b => ram_block14a76.PORTBADDRSTALL
addressstall_b => ram_block14a77.PORTBADDRSTALL
addressstall_b => ram_block14a78.PORTBADDRSTALL
addressstall_b => ram_block14a79.PORTBADDRSTALL
addressstall_b => ram_block14a80.PORTBADDRSTALL
addressstall_b => ram_block14a81.PORTBADDRSTALL
addressstall_b => ram_block14a82.PORTBADDRSTALL
addressstall_b => ram_block14a83.PORTBADDRSTALL
addressstall_b => ram_block14a84.PORTBADDRSTALL
addressstall_b => ram_block14a85.PORTBADDRSTALL
addressstall_b => ram_block14a86.PORTBADDRSTALL
addressstall_b => ram_block14a87.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock0 => ram_block14a33.CLK0
clock0 => ram_block14a34.CLK0
clock0 => ram_block14a35.CLK0
clock0 => ram_block14a36.CLK0
clock0 => ram_block14a37.CLK0
clock0 => ram_block14a38.CLK0
clock0 => ram_block14a39.CLK0
clock0 => ram_block14a40.CLK0
clock0 => ram_block14a41.CLK0
clock0 => ram_block14a42.CLK0
clock0 => ram_block14a43.CLK0
clock0 => ram_block14a44.CLK0
clock0 => ram_block14a45.CLK0
clock0 => ram_block14a46.CLK0
clock0 => ram_block14a47.CLK0
clock0 => ram_block14a48.CLK0
clock0 => ram_block14a49.CLK0
clock0 => ram_block14a50.CLK0
clock0 => ram_block14a51.CLK0
clock0 => ram_block14a52.CLK0
clock0 => ram_block14a53.CLK0
clock0 => ram_block14a54.CLK0
clock0 => ram_block14a55.CLK0
clock0 => ram_block14a56.CLK0
clock0 => ram_block14a57.CLK0
clock0 => ram_block14a58.CLK0
clock0 => ram_block14a59.CLK0
clock0 => ram_block14a60.CLK0
clock0 => ram_block14a61.CLK0
clock0 => ram_block14a62.CLK0
clock0 => ram_block14a63.CLK0
clock0 => ram_block14a64.CLK0
clock0 => ram_block14a65.CLK0
clock0 => ram_block14a66.CLK0
clock0 => ram_block14a67.CLK0
clock0 => ram_block14a68.CLK0
clock0 => ram_block14a69.CLK0
clock0 => ram_block14a70.CLK0
clock0 => ram_block14a71.CLK0
clock0 => ram_block14a72.CLK0
clock0 => ram_block14a73.CLK0
clock0 => ram_block14a74.CLK0
clock0 => ram_block14a75.CLK0
clock0 => ram_block14a76.CLK0
clock0 => ram_block14a77.CLK0
clock0 => ram_block14a78.CLK0
clock0 => ram_block14a79.CLK0
clock0 => ram_block14a80.CLK0
clock0 => ram_block14a81.CLK0
clock0 => ram_block14a82.CLK0
clock0 => ram_block14a83.CLK0
clock0 => ram_block14a84.CLK0
clock0 => ram_block14a85.CLK0
clock0 => ram_block14a86.CLK0
clock0 => ram_block14a87.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clock1 => ram_block14a33.CLK1
clock1 => ram_block14a34.CLK1
clock1 => ram_block14a35.CLK1
clock1 => ram_block14a36.CLK1
clock1 => ram_block14a37.CLK1
clock1 => ram_block14a38.CLK1
clock1 => ram_block14a39.CLK1
clock1 => ram_block14a40.CLK1
clock1 => ram_block14a41.CLK1
clock1 => ram_block14a42.CLK1
clock1 => ram_block14a43.CLK1
clock1 => ram_block14a44.CLK1
clock1 => ram_block14a45.CLK1
clock1 => ram_block14a46.CLK1
clock1 => ram_block14a47.CLK1
clock1 => ram_block14a48.CLK1
clock1 => ram_block14a49.CLK1
clock1 => ram_block14a50.CLK1
clock1 => ram_block14a51.CLK1
clock1 => ram_block14a52.CLK1
clock1 => ram_block14a53.CLK1
clock1 => ram_block14a54.CLK1
clock1 => ram_block14a55.CLK1
clock1 => ram_block14a56.CLK1
clock1 => ram_block14a57.CLK1
clock1 => ram_block14a58.CLK1
clock1 => ram_block14a59.CLK1
clock1 => ram_block14a60.CLK1
clock1 => ram_block14a61.CLK1
clock1 => ram_block14a62.CLK1
clock1 => ram_block14a63.CLK1
clock1 => ram_block14a64.CLK1
clock1 => ram_block14a65.CLK1
clock1 => ram_block14a66.CLK1
clock1 => ram_block14a67.CLK1
clock1 => ram_block14a68.CLK1
clock1 => ram_block14a69.CLK1
clock1 => ram_block14a70.CLK1
clock1 => ram_block14a71.CLK1
clock1 => ram_block14a72.CLK1
clock1 => ram_block14a73.CLK1
clock1 => ram_block14a74.CLK1
clock1 => ram_block14a75.CLK1
clock1 => ram_block14a76.CLK1
clock1 => ram_block14a77.CLK1
clock1 => ram_block14a78.CLK1
clock1 => ram_block14a79.CLK1
clock1 => ram_block14a80.CLK1
clock1 => ram_block14a81.CLK1
clock1 => ram_block14a82.CLK1
clock1 => ram_block14a83.CLK1
clock1 => ram_block14a84.CLK1
clock1 => ram_block14a85.CLK1
clock1 => ram_block14a86.CLK1
clock1 => ram_block14a87.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
clocken1 => ram_block14a33.ENA1
clocken1 => ram_block14a34.ENA1
clocken1 => ram_block14a35.ENA1
clocken1 => ram_block14a36.ENA1
clocken1 => ram_block14a37.ENA1
clocken1 => ram_block14a38.ENA1
clocken1 => ram_block14a39.ENA1
clocken1 => ram_block14a40.ENA1
clocken1 => ram_block14a41.ENA1
clocken1 => ram_block14a42.ENA1
clocken1 => ram_block14a43.ENA1
clocken1 => ram_block14a44.ENA1
clocken1 => ram_block14a45.ENA1
clocken1 => ram_block14a46.ENA1
clocken1 => ram_block14a47.ENA1
clocken1 => ram_block14a48.ENA1
clocken1 => ram_block14a49.ENA1
clocken1 => ram_block14a50.ENA1
clocken1 => ram_block14a51.ENA1
clocken1 => ram_block14a52.ENA1
clocken1 => ram_block14a53.ENA1
clocken1 => ram_block14a54.ENA1
clocken1 => ram_block14a55.ENA1
clocken1 => ram_block14a56.ENA1
clocken1 => ram_block14a57.ENA1
clocken1 => ram_block14a58.ENA1
clocken1 => ram_block14a59.ENA1
clocken1 => ram_block14a60.ENA1
clocken1 => ram_block14a61.ENA1
clocken1 => ram_block14a62.ENA1
clocken1 => ram_block14a63.ENA1
clocken1 => ram_block14a64.ENA1
clocken1 => ram_block14a65.ENA1
clocken1 => ram_block14a66.ENA1
clocken1 => ram_block14a67.ENA1
clocken1 => ram_block14a68.ENA1
clocken1 => ram_block14a69.ENA1
clocken1 => ram_block14a70.ENA1
clocken1 => ram_block14a71.ENA1
clocken1 => ram_block14a72.ENA1
clocken1 => ram_block14a73.ENA1
clocken1 => ram_block14a74.ENA1
clocken1 => ram_block14a75.ENA1
clocken1 => ram_block14a76.ENA1
clocken1 => ram_block14a77.ENA1
clocken1 => ram_block14a78.ENA1
clocken1 => ram_block14a79.ENA1
clocken1 => ram_block14a80.ENA1
clocken1 => ram_block14a81.ENA1
clocken1 => ram_block14a82.ENA1
clocken1 => ram_block14a83.ENA1
clocken1 => ram_block14a84.ENA1
clocken1 => ram_block14a85.ENA1
clocken1 => ram_block14a86.ENA1
clocken1 => ram_block14a87.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
data_a[33] => ram_block14a33.PORTADATAIN
data_a[34] => ram_block14a34.PORTADATAIN
data_a[35] => ram_block14a35.PORTADATAIN
data_a[36] => ram_block14a36.PORTADATAIN
data_a[37] => ram_block14a37.PORTADATAIN
data_a[38] => ram_block14a38.PORTADATAIN
data_a[39] => ram_block14a39.PORTADATAIN
data_a[40] => ram_block14a40.PORTADATAIN
data_a[41] => ram_block14a41.PORTADATAIN
data_a[42] => ram_block14a42.PORTADATAIN
data_a[43] => ram_block14a43.PORTADATAIN
data_a[44] => ram_block14a44.PORTADATAIN
data_a[45] => ram_block14a45.PORTADATAIN
data_a[46] => ram_block14a46.PORTADATAIN
data_a[47] => ram_block14a47.PORTADATAIN
data_a[48] => ram_block14a48.PORTADATAIN
data_a[49] => ram_block14a49.PORTADATAIN
data_a[50] => ram_block14a50.PORTADATAIN
data_a[51] => ram_block14a51.PORTADATAIN
data_a[52] => ram_block14a52.PORTADATAIN
data_a[53] => ram_block14a53.PORTADATAIN
data_a[54] => ram_block14a54.PORTADATAIN
data_a[55] => ram_block14a55.PORTADATAIN
data_a[56] => ram_block14a56.PORTADATAIN
data_a[57] => ram_block14a57.PORTADATAIN
data_a[58] => ram_block14a58.PORTADATAIN
data_a[59] => ram_block14a59.PORTADATAIN
data_a[60] => ram_block14a60.PORTADATAIN
data_a[61] => ram_block14a61.PORTADATAIN
data_a[62] => ram_block14a62.PORTADATAIN
data_a[63] => ram_block14a63.PORTADATAIN
data_a[64] => ram_block14a64.PORTADATAIN
data_a[65] => ram_block14a65.PORTADATAIN
data_a[66] => ram_block14a66.PORTADATAIN
data_a[67] => ram_block14a67.PORTADATAIN
data_a[68] => ram_block14a68.PORTADATAIN
data_a[69] => ram_block14a69.PORTADATAIN
data_a[70] => ram_block14a70.PORTADATAIN
data_a[71] => ram_block14a71.PORTADATAIN
data_a[72] => ram_block14a72.PORTADATAIN
data_a[73] => ram_block14a73.PORTADATAIN
data_a[74] => ram_block14a74.PORTADATAIN
data_a[75] => ram_block14a75.PORTADATAIN
data_a[76] => ram_block14a76.PORTADATAIN
data_a[77] => ram_block14a77.PORTADATAIN
data_a[78] => ram_block14a78.PORTADATAIN
data_a[79] => ram_block14a79.PORTADATAIN
data_a[80] => ram_block14a80.PORTADATAIN
data_a[81] => ram_block14a81.PORTADATAIN
data_a[82] => ram_block14a82.PORTADATAIN
data_a[83] => ram_block14a83.PORTADATAIN
data_a[84] => ram_block14a84.PORTADATAIN
data_a[85] => ram_block14a85.PORTADATAIN
data_a[86] => ram_block14a86.PORTADATAIN
data_a[87] => ram_block14a87.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
q_b[32] <= ram_block14a32.PORTBDATAOUT
q_b[33] <= ram_block14a33.PORTBDATAOUT
q_b[34] <= ram_block14a34.PORTBDATAOUT
q_b[35] <= ram_block14a35.PORTBDATAOUT
q_b[36] <= ram_block14a36.PORTBDATAOUT
q_b[37] <= ram_block14a37.PORTBDATAOUT
q_b[38] <= ram_block14a38.PORTBDATAOUT
q_b[39] <= ram_block14a39.PORTBDATAOUT
q_b[40] <= ram_block14a40.PORTBDATAOUT
q_b[41] <= ram_block14a41.PORTBDATAOUT
q_b[42] <= ram_block14a42.PORTBDATAOUT
q_b[43] <= ram_block14a43.PORTBDATAOUT
q_b[44] <= ram_block14a44.PORTBDATAOUT
q_b[45] <= ram_block14a45.PORTBDATAOUT
q_b[46] <= ram_block14a46.PORTBDATAOUT
q_b[47] <= ram_block14a47.PORTBDATAOUT
q_b[48] <= ram_block14a48.PORTBDATAOUT
q_b[49] <= ram_block14a49.PORTBDATAOUT
q_b[50] <= ram_block14a50.PORTBDATAOUT
q_b[51] <= ram_block14a51.PORTBDATAOUT
q_b[52] <= ram_block14a52.PORTBDATAOUT
q_b[53] <= ram_block14a53.PORTBDATAOUT
q_b[54] <= ram_block14a54.PORTBDATAOUT
q_b[55] <= ram_block14a55.PORTBDATAOUT
q_b[56] <= ram_block14a56.PORTBDATAOUT
q_b[57] <= ram_block14a57.PORTBDATAOUT
q_b[58] <= ram_block14a58.PORTBDATAOUT
q_b[59] <= ram_block14a59.PORTBDATAOUT
q_b[60] <= ram_block14a60.PORTBDATAOUT
q_b[61] <= ram_block14a61.PORTBDATAOUT
q_b[62] <= ram_block14a62.PORTBDATAOUT
q_b[63] <= ram_block14a63.PORTBDATAOUT
q_b[64] <= ram_block14a64.PORTBDATAOUT
q_b[65] <= ram_block14a65.PORTBDATAOUT
q_b[66] <= ram_block14a66.PORTBDATAOUT
q_b[67] <= ram_block14a67.PORTBDATAOUT
q_b[68] <= ram_block14a68.PORTBDATAOUT
q_b[69] <= ram_block14a69.PORTBDATAOUT
q_b[70] <= ram_block14a70.PORTBDATAOUT
q_b[71] <= ram_block14a71.PORTBDATAOUT
q_b[72] <= ram_block14a72.PORTBDATAOUT
q_b[73] <= ram_block14a73.PORTBDATAOUT
q_b[74] <= ram_block14a74.PORTBDATAOUT
q_b[75] <= ram_block14a75.PORTBDATAOUT
q_b[76] <= ram_block14a76.PORTBDATAOUT
q_b[77] <= ram_block14a77.PORTBDATAOUT
q_b[78] <= ram_block14a78.PORTBDATAOUT
q_b[79] <= ram_block14a79.PORTBDATAOUT
q_b[80] <= ram_block14a80.PORTBDATAOUT
q_b[81] <= ram_block14a81.PORTBDATAOUT
q_b[82] <= ram_block14a82.PORTBDATAOUT
q_b[83] <= ram_block14a83.PORTBDATAOUT
q_b[84] <= ram_block14a84.PORTBDATAOUT
q_b[85] <= ram_block14a85.PORTBDATAOUT
q_b[86] <= ram_block14a86.PORTBDATAOUT
q_b[87] <= ram_block14a87.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a33.PORTAWE
wren_a => ram_block14a34.PORTAWE
wren_a => ram_block14a35.PORTAWE
wren_a => ram_block14a36.PORTAWE
wren_a => ram_block14a37.PORTAWE
wren_a => ram_block14a38.PORTAWE
wren_a => ram_block14a39.PORTAWE
wren_a => ram_block14a40.PORTAWE
wren_a => ram_block14a41.PORTAWE
wren_a => ram_block14a42.PORTAWE
wren_a => ram_block14a43.PORTAWE
wren_a => ram_block14a44.PORTAWE
wren_a => ram_block14a45.PORTAWE
wren_a => ram_block14a46.PORTAWE
wren_a => ram_block14a47.PORTAWE
wren_a => ram_block14a48.PORTAWE
wren_a => ram_block14a49.PORTAWE
wren_a => ram_block14a50.PORTAWE
wren_a => ram_block14a51.PORTAWE
wren_a => ram_block14a52.PORTAWE
wren_a => ram_block14a53.PORTAWE
wren_a => ram_block14a54.PORTAWE
wren_a => ram_block14a55.PORTAWE
wren_a => ram_block14a56.PORTAWE
wren_a => ram_block14a57.PORTAWE
wren_a => ram_block14a58.PORTAWE
wren_a => ram_block14a59.PORTAWE
wren_a => ram_block14a60.PORTAWE
wren_a => ram_block14a61.PORTAWE
wren_a => ram_block14a62.PORTAWE
wren_a => ram_block14a63.PORTAWE
wren_a => ram_block14a64.PORTAWE
wren_a => ram_block14a65.PORTAWE
wren_a => ram_block14a66.PORTAWE
wren_a => ram_block14a67.PORTAWE
wren_a => ram_block14a68.PORTAWE
wren_a => ram_block14a69.PORTAWE
wren_a => ram_block14a70.PORTAWE
wren_a => ram_block14a71.PORTAWE
wren_a => ram_block14a72.PORTAWE
wren_a => ram_block14a73.PORTAWE
wren_a => ram_block14a74.PORTAWE
wren_a => ram_block14a75.PORTAWE
wren_a => ram_block14a76.PORTAWE
wren_a => ram_block14a77.PORTAWE
wren_a => ram_block14a78.PORTAWE
wren_a => ram_block14a79.PORTAWE
wren_a => ram_block14a80.PORTAWE
wren_a => ram_block14a81.PORTAWE
wren_a => ram_block14a82.PORTAWE
wren_a => ram_block14a83.PORTAWE
wren_a => ram_block14a84.PORTAWE
wren_a => ram_block14a85.PORTAWE
wren_a => ram_block14a86.PORTAWE
wren_a => ram_block14a87.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
clock => dffpipe_ed9:dffpipe15.clock
clrn => dffpipe_ed9:dffpipe15.clrn
d[0] => dffpipe_ed9:dffpipe15.d[0]
d[1] => dffpipe_ed9:dffpipe15.d[1]
d[2] => dffpipe_ed9:dffpipe15.d[2]
d[3] => dffpipe_ed9:dffpipe15.d[3]
d[4] => dffpipe_ed9:dffpipe15.d[4]
d[5] => dffpipe_ed9:dffpipe15.d[5]
q[0] <= dffpipe_ed9:dffpipe15.q[0]
q[1] <= dffpipe_ed9:dffpipe15.q[1]
q[2] <= dffpipe_ed9:dffpipe15.q[2]
q[3] <= dffpipe_ed9:dffpipe15.q[3]
q[4] <= dffpipe_ed9:dffpipe15.q[4]
q[5] <= dffpipe_ed9:dffpipe15.q[5]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe15
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
clock => dffpipe_fd9:dffpipe18.clock
clrn => dffpipe_fd9:dffpipe18.clrn
d[0] => dffpipe_fd9:dffpipe18.d[0]
d[1] => dffpipe_fd9:dffpipe18.d[1]
d[2] => dffpipe_fd9:dffpipe18.d[2]
d[3] => dffpipe_fd9:dffpipe18.d[3]
d[4] => dffpipe_fd9:dffpipe18.d[4]
d[5] => dffpipe_fd9:dffpipe18.d[5]
q[0] <= dffpipe_fd9:dffpipe18.q[0]
q[1] <= dffpipe_fd9:dffpipe18.q[1]
q[2] <= dffpipe_fd9:dffpipe18.q[2]
q[3] <= dffpipe_fd9:dffpipe18.q[3]
q[4] <= dffpipe_fd9:dffpipe18.q[4]
q[5] <= dffpipe_fd9:dffpipe18.q[5]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe18
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|cmpr_966:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_vvf1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:upstream_fifo.q
q[1] <= dcfifo:upstream_fifo.q
q[2] <= dcfifo:upstream_fifo.q
q[3] <= dcfifo:upstream_fifo.q
q[4] <= dcfifo:upstream_fifo.q
q[5] <= dcfifo:upstream_fifo.q
q[6] <= dcfifo:upstream_fifo.q
q[7] <= dcfifo:upstream_fifo.q
q[8] <= dcfifo:upstream_fifo.q
q[9] <= dcfifo:upstream_fifo.q
q[10] <= dcfifo:upstream_fifo.q
q[11] <= dcfifo:upstream_fifo.q
q[12] <= dcfifo:upstream_fifo.q
q[13] <= dcfifo:upstream_fifo.q
q[14] <= dcfifo:upstream_fifo.q
q[15] <= dcfifo:upstream_fifo.q
q[16] <= dcfifo:upstream_fifo.q
q[17] <= dcfifo:upstream_fifo.q
q[18] <= dcfifo:upstream_fifo.q
q[19] <= dcfifo:upstream_fifo.q
q[20] <= dcfifo:upstream_fifo.q
q[21] <= dcfifo:upstream_fifo.q
q[22] <= dcfifo:upstream_fifo.q
q[23] <= dcfifo:upstream_fifo.q
q[24] <= dcfifo:upstream_fifo.q
q[25] <= dcfifo:upstream_fifo.q
q[26] <= dcfifo:upstream_fifo.q
q[27] <= dcfifo:upstream_fifo.q
q[28] <= dcfifo:upstream_fifo.q
q[29] <= dcfifo:upstream_fifo.q
q[30] <= dcfifo:upstream_fifo.q
q[31] <= dcfifo:upstream_fifo.q
q[32] <= dcfifo:upstream_fifo.q
rdempty <= dcfifo:upstream_fifo.rdempty
wrusedw[0] <= dcfifo:upstream_fifo.wrusedw
wrusedw[1] <= dcfifo:upstream_fifo.wrusedw
wrusedw[2] <= dcfifo:upstream_fifo.wrusedw
wrusedw[3] <= dcfifo:upstream_fifo.wrusedw
wrusedw[4] <= dcfifo:upstream_fifo.wrusedw
wrusedw[5] <= dcfifo:upstream_fifo.wrusedw


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_73g1:auto_generated.data[0]
data[1] => dcfifo_73g1:auto_generated.data[1]
data[2] => dcfifo_73g1:auto_generated.data[2]
data[3] => dcfifo_73g1:auto_generated.data[3]
data[4] => dcfifo_73g1:auto_generated.data[4]
data[5] => dcfifo_73g1:auto_generated.data[5]
data[6] => dcfifo_73g1:auto_generated.data[6]
data[7] => dcfifo_73g1:auto_generated.data[7]
data[8] => dcfifo_73g1:auto_generated.data[8]
data[9] => dcfifo_73g1:auto_generated.data[9]
data[10] => dcfifo_73g1:auto_generated.data[10]
data[11] => dcfifo_73g1:auto_generated.data[11]
data[12] => dcfifo_73g1:auto_generated.data[12]
data[13] => dcfifo_73g1:auto_generated.data[13]
data[14] => dcfifo_73g1:auto_generated.data[14]
data[15] => dcfifo_73g1:auto_generated.data[15]
data[16] => dcfifo_73g1:auto_generated.data[16]
data[17] => dcfifo_73g1:auto_generated.data[17]
data[18] => dcfifo_73g1:auto_generated.data[18]
data[19] => dcfifo_73g1:auto_generated.data[19]
data[20] => dcfifo_73g1:auto_generated.data[20]
data[21] => dcfifo_73g1:auto_generated.data[21]
data[22] => dcfifo_73g1:auto_generated.data[22]
data[23] => dcfifo_73g1:auto_generated.data[23]
data[24] => dcfifo_73g1:auto_generated.data[24]
data[25] => dcfifo_73g1:auto_generated.data[25]
data[26] => dcfifo_73g1:auto_generated.data[26]
data[27] => dcfifo_73g1:auto_generated.data[27]
data[28] => dcfifo_73g1:auto_generated.data[28]
data[29] => dcfifo_73g1:auto_generated.data[29]
data[30] => dcfifo_73g1:auto_generated.data[30]
data[31] => dcfifo_73g1:auto_generated.data[31]
data[32] => dcfifo_73g1:auto_generated.data[32]
q[0] <= dcfifo_73g1:auto_generated.q[0]
q[1] <= dcfifo_73g1:auto_generated.q[1]
q[2] <= dcfifo_73g1:auto_generated.q[2]
q[3] <= dcfifo_73g1:auto_generated.q[3]
q[4] <= dcfifo_73g1:auto_generated.q[4]
q[5] <= dcfifo_73g1:auto_generated.q[5]
q[6] <= dcfifo_73g1:auto_generated.q[6]
q[7] <= dcfifo_73g1:auto_generated.q[7]
q[8] <= dcfifo_73g1:auto_generated.q[8]
q[9] <= dcfifo_73g1:auto_generated.q[9]
q[10] <= dcfifo_73g1:auto_generated.q[10]
q[11] <= dcfifo_73g1:auto_generated.q[11]
q[12] <= dcfifo_73g1:auto_generated.q[12]
q[13] <= dcfifo_73g1:auto_generated.q[13]
q[14] <= dcfifo_73g1:auto_generated.q[14]
q[15] <= dcfifo_73g1:auto_generated.q[15]
q[16] <= dcfifo_73g1:auto_generated.q[16]
q[17] <= dcfifo_73g1:auto_generated.q[17]
q[18] <= dcfifo_73g1:auto_generated.q[18]
q[19] <= dcfifo_73g1:auto_generated.q[19]
q[20] <= dcfifo_73g1:auto_generated.q[20]
q[21] <= dcfifo_73g1:auto_generated.q[21]
q[22] <= dcfifo_73g1:auto_generated.q[22]
q[23] <= dcfifo_73g1:auto_generated.q[23]
q[24] <= dcfifo_73g1:auto_generated.q[24]
q[25] <= dcfifo_73g1:auto_generated.q[25]
q[26] <= dcfifo_73g1:auto_generated.q[26]
q[27] <= dcfifo_73g1:auto_generated.q[27]
q[28] <= dcfifo_73g1:auto_generated.q[28]
q[29] <= dcfifo_73g1:auto_generated.q[29]
q[30] <= dcfifo_73g1:auto_generated.q[30]
q[31] <= dcfifo_73g1:auto_generated.q[31]
q[32] <= dcfifo_73g1:auto_generated.q[32]
rdclk => dcfifo_73g1:auto_generated.rdclk
rdreq => dcfifo_73g1:auto_generated.rdreq
wrclk => dcfifo_73g1:auto_generated.wrclk
wrreq => dcfifo_73g1:auto_generated.wrreq
aclr => dcfifo_73g1:auto_generated.aclr
rdempty <= dcfifo_73g1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
wrusedw[0] <= dcfifo_73g1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_73g1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_73g1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_73g1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_73g1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_73g1:auto_generated.wrusedw[5]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated
aclr => a_graycounter_r57:rdptr_g1p.aclr
aclr => a_graycounter_njc:wrptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_gp.aclr
aclr => altsyncram_dj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_dj31:fifo_ram.data_a[0]
data[1] => altsyncram_dj31:fifo_ram.data_a[1]
data[2] => altsyncram_dj31:fifo_ram.data_a[2]
data[3] => altsyncram_dj31:fifo_ram.data_a[3]
data[4] => altsyncram_dj31:fifo_ram.data_a[4]
data[5] => altsyncram_dj31:fifo_ram.data_a[5]
data[6] => altsyncram_dj31:fifo_ram.data_a[6]
data[7] => altsyncram_dj31:fifo_ram.data_a[7]
data[8] => altsyncram_dj31:fifo_ram.data_a[8]
data[9] => altsyncram_dj31:fifo_ram.data_a[9]
data[10] => altsyncram_dj31:fifo_ram.data_a[10]
data[11] => altsyncram_dj31:fifo_ram.data_a[11]
data[12] => altsyncram_dj31:fifo_ram.data_a[12]
data[13] => altsyncram_dj31:fifo_ram.data_a[13]
data[14] => altsyncram_dj31:fifo_ram.data_a[14]
data[15] => altsyncram_dj31:fifo_ram.data_a[15]
data[16] => altsyncram_dj31:fifo_ram.data_a[16]
data[17] => altsyncram_dj31:fifo_ram.data_a[17]
data[18] => altsyncram_dj31:fifo_ram.data_a[18]
data[19] => altsyncram_dj31:fifo_ram.data_a[19]
data[20] => altsyncram_dj31:fifo_ram.data_a[20]
data[21] => altsyncram_dj31:fifo_ram.data_a[21]
data[22] => altsyncram_dj31:fifo_ram.data_a[22]
data[23] => altsyncram_dj31:fifo_ram.data_a[23]
data[24] => altsyncram_dj31:fifo_ram.data_a[24]
data[25] => altsyncram_dj31:fifo_ram.data_a[25]
data[26] => altsyncram_dj31:fifo_ram.data_a[26]
data[27] => altsyncram_dj31:fifo_ram.data_a[27]
data[28] => altsyncram_dj31:fifo_ram.data_a[28]
data[29] => altsyncram_dj31:fifo_ram.data_a[29]
data[30] => altsyncram_dj31:fifo_ram.data_a[30]
data[31] => altsyncram_dj31:fifo_ram.data_a[31]
data[32] => altsyncram_dj31:fifo_ram.data_a[32]
q[0] <= altsyncram_dj31:fifo_ram.q_b[0]
q[1] <= altsyncram_dj31:fifo_ram.q_b[1]
q[2] <= altsyncram_dj31:fifo_ram.q_b[2]
q[3] <= altsyncram_dj31:fifo_ram.q_b[3]
q[4] <= altsyncram_dj31:fifo_ram.q_b[4]
q[5] <= altsyncram_dj31:fifo_ram.q_b[5]
q[6] <= altsyncram_dj31:fifo_ram.q_b[6]
q[7] <= altsyncram_dj31:fifo_ram.q_b[7]
q[8] <= altsyncram_dj31:fifo_ram.q_b[8]
q[9] <= altsyncram_dj31:fifo_ram.q_b[9]
q[10] <= altsyncram_dj31:fifo_ram.q_b[10]
q[11] <= altsyncram_dj31:fifo_ram.q_b[11]
q[12] <= altsyncram_dj31:fifo_ram.q_b[12]
q[13] <= altsyncram_dj31:fifo_ram.q_b[13]
q[14] <= altsyncram_dj31:fifo_ram.q_b[14]
q[15] <= altsyncram_dj31:fifo_ram.q_b[15]
q[16] <= altsyncram_dj31:fifo_ram.q_b[16]
q[17] <= altsyncram_dj31:fifo_ram.q_b[17]
q[18] <= altsyncram_dj31:fifo_ram.q_b[18]
q[19] <= altsyncram_dj31:fifo_ram.q_b[19]
q[20] <= altsyncram_dj31:fifo_ram.q_b[20]
q[21] <= altsyncram_dj31:fifo_ram.q_b[21]
q[22] <= altsyncram_dj31:fifo_ram.q_b[22]
q[23] <= altsyncram_dj31:fifo_ram.q_b[23]
q[24] <= altsyncram_dj31:fifo_ram.q_b[24]
q[25] <= altsyncram_dj31:fifo_ram.q_b[25]
q[26] <= altsyncram_dj31:fifo_ram.q_b[26]
q[27] <= altsyncram_dj31:fifo_ram.q_b[27]
q[28] <= altsyncram_dj31:fifo_ram.q_b[28]
q[29] <= altsyncram_dj31:fifo_ram.q_b[29]
q[30] <= altsyncram_dj31:fifo_ram.q_b[30]
q[31] <= altsyncram_dj31:fifo_ram.q_b[31]
q[32] <= altsyncram_dj31:fifo_ram.q_b[32]
rdclk => a_graycounter_r57:rdptr_g1p.clock
rdclk => altsyncram_dj31:fifo_ram.clock1
rdclk => alt_synch_pipe_hkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_njc:wrptr_g1p.clock
wrclk => a_graycounter_ojc:wrptr_gp.clock
wrclk => altsyncram_dj31:fifo_ram.clock0
wrclk => dffpipe_hd9:ws_brp.clock
wrclk => dffpipe_hd9:ws_bwp.clock
wrclk => alt_synch_pipe_ikd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_r57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_njc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|a_graycounter_ojc:wrptr_gp
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|altsyncram_dj31:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[5] => ram_block14a32.PORTAADDR5
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[5] => ram_block14a32.PORTBADDR5
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clocken1 => ram_block14a0.ENA1
clocken1 => ram_block14a1.ENA1
clocken1 => ram_block14a2.ENA1
clocken1 => ram_block14a3.ENA1
clocken1 => ram_block14a4.ENA1
clocken1 => ram_block14a5.ENA1
clocken1 => ram_block14a6.ENA1
clocken1 => ram_block14a7.ENA1
clocken1 => ram_block14a8.ENA1
clocken1 => ram_block14a9.ENA1
clocken1 => ram_block14a10.ENA1
clocken1 => ram_block14a11.ENA1
clocken1 => ram_block14a12.ENA1
clocken1 => ram_block14a13.ENA1
clocken1 => ram_block14a14.ENA1
clocken1 => ram_block14a15.ENA1
clocken1 => ram_block14a16.ENA1
clocken1 => ram_block14a17.ENA1
clocken1 => ram_block14a18.ENA1
clocken1 => ram_block14a19.ENA1
clocken1 => ram_block14a20.ENA1
clocken1 => ram_block14a21.ENA1
clocken1 => ram_block14a22.ENA1
clocken1 => ram_block14a23.ENA1
clocken1 => ram_block14a24.ENA1
clocken1 => ram_block14a25.ENA1
clocken1 => ram_block14a26.ENA1
clocken1 => ram_block14a27.ENA1
clocken1 => ram_block14a28.ENA1
clocken1 => ram_block14a29.ENA1
clocken1 => ram_block14a30.ENA1
clocken1 => ram_block14a31.ENA1
clocken1 => ram_block14a32.ENA1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
q_b[32] <= ram_block14a32.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a32.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
clock => dffpipe_gd9:dffpipe15.clock
clrn => dffpipe_gd9:dffpipe15.clrn
d[0] => dffpipe_gd9:dffpipe15.d[0]
d[1] => dffpipe_gd9:dffpipe15.d[1]
d[2] => dffpipe_gd9:dffpipe15.d[2]
d[3] => dffpipe_gd9:dffpipe15.d[3]
d[4] => dffpipe_gd9:dffpipe15.d[4]
d[5] => dffpipe_gd9:dffpipe15.d[5]
d[6] => dffpipe_gd9:dffpipe15.d[6]
q[0] <= dffpipe_gd9:dffpipe15.q[0]
q[1] <= dffpipe_gd9:dffpipe15.q[1]
q[2] <= dffpipe_gd9:dffpipe15.q[2]
q[3] <= dffpipe_gd9:dffpipe15.q[3]
q[4] <= dffpipe_gd9:dffpipe15.q[4]
q[5] <= dffpipe_gd9:dffpipe15.q[5]
q[6] <= dffpipe_gd9:dffpipe15.q[6]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_brp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|dffpipe_hd9:ws_bwp
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
clock => dffpipe_id9:dffpipe19.clock
clrn => dffpipe_id9:dffpipe19.clrn
d[0] => dffpipe_id9:dffpipe19.d[0]
d[1] => dffpipe_id9:dffpipe19.d[1]
d[2] => dffpipe_id9:dffpipe19.d[2]
d[3] => dffpipe_id9:dffpipe19.d[3]
d[4] => dffpipe_id9:dffpipe19.d[4]
d[5] => dffpipe_id9:dffpipe19.d[5]
d[6] => dffpipe_id9:dffpipe19.d[6]
q[0] <= dffpipe_id9:dffpipe19.q[0]
q[1] <= dffpipe_id9:dffpipe19.q[1]
q[2] <= dffpipe_id9:dffpipe19.q[2]
q[3] <= dffpipe_id9:dffpipe19.q[3]
q[4] <= dffpipe_id9:dffpipe19.q[4]
q[5] <= dffpipe_id9:dffpipe19.q[5]
q[6] <= dffpipe_id9:dffpipe19.q[6]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe19
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_a66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|cmpr_966:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|clock_crossing:the_clock_crossing|clock_crossing_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_73g1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux_jtag_debug_module_arbitrator:the_cpu_linux_jtag_debug_module
Medipix_sopc_burst_0_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_address_to_slave[2] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[3] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[4] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[5] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[6] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[7] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[8] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[9] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_address_to_slave[10] => cpu_linux_jtag_debug_module_address.DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[0] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[0] => cpu_linux_jtag_debug_module_arb_share_set_values[0].DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[1] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[1] => cpu_linux_jtag_debug_module_arb_share_set_values[1].DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[2] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[2] => cpu_linux_jtag_debug_module_arb_share_set_values[2].DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[3] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_0_downstream_arbitrationshare[3] => cpu_linux_jtag_debug_module_arb_share_set_values[3].DATAB
Medipix_sopc_burst_0_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_0_downstream_byteenable[0] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_0_downstream_byteenable[1] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_0_downstream_byteenable[2] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_0_downstream_byteenable[3] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_0_downstream_debugaccess => cpu_linux_jtag_debug_module_debugaccess.DATAB
Medipix_sopc_burst_0_downstream_latency_counter => Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module.IN0
Medipix_sopc_burst_0_downstream_read => Medipix_sopc_burst_0_downstream_requests_cpu_linux_jtag_debug_module.IN0
Medipix_sopc_burst_0_downstream_read => Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module.IN1
Medipix_sopc_burst_0_downstream_read => cpu_linux_jtag_debug_module_in_a_read_cycle.IN1
Medipix_sopc_burst_0_downstream_write => Medipix_sopc_burst_0_downstream_requests_cpu_linux_jtag_debug_module.IN1
Medipix_sopc_burst_0_downstream_write => cpu_linux_jtag_debug_module_write.IN1
Medipix_sopc_burst_0_downstream_writedata[0] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[1] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[2] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[3] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[4] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[5] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[6] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[7] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[8] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[9] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[10] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[11] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[12] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[13] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[14] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[15] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[16] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[17] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[18] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[19] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[20] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[21] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[22] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[23] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[24] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[25] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[26] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[27] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[28] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[29] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[30] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_0_downstream_writedata[31] => cpu_linux_jtag_debug_module_writedata.DATAB
Medipix_sopc_burst_1_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_address_to_slave[2] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[3] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[4] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[5] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[6] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[7] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[8] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[9] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_address_to_slave[10] => cpu_linux_jtag_debug_module_address.DATAA
Medipix_sopc_burst_1_downstream_arbitrationshare[0] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_arbitrationshare[0] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_arbitrationshare[1] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_arbitrationshare[1] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_arbitrationshare[2] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_arbitrationshare[2] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_arbitrationshare[3] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_arbitrationshare[3] => cpu_linux_jtag_debug_module_arb_share_set_values.DATAB
Medipix_sopc_burst_1_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_1_downstream_byteenable[0] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_1_downstream_byteenable[1] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_1_downstream_byteenable[2] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_1_downstream_byteenable[3] => cpu_linux_jtag_debug_module_byteenable.DATAB
Medipix_sopc_burst_1_downstream_debugaccess => cpu_linux_jtag_debug_module_debugaccess.DATAB
Medipix_sopc_burst_1_downstream_latency_counter => Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module.IN0
Medipix_sopc_burst_1_downstream_read => Medipix_sopc_burst_1_downstream_requests_cpu_linux_jtag_debug_module.IN0
Medipix_sopc_burst_1_downstream_read => Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module.IN1
Medipix_sopc_burst_1_downstream_read => cpu_linux_jtag_debug_module_in_a_read_cycle.IN1
Medipix_sopc_burst_1_downstream_write => Medipix_sopc_burst_1_downstream_requests_cpu_linux_jtag_debug_module.IN1
Medipix_sopc_burst_1_downstream_write => cpu_linux_jtag_debug_module_write.IN1
Medipix_sopc_burst_1_downstream_writedata[0] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[1] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[2] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[3] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[4] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[5] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[6] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[7] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[8] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[9] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[10] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[11] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[12] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[13] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[14] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[15] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[16] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[17] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[18] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[19] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[20] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[21] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[22] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[23] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[24] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[25] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[26] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[27] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[28] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[29] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[30] => cpu_linux_jtag_debug_module_writedata.DATAA
Medipix_sopc_burst_1_downstream_writedata[31] => cpu_linux_jtag_debug_module_writedata.DATAA
clk => d1_cpu_linux_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_linux_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_linux_jtag_debug_module_arb_addend[0].CLK
clk => cpu_linux_jtag_debug_module_arb_addend[1].CLK
clk => cpu_linux_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_linux_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_Medipix_sopc_burst_0_downstream_granted_slave_cpu_linux_jtag_debug_module.CLK
clk => last_cycle_Medipix_sopc_burst_1_downstream_granted_slave_cpu_linux_jtag_debug_module.CLK
clk => cpu_linux_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_linux_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_linux_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_linux_jtag_debug_module_arb_share_counter[2].CLK
clk => cpu_linux_jtag_debug_module_arb_share_counter[3].CLK
clk => d1_reasons_to_wait.CLK
cpu_linux_jtag_debug_module_readdata[0] => cpu_linux_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_linux_jtag_debug_module_readdata[1] => cpu_linux_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_linux_jtag_debug_module_readdata[2] => cpu_linux_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_linux_jtag_debug_module_readdata[3] => cpu_linux_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_linux_jtag_debug_module_readdata[4] => cpu_linux_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_linux_jtag_debug_module_readdata[5] => cpu_linux_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_linux_jtag_debug_module_readdata[6] => cpu_linux_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_linux_jtag_debug_module_readdata[7] => cpu_linux_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_linux_jtag_debug_module_readdata[8] => cpu_linux_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_linux_jtag_debug_module_readdata[9] => cpu_linux_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_linux_jtag_debug_module_readdata[10] => cpu_linux_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_linux_jtag_debug_module_readdata[11] => cpu_linux_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_linux_jtag_debug_module_readdata[12] => cpu_linux_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_linux_jtag_debug_module_readdata[13] => cpu_linux_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_linux_jtag_debug_module_readdata[14] => cpu_linux_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_linux_jtag_debug_module_readdata[15] => cpu_linux_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_linux_jtag_debug_module_readdata[16] => cpu_linux_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_linux_jtag_debug_module_readdata[17] => cpu_linux_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_linux_jtag_debug_module_readdata[18] => cpu_linux_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_linux_jtag_debug_module_readdata[19] => cpu_linux_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_linux_jtag_debug_module_readdata[20] => cpu_linux_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_linux_jtag_debug_module_readdata[21] => cpu_linux_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_linux_jtag_debug_module_readdata[22] => cpu_linux_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_linux_jtag_debug_module_readdata[23] => cpu_linux_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_linux_jtag_debug_module_readdata[24] => cpu_linux_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_linux_jtag_debug_module_readdata[25] => cpu_linux_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_linux_jtag_debug_module_readdata[26] => cpu_linux_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_linux_jtag_debug_module_readdata[27] => cpu_linux_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_linux_jtag_debug_module_readdata[28] => cpu_linux_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_linux_jtag_debug_module_readdata[29] => cpu_linux_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_linux_jtag_debug_module_readdata[30] => cpu_linux_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_linux_jtag_debug_module_readdata[31] => cpu_linux_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_linux_jtag_debug_module_resetrequest => cpu_linux_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_linux_jtag_debug_module_reset_n.DATAIN
reset_n => cpu_linux_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_linux_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_linux_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_linux_jtag_debug_module_arb_share_counter[3].ACLR
reset_n => d1_cpu_linux_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_linux_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_Medipix_sopc_burst_1_downstream_granted_slave_cpu_linux_jtag_debug_module.ACLR
reset_n => last_cycle_Medipix_sopc_burst_0_downstream_granted_slave_cpu_linux_jtag_debug_module.ACLR
reset_n => cpu_linux_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_linux_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_linux_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_linux_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_linux_jtag_debug_module_reg_firsttransfer.PRESET
Medipix_sopc_burst_0_downstream_granted_cpu_linux_jtag_debug_module <= cpu_linux_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module <= Medipix_sopc_burst_0_downstream_qualified_request_cpu_linux_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_read_data_valid_cpu_linux_jtag_debug_module <= Medipix_sopc_burst_0_downstream_read_data_valid_cpu_linux_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_0_downstream_requests_cpu_linux_jtag_debug_module <= Medipix_sopc_burst_0_downstream_requests_cpu_linux_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_granted_cpu_linux_jtag_debug_module <= cpu_linux_jtag_debug_module_grant_vector[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module <= Medipix_sopc_burst_1_downstream_qualified_request_cpu_linux_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_read_data_valid_cpu_linux_jtag_debug_module <= Medipix_sopc_burst_1_downstream_read_data_valid_cpu_linux_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_1_downstream_requests_cpu_linux_jtag_debug_module <= Medipix_sopc_burst_1_downstream_requests_cpu_linux_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[0] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[1] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[2] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[3] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[4] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[5] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[6] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[7] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_address[8] <= cpu_linux_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_begintransfer <= cpu_linux_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_byteenable[0] <= cpu_linux_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_byteenable[1] <= cpu_linux_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_byteenable[2] <= cpu_linux_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_byteenable[3] <= cpu_linux_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_chipselect <= cpu_linux_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_debugaccess <= cpu_linux_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[0] <= cpu_linux_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[1] <= cpu_linux_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[2] <= cpu_linux_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[3] <= cpu_linux_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[4] <= cpu_linux_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[5] <= cpu_linux_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[6] <= cpu_linux_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[7] <= cpu_linux_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[8] <= cpu_linux_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[9] <= cpu_linux_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[10] <= cpu_linux_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[11] <= cpu_linux_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[12] <= cpu_linux_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[13] <= cpu_linux_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[14] <= cpu_linux_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[15] <= cpu_linux_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[16] <= cpu_linux_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[17] <= cpu_linux_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[18] <= cpu_linux_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[19] <= cpu_linux_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[20] <= cpu_linux_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[21] <= cpu_linux_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[22] <= cpu_linux_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[23] <= cpu_linux_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[24] <= cpu_linux_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[25] <= cpu_linux_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[26] <= cpu_linux_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[27] <= cpu_linux_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[28] <= cpu_linux_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[29] <= cpu_linux_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[30] <= cpu_linux_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_readdata_from_sa[31] <= cpu_linux_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_resetrequest_from_sa <= cpu_linux_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_write <= cpu_linux_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[0] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[1] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[2] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[3] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[4] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[5] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[6] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[7] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[8] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[9] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[10] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[11] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[12] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[13] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[14] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[15] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[16] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[17] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[18] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[19] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[20] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[21] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[22] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[23] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[24] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[25] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[26] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[27] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[28] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[29] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[30] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_jtag_debug_module_writedata[31] <= cpu_linux_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_linux_jtag_debug_module_end_xfer <= d1_cpu_linux_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux_data_master_arbitrator:the_cpu_linux_data_master
Medipix_sopc_burst_10_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_10_upstream_waitrequest_from_sa => r_0.IN1
Medipix_sopc_burst_11_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_11_upstream_waitrequest_from_sa => r_0.IN1
Medipix_sopc_burst_1_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[16] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[17] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[18] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[19] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[20] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[21] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[22] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[23] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[24] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[25] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[26] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[27] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[28] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[29] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[30] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_readdata_from_sa[31] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_1_upstream_waitrequest_from_sa => r_0.IN1
Medipix_sopc_burst_2_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[16] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[17] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[18] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[19] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[20] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[21] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[22] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[23] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[24] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[25] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[26] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[27] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[28] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[29] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[30] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_readdata_from_sa[31] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_2_upstream_waitrequest_from_sa => r_0.IN1
Medipix_sopc_burst_3_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_3_upstream_waitrequest_from_sa => r_0.IN1
Medipix_sopc_burst_5_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[16] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[17] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[18] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[19] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[20] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[21] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[22] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[23] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[24] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[25] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[26] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[27] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[28] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[29] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[30] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_readdata_from_sa[31] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_5_upstream_waitrequest_from_sa => r_1.IN1
Medipix_sopc_burst_7_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[16] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[17] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[18] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[19] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[20] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[21] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[22] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[23] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[24] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[25] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[26] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[27] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[28] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[29] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[30] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_readdata_from_sa[31] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_7_upstream_waitrequest_from_sa => r_1.IN1
Medipix_sopc_burst_8_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[16] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[17] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[18] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[19] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[20] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[21] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[22] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[23] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[24] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[25] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[26] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[27] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[28] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[29] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[30] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_readdata_from_sa[31] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_8_upstream_waitrequest_from_sa => r_1.IN1
Medipix_sopc_burst_9_upstream_readdata_from_sa[0] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[1] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[2] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[3] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[4] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[5] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[6] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[7] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[8] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[9] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[10] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[11] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[12] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[13] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[14] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[15] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[16] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[17] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[18] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[19] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[20] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[21] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[22] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[23] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[24] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[25] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[26] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[27] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[28] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[29] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[30] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_readdata_from_sa[31] => cpu_linux_data_master_readdata.IN0
Medipix_sopc_burst_9_upstream_waitrequest_from_sa => r_1.IN1
clk => cpu_linux_data_master_latency_counter~reg0.CLK
clk => cpu_linux_data_master_read_but_no_slave_selected.CLK
cpu_linux_data_master_address[0] => cpu_linux_data_master_address_to_slave[0].DATAIN
cpu_linux_data_master_address[1] => cpu_linux_data_master_address_to_slave[1].DATAIN
cpu_linux_data_master_address[2] => cpu_linux_data_master_address_to_slave[2].DATAIN
cpu_linux_data_master_address[3] => cpu_linux_data_master_address_to_slave[3].DATAIN
cpu_linux_data_master_address[4] => cpu_linux_data_master_address_to_slave[4].DATAIN
cpu_linux_data_master_address[5] => cpu_linux_data_master_address_to_slave[5].DATAIN
cpu_linux_data_master_address[6] => cpu_linux_data_master_address_to_slave[6].DATAIN
cpu_linux_data_master_address[7] => cpu_linux_data_master_address_to_slave[7].DATAIN
cpu_linux_data_master_address[8] => cpu_linux_data_master_address_to_slave[8].DATAIN
cpu_linux_data_master_address[9] => cpu_linux_data_master_address_to_slave[9].DATAIN
cpu_linux_data_master_address[10] => cpu_linux_data_master_address_to_slave[10].DATAIN
cpu_linux_data_master_address[11] => cpu_linux_data_master_address_to_slave[11].DATAIN
cpu_linux_data_master_address[12] => cpu_linux_data_master_address_to_slave[12].DATAIN
cpu_linux_data_master_address[13] => cpu_linux_data_master_address_to_slave[13].DATAIN
cpu_linux_data_master_address[14] => cpu_linux_data_master_address_to_slave[14].DATAIN
cpu_linux_data_master_address[15] => cpu_linux_data_master_address_to_slave[15].DATAIN
cpu_linux_data_master_address[16] => cpu_linux_data_master_address_to_slave[16].DATAIN
cpu_linux_data_master_address[17] => cpu_linux_data_master_address_to_slave[17].DATAIN
cpu_linux_data_master_address[18] => cpu_linux_data_master_address_to_slave[18].DATAIN
cpu_linux_data_master_address[19] => cpu_linux_data_master_address_to_slave[19].DATAIN
cpu_linux_data_master_address[20] => cpu_linux_data_master_address_to_slave[20].DATAIN
cpu_linux_data_master_address[21] => cpu_linux_data_master_address_to_slave[21].DATAIN
cpu_linux_data_master_address[22] => cpu_linux_data_master_address_to_slave[22].DATAIN
cpu_linux_data_master_address[23] => cpu_linux_data_master_address_to_slave[23].DATAIN
cpu_linux_data_master_address[24] => cpu_linux_data_master_address_to_slave[24].DATAIN
cpu_linux_data_master_address[25] => cpu_linux_data_master_address_to_slave[25].DATAIN
cpu_linux_data_master_address[26] => cpu_linux_data_master_address_to_slave[26].DATAIN
cpu_linux_data_master_address[27] => cpu_linux_data_master_address_to_slave[27].DATAIN
cpu_linux_data_master_burstcount[0] => ~NO_FANOUT~
cpu_linux_data_master_burstcount[1] => ~NO_FANOUT~
cpu_linux_data_master_burstcount[2] => ~NO_FANOUT~
cpu_linux_data_master_burstcount[3] => ~NO_FANOUT~
cpu_linux_data_master_byteenable[0] => ~NO_FANOUT~
cpu_linux_data_master_byteenable[1] => ~NO_FANOUT~
cpu_linux_data_master_byteenable[2] => ~NO_FANOUT~
cpu_linux_data_master_byteenable[3] => ~NO_FANOUT~
cpu_linux_data_master_granted_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_is_granted_some_slave.IN0
cpu_linux_data_master_granted_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_granted_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_granted_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_granted_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_granted_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_granted_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_granted_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_granted_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_is_granted_some_slave.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream => r_0.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_10_upstream => r_0.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream => r_0.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_11_upstream => r_0.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream => r_0.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_1_upstream => r_0.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream => r_0.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_2_upstream => r_0.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream => r_0.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_3_upstream => r_0.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream => r_1.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_5_upstream => r_1.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream => r_1.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_7_upstream => r_1.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream => r_1.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_8_upstream => r_1.IN1
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream => r_1.IN0
cpu_linux_data_master_qualified_request_Medipix_sopc_burst_9_upstream => r_1.IN1
cpu_linux_data_master_read => r_1.IN0
cpu_linux_data_master_read => p1_cpu_linux_data_master_latency_counter.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN0
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_10_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_11_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_1_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_2_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_3_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_5_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_7_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_8_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => pre_flush_cpu_linux_data_master_readdatavalid.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream => cpu_linux_data_master_readdata.IN1
cpu_linux_data_master_read_data_valid_Medipix_sopc_burst_9_upstream_shift_register => ~NO_FANOUT~
cpu_linux_data_master_requests_Medipix_sopc_burst_10_upstream => r_0.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_11_upstream => r_0.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_1_upstream => r_0.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_2_upstream => r_0.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_3_upstream => r_0.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_5_upstream => r_1.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_7_upstream => r_1.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_8_upstream => r_1.IN1
cpu_linux_data_master_requests_Medipix_sopc_burst_9_upstream => r_1.IN1
cpu_linux_data_master_write => r_1.IN1
cpu_linux_data_master_writedata[0] => ~NO_FANOUT~
cpu_linux_data_master_writedata[1] => ~NO_FANOUT~
cpu_linux_data_master_writedata[2] => ~NO_FANOUT~
cpu_linux_data_master_writedata[3] => ~NO_FANOUT~
cpu_linux_data_master_writedata[4] => ~NO_FANOUT~
cpu_linux_data_master_writedata[5] => ~NO_FANOUT~
cpu_linux_data_master_writedata[6] => ~NO_FANOUT~
cpu_linux_data_master_writedata[7] => ~NO_FANOUT~
cpu_linux_data_master_writedata[8] => ~NO_FANOUT~
cpu_linux_data_master_writedata[9] => ~NO_FANOUT~
cpu_linux_data_master_writedata[10] => ~NO_FANOUT~
cpu_linux_data_master_writedata[11] => ~NO_FANOUT~
cpu_linux_data_master_writedata[12] => ~NO_FANOUT~
cpu_linux_data_master_writedata[13] => ~NO_FANOUT~
cpu_linux_data_master_writedata[14] => ~NO_FANOUT~
cpu_linux_data_master_writedata[15] => ~NO_FANOUT~
cpu_linux_data_master_writedata[16] => ~NO_FANOUT~
cpu_linux_data_master_writedata[17] => ~NO_FANOUT~
cpu_linux_data_master_writedata[18] => ~NO_FANOUT~
cpu_linux_data_master_writedata[19] => ~NO_FANOUT~
cpu_linux_data_master_writedata[20] => ~NO_FANOUT~
cpu_linux_data_master_writedata[21] => ~NO_FANOUT~
cpu_linux_data_master_writedata[22] => ~NO_FANOUT~
cpu_linux_data_master_writedata[23] => ~NO_FANOUT~
cpu_linux_data_master_writedata[24] => ~NO_FANOUT~
cpu_linux_data_master_writedata[25] => ~NO_FANOUT~
cpu_linux_data_master_writedata[26] => ~NO_FANOUT~
cpu_linux_data_master_writedata[27] => ~NO_FANOUT~
cpu_linux_data_master_writedata[28] => ~NO_FANOUT~
cpu_linux_data_master_writedata[29] => ~NO_FANOUT~
cpu_linux_data_master_writedata[30] => ~NO_FANOUT~
cpu_linux_data_master_writedata[31] => ~NO_FANOUT~
d1_Medipix_sopc_burst_10_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_11_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_1_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_2_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_3_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_5_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_7_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_8_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_9_upstream_end_xfer => ~NO_FANOUT~
epcs_controller_epcs_control_port_irq_from_sa => cpu_linux_data_master_irq[2].DATAIN
igor_mac_control_port_irq_from_sa => cpu_linux_data_master_irq[3].DATAIN
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_linux_data_master_irq[1].DATAIN
reset_n => cpu_linux_data_master_latency_counter~reg0.ACLR
reset_n => cpu_linux_data_master_read_but_no_slave_selected.ACLR
spi_0_spi_control_port_irq_from_sa => cpu_linux_data_master_irq[5].DATAIN
sys_clk_freq_s1_irq_from_sa => cpu_linux_data_master_irq[0].DATAIN
uart_0_s1_irq_from_sa => cpu_linux_data_master_irq[4].DATAIN
cpu_linux_data_master_address_to_slave[0] <= cpu_linux_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[1] <= cpu_linux_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[2] <= cpu_linux_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[3] <= cpu_linux_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[4] <= cpu_linux_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[5] <= cpu_linux_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[6] <= cpu_linux_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[7] <= cpu_linux_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[8] <= cpu_linux_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[9] <= cpu_linux_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[10] <= cpu_linux_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[11] <= cpu_linux_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[12] <= cpu_linux_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[13] <= cpu_linux_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[14] <= cpu_linux_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[15] <= cpu_linux_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[16] <= cpu_linux_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[17] <= cpu_linux_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[18] <= cpu_linux_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[19] <= cpu_linux_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[20] <= cpu_linux_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[21] <= cpu_linux_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[22] <= cpu_linux_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[23] <= cpu_linux_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[24] <= cpu_linux_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[25] <= cpu_linux_data_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[26] <= cpu_linux_data_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_address_to_slave[27] <= cpu_linux_data_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_irq[0] <= sys_clk_freq_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_irq[1] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_irq[2] <= epcs_controller_epcs_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_irq[3] <= igor_mac_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_irq[4] <= uart_0_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_irq[5] <= spi_0_spi_control_port_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_irq[6] <= <GND>
cpu_linux_data_master_irq[7] <= <GND>
cpu_linux_data_master_irq[8] <= <GND>
cpu_linux_data_master_irq[9] <= <GND>
cpu_linux_data_master_irq[10] <= <GND>
cpu_linux_data_master_irq[11] <= <GND>
cpu_linux_data_master_irq[12] <= <GND>
cpu_linux_data_master_irq[13] <= <GND>
cpu_linux_data_master_irq[14] <= <GND>
cpu_linux_data_master_irq[15] <= <GND>
cpu_linux_data_master_irq[16] <= <GND>
cpu_linux_data_master_irq[17] <= <GND>
cpu_linux_data_master_irq[18] <= <GND>
cpu_linux_data_master_irq[19] <= <GND>
cpu_linux_data_master_irq[20] <= <GND>
cpu_linux_data_master_irq[21] <= <GND>
cpu_linux_data_master_irq[22] <= <GND>
cpu_linux_data_master_irq[23] <= <GND>
cpu_linux_data_master_irq[24] <= <GND>
cpu_linux_data_master_irq[25] <= <GND>
cpu_linux_data_master_irq[26] <= <GND>
cpu_linux_data_master_irq[27] <= <GND>
cpu_linux_data_master_irq[28] <= <GND>
cpu_linux_data_master_irq[29] <= <GND>
cpu_linux_data_master_irq[30] <= <GND>
cpu_linux_data_master_irq[31] <= <GND>
cpu_linux_data_master_latency_counter <= cpu_linux_data_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[0] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[1] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[2] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[3] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[4] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[5] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[6] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[7] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[8] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[9] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[10] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[11] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[12] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[13] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[14] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[15] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[16] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[17] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[18] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[19] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[20] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[21] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[22] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[23] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[24] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[25] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[26] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[27] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[28] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[29] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[30] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdata[31] <= cpu_linux_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_readdatavalid <= cpu_linux_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_data_master_waitrequest <= cpu_linux_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux_instruction_master_arbitrator:the_cpu_linux_instruction_master
Medipix_sopc_burst_0_upstream_readdata_from_sa[0] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[1] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[2] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[3] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[4] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[5] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[6] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[7] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[8] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[9] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[10] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[11] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[12] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[13] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[14] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[15] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[16] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[17] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[18] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[19] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[20] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[21] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[22] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[23] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[24] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[25] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[26] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[27] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[28] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[29] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[30] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_readdata_from_sa[31] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_0_upstream_waitrequest_from_sa => r_0.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[0] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[1] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[2] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[3] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[4] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[5] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[6] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[7] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[8] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[9] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[10] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[11] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[12] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[13] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[14] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[15] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[16] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[17] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[18] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[19] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[20] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[21] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[22] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[23] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[24] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[25] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[26] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[27] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[28] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[29] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[30] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_readdata_from_sa[31] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_4_upstream_waitrequest_from_sa => r_1.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[0] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[1] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[2] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[3] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[4] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[5] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[6] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[7] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[8] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[9] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[10] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[11] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[12] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[13] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[14] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[15] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[16] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[17] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[18] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[19] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[20] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[21] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[22] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[23] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[24] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[25] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[26] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[27] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[28] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[29] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[30] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_readdata_from_sa[31] => cpu_linux_instruction_master_readdata.IN0
Medipix_sopc_burst_6_upstream_waitrequest_from_sa => r_1.IN0
clk => cpu_linux_instruction_master_latency_counter~reg0.CLK
clk => cpu_linux_instruction_master_read_but_no_slave_selected.CLK
cpu_linux_instruction_master_address[0] => cpu_linux_instruction_master_address_to_slave[0].DATAIN
cpu_linux_instruction_master_address[1] => cpu_linux_instruction_master_address_to_slave[1].DATAIN
cpu_linux_instruction_master_address[2] => cpu_linux_instruction_master_address_to_slave[2].DATAIN
cpu_linux_instruction_master_address[3] => cpu_linux_instruction_master_address_to_slave[3].DATAIN
cpu_linux_instruction_master_address[4] => cpu_linux_instruction_master_address_to_slave[4].DATAIN
cpu_linux_instruction_master_address[5] => cpu_linux_instruction_master_address_to_slave[5].DATAIN
cpu_linux_instruction_master_address[6] => cpu_linux_instruction_master_address_to_slave[6].DATAIN
cpu_linux_instruction_master_address[7] => cpu_linux_instruction_master_address_to_slave[7].DATAIN
cpu_linux_instruction_master_address[8] => cpu_linux_instruction_master_address_to_slave[8].DATAIN
cpu_linux_instruction_master_address[9] => cpu_linux_instruction_master_address_to_slave[9].DATAIN
cpu_linux_instruction_master_address[10] => cpu_linux_instruction_master_address_to_slave[10].DATAIN
cpu_linux_instruction_master_address[11] => cpu_linux_instruction_master_address_to_slave[11].DATAIN
cpu_linux_instruction_master_address[12] => cpu_linux_instruction_master_address_to_slave[12].DATAIN
cpu_linux_instruction_master_address[13] => cpu_linux_instruction_master_address_to_slave[13].DATAIN
cpu_linux_instruction_master_address[14] => cpu_linux_instruction_master_address_to_slave[14].DATAIN
cpu_linux_instruction_master_address[15] => cpu_linux_instruction_master_address_to_slave[15].DATAIN
cpu_linux_instruction_master_address[16] => cpu_linux_instruction_master_address_to_slave[16].DATAIN
cpu_linux_instruction_master_address[17] => cpu_linux_instruction_master_address_to_slave[17].DATAIN
cpu_linux_instruction_master_address[18] => cpu_linux_instruction_master_address_to_slave[18].DATAIN
cpu_linux_instruction_master_address[19] => cpu_linux_instruction_master_address_to_slave[19].DATAIN
cpu_linux_instruction_master_address[20] => cpu_linux_instruction_master_address_to_slave[20].DATAIN
cpu_linux_instruction_master_address[21] => cpu_linux_instruction_master_address_to_slave[21].DATAIN
cpu_linux_instruction_master_address[22] => cpu_linux_instruction_master_address_to_slave[22].DATAIN
cpu_linux_instruction_master_address[23] => cpu_linux_instruction_master_address_to_slave[23].DATAIN
cpu_linux_instruction_master_address[24] => cpu_linux_instruction_master_address_to_slave[24].DATAIN
cpu_linux_instruction_master_address[25] => cpu_linux_instruction_master_address_to_slave[25].DATAIN
cpu_linux_instruction_master_address[26] => cpu_linux_instruction_master_address_to_slave[26].DATAIN
cpu_linux_instruction_master_address[27] => cpu_linux_instruction_master_address_to_slave[27].DATAIN
cpu_linux_instruction_master_burstcount[0] => ~NO_FANOUT~
cpu_linux_instruction_master_burstcount[1] => ~NO_FANOUT~
cpu_linux_instruction_master_burstcount[2] => ~NO_FANOUT~
cpu_linux_instruction_master_burstcount[3] => ~NO_FANOUT~
cpu_linux_instruction_master_granted_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_is_granted_some_slave.IN0
cpu_linux_instruction_master_granted_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_is_granted_some_slave.IN1
cpu_linux_instruction_master_granted_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_is_granted_some_slave.IN1
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_0_upstream => r_0.IN0
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_0_upstream => r_0.IN0
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_4_upstream => r_1.IN0
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_4_upstream => r_1.IN0
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_6_upstream => r_1.IN0
cpu_linux_instruction_master_qualified_request_Medipix_sopc_burst_6_upstream => r_1.IN0
cpu_linux_instruction_master_read => r_0.IN1
cpu_linux_instruction_master_read => r_1.IN1
cpu_linux_instruction_master_read => r_1.IN1
cpu_linux_instruction_master_read => p1_cpu_linux_instruction_master_latency_counter.IN1
cpu_linux_instruction_master_read => r_1.IN1
cpu_linux_instruction_master_read => r_1.IN1
cpu_linux_instruction_master_read => r_0.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => pre_flush_cpu_linux_instruction_master_readdatavalid.IN0
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_0_upstream_shift_register => ~NO_FANOUT~
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => pre_flush_cpu_linux_instruction_master_readdatavalid.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_4_upstream_shift_register => ~NO_FANOUT~
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => pre_flush_cpu_linux_instruction_master_readdatavalid.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream => cpu_linux_instruction_master_readdata.IN1
cpu_linux_instruction_master_read_data_valid_Medipix_sopc_burst_6_upstream_shift_register => ~NO_FANOUT~
cpu_linux_instruction_master_requests_Medipix_sopc_burst_0_upstream => r_0.IN1
cpu_linux_instruction_master_requests_Medipix_sopc_burst_4_upstream => r_1.IN1
cpu_linux_instruction_master_requests_Medipix_sopc_burst_6_upstream => r_1.IN1
d1_Medipix_sopc_burst_0_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_4_upstream_end_xfer => ~NO_FANOUT~
d1_Medipix_sopc_burst_6_upstream_end_xfer => ~NO_FANOUT~
reset_n => cpu_linux_instruction_master_latency_counter~reg0.ACLR
reset_n => cpu_linux_instruction_master_read_but_no_slave_selected.ACLR
cpu_linux_instruction_master_address_to_slave[0] <= cpu_linux_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[1] <= cpu_linux_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[2] <= cpu_linux_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[3] <= cpu_linux_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[4] <= cpu_linux_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[5] <= cpu_linux_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[6] <= cpu_linux_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[7] <= cpu_linux_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[8] <= cpu_linux_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[9] <= cpu_linux_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[10] <= cpu_linux_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[11] <= cpu_linux_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[12] <= cpu_linux_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[13] <= cpu_linux_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[14] <= cpu_linux_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[15] <= cpu_linux_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[16] <= cpu_linux_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[17] <= cpu_linux_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[18] <= cpu_linux_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[19] <= cpu_linux_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[20] <= cpu_linux_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[21] <= cpu_linux_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[22] <= cpu_linux_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[23] <= cpu_linux_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[24] <= cpu_linux_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[25] <= cpu_linux_instruction_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[26] <= cpu_linux_instruction_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_address_to_slave[27] <= cpu_linux_instruction_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_latency_counter <= cpu_linux_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[0] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[1] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[2] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[3] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[4] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[5] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[6] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[7] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[8] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[9] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[10] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[11] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[12] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[13] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[14] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[15] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[16] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[17] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[18] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[19] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[20] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[21] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[22] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[23] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[24] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[25] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[26] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[27] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[28] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[29] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[30] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdata[31] <= cpu_linux_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_readdatavalid <= cpu_linux_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_linux_instruction_master_waitrequest <= cpu_linux_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => A_ipending_reg_irq3_nxt.IN0
d_irq[4] => A_ipending_reg_irq4_nxt.IN0
d_irq[5] => A_ipending_reg_irq5_nxt.IN0
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN0
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
d_address[26] <= d_address[26].DB_MAX_OUTPUT_PORT_TYPE
d_address[27] <= d_address[27].DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[0] <= d_burstcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[1] <= d_burstcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[2] <= d_burstcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[3] <= d_burstcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= ic_fill_line[7].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= ic_fill_line[8].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= ic_fill_line[9].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= ic_fill_line[10].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
i_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
i_address[27] <= i_address[27].DB_MAX_OUTPUT_PORT_TYPE
i_burstcount[0] <= <GND>
i_burstcount[1] <= <GND>
i_burstcount[2] <= <GND>
i_burstcount[3] <= <VCC>
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_linux_nios2_oci:the_cpu_linux_nios2_oci.resetrequest


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_test_bench:the_cpu_linux_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_mem_baddr[27] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_target_pcb[27] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_pcb[27] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_address[27] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_address[27] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_9nd1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9nd1:auto_generated.rden_b
data_a[0] => altsyncram_9nd1:auto_generated.data_a[0]
data_a[1] => altsyncram_9nd1:auto_generated.data_a[1]
data_a[2] => altsyncram_9nd1:auto_generated.data_a[2]
data_a[3] => altsyncram_9nd1:auto_generated.data_a[3]
data_a[4] => altsyncram_9nd1:auto_generated.data_a[4]
data_a[5] => altsyncram_9nd1:auto_generated.data_a[5]
data_a[6] => altsyncram_9nd1:auto_generated.data_a[6]
data_a[7] => altsyncram_9nd1:auto_generated.data_a[7]
data_a[8] => altsyncram_9nd1:auto_generated.data_a[8]
data_a[9] => altsyncram_9nd1:auto_generated.data_a[9]
data_a[10] => altsyncram_9nd1:auto_generated.data_a[10]
data_a[11] => altsyncram_9nd1:auto_generated.data_a[11]
data_a[12] => altsyncram_9nd1:auto_generated.data_a[12]
data_a[13] => altsyncram_9nd1:auto_generated.data_a[13]
data_a[14] => altsyncram_9nd1:auto_generated.data_a[14]
data_a[15] => altsyncram_9nd1:auto_generated.data_a[15]
data_a[16] => altsyncram_9nd1:auto_generated.data_a[16]
data_a[17] => altsyncram_9nd1:auto_generated.data_a[17]
data_a[18] => altsyncram_9nd1:auto_generated.data_a[18]
data_a[19] => altsyncram_9nd1:auto_generated.data_a[19]
data_a[20] => altsyncram_9nd1:auto_generated.data_a[20]
data_a[21] => altsyncram_9nd1:auto_generated.data_a[21]
data_a[22] => altsyncram_9nd1:auto_generated.data_a[22]
data_a[23] => altsyncram_9nd1:auto_generated.data_a[23]
data_a[24] => altsyncram_9nd1:auto_generated.data_a[24]
data_a[25] => altsyncram_9nd1:auto_generated.data_a[25]
data_a[26] => altsyncram_9nd1:auto_generated.data_a[26]
data_a[27] => altsyncram_9nd1:auto_generated.data_a[27]
data_a[28] => altsyncram_9nd1:auto_generated.data_a[28]
data_a[29] => altsyncram_9nd1:auto_generated.data_a[29]
data_a[30] => altsyncram_9nd1:auto_generated.data_a[30]
data_a[31] => altsyncram_9nd1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9nd1:auto_generated.address_a[0]
address_a[1] => altsyncram_9nd1:auto_generated.address_a[1]
address_a[2] => altsyncram_9nd1:auto_generated.address_a[2]
address_a[3] => altsyncram_9nd1:auto_generated.address_a[3]
address_a[4] => altsyncram_9nd1:auto_generated.address_a[4]
address_a[5] => altsyncram_9nd1:auto_generated.address_a[5]
address_a[6] => altsyncram_9nd1:auto_generated.address_a[6]
address_a[7] => altsyncram_9nd1:auto_generated.address_a[7]
address_a[8] => altsyncram_9nd1:auto_generated.address_a[8]
address_a[9] => altsyncram_9nd1:auto_generated.address_a[9]
address_a[10] => altsyncram_9nd1:auto_generated.address_a[10]
address_a[11] => altsyncram_9nd1:auto_generated.address_a[11]
address_a[12] => altsyncram_9nd1:auto_generated.address_a[12]
address_a[13] => altsyncram_9nd1:auto_generated.address_a[13]
address_b[0] => altsyncram_9nd1:auto_generated.address_b[0]
address_b[1] => altsyncram_9nd1:auto_generated.address_b[1]
address_b[2] => altsyncram_9nd1:auto_generated.address_b[2]
address_b[3] => altsyncram_9nd1:auto_generated.address_b[3]
address_b[4] => altsyncram_9nd1:auto_generated.address_b[4]
address_b[5] => altsyncram_9nd1:auto_generated.address_b[5]
address_b[6] => altsyncram_9nd1:auto_generated.address_b[6]
address_b[7] => altsyncram_9nd1:auto_generated.address_b[7]
address_b[8] => altsyncram_9nd1:auto_generated.address_b[8]
address_b[9] => altsyncram_9nd1:auto_generated.address_b[9]
address_b[10] => altsyncram_9nd1:auto_generated.address_b[10]
address_b[11] => altsyncram_9nd1:auto_generated.address_b[11]
address_b[12] => altsyncram_9nd1:auto_generated.address_b[12]
address_b[13] => altsyncram_9nd1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9nd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_9nd1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9nd1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9nd1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9nd1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9nd1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9nd1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9nd1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9nd1:auto_generated.q_b[7]
q_b[8] <= altsyncram_9nd1:auto_generated.q_b[8]
q_b[9] <= altsyncram_9nd1:auto_generated.q_b[9]
q_b[10] <= altsyncram_9nd1:auto_generated.q_b[10]
q_b[11] <= altsyncram_9nd1:auto_generated.q_b[11]
q_b[12] <= altsyncram_9nd1:auto_generated.q_b[12]
q_b[13] <= altsyncram_9nd1:auto_generated.q_b[13]
q_b[14] <= altsyncram_9nd1:auto_generated.q_b[14]
q_b[15] <= altsyncram_9nd1:auto_generated.q_b[15]
q_b[16] <= altsyncram_9nd1:auto_generated.q_b[16]
q_b[17] <= altsyncram_9nd1:auto_generated.q_b[17]
q_b[18] <= altsyncram_9nd1:auto_generated.q_b[18]
q_b[19] <= altsyncram_9nd1:auto_generated.q_b[19]
q_b[20] <= altsyncram_9nd1:auto_generated.q_b[20]
q_b[21] <= altsyncram_9nd1:auto_generated.q_b[21]
q_b[22] <= altsyncram_9nd1:auto_generated.q_b[22]
q_b[23] <= altsyncram_9nd1:auto_generated.q_b[23]
q_b[24] <= altsyncram_9nd1:auto_generated.q_b[24]
q_b[25] <= altsyncram_9nd1:auto_generated.q_b[25]
q_b[26] <= altsyncram_9nd1:auto_generated.q_b[26]
q_b[27] <= altsyncram_9nd1:auto_generated.q_b[27]
q_b[28] <= altsyncram_9nd1:auto_generated.q_b[28]
q_b[29] <= altsyncram_9nd1:auto_generated.q_b[29]
q_b[30] <= altsyncram_9nd1:auto_generated.q_b[30]
q_b[31] <= altsyncram_9nd1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram|altsyncram_9nd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
q_b[0] <= mux_gob:mux3.result[0]
q_b[1] <= mux_gob:mux3.result[1]
q_b[2] <= mux_gob:mux3.result[2]
q_b[3] <= mux_gob:mux3.result[3]
q_b[4] <= mux_gob:mux3.result[4]
q_b[5] <= mux_gob:mux3.result[5]
q_b[6] <= mux_gob:mux3.result[6]
q_b[7] <= mux_gob:mux3.result[7]
q_b[8] <= mux_gob:mux3.result[8]
q_b[9] <= mux_gob:mux3.result[9]
q_b[10] <= mux_gob:mux3.result[10]
q_b[11] <= mux_gob:mux3.result[11]
q_b[12] <= mux_gob:mux3.result[12]
q_b[13] <= mux_gob:mux3.result[13]
q_b[14] <= mux_gob:mux3.result[14]
q_b[15] <= mux_gob:mux3.result[15]
q_b[16] <= mux_gob:mux3.result[16]
q_b[17] <= mux_gob:mux3.result[17]
q_b[18] <= mux_gob:mux3.result[18]
q_b[19] <= mux_gob:mux3.result[19]
q_b[20] <= mux_gob:mux3.result[20]
q_b[21] <= mux_gob:mux3.result[21]
q_b[22] <= mux_gob:mux3.result[22]
q_b[23] <= mux_gob:mux3.result[23]
q_b[24] <= mux_gob:mux3.result[24]
q_b[25] <= mux_gob:mux3.result[25]
q_b[26] <= mux_gob:mux3.result[26]
q_b[27] <= mux_gob:mux3.result[27]
q_b[28] <= mux_gob:mux3.result[28]
q_b[29] <= mux_gob:mux3.result[29]
q_b[30] <= mux_gob:mux3.result[30]
q_b[31] <= mux_gob:mux3.result[31]
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
rden_b => ram_block1a50.PORTBRE
rden_b => ram_block1a51.PORTBRE
rden_b => ram_block1a52.PORTBRE
rden_b => ram_block1a53.PORTBRE
rden_b => ram_block1a54.PORTBRE
rden_b => ram_block1a55.PORTBRE
rden_b => ram_block1a56.PORTBRE
rden_b => ram_block1a57.PORTBRE
rden_b => ram_block1a58.PORTBRE
rden_b => ram_block1a59.PORTBRE
rden_b => ram_block1a60.PORTBRE
rden_b => ram_block1a61.PORTBRE
rden_b => ram_block1a62.PORTBRE
rden_b => ram_block1a63.PORTBRE
rden_b => address_reg_b[0].ENA
wren_a => decode_jsa:decode2.enable


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram|altsyncram_9nd1:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_data_module:cpu_linux_ic_data|altsyncram:the_altsyncram|altsyncram_9nd1:auto_generated|mux_gob:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_tag_module:cpu_linux_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_tag_module:cpu_linux_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_gvg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_gvg1:auto_generated.rden_b
data_a[0] => altsyncram_gvg1:auto_generated.data_a[0]
data_a[1] => altsyncram_gvg1:auto_generated.data_a[1]
data_a[2] => altsyncram_gvg1:auto_generated.data_a[2]
data_a[3] => altsyncram_gvg1:auto_generated.data_a[3]
data_a[4] => altsyncram_gvg1:auto_generated.data_a[4]
data_a[5] => altsyncram_gvg1:auto_generated.data_a[5]
data_a[6] => altsyncram_gvg1:auto_generated.data_a[6]
data_a[7] => altsyncram_gvg1:auto_generated.data_a[7]
data_a[8] => altsyncram_gvg1:auto_generated.data_a[8]
data_a[9] => altsyncram_gvg1:auto_generated.data_a[9]
data_a[10] => altsyncram_gvg1:auto_generated.data_a[10]
data_a[11] => altsyncram_gvg1:auto_generated.data_a[11]
data_a[12] => altsyncram_gvg1:auto_generated.data_a[12]
data_a[13] => altsyncram_gvg1:auto_generated.data_a[13]
data_a[14] => altsyncram_gvg1:auto_generated.data_a[14]
data_a[15] => altsyncram_gvg1:auto_generated.data_a[15]
data_a[16] => altsyncram_gvg1:auto_generated.data_a[16]
data_a[17] => altsyncram_gvg1:auto_generated.data_a[17]
data_a[18] => altsyncram_gvg1:auto_generated.data_a[18]
data_a[19] => altsyncram_gvg1:auto_generated.data_a[19]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
address_a[0] => altsyncram_gvg1:auto_generated.address_a[0]
address_a[1] => altsyncram_gvg1:auto_generated.address_a[1]
address_a[2] => altsyncram_gvg1:auto_generated.address_a[2]
address_a[3] => altsyncram_gvg1:auto_generated.address_a[3]
address_a[4] => altsyncram_gvg1:auto_generated.address_a[4]
address_a[5] => altsyncram_gvg1:auto_generated.address_a[5]
address_a[6] => altsyncram_gvg1:auto_generated.address_a[6]
address_a[7] => altsyncram_gvg1:auto_generated.address_a[7]
address_a[8] => altsyncram_gvg1:auto_generated.address_a[8]
address_a[9] => altsyncram_gvg1:auto_generated.address_a[9]
address_a[10] => altsyncram_gvg1:auto_generated.address_a[10]
address_b[0] => altsyncram_gvg1:auto_generated.address_b[0]
address_b[1] => altsyncram_gvg1:auto_generated.address_b[1]
address_b[2] => altsyncram_gvg1:auto_generated.address_b[2]
address_b[3] => altsyncram_gvg1:auto_generated.address_b[3]
address_b[4] => altsyncram_gvg1:auto_generated.address_b[4]
address_b[5] => altsyncram_gvg1:auto_generated.address_b[5]
address_b[6] => altsyncram_gvg1:auto_generated.address_b[6]
address_b[7] => altsyncram_gvg1:auto_generated.address_b[7]
address_b[8] => altsyncram_gvg1:auto_generated.address_b[8]
address_b[9] => altsyncram_gvg1:auto_generated.address_b[9]
address_b[10] => altsyncram_gvg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gvg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_b[0] <= altsyncram_gvg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_gvg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_gvg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_gvg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_gvg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_gvg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_gvg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_gvg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_gvg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_gvg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_gvg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_gvg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_gvg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_gvg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_gvg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_gvg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_gvg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_gvg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_gvg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_gvg1:auto_generated.q_b[19]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_ic_tag_module:cpu_linux_ic_tag|altsyncram:the_altsyncram|altsyncram_gvg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_bht_module:cpu_linux_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_bht_module:cpu_linux_bht|altsyncram:the_altsyncram
wren_a => altsyncram_hdg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_hdg1:auto_generated.rden_b
data_a[0] => altsyncram_hdg1:auto_generated.data_a[0]
data_a[1] => altsyncram_hdg1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_hdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_hdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_hdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_hdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_hdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_hdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_hdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_hdg1:auto_generated.address_a[7]
address_b[0] => altsyncram_hdg1:auto_generated.address_b[0]
address_b[1] => altsyncram_hdg1:auto_generated.address_b[1]
address_b[2] => altsyncram_hdg1:auto_generated.address_b[2]
address_b[3] => altsyncram_hdg1:auto_generated.address_b[3]
address_b[4] => altsyncram_hdg1:auto_generated.address_b[4]
address_b[5] => altsyncram_hdg1:auto_generated.address_b[5]
address_b[6] => altsyncram_hdg1:auto_generated.address_b[6]
address_b[7] => altsyncram_hdg1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hdg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_hdg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_hdg1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_bht_module:cpu_linux_bht|altsyncram:the_altsyncram|altsyncram_hdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_hrf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hrf1:auto_generated.data_a[0]
data_a[1] => altsyncram_hrf1:auto_generated.data_a[1]
data_a[2] => altsyncram_hrf1:auto_generated.data_a[2]
data_a[3] => altsyncram_hrf1:auto_generated.data_a[3]
data_a[4] => altsyncram_hrf1:auto_generated.data_a[4]
data_a[5] => altsyncram_hrf1:auto_generated.data_a[5]
data_a[6] => altsyncram_hrf1:auto_generated.data_a[6]
data_a[7] => altsyncram_hrf1:auto_generated.data_a[7]
data_a[8] => altsyncram_hrf1:auto_generated.data_a[8]
data_a[9] => altsyncram_hrf1:auto_generated.data_a[9]
data_a[10] => altsyncram_hrf1:auto_generated.data_a[10]
data_a[11] => altsyncram_hrf1:auto_generated.data_a[11]
data_a[12] => altsyncram_hrf1:auto_generated.data_a[12]
data_a[13] => altsyncram_hrf1:auto_generated.data_a[13]
data_a[14] => altsyncram_hrf1:auto_generated.data_a[14]
data_a[15] => altsyncram_hrf1:auto_generated.data_a[15]
data_a[16] => altsyncram_hrf1:auto_generated.data_a[16]
data_a[17] => altsyncram_hrf1:auto_generated.data_a[17]
data_a[18] => altsyncram_hrf1:auto_generated.data_a[18]
data_a[19] => altsyncram_hrf1:auto_generated.data_a[19]
data_a[20] => altsyncram_hrf1:auto_generated.data_a[20]
data_a[21] => altsyncram_hrf1:auto_generated.data_a[21]
data_a[22] => altsyncram_hrf1:auto_generated.data_a[22]
data_a[23] => altsyncram_hrf1:auto_generated.data_a[23]
data_a[24] => altsyncram_hrf1:auto_generated.data_a[24]
data_a[25] => altsyncram_hrf1:auto_generated.data_a[25]
data_a[26] => altsyncram_hrf1:auto_generated.data_a[26]
data_a[27] => altsyncram_hrf1:auto_generated.data_a[27]
data_a[28] => altsyncram_hrf1:auto_generated.data_a[28]
data_a[29] => altsyncram_hrf1:auto_generated.data_a[29]
data_a[30] => altsyncram_hrf1:auto_generated.data_a[30]
data_a[31] => altsyncram_hrf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_hrf1:auto_generated.address_a[0]
address_a[1] => altsyncram_hrf1:auto_generated.address_a[1]
address_a[2] => altsyncram_hrf1:auto_generated.address_a[2]
address_a[3] => altsyncram_hrf1:auto_generated.address_a[3]
address_a[4] => altsyncram_hrf1:auto_generated.address_a[4]
address_b[0] => altsyncram_hrf1:auto_generated.address_b[0]
address_b[1] => altsyncram_hrf1:auto_generated.address_b[1]
address_b[2] => altsyncram_hrf1:auto_generated.address_b[2]
address_b[3] => altsyncram_hrf1:auto_generated.address_b[3]
address_b[4] => altsyncram_hrf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hrf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_hrf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_hrf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_hrf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_hrf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_hrf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_hrf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_hrf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_hrf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_hrf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_hrf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_hrf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_hrf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_hrf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_hrf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_hrf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_hrf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_hrf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_hrf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_hrf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_hrf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_hrf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_hrf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_hrf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_hrf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_hrf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_hrf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_hrf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_hrf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_hrf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_hrf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_hrf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_hrf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_a_module:cpu_linux_register_bank_a|altsyncram:the_altsyncram|altsyncram_hrf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_irf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_irf1:auto_generated.data_a[0]
data_a[1] => altsyncram_irf1:auto_generated.data_a[1]
data_a[2] => altsyncram_irf1:auto_generated.data_a[2]
data_a[3] => altsyncram_irf1:auto_generated.data_a[3]
data_a[4] => altsyncram_irf1:auto_generated.data_a[4]
data_a[5] => altsyncram_irf1:auto_generated.data_a[5]
data_a[6] => altsyncram_irf1:auto_generated.data_a[6]
data_a[7] => altsyncram_irf1:auto_generated.data_a[7]
data_a[8] => altsyncram_irf1:auto_generated.data_a[8]
data_a[9] => altsyncram_irf1:auto_generated.data_a[9]
data_a[10] => altsyncram_irf1:auto_generated.data_a[10]
data_a[11] => altsyncram_irf1:auto_generated.data_a[11]
data_a[12] => altsyncram_irf1:auto_generated.data_a[12]
data_a[13] => altsyncram_irf1:auto_generated.data_a[13]
data_a[14] => altsyncram_irf1:auto_generated.data_a[14]
data_a[15] => altsyncram_irf1:auto_generated.data_a[15]
data_a[16] => altsyncram_irf1:auto_generated.data_a[16]
data_a[17] => altsyncram_irf1:auto_generated.data_a[17]
data_a[18] => altsyncram_irf1:auto_generated.data_a[18]
data_a[19] => altsyncram_irf1:auto_generated.data_a[19]
data_a[20] => altsyncram_irf1:auto_generated.data_a[20]
data_a[21] => altsyncram_irf1:auto_generated.data_a[21]
data_a[22] => altsyncram_irf1:auto_generated.data_a[22]
data_a[23] => altsyncram_irf1:auto_generated.data_a[23]
data_a[24] => altsyncram_irf1:auto_generated.data_a[24]
data_a[25] => altsyncram_irf1:auto_generated.data_a[25]
data_a[26] => altsyncram_irf1:auto_generated.data_a[26]
data_a[27] => altsyncram_irf1:auto_generated.data_a[27]
data_a[28] => altsyncram_irf1:auto_generated.data_a[28]
data_a[29] => altsyncram_irf1:auto_generated.data_a[29]
data_a[30] => altsyncram_irf1:auto_generated.data_a[30]
data_a[31] => altsyncram_irf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_irf1:auto_generated.address_a[0]
address_a[1] => altsyncram_irf1:auto_generated.address_a[1]
address_a[2] => altsyncram_irf1:auto_generated.address_a[2]
address_a[3] => altsyncram_irf1:auto_generated.address_a[3]
address_a[4] => altsyncram_irf1:auto_generated.address_a[4]
address_b[0] => altsyncram_irf1:auto_generated.address_b[0]
address_b[1] => altsyncram_irf1:auto_generated.address_b[1]
address_b[2] => altsyncram_irf1:auto_generated.address_b[2]
address_b[3] => altsyncram_irf1:auto_generated.address_b[3]
address_b[4] => altsyncram_irf1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_irf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_irf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_irf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_irf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_irf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_irf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_irf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_irf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_irf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_irf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_irf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_irf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_irf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_irf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_irf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_irf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_irf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_irf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_irf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_irf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_irf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_irf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_irf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_irf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_irf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_irf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_irf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_irf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_irf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_irf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_irf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_irf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_irf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_register_bank_b_module:cpu_linux_register_bank_b|altsyncram:the_altsyncram|altsyncram_irf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_tag_module:cpu_linux_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_tag_module:cpu_linux_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_7bg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7bg1:auto_generated.data_a[0]
data_a[1] => altsyncram_7bg1:auto_generated.data_a[1]
data_a[2] => altsyncram_7bg1:auto_generated.data_a[2]
data_a[3] => altsyncram_7bg1:auto_generated.data_a[3]
data_a[4] => altsyncram_7bg1:auto_generated.data_a[4]
data_a[5] => altsyncram_7bg1:auto_generated.data_a[5]
data_a[6] => altsyncram_7bg1:auto_generated.data_a[6]
data_a[7] => altsyncram_7bg1:auto_generated.data_a[7]
data_a[8] => altsyncram_7bg1:auto_generated.data_a[8]
data_a[9] => altsyncram_7bg1:auto_generated.data_a[9]
data_a[10] => altsyncram_7bg1:auto_generated.data_a[10]
data_a[11] => altsyncram_7bg1:auto_generated.data_a[11]
data_a[12] => altsyncram_7bg1:auto_generated.data_a[12]
data_a[13] => altsyncram_7bg1:auto_generated.data_a[13]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
address_a[0] => altsyncram_7bg1:auto_generated.address_a[0]
address_a[1] => altsyncram_7bg1:auto_generated.address_a[1]
address_a[2] => altsyncram_7bg1:auto_generated.address_a[2]
address_a[3] => altsyncram_7bg1:auto_generated.address_a[3]
address_a[4] => altsyncram_7bg1:auto_generated.address_a[4]
address_a[5] => altsyncram_7bg1:auto_generated.address_a[5]
address_a[6] => altsyncram_7bg1:auto_generated.address_a[6]
address_a[7] => altsyncram_7bg1:auto_generated.address_a[7]
address_a[8] => altsyncram_7bg1:auto_generated.address_a[8]
address_a[9] => altsyncram_7bg1:auto_generated.address_a[9]
address_a[10] => altsyncram_7bg1:auto_generated.address_a[10]
address_b[0] => altsyncram_7bg1:auto_generated.address_b[0]
address_b[1] => altsyncram_7bg1:auto_generated.address_b[1]
address_b[2] => altsyncram_7bg1:auto_generated.address_b[2]
address_b[3] => altsyncram_7bg1:auto_generated.address_b[3]
address_b[4] => altsyncram_7bg1:auto_generated.address_b[4]
address_b[5] => altsyncram_7bg1:auto_generated.address_b[5]
address_b[6] => altsyncram_7bg1:auto_generated.address_b[6]
address_b[7] => altsyncram_7bg1:auto_generated.address_b[7]
address_b[8] => altsyncram_7bg1:auto_generated.address_b[8]
address_b[9] => altsyncram_7bg1:auto_generated.address_b[9]
address_b[10] => altsyncram_7bg1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7bg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_b[0] <= altsyncram_7bg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7bg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7bg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7bg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7bg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7bg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7bg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7bg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7bg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7bg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_7bg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_7bg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_7bg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_7bg1:auto_generated.q_b[13]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_tag_module:cpu_linux_dc_tag|altsyncram:the_altsyncram|altsyncram_7bg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_vmf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vmf1:auto_generated.data_a[0]
data_a[1] => altsyncram_vmf1:auto_generated.data_a[1]
data_a[2] => altsyncram_vmf1:auto_generated.data_a[2]
data_a[3] => altsyncram_vmf1:auto_generated.data_a[3]
data_a[4] => altsyncram_vmf1:auto_generated.data_a[4]
data_a[5] => altsyncram_vmf1:auto_generated.data_a[5]
data_a[6] => altsyncram_vmf1:auto_generated.data_a[6]
data_a[7] => altsyncram_vmf1:auto_generated.data_a[7]
data_a[8] => altsyncram_vmf1:auto_generated.data_a[8]
data_a[9] => altsyncram_vmf1:auto_generated.data_a[9]
data_a[10] => altsyncram_vmf1:auto_generated.data_a[10]
data_a[11] => altsyncram_vmf1:auto_generated.data_a[11]
data_a[12] => altsyncram_vmf1:auto_generated.data_a[12]
data_a[13] => altsyncram_vmf1:auto_generated.data_a[13]
data_a[14] => altsyncram_vmf1:auto_generated.data_a[14]
data_a[15] => altsyncram_vmf1:auto_generated.data_a[15]
data_a[16] => altsyncram_vmf1:auto_generated.data_a[16]
data_a[17] => altsyncram_vmf1:auto_generated.data_a[17]
data_a[18] => altsyncram_vmf1:auto_generated.data_a[18]
data_a[19] => altsyncram_vmf1:auto_generated.data_a[19]
data_a[20] => altsyncram_vmf1:auto_generated.data_a[20]
data_a[21] => altsyncram_vmf1:auto_generated.data_a[21]
data_a[22] => altsyncram_vmf1:auto_generated.data_a[22]
data_a[23] => altsyncram_vmf1:auto_generated.data_a[23]
data_a[24] => altsyncram_vmf1:auto_generated.data_a[24]
data_a[25] => altsyncram_vmf1:auto_generated.data_a[25]
data_a[26] => altsyncram_vmf1:auto_generated.data_a[26]
data_a[27] => altsyncram_vmf1:auto_generated.data_a[27]
data_a[28] => altsyncram_vmf1:auto_generated.data_a[28]
data_a[29] => altsyncram_vmf1:auto_generated.data_a[29]
data_a[30] => altsyncram_vmf1:auto_generated.data_a[30]
data_a[31] => altsyncram_vmf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_vmf1:auto_generated.address_a[0]
address_a[1] => altsyncram_vmf1:auto_generated.address_a[1]
address_a[2] => altsyncram_vmf1:auto_generated.address_a[2]
address_a[3] => altsyncram_vmf1:auto_generated.address_a[3]
address_a[4] => altsyncram_vmf1:auto_generated.address_a[4]
address_a[5] => altsyncram_vmf1:auto_generated.address_a[5]
address_a[6] => altsyncram_vmf1:auto_generated.address_a[6]
address_a[7] => altsyncram_vmf1:auto_generated.address_a[7]
address_a[8] => altsyncram_vmf1:auto_generated.address_a[8]
address_a[9] => altsyncram_vmf1:auto_generated.address_a[9]
address_a[10] => altsyncram_vmf1:auto_generated.address_a[10]
address_a[11] => altsyncram_vmf1:auto_generated.address_a[11]
address_a[12] => altsyncram_vmf1:auto_generated.address_a[12]
address_a[13] => altsyncram_vmf1:auto_generated.address_a[13]
address_b[0] => altsyncram_vmf1:auto_generated.address_b[0]
address_b[1] => altsyncram_vmf1:auto_generated.address_b[1]
address_b[2] => altsyncram_vmf1:auto_generated.address_b[2]
address_b[3] => altsyncram_vmf1:auto_generated.address_b[3]
address_b[4] => altsyncram_vmf1:auto_generated.address_b[4]
address_b[5] => altsyncram_vmf1:auto_generated.address_b[5]
address_b[6] => altsyncram_vmf1:auto_generated.address_b[6]
address_b[7] => altsyncram_vmf1:auto_generated.address_b[7]
address_b[8] => altsyncram_vmf1:auto_generated.address_b[8]
address_b[9] => altsyncram_vmf1:auto_generated.address_b[9]
address_b[10] => altsyncram_vmf1:auto_generated.address_b[10]
address_b[11] => altsyncram_vmf1:auto_generated.address_b[11]
address_b[12] => altsyncram_vmf1:auto_generated.address_b[12]
address_b[13] => altsyncram_vmf1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vmf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_vmf1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_vmf1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_vmf1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_vmf1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_vmf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vmf1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vmf1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vmf1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vmf1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vmf1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vmf1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vmf1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vmf1:auto_generated.q_b[8]
q_b[9] <= altsyncram_vmf1:auto_generated.q_b[9]
q_b[10] <= altsyncram_vmf1:auto_generated.q_b[10]
q_b[11] <= altsyncram_vmf1:auto_generated.q_b[11]
q_b[12] <= altsyncram_vmf1:auto_generated.q_b[12]
q_b[13] <= altsyncram_vmf1:auto_generated.q_b[13]
q_b[14] <= altsyncram_vmf1:auto_generated.q_b[14]
q_b[15] <= altsyncram_vmf1:auto_generated.q_b[15]
q_b[16] <= altsyncram_vmf1:auto_generated.q_b[16]
q_b[17] <= altsyncram_vmf1:auto_generated.q_b[17]
q_b[18] <= altsyncram_vmf1:auto_generated.q_b[18]
q_b[19] <= altsyncram_vmf1:auto_generated.q_b[19]
q_b[20] <= altsyncram_vmf1:auto_generated.q_b[20]
q_b[21] <= altsyncram_vmf1:auto_generated.q_b[21]
q_b[22] <= altsyncram_vmf1:auto_generated.q_b[22]
q_b[23] <= altsyncram_vmf1:auto_generated.q_b[23]
q_b[24] <= altsyncram_vmf1:auto_generated.q_b[24]
q_b[25] <= altsyncram_vmf1:auto_generated.q_b[25]
q_b[26] <= altsyncram_vmf1:auto_generated.q_b[26]
q_b[27] <= altsyncram_vmf1:auto_generated.q_b[27]
q_b[28] <= altsyncram_vmf1:auto_generated.q_b[28]
q_b[29] <= altsyncram_vmf1:auto_generated.q_b[29]
q_b[30] <= altsyncram_vmf1:auto_generated.q_b[30]
q_b[31] <= altsyncram_vmf1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram|altsyncram_vmf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => decode_jsa:decode2.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a63.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
q_b[0] <= mux_gob:mux3.result[0]
q_b[1] <= mux_gob:mux3.result[1]
q_b[2] <= mux_gob:mux3.result[2]
q_b[3] <= mux_gob:mux3.result[3]
q_b[4] <= mux_gob:mux3.result[4]
q_b[5] <= mux_gob:mux3.result[5]
q_b[6] <= mux_gob:mux3.result[6]
q_b[7] <= mux_gob:mux3.result[7]
q_b[8] <= mux_gob:mux3.result[8]
q_b[9] <= mux_gob:mux3.result[9]
q_b[10] <= mux_gob:mux3.result[10]
q_b[11] <= mux_gob:mux3.result[11]
q_b[12] <= mux_gob:mux3.result[12]
q_b[13] <= mux_gob:mux3.result[13]
q_b[14] <= mux_gob:mux3.result[14]
q_b[15] <= mux_gob:mux3.result[15]
q_b[16] <= mux_gob:mux3.result[16]
q_b[17] <= mux_gob:mux3.result[17]
q_b[18] <= mux_gob:mux3.result[18]
q_b[19] <= mux_gob:mux3.result[19]
q_b[20] <= mux_gob:mux3.result[20]
q_b[21] <= mux_gob:mux3.result[21]
q_b[22] <= mux_gob:mux3.result[22]
q_b[23] <= mux_gob:mux3.result[23]
q_b[24] <= mux_gob:mux3.result[24]
q_b[25] <= mux_gob:mux3.result[25]
q_b[26] <= mux_gob:mux3.result[26]
q_b[27] <= mux_gob:mux3.result[27]
q_b[28] <= mux_gob:mux3.result[28]
q_b[29] <= mux_gob:mux3.result[29]
q_b[30] <= mux_gob:mux3.result[30]
q_b[31] <= mux_gob:mux3.result[31]
wren_a => decode_jsa:decode2.enable


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram|altsyncram_vmf1:auto_generated|decode_jsa:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_data_module:cpu_linux_dc_data|altsyncram:the_altsyncram|altsyncram_vmf1:auto_generated|mux_gob:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_victim_module:cpu_linux_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_victim_module:cpu_linux_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_i3d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_i3d1:auto_generated.rden_b
data_a[0] => altsyncram_i3d1:auto_generated.data_a[0]
data_a[1] => altsyncram_i3d1:auto_generated.data_a[1]
data_a[2] => altsyncram_i3d1:auto_generated.data_a[2]
data_a[3] => altsyncram_i3d1:auto_generated.data_a[3]
data_a[4] => altsyncram_i3d1:auto_generated.data_a[4]
data_a[5] => altsyncram_i3d1:auto_generated.data_a[5]
data_a[6] => altsyncram_i3d1:auto_generated.data_a[6]
data_a[7] => altsyncram_i3d1:auto_generated.data_a[7]
data_a[8] => altsyncram_i3d1:auto_generated.data_a[8]
data_a[9] => altsyncram_i3d1:auto_generated.data_a[9]
data_a[10] => altsyncram_i3d1:auto_generated.data_a[10]
data_a[11] => altsyncram_i3d1:auto_generated.data_a[11]
data_a[12] => altsyncram_i3d1:auto_generated.data_a[12]
data_a[13] => altsyncram_i3d1:auto_generated.data_a[13]
data_a[14] => altsyncram_i3d1:auto_generated.data_a[14]
data_a[15] => altsyncram_i3d1:auto_generated.data_a[15]
data_a[16] => altsyncram_i3d1:auto_generated.data_a[16]
data_a[17] => altsyncram_i3d1:auto_generated.data_a[17]
data_a[18] => altsyncram_i3d1:auto_generated.data_a[18]
data_a[19] => altsyncram_i3d1:auto_generated.data_a[19]
data_a[20] => altsyncram_i3d1:auto_generated.data_a[20]
data_a[21] => altsyncram_i3d1:auto_generated.data_a[21]
data_a[22] => altsyncram_i3d1:auto_generated.data_a[22]
data_a[23] => altsyncram_i3d1:auto_generated.data_a[23]
data_a[24] => altsyncram_i3d1:auto_generated.data_a[24]
data_a[25] => altsyncram_i3d1:auto_generated.data_a[25]
data_a[26] => altsyncram_i3d1:auto_generated.data_a[26]
data_a[27] => altsyncram_i3d1:auto_generated.data_a[27]
data_a[28] => altsyncram_i3d1:auto_generated.data_a[28]
data_a[29] => altsyncram_i3d1:auto_generated.data_a[29]
data_a[30] => altsyncram_i3d1:auto_generated.data_a[30]
data_a[31] => altsyncram_i3d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_i3d1:auto_generated.address_a[0]
address_a[1] => altsyncram_i3d1:auto_generated.address_a[1]
address_a[2] => altsyncram_i3d1:auto_generated.address_a[2]
address_b[0] => altsyncram_i3d1:auto_generated.address_b[0]
address_b[1] => altsyncram_i3d1:auto_generated.address_b[1]
address_b[2] => altsyncram_i3d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i3d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_i3d1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i3d1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i3d1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i3d1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i3d1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i3d1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i3d1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i3d1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i3d1:auto_generated.q_b[8]
q_b[9] <= altsyncram_i3d1:auto_generated.q_b[9]
q_b[10] <= altsyncram_i3d1:auto_generated.q_b[10]
q_b[11] <= altsyncram_i3d1:auto_generated.q_b[11]
q_b[12] <= altsyncram_i3d1:auto_generated.q_b[12]
q_b[13] <= altsyncram_i3d1:auto_generated.q_b[13]
q_b[14] <= altsyncram_i3d1:auto_generated.q_b[14]
q_b[15] <= altsyncram_i3d1:auto_generated.q_b[15]
q_b[16] <= altsyncram_i3d1:auto_generated.q_b[16]
q_b[17] <= altsyncram_i3d1:auto_generated.q_b[17]
q_b[18] <= altsyncram_i3d1:auto_generated.q_b[18]
q_b[19] <= altsyncram_i3d1:auto_generated.q_b[19]
q_b[20] <= altsyncram_i3d1:auto_generated.q_b[20]
q_b[21] <= altsyncram_i3d1:auto_generated.q_b[21]
q_b[22] <= altsyncram_i3d1:auto_generated.q_b[22]
q_b[23] <= altsyncram_i3d1:auto_generated.q_b[23]
q_b[24] <= altsyncram_i3d1:auto_generated.q_b[24]
q_b[25] <= altsyncram_i3d1:auto_generated.q_b[25]
q_b[26] <= altsyncram_i3d1:auto_generated.q_b[26]
q_b[27] <= altsyncram_i3d1:auto_generated.q_b[27]
q_b[28] <= altsyncram_i3d1:auto_generated.q_b[28]
q_b[29] <= altsyncram_i3d1:auto_generated.q_b[29]
q_b[30] <= altsyncram_i3d1:auto_generated.q_b[30]
q_b[31] <= altsyncram_i3d1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_dc_victim_module:cpu_linux_dc_victim|altsyncram:the_altsyncram|altsyncram_i3d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_mgr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_mgr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_mgr2:auto_generated.dataa[0]
dataa[1] => mult_add_mgr2:auto_generated.dataa[1]
dataa[2] => mult_add_mgr2:auto_generated.dataa[2]
dataa[3] => mult_add_mgr2:auto_generated.dataa[3]
dataa[4] => mult_add_mgr2:auto_generated.dataa[4]
dataa[5] => mult_add_mgr2:auto_generated.dataa[5]
dataa[6] => mult_add_mgr2:auto_generated.dataa[6]
dataa[7] => mult_add_mgr2:auto_generated.dataa[7]
dataa[8] => mult_add_mgr2:auto_generated.dataa[8]
dataa[9] => mult_add_mgr2:auto_generated.dataa[9]
dataa[10] => mult_add_mgr2:auto_generated.dataa[10]
dataa[11] => mult_add_mgr2:auto_generated.dataa[11]
dataa[12] => mult_add_mgr2:auto_generated.dataa[12]
dataa[13] => mult_add_mgr2:auto_generated.dataa[13]
dataa[14] => mult_add_mgr2:auto_generated.dataa[14]
dataa[15] => mult_add_mgr2:auto_generated.dataa[15]
datab[0] => mult_add_mgr2:auto_generated.datab[0]
datab[1] => mult_add_mgr2:auto_generated.datab[1]
datab[2] => mult_add_mgr2:auto_generated.datab[2]
datab[3] => mult_add_mgr2:auto_generated.datab[3]
datab[4] => mult_add_mgr2:auto_generated.datab[4]
datab[5] => mult_add_mgr2:auto_generated.datab[5]
datab[6] => mult_add_mgr2:auto_generated.datab[6]
datab[7] => mult_add_mgr2:auto_generated.datab[7]
datab[8] => mult_add_mgr2:auto_generated.datab[8]
datab[9] => mult_add_mgr2:auto_generated.datab[9]
datab[10] => mult_add_mgr2:auto_generated.datab[10]
datab[11] => mult_add_mgr2:auto_generated.datab[11]
datab[12] => mult_add_mgr2:auto_generated.datab[12]
datab[13] => mult_add_mgr2:auto_generated.datab[13]
datab[14] => mult_add_mgr2:auto_generated.datab[14]
datab[15] => mult_add_mgr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_mgr2:auto_generated.result[0]
result[1] <= mult_add_mgr2:auto_generated.result[1]
result[2] <= mult_add_mgr2:auto_generated.result[2]
result[3] <= mult_add_mgr2:auto_generated.result[3]
result[4] <= mult_add_mgr2:auto_generated.result[4]
result[5] <= mult_add_mgr2:auto_generated.result[5]
result[6] <= mult_add_mgr2:auto_generated.result[6]
result[7] <= mult_add_mgr2:auto_generated.result[7]
result[8] <= mult_add_mgr2:auto_generated.result[8]
result[9] <= mult_add_mgr2:auto_generated.result[9]
result[10] <= mult_add_mgr2:auto_generated.result[10]
result[11] <= mult_add_mgr2:auto_generated.result[11]
result[12] <= mult_add_mgr2:auto_generated.result[12]
result[13] <= mult_add_mgr2:auto_generated.result[13]
result[14] <= mult_add_mgr2:auto_generated.result[14]
result[15] <= mult_add_mgr2:auto_generated.result[15]
result[16] <= mult_add_mgr2:auto_generated.result[16]
result[17] <= mult_add_mgr2:auto_generated.result[17]
result[18] <= mult_add_mgr2:auto_generated.result[18]
result[19] <= mult_add_mgr2:auto_generated.result[19]
result[20] <= mult_add_mgr2:auto_generated.result[20]
result[21] <= mult_add_mgr2:auto_generated.result[21]
result[22] <= mult_add_mgr2:auto_generated.result[22]
result[23] <= mult_add_mgr2:auto_generated.result[23]
result[24] <= mult_add_mgr2:auto_generated.result[24]
result[25] <= mult_add_mgr2:auto_generated.result[25]
result[26] <= mult_add_mgr2:auto_generated.result[26]
result[27] <= mult_add_mgr2:auto_generated.result[27]
result[28] <= mult_add_mgr2:auto_generated.result[28]
result[29] <= mult_add_mgr2:auto_generated.result[29]
result[30] <= mult_add_mgr2:auto_generated.result[30]
result[31] <= mult_add_mgr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_ogr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_ogr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_ogr2:auto_generated.dataa[0]
dataa[1] => mult_add_ogr2:auto_generated.dataa[1]
dataa[2] => mult_add_ogr2:auto_generated.dataa[2]
dataa[3] => mult_add_ogr2:auto_generated.dataa[3]
dataa[4] => mult_add_ogr2:auto_generated.dataa[4]
dataa[5] => mult_add_ogr2:auto_generated.dataa[5]
dataa[6] => mult_add_ogr2:auto_generated.dataa[6]
dataa[7] => mult_add_ogr2:auto_generated.dataa[7]
dataa[8] => mult_add_ogr2:auto_generated.dataa[8]
dataa[9] => mult_add_ogr2:auto_generated.dataa[9]
dataa[10] => mult_add_ogr2:auto_generated.dataa[10]
dataa[11] => mult_add_ogr2:auto_generated.dataa[11]
dataa[12] => mult_add_ogr2:auto_generated.dataa[12]
dataa[13] => mult_add_ogr2:auto_generated.dataa[13]
dataa[14] => mult_add_ogr2:auto_generated.dataa[14]
dataa[15] => mult_add_ogr2:auto_generated.dataa[15]
datab[0] => mult_add_ogr2:auto_generated.datab[0]
datab[1] => mult_add_ogr2:auto_generated.datab[1]
datab[2] => mult_add_ogr2:auto_generated.datab[2]
datab[3] => mult_add_ogr2:auto_generated.datab[3]
datab[4] => mult_add_ogr2:auto_generated.datab[4]
datab[5] => mult_add_ogr2:auto_generated.datab[5]
datab[6] => mult_add_ogr2:auto_generated.datab[6]
datab[7] => mult_add_ogr2:auto_generated.datab[7]
datab[8] => mult_add_ogr2:auto_generated.datab[8]
datab[9] => mult_add_ogr2:auto_generated.datab[9]
datab[10] => mult_add_ogr2:auto_generated.datab[10]
datab[11] => mult_add_ogr2:auto_generated.datab[11]
datab[12] => mult_add_ogr2:auto_generated.datab[12]
datab[13] => mult_add_ogr2:auto_generated.datab[13]
datab[14] => mult_add_ogr2:auto_generated.datab[14]
datab[15] => mult_add_ogr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_ogr2:auto_generated.result[0]
result[1] <= mult_add_ogr2:auto_generated.result[1]
result[2] <= mult_add_ogr2:auto_generated.result[2]
result[3] <= mult_add_ogr2:auto_generated.result[3]
result[4] <= mult_add_ogr2:auto_generated.result[4]
result[5] <= mult_add_ogr2:auto_generated.result[5]
result[6] <= mult_add_ogr2:auto_generated.result[6]
result[7] <= mult_add_ogr2:auto_generated.result[7]
result[8] <= mult_add_ogr2:auto_generated.result[8]
result[9] <= mult_add_ogr2:auto_generated.result[9]
result[10] <= mult_add_ogr2:auto_generated.result[10]
result[11] <= mult_add_ogr2:auto_generated.result[11]
result[12] <= mult_add_ogr2:auto_generated.result[12]
result[13] <= mult_add_ogr2:auto_generated.result[13]
result[14] <= mult_add_ogr2:auto_generated.result[14]
result[15] <= mult_add_ogr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated
aclr0 => ded_mult_ks81:ded_mult1.aclr[0]
clock0 => ded_mult_ks81:ded_mult1.clock[0]
dataa[0] => ded_mult_ks81:ded_mult1.dataa[0]
dataa[1] => ded_mult_ks81:ded_mult1.dataa[1]
dataa[2] => ded_mult_ks81:ded_mult1.dataa[2]
dataa[3] => ded_mult_ks81:ded_mult1.dataa[3]
dataa[4] => ded_mult_ks81:ded_mult1.dataa[4]
dataa[5] => ded_mult_ks81:ded_mult1.dataa[5]
dataa[6] => ded_mult_ks81:ded_mult1.dataa[6]
dataa[7] => ded_mult_ks81:ded_mult1.dataa[7]
dataa[8] => ded_mult_ks81:ded_mult1.dataa[8]
dataa[9] => ded_mult_ks81:ded_mult1.dataa[9]
dataa[10] => ded_mult_ks81:ded_mult1.dataa[10]
dataa[11] => ded_mult_ks81:ded_mult1.dataa[11]
dataa[12] => ded_mult_ks81:ded_mult1.dataa[12]
dataa[13] => ded_mult_ks81:ded_mult1.dataa[13]
dataa[14] => ded_mult_ks81:ded_mult1.dataa[14]
dataa[15] => ded_mult_ks81:ded_mult1.dataa[15]
datab[0] => ded_mult_ks81:ded_mult1.datab[0]
datab[1] => ded_mult_ks81:ded_mult1.datab[1]
datab[2] => ded_mult_ks81:ded_mult1.datab[2]
datab[3] => ded_mult_ks81:ded_mult1.datab[3]
datab[4] => ded_mult_ks81:ded_mult1.datab[4]
datab[5] => ded_mult_ks81:ded_mult1.datab[5]
datab[6] => ded_mult_ks81:ded_mult1.datab[6]
datab[7] => ded_mult_ks81:ded_mult1.datab[7]
datab[8] => ded_mult_ks81:ded_mult1.datab[8]
datab[9] => ded_mult_ks81:ded_mult1.datab[9]
datab[10] => ded_mult_ks81:ded_mult1.datab[10]
datab[11] => ded_mult_ks81:ded_mult1.datab[11]
datab[12] => ded_mult_ks81:ded_mult1.datab[12]
datab[13] => ded_mult_ks81:ded_mult1.datab[13]
datab[14] => ded_mult_ks81:ded_mult1.datab[14]
datab[15] => ded_mult_ks81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_mult_cell:the_cpu_linux_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_mem_baddr[25] => A_mem_baddr[25].IN1
A_mem_baddr[26] => A_mem_baddr[26].IN1
A_mem_baddr[27] => A_mem_baddr[27].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_pcb[25] => A_pcb[25].IN1
A_pcb[26] => A_pcb[26].IN1
A_pcb[27] => A_pcb[27].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
F_pc[25] => F_pc[25].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_debug:the_cpu_linux_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component.q_a


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_lp72:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_lp72:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lp72:auto_generated.data_a[0]
data_a[1] => altsyncram_lp72:auto_generated.data_a[1]
data_a[2] => altsyncram_lp72:auto_generated.data_a[2]
data_a[3] => altsyncram_lp72:auto_generated.data_a[3]
data_a[4] => altsyncram_lp72:auto_generated.data_a[4]
data_a[5] => altsyncram_lp72:auto_generated.data_a[5]
data_a[6] => altsyncram_lp72:auto_generated.data_a[6]
data_a[7] => altsyncram_lp72:auto_generated.data_a[7]
data_a[8] => altsyncram_lp72:auto_generated.data_a[8]
data_a[9] => altsyncram_lp72:auto_generated.data_a[9]
data_a[10] => altsyncram_lp72:auto_generated.data_a[10]
data_a[11] => altsyncram_lp72:auto_generated.data_a[11]
data_a[12] => altsyncram_lp72:auto_generated.data_a[12]
data_a[13] => altsyncram_lp72:auto_generated.data_a[13]
data_a[14] => altsyncram_lp72:auto_generated.data_a[14]
data_a[15] => altsyncram_lp72:auto_generated.data_a[15]
data_a[16] => altsyncram_lp72:auto_generated.data_a[16]
data_a[17] => altsyncram_lp72:auto_generated.data_a[17]
data_a[18] => altsyncram_lp72:auto_generated.data_a[18]
data_a[19] => altsyncram_lp72:auto_generated.data_a[19]
data_a[20] => altsyncram_lp72:auto_generated.data_a[20]
data_a[21] => altsyncram_lp72:auto_generated.data_a[21]
data_a[22] => altsyncram_lp72:auto_generated.data_a[22]
data_a[23] => altsyncram_lp72:auto_generated.data_a[23]
data_a[24] => altsyncram_lp72:auto_generated.data_a[24]
data_a[25] => altsyncram_lp72:auto_generated.data_a[25]
data_a[26] => altsyncram_lp72:auto_generated.data_a[26]
data_a[27] => altsyncram_lp72:auto_generated.data_a[27]
data_a[28] => altsyncram_lp72:auto_generated.data_a[28]
data_a[29] => altsyncram_lp72:auto_generated.data_a[29]
data_a[30] => altsyncram_lp72:auto_generated.data_a[30]
data_a[31] => altsyncram_lp72:auto_generated.data_a[31]
data_b[0] => altsyncram_lp72:auto_generated.data_b[0]
data_b[1] => altsyncram_lp72:auto_generated.data_b[1]
data_b[2] => altsyncram_lp72:auto_generated.data_b[2]
data_b[3] => altsyncram_lp72:auto_generated.data_b[3]
data_b[4] => altsyncram_lp72:auto_generated.data_b[4]
data_b[5] => altsyncram_lp72:auto_generated.data_b[5]
data_b[6] => altsyncram_lp72:auto_generated.data_b[6]
data_b[7] => altsyncram_lp72:auto_generated.data_b[7]
data_b[8] => altsyncram_lp72:auto_generated.data_b[8]
data_b[9] => altsyncram_lp72:auto_generated.data_b[9]
data_b[10] => altsyncram_lp72:auto_generated.data_b[10]
data_b[11] => altsyncram_lp72:auto_generated.data_b[11]
data_b[12] => altsyncram_lp72:auto_generated.data_b[12]
data_b[13] => altsyncram_lp72:auto_generated.data_b[13]
data_b[14] => altsyncram_lp72:auto_generated.data_b[14]
data_b[15] => altsyncram_lp72:auto_generated.data_b[15]
data_b[16] => altsyncram_lp72:auto_generated.data_b[16]
data_b[17] => altsyncram_lp72:auto_generated.data_b[17]
data_b[18] => altsyncram_lp72:auto_generated.data_b[18]
data_b[19] => altsyncram_lp72:auto_generated.data_b[19]
data_b[20] => altsyncram_lp72:auto_generated.data_b[20]
data_b[21] => altsyncram_lp72:auto_generated.data_b[21]
data_b[22] => altsyncram_lp72:auto_generated.data_b[22]
data_b[23] => altsyncram_lp72:auto_generated.data_b[23]
data_b[24] => altsyncram_lp72:auto_generated.data_b[24]
data_b[25] => altsyncram_lp72:auto_generated.data_b[25]
data_b[26] => altsyncram_lp72:auto_generated.data_b[26]
data_b[27] => altsyncram_lp72:auto_generated.data_b[27]
data_b[28] => altsyncram_lp72:auto_generated.data_b[28]
data_b[29] => altsyncram_lp72:auto_generated.data_b[29]
data_b[30] => altsyncram_lp72:auto_generated.data_b[30]
data_b[31] => altsyncram_lp72:auto_generated.data_b[31]
address_a[0] => altsyncram_lp72:auto_generated.address_a[0]
address_a[1] => altsyncram_lp72:auto_generated.address_a[1]
address_a[2] => altsyncram_lp72:auto_generated.address_a[2]
address_a[3] => altsyncram_lp72:auto_generated.address_a[3]
address_a[4] => altsyncram_lp72:auto_generated.address_a[4]
address_a[5] => altsyncram_lp72:auto_generated.address_a[5]
address_a[6] => altsyncram_lp72:auto_generated.address_a[6]
address_a[7] => altsyncram_lp72:auto_generated.address_a[7]
address_b[0] => altsyncram_lp72:auto_generated.address_b[0]
address_b[1] => altsyncram_lp72:auto_generated.address_b[1]
address_b[2] => altsyncram_lp72:auto_generated.address_b[2]
address_b[3] => altsyncram_lp72:auto_generated.address_b[3]
address_b[4] => altsyncram_lp72:auto_generated.address_b[4]
address_b[5] => altsyncram_lp72:auto_generated.address_b[5]
address_b[6] => altsyncram_lp72:auto_generated.address_b[6]
address_b[7] => altsyncram_lp72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lp72:auto_generated.clock0
clock1 => altsyncram_lp72:auto_generated.clock1
clocken0 => altsyncram_lp72:auto_generated.clocken0
clocken1 => altsyncram_lp72:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_lp72:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_lp72:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_lp72:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_lp72:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lp72:auto_generated.q_a[0]
q_a[1] <= altsyncram_lp72:auto_generated.q_a[1]
q_a[2] <= altsyncram_lp72:auto_generated.q_a[2]
q_a[3] <= altsyncram_lp72:auto_generated.q_a[3]
q_a[4] <= altsyncram_lp72:auto_generated.q_a[4]
q_a[5] <= altsyncram_lp72:auto_generated.q_a[5]
q_a[6] <= altsyncram_lp72:auto_generated.q_a[6]
q_a[7] <= altsyncram_lp72:auto_generated.q_a[7]
q_a[8] <= altsyncram_lp72:auto_generated.q_a[8]
q_a[9] <= altsyncram_lp72:auto_generated.q_a[9]
q_a[10] <= altsyncram_lp72:auto_generated.q_a[10]
q_a[11] <= altsyncram_lp72:auto_generated.q_a[11]
q_a[12] <= altsyncram_lp72:auto_generated.q_a[12]
q_a[13] <= altsyncram_lp72:auto_generated.q_a[13]
q_a[14] <= altsyncram_lp72:auto_generated.q_a[14]
q_a[15] <= altsyncram_lp72:auto_generated.q_a[15]
q_a[16] <= altsyncram_lp72:auto_generated.q_a[16]
q_a[17] <= altsyncram_lp72:auto_generated.q_a[17]
q_a[18] <= altsyncram_lp72:auto_generated.q_a[18]
q_a[19] <= altsyncram_lp72:auto_generated.q_a[19]
q_a[20] <= altsyncram_lp72:auto_generated.q_a[20]
q_a[21] <= altsyncram_lp72:auto_generated.q_a[21]
q_a[22] <= altsyncram_lp72:auto_generated.q_a[22]
q_a[23] <= altsyncram_lp72:auto_generated.q_a[23]
q_a[24] <= altsyncram_lp72:auto_generated.q_a[24]
q_a[25] <= altsyncram_lp72:auto_generated.q_a[25]
q_a[26] <= altsyncram_lp72:auto_generated.q_a[26]
q_a[27] <= altsyncram_lp72:auto_generated.q_a[27]
q_a[28] <= altsyncram_lp72:auto_generated.q_a[28]
q_a[29] <= altsyncram_lp72:auto_generated.q_a[29]
q_a[30] <= altsyncram_lp72:auto_generated.q_a[30]
q_a[31] <= altsyncram_lp72:auto_generated.q_a[31]
q_b[0] <= altsyncram_lp72:auto_generated.q_b[0]
q_b[1] <= altsyncram_lp72:auto_generated.q_b[1]
q_b[2] <= altsyncram_lp72:auto_generated.q_b[2]
q_b[3] <= altsyncram_lp72:auto_generated.q_b[3]
q_b[4] <= altsyncram_lp72:auto_generated.q_b[4]
q_b[5] <= altsyncram_lp72:auto_generated.q_b[5]
q_b[6] <= altsyncram_lp72:auto_generated.q_b[6]
q_b[7] <= altsyncram_lp72:auto_generated.q_b[7]
q_b[8] <= altsyncram_lp72:auto_generated.q_b[8]
q_b[9] <= altsyncram_lp72:auto_generated.q_b[9]
q_b[10] <= altsyncram_lp72:auto_generated.q_b[10]
q_b[11] <= altsyncram_lp72:auto_generated.q_b[11]
q_b[12] <= altsyncram_lp72:auto_generated.q_b[12]
q_b[13] <= altsyncram_lp72:auto_generated.q_b[13]
q_b[14] <= altsyncram_lp72:auto_generated.q_b[14]
q_b[15] <= altsyncram_lp72:auto_generated.q_b[15]
q_b[16] <= altsyncram_lp72:auto_generated.q_b[16]
q_b[17] <= altsyncram_lp72:auto_generated.q_b[17]
q_b[18] <= altsyncram_lp72:auto_generated.q_b[18]
q_b[19] <= altsyncram_lp72:auto_generated.q_b[19]
q_b[20] <= altsyncram_lp72:auto_generated.q_b[20]
q_b[21] <= altsyncram_lp72:auto_generated.q_b[21]
q_b[22] <= altsyncram_lp72:auto_generated.q_b[22]
q_b[23] <= altsyncram_lp72:auto_generated.q_b[23]
q_b[24] <= altsyncram_lp72:auto_generated.q_b[24]
q_b[25] <= altsyncram_lp72:auto_generated.q_b[25]
q_b[26] <= altsyncram_lp72:auto_generated.q_b[26]
q_b[27] <= altsyncram_lp72:auto_generated.q_b[27]
q_b[28] <= altsyncram_lp72:auto_generated.q_b[28]
q_b[29] <= altsyncram_lp72:auto_generated.q_b[29]
q_b[30] <= altsyncram_lp72:auto_generated.q_b[30]
q_b[31] <= altsyncram_lp72:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_ocimem:the_cpu_linux_nios2_ocimem|cpu_linux_ociram_lpm_dram_bdp_component_module:cpu_linux_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_lp72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_avalon_reg:the_cpu_linux_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => oci_ienable[4]~reg0.DATAIN
writedata[5] => oci_ienable[5]~reg0.DATAIN
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_break:the_cpu_linux_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_xbrk:the_cpu_linux_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
F_pc[25] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dbrk:the_cpu_linux_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_mem_baddr[27] => cpu_d_address[27].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= A_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[26] <= A_mem_baddr[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[27] <= A_mem_baddr[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_itrace:the_cpu_linux_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_pcb[27] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_address[27] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_dtrace:the_cpu_linux_nios2_oci_dtrace|cpu_linux_nios2_oci_td_mode:cpu_linux_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_nios2_oci_compute_tm_count:cpu_linux_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_nios2_oci_fifowp_inc:cpu_linux_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_nios2_oci_fifocount_inc:cpu_linux_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_fifo:the_cpu_linux_nios2_oci_fifo|cpu_linux_oci_test_bench:the_cpu_linux_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_pib:the_cpu_linux_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_n902:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_n902:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n902:auto_generated.data_a[0]
data_a[1] => altsyncram_n902:auto_generated.data_a[1]
data_a[2] => altsyncram_n902:auto_generated.data_a[2]
data_a[3] => altsyncram_n902:auto_generated.data_a[3]
data_a[4] => altsyncram_n902:auto_generated.data_a[4]
data_a[5] => altsyncram_n902:auto_generated.data_a[5]
data_a[6] => altsyncram_n902:auto_generated.data_a[6]
data_a[7] => altsyncram_n902:auto_generated.data_a[7]
data_a[8] => altsyncram_n902:auto_generated.data_a[8]
data_a[9] => altsyncram_n902:auto_generated.data_a[9]
data_a[10] => altsyncram_n902:auto_generated.data_a[10]
data_a[11] => altsyncram_n902:auto_generated.data_a[11]
data_a[12] => altsyncram_n902:auto_generated.data_a[12]
data_a[13] => altsyncram_n902:auto_generated.data_a[13]
data_a[14] => altsyncram_n902:auto_generated.data_a[14]
data_a[15] => altsyncram_n902:auto_generated.data_a[15]
data_a[16] => altsyncram_n902:auto_generated.data_a[16]
data_a[17] => altsyncram_n902:auto_generated.data_a[17]
data_a[18] => altsyncram_n902:auto_generated.data_a[18]
data_a[19] => altsyncram_n902:auto_generated.data_a[19]
data_a[20] => altsyncram_n902:auto_generated.data_a[20]
data_a[21] => altsyncram_n902:auto_generated.data_a[21]
data_a[22] => altsyncram_n902:auto_generated.data_a[22]
data_a[23] => altsyncram_n902:auto_generated.data_a[23]
data_a[24] => altsyncram_n902:auto_generated.data_a[24]
data_a[25] => altsyncram_n902:auto_generated.data_a[25]
data_a[26] => altsyncram_n902:auto_generated.data_a[26]
data_a[27] => altsyncram_n902:auto_generated.data_a[27]
data_a[28] => altsyncram_n902:auto_generated.data_a[28]
data_a[29] => altsyncram_n902:auto_generated.data_a[29]
data_a[30] => altsyncram_n902:auto_generated.data_a[30]
data_a[31] => altsyncram_n902:auto_generated.data_a[31]
data_a[32] => altsyncram_n902:auto_generated.data_a[32]
data_a[33] => altsyncram_n902:auto_generated.data_a[33]
data_a[34] => altsyncram_n902:auto_generated.data_a[34]
data_a[35] => altsyncram_n902:auto_generated.data_a[35]
data_b[0] => altsyncram_n902:auto_generated.data_b[0]
data_b[1] => altsyncram_n902:auto_generated.data_b[1]
data_b[2] => altsyncram_n902:auto_generated.data_b[2]
data_b[3] => altsyncram_n902:auto_generated.data_b[3]
data_b[4] => altsyncram_n902:auto_generated.data_b[4]
data_b[5] => altsyncram_n902:auto_generated.data_b[5]
data_b[6] => altsyncram_n902:auto_generated.data_b[6]
data_b[7] => altsyncram_n902:auto_generated.data_b[7]
data_b[8] => altsyncram_n902:auto_generated.data_b[8]
data_b[9] => altsyncram_n902:auto_generated.data_b[9]
data_b[10] => altsyncram_n902:auto_generated.data_b[10]
data_b[11] => altsyncram_n902:auto_generated.data_b[11]
data_b[12] => altsyncram_n902:auto_generated.data_b[12]
data_b[13] => altsyncram_n902:auto_generated.data_b[13]
data_b[14] => altsyncram_n902:auto_generated.data_b[14]
data_b[15] => altsyncram_n902:auto_generated.data_b[15]
data_b[16] => altsyncram_n902:auto_generated.data_b[16]
data_b[17] => altsyncram_n902:auto_generated.data_b[17]
data_b[18] => altsyncram_n902:auto_generated.data_b[18]
data_b[19] => altsyncram_n902:auto_generated.data_b[19]
data_b[20] => altsyncram_n902:auto_generated.data_b[20]
data_b[21] => altsyncram_n902:auto_generated.data_b[21]
data_b[22] => altsyncram_n902:auto_generated.data_b[22]
data_b[23] => altsyncram_n902:auto_generated.data_b[23]
data_b[24] => altsyncram_n902:auto_generated.data_b[24]
data_b[25] => altsyncram_n902:auto_generated.data_b[25]
data_b[26] => altsyncram_n902:auto_generated.data_b[26]
data_b[27] => altsyncram_n902:auto_generated.data_b[27]
data_b[28] => altsyncram_n902:auto_generated.data_b[28]
data_b[29] => altsyncram_n902:auto_generated.data_b[29]
data_b[30] => altsyncram_n902:auto_generated.data_b[30]
data_b[31] => altsyncram_n902:auto_generated.data_b[31]
data_b[32] => altsyncram_n902:auto_generated.data_b[32]
data_b[33] => altsyncram_n902:auto_generated.data_b[33]
data_b[34] => altsyncram_n902:auto_generated.data_b[34]
data_b[35] => altsyncram_n902:auto_generated.data_b[35]
address_a[0] => altsyncram_n902:auto_generated.address_a[0]
address_a[1] => altsyncram_n902:auto_generated.address_a[1]
address_a[2] => altsyncram_n902:auto_generated.address_a[2]
address_a[3] => altsyncram_n902:auto_generated.address_a[3]
address_a[4] => altsyncram_n902:auto_generated.address_a[4]
address_a[5] => altsyncram_n902:auto_generated.address_a[5]
address_a[6] => altsyncram_n902:auto_generated.address_a[6]
address_b[0] => altsyncram_n902:auto_generated.address_b[0]
address_b[1] => altsyncram_n902:auto_generated.address_b[1]
address_b[2] => altsyncram_n902:auto_generated.address_b[2]
address_b[3] => altsyncram_n902:auto_generated.address_b[3]
address_b[4] => altsyncram_n902:auto_generated.address_b[4]
address_b[5] => altsyncram_n902:auto_generated.address_b[5]
address_b[6] => altsyncram_n902:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n902:auto_generated.clock0
clock1 => altsyncram_n902:auto_generated.clock1
clocken0 => altsyncram_n902:auto_generated.clocken0
clocken1 => altsyncram_n902:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n902:auto_generated.q_a[0]
q_a[1] <= altsyncram_n902:auto_generated.q_a[1]
q_a[2] <= altsyncram_n902:auto_generated.q_a[2]
q_a[3] <= altsyncram_n902:auto_generated.q_a[3]
q_a[4] <= altsyncram_n902:auto_generated.q_a[4]
q_a[5] <= altsyncram_n902:auto_generated.q_a[5]
q_a[6] <= altsyncram_n902:auto_generated.q_a[6]
q_a[7] <= altsyncram_n902:auto_generated.q_a[7]
q_a[8] <= altsyncram_n902:auto_generated.q_a[8]
q_a[9] <= altsyncram_n902:auto_generated.q_a[9]
q_a[10] <= altsyncram_n902:auto_generated.q_a[10]
q_a[11] <= altsyncram_n902:auto_generated.q_a[11]
q_a[12] <= altsyncram_n902:auto_generated.q_a[12]
q_a[13] <= altsyncram_n902:auto_generated.q_a[13]
q_a[14] <= altsyncram_n902:auto_generated.q_a[14]
q_a[15] <= altsyncram_n902:auto_generated.q_a[15]
q_a[16] <= altsyncram_n902:auto_generated.q_a[16]
q_a[17] <= altsyncram_n902:auto_generated.q_a[17]
q_a[18] <= altsyncram_n902:auto_generated.q_a[18]
q_a[19] <= altsyncram_n902:auto_generated.q_a[19]
q_a[20] <= altsyncram_n902:auto_generated.q_a[20]
q_a[21] <= altsyncram_n902:auto_generated.q_a[21]
q_a[22] <= altsyncram_n902:auto_generated.q_a[22]
q_a[23] <= altsyncram_n902:auto_generated.q_a[23]
q_a[24] <= altsyncram_n902:auto_generated.q_a[24]
q_a[25] <= altsyncram_n902:auto_generated.q_a[25]
q_a[26] <= altsyncram_n902:auto_generated.q_a[26]
q_a[27] <= altsyncram_n902:auto_generated.q_a[27]
q_a[28] <= altsyncram_n902:auto_generated.q_a[28]
q_a[29] <= altsyncram_n902:auto_generated.q_a[29]
q_a[30] <= altsyncram_n902:auto_generated.q_a[30]
q_a[31] <= altsyncram_n902:auto_generated.q_a[31]
q_a[32] <= altsyncram_n902:auto_generated.q_a[32]
q_a[33] <= altsyncram_n902:auto_generated.q_a[33]
q_a[34] <= altsyncram_n902:auto_generated.q_a[34]
q_a[35] <= altsyncram_n902:auto_generated.q_a[35]
q_b[0] <= altsyncram_n902:auto_generated.q_b[0]
q_b[1] <= altsyncram_n902:auto_generated.q_b[1]
q_b[2] <= altsyncram_n902:auto_generated.q_b[2]
q_b[3] <= altsyncram_n902:auto_generated.q_b[3]
q_b[4] <= altsyncram_n902:auto_generated.q_b[4]
q_b[5] <= altsyncram_n902:auto_generated.q_b[5]
q_b[6] <= altsyncram_n902:auto_generated.q_b[6]
q_b[7] <= altsyncram_n902:auto_generated.q_b[7]
q_b[8] <= altsyncram_n902:auto_generated.q_b[8]
q_b[9] <= altsyncram_n902:auto_generated.q_b[9]
q_b[10] <= altsyncram_n902:auto_generated.q_b[10]
q_b[11] <= altsyncram_n902:auto_generated.q_b[11]
q_b[12] <= altsyncram_n902:auto_generated.q_b[12]
q_b[13] <= altsyncram_n902:auto_generated.q_b[13]
q_b[14] <= altsyncram_n902:auto_generated.q_b[14]
q_b[15] <= altsyncram_n902:auto_generated.q_b[15]
q_b[16] <= altsyncram_n902:auto_generated.q_b[16]
q_b[17] <= altsyncram_n902:auto_generated.q_b[17]
q_b[18] <= altsyncram_n902:auto_generated.q_b[18]
q_b[19] <= altsyncram_n902:auto_generated.q_b[19]
q_b[20] <= altsyncram_n902:auto_generated.q_b[20]
q_b[21] <= altsyncram_n902:auto_generated.q_b[21]
q_b[22] <= altsyncram_n902:auto_generated.q_b[22]
q_b[23] <= altsyncram_n902:auto_generated.q_b[23]
q_b[24] <= altsyncram_n902:auto_generated.q_b[24]
q_b[25] <= altsyncram_n902:auto_generated.q_b[25]
q_b[26] <= altsyncram_n902:auto_generated.q_b[26]
q_b[27] <= altsyncram_n902:auto_generated.q_b[27]
q_b[28] <= altsyncram_n902:auto_generated.q_b[28]
q_b[29] <= altsyncram_n902:auto_generated.q_b[29]
q_b[30] <= altsyncram_n902:auto_generated.q_b[30]
q_b[31] <= altsyncram_n902:auto_generated.q_b[31]
q_b[32] <= altsyncram_n902:auto_generated.q_b[32]
q_b[33] <= altsyncram_n902:auto_generated.q_b[33]
q_b[34] <= altsyncram_n902:auto_generated.q_b[34]
q_b[35] <= altsyncram_n902:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_nios2_oci_im:the_cpu_linux_nios2_oci_im|cpu_linux_traceram_lpm_dram_bdp_component_module:cpu_linux_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n902:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk.take_no_action_tracemem_a


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_tck:the_cpu_linux_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|cpu_linux_jtag_debug_module_sysclk:the_cpu_linux_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|cpu_linux:the_cpu_linux|cpu_linux_nios2_oci:the_cpu_linux_nios2_oci|cpu_linux_jtag_debug_module_wrapper:the_cpu_linux_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_linux_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port
Medipix_sopc_burst_6_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_address_to_slave[2] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[3] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[4] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[5] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[6] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[7] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[8] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[9] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_address_to_slave[10] => epcs_controller_epcs_control_port_address.DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[0] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[0] => epcs_controller_epcs_control_port_arb_share_set_values[0].DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[1] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[1] => epcs_controller_epcs_control_port_arb_share_set_values[1].DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[2] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[2] => epcs_controller_epcs_control_port_arb_share_set_values[2].DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[3] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_6_downstream_arbitrationshare[3] => epcs_controller_epcs_control_port_arb_share_set_values[3].DATAB
Medipix_sopc_burst_6_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_6_downstream_latency_counter => Medipix_sopc_burst_6_downstream_qualified_request_epcs_controller_epcs_control_port.IN0
Medipix_sopc_burst_6_downstream_read => Medipix_sopc_burst_6_downstream_requests_epcs_controller_epcs_control_port.IN0
Medipix_sopc_burst_6_downstream_read => Medipix_sopc_burst_6_downstream_qualified_request_epcs_controller_epcs_control_port.IN1
Medipix_sopc_burst_6_downstream_read => epcs_controller_epcs_control_port_in_a_read_cycle.IN1
Medipix_sopc_burst_6_downstream_write => Medipix_sopc_burst_6_downstream_requests_epcs_controller_epcs_control_port.IN1
Medipix_sopc_burst_6_downstream_write => epcs_controller_epcs_control_port_in_a_write_cycle.IN1
Medipix_sopc_burst_6_downstream_writedata[0] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[1] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[2] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[3] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[4] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[5] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[6] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[7] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[8] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[9] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[10] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[11] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[12] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[13] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[14] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[15] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[16] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[17] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[18] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[19] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[20] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[21] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[22] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[23] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[24] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[25] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[26] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[27] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[28] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[29] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[30] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_6_downstream_writedata[31] => epcs_controller_epcs_control_port_writedata.DATAB
Medipix_sopc_burst_7_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_address_to_slave[2] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[3] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[4] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[5] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[6] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[7] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[8] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[9] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_address_to_slave[10] => epcs_controller_epcs_control_port_address.DATAA
Medipix_sopc_burst_7_downstream_arbitrationshare[0] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_arbitrationshare[0] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_arbitrationshare[1] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_arbitrationshare[1] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_arbitrationshare[2] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_arbitrationshare[2] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_arbitrationshare[3] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_arbitrationshare[3] => epcs_controller_epcs_control_port_arb_share_set_values.DATAB
Medipix_sopc_burst_7_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_7_downstream_latency_counter => Medipix_sopc_burst_7_downstream_qualified_request_epcs_controller_epcs_control_port.IN0
Medipix_sopc_burst_7_downstream_read => Medipix_sopc_burst_7_downstream_requests_epcs_controller_epcs_control_port.IN0
Medipix_sopc_burst_7_downstream_read => Medipix_sopc_burst_7_downstream_qualified_request_epcs_controller_epcs_control_port.IN1
Medipix_sopc_burst_7_downstream_read => epcs_controller_epcs_control_port_in_a_read_cycle.IN1
Medipix_sopc_burst_7_downstream_write => Medipix_sopc_burst_7_downstream_requests_epcs_controller_epcs_control_port.IN1
Medipix_sopc_burst_7_downstream_write => epcs_controller_epcs_control_port_in_a_write_cycle.IN1
Medipix_sopc_burst_7_downstream_writedata[0] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[1] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[2] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[3] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[4] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[5] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[6] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[7] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[8] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[9] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[10] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[11] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[12] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[13] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[14] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[15] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[16] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[17] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[18] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[19] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[20] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[21] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[22] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[23] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[24] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[25] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[26] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[27] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[28] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[29] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[30] => epcs_controller_epcs_control_port_writedata.DATAA
Medipix_sopc_burst_7_downstream_writedata[31] => epcs_controller_epcs_control_port_writedata.DATAA
clk => d1_epcs_controller_epcs_control_port_end_xfer~reg0.CLK
clk => epcs_controller_epcs_control_port_reg_firsttransfer.CLK
clk => epcs_controller_epcs_control_port_arb_addend[0].CLK
clk => epcs_controller_epcs_control_port_arb_addend[1].CLK
clk => epcs_controller_epcs_control_port_saved_chosen_master_vector[0].CLK
clk => epcs_controller_epcs_control_port_saved_chosen_master_vector[1].CLK
clk => last_cycle_Medipix_sopc_burst_6_downstream_granted_slave_epcs_controller_epcs_control_port.CLK
clk => last_cycle_Medipix_sopc_burst_7_downstream_granted_slave_epcs_controller_epcs_control_port.CLK
clk => epcs_controller_epcs_control_port_slavearbiterlockenable.CLK
clk => epcs_controller_epcs_control_port_arb_share_counter[0].CLK
clk => epcs_controller_epcs_control_port_arb_share_counter[1].CLK
clk => epcs_controller_epcs_control_port_arb_share_counter[2].CLK
clk => epcs_controller_epcs_control_port_arb_share_counter[3].CLK
clk => d1_reasons_to_wait.CLK
epcs_controller_epcs_control_port_dataavailable => epcs_controller_epcs_control_port_dataavailable_from_sa.DATAIN
epcs_controller_epcs_control_port_endofpacket => epcs_controller_epcs_control_port_endofpacket_from_sa.DATAIN
epcs_controller_epcs_control_port_irq => epcs_controller_epcs_control_port_irq_from_sa.DATAIN
epcs_controller_epcs_control_port_readdata[0] => epcs_controller_epcs_control_port_readdata_from_sa[0].DATAIN
epcs_controller_epcs_control_port_readdata[1] => epcs_controller_epcs_control_port_readdata_from_sa[1].DATAIN
epcs_controller_epcs_control_port_readdata[2] => epcs_controller_epcs_control_port_readdata_from_sa[2].DATAIN
epcs_controller_epcs_control_port_readdata[3] => epcs_controller_epcs_control_port_readdata_from_sa[3].DATAIN
epcs_controller_epcs_control_port_readdata[4] => epcs_controller_epcs_control_port_readdata_from_sa[4].DATAIN
epcs_controller_epcs_control_port_readdata[5] => epcs_controller_epcs_control_port_readdata_from_sa[5].DATAIN
epcs_controller_epcs_control_port_readdata[6] => epcs_controller_epcs_control_port_readdata_from_sa[6].DATAIN
epcs_controller_epcs_control_port_readdata[7] => epcs_controller_epcs_control_port_readdata_from_sa[7].DATAIN
epcs_controller_epcs_control_port_readdata[8] => epcs_controller_epcs_control_port_readdata_from_sa[8].DATAIN
epcs_controller_epcs_control_port_readdata[9] => epcs_controller_epcs_control_port_readdata_from_sa[9].DATAIN
epcs_controller_epcs_control_port_readdata[10] => epcs_controller_epcs_control_port_readdata_from_sa[10].DATAIN
epcs_controller_epcs_control_port_readdata[11] => epcs_controller_epcs_control_port_readdata_from_sa[11].DATAIN
epcs_controller_epcs_control_port_readdata[12] => epcs_controller_epcs_control_port_readdata_from_sa[12].DATAIN
epcs_controller_epcs_control_port_readdata[13] => epcs_controller_epcs_control_port_readdata_from_sa[13].DATAIN
epcs_controller_epcs_control_port_readdata[14] => epcs_controller_epcs_control_port_readdata_from_sa[14].DATAIN
epcs_controller_epcs_control_port_readdata[15] => epcs_controller_epcs_control_port_readdata_from_sa[15].DATAIN
epcs_controller_epcs_control_port_readdata[16] => epcs_controller_epcs_control_port_readdata_from_sa[16].DATAIN
epcs_controller_epcs_control_port_readdata[17] => epcs_controller_epcs_control_port_readdata_from_sa[17].DATAIN
epcs_controller_epcs_control_port_readdata[18] => epcs_controller_epcs_control_port_readdata_from_sa[18].DATAIN
epcs_controller_epcs_control_port_readdata[19] => epcs_controller_epcs_control_port_readdata_from_sa[19].DATAIN
epcs_controller_epcs_control_port_readdata[20] => epcs_controller_epcs_control_port_readdata_from_sa[20].DATAIN
epcs_controller_epcs_control_port_readdata[21] => epcs_controller_epcs_control_port_readdata_from_sa[21].DATAIN
epcs_controller_epcs_control_port_readdata[22] => epcs_controller_epcs_control_port_readdata_from_sa[22].DATAIN
epcs_controller_epcs_control_port_readdata[23] => epcs_controller_epcs_control_port_readdata_from_sa[23].DATAIN
epcs_controller_epcs_control_port_readdata[24] => epcs_controller_epcs_control_port_readdata_from_sa[24].DATAIN
epcs_controller_epcs_control_port_readdata[25] => epcs_controller_epcs_control_port_readdata_from_sa[25].DATAIN
epcs_controller_epcs_control_port_readdata[26] => epcs_controller_epcs_control_port_readdata_from_sa[26].DATAIN
epcs_controller_epcs_control_port_readdata[27] => epcs_controller_epcs_control_port_readdata_from_sa[27].DATAIN
epcs_controller_epcs_control_port_readdata[28] => epcs_controller_epcs_control_port_readdata_from_sa[28].DATAIN
epcs_controller_epcs_control_port_readdata[29] => epcs_controller_epcs_control_port_readdata_from_sa[29].DATAIN
epcs_controller_epcs_control_port_readdata[30] => epcs_controller_epcs_control_port_readdata_from_sa[30].DATAIN
epcs_controller_epcs_control_port_readdata[31] => epcs_controller_epcs_control_port_readdata_from_sa[31].DATAIN
epcs_controller_epcs_control_port_readyfordata => epcs_controller_epcs_control_port_readyfordata_from_sa.DATAIN
reset_n => epcs_controller_epcs_control_port_reset_n.DATAIN
reset_n => epcs_controller_epcs_control_port_arb_share_counter[0].ACLR
reset_n => epcs_controller_epcs_control_port_arb_share_counter[1].ACLR
reset_n => epcs_controller_epcs_control_port_arb_share_counter[2].ACLR
reset_n => epcs_controller_epcs_control_port_arb_share_counter[3].ACLR
reset_n => d1_epcs_controller_epcs_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => epcs_controller_epcs_control_port_slavearbiterlockenable.ACLR
reset_n => last_cycle_Medipix_sopc_burst_7_downstream_granted_slave_epcs_controller_epcs_control_port.ACLR
reset_n => last_cycle_Medipix_sopc_burst_6_downstream_granted_slave_epcs_controller_epcs_control_port.ACLR
reset_n => epcs_controller_epcs_control_port_saved_chosen_master_vector[0].ACLR
reset_n => epcs_controller_epcs_control_port_saved_chosen_master_vector[1].ACLR
reset_n => epcs_controller_epcs_control_port_arb_addend[0].PRESET
reset_n => epcs_controller_epcs_control_port_arb_addend[1].ACLR
reset_n => epcs_controller_epcs_control_port_reg_firsttransfer.PRESET
Medipix_sopc_burst_6_downstream_granted_epcs_controller_epcs_control_port <= epcs_controller_epcs_control_port_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_qualified_request_epcs_controller_epcs_control_port <= Medipix_sopc_burst_6_downstream_qualified_request_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_read_data_valid_epcs_controller_epcs_control_port <= Medipix_sopc_burst_6_downstream_read_data_valid_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_6_downstream_requests_epcs_controller_epcs_control_port <= Medipix_sopc_burst_6_downstream_requests_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_granted_epcs_controller_epcs_control_port <= epcs_controller_epcs_control_port_grant_vector[0].DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_qualified_request_epcs_controller_epcs_control_port <= Medipix_sopc_burst_7_downstream_qualified_request_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_read_data_valid_epcs_controller_epcs_control_port <= Medipix_sopc_burst_7_downstream_read_data_valid_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_7_downstream_requests_epcs_controller_epcs_control_port <= Medipix_sopc_burst_7_downstream_requests_epcs_controller_epcs_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_epcs_controller_epcs_control_port_end_xfer <= d1_epcs_controller_epcs_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[0] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[1] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[2] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[3] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[4] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[5] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[6] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[7] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_address[8] <= epcs_controller_epcs_control_port_address.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_chipselect <= epcs_controller_epcs_control_port_chipselect.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_dataavailable_from_sa <= epcs_controller_epcs_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_endofpacket_from_sa <= epcs_controller_epcs_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_irq_from_sa <= epcs_controller_epcs_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_read_n <= in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[0] <= epcs_controller_epcs_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[1] <= epcs_controller_epcs_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[2] <= epcs_controller_epcs_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[3] <= epcs_controller_epcs_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[4] <= epcs_controller_epcs_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[5] <= epcs_controller_epcs_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[6] <= epcs_controller_epcs_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[7] <= epcs_controller_epcs_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[8] <= epcs_controller_epcs_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[9] <= epcs_controller_epcs_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[10] <= epcs_controller_epcs_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[11] <= epcs_controller_epcs_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[12] <= epcs_controller_epcs_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[13] <= epcs_controller_epcs_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[14] <= epcs_controller_epcs_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[15] <= epcs_controller_epcs_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[16] <= epcs_controller_epcs_control_port_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[17] <= epcs_controller_epcs_control_port_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[18] <= epcs_controller_epcs_control_port_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[19] <= epcs_controller_epcs_control_port_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[20] <= epcs_controller_epcs_control_port_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[21] <= epcs_controller_epcs_control_port_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[22] <= epcs_controller_epcs_control_port_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[23] <= epcs_controller_epcs_control_port_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[24] <= epcs_controller_epcs_control_port_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[25] <= epcs_controller_epcs_control_port_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[26] <= epcs_controller_epcs_control_port_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[27] <= epcs_controller_epcs_control_port_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[28] <= epcs_controller_epcs_control_port_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[29] <= epcs_controller_epcs_control_port_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[30] <= epcs_controller_epcs_control_port_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readdata_from_sa[31] <= epcs_controller_epcs_control_port_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_readyfordata_from_sa <= epcs_controller_epcs_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[0] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[1] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[2] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[3] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[4] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[5] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[6] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[7] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[8] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[9] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[10] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[11] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[12] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[13] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[14] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[15] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[16] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[17] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[18] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[19] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[20] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[21] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[22] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[23] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[24] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[25] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[26] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[27] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[28] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[29] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[30] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE
epcs_controller_epcs_control_port_writedata[31] <= epcs_controller_epcs_control_port_writedata.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller
address[0] => mem_addr[0].IN2
address[1] => mem_addr[1].IN2
address[2] => mem_addr[2].IN2
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => epcs_select.IN0
chipselect => epcs_select.IN1
clk => clk.IN2
data0 => MISO.IN1
read_n => read_n.IN1
reset_n => reset_n.IN1
write_n => write_n.IN1
writedata[0] => data_from_cpu[0].IN1
writedata[1] => data_from_cpu[1].IN1
writedata[2] => data_from_cpu[2].IN1
writedata[3] => data_from_cpu[3].IN1
writedata[4] => data_from_cpu[4].IN1
writedata[5] => data_from_cpu[5].IN1
writedata[6] => data_from_cpu[6].IN1
writedata[7] => data_from_cpu[7].IN1
writedata[8] => data_from_cpu[8].IN1
writedata[9] => data_from_cpu[9].IN1
writedata[10] => data_from_cpu[10].IN1
writedata[11] => data_from_cpu[11].IN1
writedata[12] => data_from_cpu[12].IN1
writedata[13] => data_from_cpu[13].IN1
writedata[14] => data_from_cpu[14].IN1
writedata[15] => data_from_cpu[15].IN1
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
dataavailable <= epcs_controller_sub:the_epcs_controller_sub.dataavailable
dclk <= epcs_controller_sub:the_epcs_controller_sub.SCLK
endofpacket <= epcs_controller_sub:the_epcs_controller_sub.endofpacket
irq <= epcs_controller_sub:the_epcs_controller_sub.irq
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= epcs_controller_sub:the_epcs_controller_sub.readyfordata
sce <= epcs_controller_sub:the_epcs_controller_sub.SS_n
sdo <= epcs_controller_sub:the_epcs_controller_sub.MOSI


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => epcs_slave_select_holding_reg[0].CLK
clk => epcs_slave_select_holding_reg[1].CLK
clk => epcs_slave_select_holding_reg[2].CLK
clk => epcs_slave_select_holding_reg[3].CLK
clk => epcs_slave_select_holding_reg[4].CLK
clk => epcs_slave_select_holding_reg[5].CLK
clk => epcs_slave_select_holding_reg[6].CLK
clk => epcs_slave_select_holding_reg[7].CLK
clk => epcs_slave_select_holding_reg[8].CLK
clk => epcs_slave_select_holding_reg[9].CLK
clk => epcs_slave_select_holding_reg[10].CLK
clk => epcs_slave_select_holding_reg[11].CLK
clk => epcs_slave_select_holding_reg[12].CLK
clk => epcs_slave_select_holding_reg[13].CLK
clk => epcs_slave_select_holding_reg[14].CLK
clk => epcs_slave_select_holding_reg[15].CLK
clk => epcs_slave_select_reg[0].CLK
clk => epcs_slave_select_reg[1].CLK
clk => epcs_slave_select_reg[2].CLK
clk => epcs_slave_select_reg[3].CLK
clk => epcs_slave_select_reg[4].CLK
clk => epcs_slave_select_reg[5].CLK
clk => epcs_slave_select_reg[6].CLK
clk => epcs_slave_select_reg[7].CLK
clk => epcs_slave_select_reg[8].CLK
clk => epcs_slave_select_reg[9].CLK
clk => epcs_slave_select_reg[10].CLK
clk => epcs_slave_select_reg[11].CLK
clk => epcs_slave_select_reg[12].CLK
clk => epcs_slave_select_reg[13].CLK
clk => epcs_slave_select_reg[14].CLK
clk => epcs_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => epcs_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => epcs_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => epcs_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => epcs_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => epcs_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => epcs_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => epcs_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => epcs_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => epcs_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => epcs_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => epcs_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => epcs_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => epcs_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => epcs_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => epcs_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => epcs_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
epcs_select => p1_rd_strobe.IN1
epcs_select => p1_wr_strobe.IN1
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => epcs_slave_select_reg[0].PRESET
reset_n => epcs_slave_select_reg[1].ACLR
reset_n => epcs_slave_select_reg[2].ACLR
reset_n => epcs_slave_select_reg[3].ACLR
reset_n => epcs_slave_select_reg[4].ACLR
reset_n => epcs_slave_select_reg[5].ACLR
reset_n => epcs_slave_select_reg[6].ACLR
reset_n => epcs_slave_select_reg[7].ACLR
reset_n => epcs_slave_select_reg[8].ACLR
reset_n => epcs_slave_select_reg[9].ACLR
reset_n => epcs_slave_select_reg[10].ACLR
reset_n => epcs_slave_select_reg[11].ACLR
reset_n => epcs_slave_select_reg[12].ACLR
reset_n => epcs_slave_select_reg[13].ACLR
reset_n => epcs_slave_select_reg[14].ACLR
reset_n => epcs_slave_select_reg[15].ACLR
reset_n => epcs_slave_select_holding_reg[0].PRESET
reset_n => epcs_slave_select_holding_reg[1].ACLR
reset_n => epcs_slave_select_holding_reg[2].ACLR
reset_n => epcs_slave_select_holding_reg[3].ACLR
reset_n => epcs_slave_select_holding_reg[4].ACLR
reset_n => epcs_slave_select_holding_reg[5].ACLR
reset_n => epcs_slave_select_holding_reg[6].ACLR
reset_n => epcs_slave_select_holding_reg[7].ACLR
reset_n => epcs_slave_select_holding_reg[8].ACLR
reset_n => epcs_slave_select_holding_reg[9].ACLR
reset_n => epcs_slave_select_holding_reg[10].ACLR
reset_n => epcs_slave_select_holding_reg[11].ACLR
reset_n => epcs_slave_select_holding_reg[12].ACLR
reset_n => epcs_slave_select_holding_reg[13].ACLR
reset_n => epcs_slave_select_holding_reg[14].ACLR
reset_n => epcs_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1t31:auto_generated.address_a[0]
address_a[1] => altsyncram_1t31:auto_generated.address_a[1]
address_a[2] => altsyncram_1t31:auto_generated.address_a[2]
address_a[3] => altsyncram_1t31:auto_generated.address_a[3]
address_a[4] => altsyncram_1t31:auto_generated.address_a[4]
address_a[5] => altsyncram_1t31:auto_generated.address_a[5]
address_a[6] => altsyncram_1t31:auto_generated.address_a[6]
address_a[7] => altsyncram_1t31:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1t31:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1t31:auto_generated.q_a[0]
q_a[1] <= altsyncram_1t31:auto_generated.q_a[1]
q_a[2] <= altsyncram_1t31:auto_generated.q_a[2]
q_a[3] <= altsyncram_1t31:auto_generated.q_a[3]
q_a[4] <= altsyncram_1t31:auto_generated.q_a[4]
q_a[5] <= altsyncram_1t31:auto_generated.q_a[5]
q_a[6] <= altsyncram_1t31:auto_generated.q_a[6]
q_a[7] <= altsyncram_1t31:auto_generated.q_a[7]
q_a[8] <= altsyncram_1t31:auto_generated.q_a[8]
q_a[9] <= altsyncram_1t31:auto_generated.q_a[9]
q_a[10] <= altsyncram_1t31:auto_generated.q_a[10]
q_a[11] <= altsyncram_1t31:auto_generated.q_a[11]
q_a[12] <= altsyncram_1t31:auto_generated.q_a[12]
q_a[13] <= altsyncram_1t31:auto_generated.q_a[13]
q_a[14] <= altsyncram_1t31:auto_generated.q_a[14]
q_a[15] <= altsyncram_1t31:auto_generated.q_a[15]
q_a[16] <= altsyncram_1t31:auto_generated.q_a[16]
q_a[17] <= altsyncram_1t31:auto_generated.q_a[17]
q_a[18] <= altsyncram_1t31:auto_generated.q_a[18]
q_a[19] <= altsyncram_1t31:auto_generated.q_a[19]
q_a[20] <= altsyncram_1t31:auto_generated.q_a[20]
q_a[21] <= altsyncram_1t31:auto_generated.q_a[21]
q_a[22] <= altsyncram_1t31:auto_generated.q_a[22]
q_a[23] <= altsyncram_1t31:auto_generated.q_a[23]
q_a[24] <= altsyncram_1t31:auto_generated.q_a[24]
q_a[25] <= altsyncram_1t31:auto_generated.q_a[25]
q_a[26] <= altsyncram_1t31:auto_generated.q_a[26]
q_a[27] <= altsyncram_1t31:auto_generated.q_a[27]
q_a[28] <= altsyncram_1t31:auto_generated.q_a[28]
q_a[29] <= altsyncram_1t31:auto_generated.q_a[29]
q_a[30] <= altsyncram_1t31:auto_generated.q_a[30]
q_a[31] <= altsyncram_1t31:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_1t31:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac_control_port_arbitrator:the_igor_mac_control_port
Medipix_sopc_burst_8_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_address_to_slave[2] => igor_mac_control_port_address[0].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[3] => igor_mac_control_port_address[1].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[4] => igor_mac_control_port_address[2].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[5] => igor_mac_control_port_address[3].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[6] => igor_mac_control_port_address[4].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[7] => igor_mac_control_port_address[5].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[8] => igor_mac_control_port_address[6].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[9] => igor_mac_control_port_address[7].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[10] => igor_mac_control_port_address[8].DATAIN
Medipix_sopc_burst_8_downstream_address_to_slave[11] => igor_mac_control_port_address[9].DATAIN
Medipix_sopc_burst_8_downstream_arbitrationshare[0] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_arbitrationshare[1] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_arbitrationshare[2] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_arbitrationshare[3] => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_8_downstream_latency_counter => Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port.IN0
Medipix_sopc_burst_8_downstream_read => Medipix_sopc_burst_8_downstream_requests_igor_mac_control_port.IN0
Medipix_sopc_burst_8_downstream_read => Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port.IN1
Medipix_sopc_burst_8_downstream_read => igor_mac_control_port_read.IN1
Medipix_sopc_burst_8_downstream_read => igor_mac_control_port_in_a_read_cycle.IN1
Medipix_sopc_burst_8_downstream_write => Medipix_sopc_burst_8_downstream_requests_igor_mac_control_port.IN1
Medipix_sopc_burst_8_downstream_write => igor_mac_control_port_write.IN1
Medipix_sopc_burst_8_downstream_write => igor_mac_control_port_in_a_write_cycle.IN1
Medipix_sopc_burst_8_downstream_writedata[0] => igor_mac_control_port_writedata[0].DATAIN
Medipix_sopc_burst_8_downstream_writedata[1] => igor_mac_control_port_writedata[1].DATAIN
Medipix_sopc_burst_8_downstream_writedata[2] => igor_mac_control_port_writedata[2].DATAIN
Medipix_sopc_burst_8_downstream_writedata[3] => igor_mac_control_port_writedata[3].DATAIN
Medipix_sopc_burst_8_downstream_writedata[4] => igor_mac_control_port_writedata[4].DATAIN
Medipix_sopc_burst_8_downstream_writedata[5] => igor_mac_control_port_writedata[5].DATAIN
Medipix_sopc_burst_8_downstream_writedata[6] => igor_mac_control_port_writedata[6].DATAIN
Medipix_sopc_burst_8_downstream_writedata[7] => igor_mac_control_port_writedata[7].DATAIN
Medipix_sopc_burst_8_downstream_writedata[8] => igor_mac_control_port_writedata[8].DATAIN
Medipix_sopc_burst_8_downstream_writedata[9] => igor_mac_control_port_writedata[9].DATAIN
Medipix_sopc_burst_8_downstream_writedata[10] => igor_mac_control_port_writedata[10].DATAIN
Medipix_sopc_burst_8_downstream_writedata[11] => igor_mac_control_port_writedata[11].DATAIN
Medipix_sopc_burst_8_downstream_writedata[12] => igor_mac_control_port_writedata[12].DATAIN
Medipix_sopc_burst_8_downstream_writedata[13] => igor_mac_control_port_writedata[13].DATAIN
Medipix_sopc_burst_8_downstream_writedata[14] => igor_mac_control_port_writedata[14].DATAIN
Medipix_sopc_burst_8_downstream_writedata[15] => igor_mac_control_port_writedata[15].DATAIN
Medipix_sopc_burst_8_downstream_writedata[16] => igor_mac_control_port_writedata[16].DATAIN
Medipix_sopc_burst_8_downstream_writedata[17] => igor_mac_control_port_writedata[17].DATAIN
Medipix_sopc_burst_8_downstream_writedata[18] => igor_mac_control_port_writedata[18].DATAIN
Medipix_sopc_burst_8_downstream_writedata[19] => igor_mac_control_port_writedata[19].DATAIN
Medipix_sopc_burst_8_downstream_writedata[20] => igor_mac_control_port_writedata[20].DATAIN
Medipix_sopc_burst_8_downstream_writedata[21] => igor_mac_control_port_writedata[21].DATAIN
Medipix_sopc_burst_8_downstream_writedata[22] => igor_mac_control_port_writedata[22].DATAIN
Medipix_sopc_burst_8_downstream_writedata[23] => igor_mac_control_port_writedata[23].DATAIN
Medipix_sopc_burst_8_downstream_writedata[24] => igor_mac_control_port_writedata[24].DATAIN
Medipix_sopc_burst_8_downstream_writedata[25] => igor_mac_control_port_writedata[25].DATAIN
Medipix_sopc_burst_8_downstream_writedata[26] => igor_mac_control_port_writedata[26].DATAIN
Medipix_sopc_burst_8_downstream_writedata[27] => igor_mac_control_port_writedata[27].DATAIN
Medipix_sopc_burst_8_downstream_writedata[28] => igor_mac_control_port_writedata[28].DATAIN
Medipix_sopc_burst_8_downstream_writedata[29] => igor_mac_control_port_writedata[29].DATAIN
Medipix_sopc_burst_8_downstream_writedata[30] => igor_mac_control_port_writedata[30].DATAIN
Medipix_sopc_burst_8_downstream_writedata[31] => igor_mac_control_port_writedata[31].DATAIN
clk => d1_igor_mac_control_port_end_xfer~reg0.CLK
igor_mac_control_port_irq => igor_mac_control_port_irq_from_sa.DATAIN
igor_mac_control_port_readdata[0] => igor_mac_control_port_readdata_from_sa[0].DATAIN
igor_mac_control_port_readdata[1] => igor_mac_control_port_readdata_from_sa[1].DATAIN
igor_mac_control_port_readdata[2] => igor_mac_control_port_readdata_from_sa[2].DATAIN
igor_mac_control_port_readdata[3] => igor_mac_control_port_readdata_from_sa[3].DATAIN
igor_mac_control_port_readdata[4] => igor_mac_control_port_readdata_from_sa[4].DATAIN
igor_mac_control_port_readdata[5] => igor_mac_control_port_readdata_from_sa[5].DATAIN
igor_mac_control_port_readdata[6] => igor_mac_control_port_readdata_from_sa[6].DATAIN
igor_mac_control_port_readdata[7] => igor_mac_control_port_readdata_from_sa[7].DATAIN
igor_mac_control_port_readdata[8] => igor_mac_control_port_readdata_from_sa[8].DATAIN
igor_mac_control_port_readdata[9] => igor_mac_control_port_readdata_from_sa[9].DATAIN
igor_mac_control_port_readdata[10] => igor_mac_control_port_readdata_from_sa[10].DATAIN
igor_mac_control_port_readdata[11] => igor_mac_control_port_readdata_from_sa[11].DATAIN
igor_mac_control_port_readdata[12] => igor_mac_control_port_readdata_from_sa[12].DATAIN
igor_mac_control_port_readdata[13] => igor_mac_control_port_readdata_from_sa[13].DATAIN
igor_mac_control_port_readdata[14] => igor_mac_control_port_readdata_from_sa[14].DATAIN
igor_mac_control_port_readdata[15] => igor_mac_control_port_readdata_from_sa[15].DATAIN
igor_mac_control_port_readdata[16] => igor_mac_control_port_readdata_from_sa[16].DATAIN
igor_mac_control_port_readdata[17] => igor_mac_control_port_readdata_from_sa[17].DATAIN
igor_mac_control_port_readdata[18] => igor_mac_control_port_readdata_from_sa[18].DATAIN
igor_mac_control_port_readdata[19] => igor_mac_control_port_readdata_from_sa[19].DATAIN
igor_mac_control_port_readdata[20] => igor_mac_control_port_readdata_from_sa[20].DATAIN
igor_mac_control_port_readdata[21] => igor_mac_control_port_readdata_from_sa[21].DATAIN
igor_mac_control_port_readdata[22] => igor_mac_control_port_readdata_from_sa[22].DATAIN
igor_mac_control_port_readdata[23] => igor_mac_control_port_readdata_from_sa[23].DATAIN
igor_mac_control_port_readdata[24] => igor_mac_control_port_readdata_from_sa[24].DATAIN
igor_mac_control_port_readdata[25] => igor_mac_control_port_readdata_from_sa[25].DATAIN
igor_mac_control_port_readdata[26] => igor_mac_control_port_readdata_from_sa[26].DATAIN
igor_mac_control_port_readdata[27] => igor_mac_control_port_readdata_from_sa[27].DATAIN
igor_mac_control_port_readdata[28] => igor_mac_control_port_readdata_from_sa[28].DATAIN
igor_mac_control_port_readdata[29] => igor_mac_control_port_readdata_from_sa[29].DATAIN
igor_mac_control_port_readdata[30] => igor_mac_control_port_readdata_from_sa[30].DATAIN
igor_mac_control_port_readdata[31] => igor_mac_control_port_readdata_from_sa[31].DATAIN
igor_mac_control_port_waitrequest_n => igor_mac_control_port_waitrequest_n_from_sa.DATAIN
igor_mac_control_port_waitrequest_n => igor_mac_control_port_waits_for_read.IN1
igor_mac_control_port_waitrequest_n => igor_mac_control_port_waits_for_write.IN1
reset_n => d1_igor_mac_control_port_end_xfer~reg0.PRESET
reset_n => igor_mac_control_port_reset.DATAIN
Medipix_sopc_burst_8_downstream_granted_igor_mac_control_port <= Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port <= Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_read_data_valid_igor_mac_control_port <= Medipix_sopc_burst_8_downstream_read_data_valid_igor_mac_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_8_downstream_requests_igor_mac_control_port <= Medipix_sopc_burst_8_downstream_requests_igor_mac_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_igor_mac_control_port_end_xfer <= d1_igor_mac_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[0] <= Medipix_sopc_burst_8_downstream_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[1] <= Medipix_sopc_burst_8_downstream_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[2] <= Medipix_sopc_burst_8_downstream_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[3] <= Medipix_sopc_burst_8_downstream_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[4] <= Medipix_sopc_burst_8_downstream_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[5] <= Medipix_sopc_burst_8_downstream_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[6] <= Medipix_sopc_burst_8_downstream_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[7] <= Medipix_sopc_burst_8_downstream_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[8] <= Medipix_sopc_burst_8_downstream_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_address[9] <= Medipix_sopc_burst_8_downstream_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_chipselect <= Medipix_sopc_burst_8_downstream_qualified_request_igor_mac_control_port.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_irq_from_sa <= igor_mac_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_read <= igor_mac_control_port_read.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[0] <= igor_mac_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[1] <= igor_mac_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[2] <= igor_mac_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[3] <= igor_mac_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[4] <= igor_mac_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[5] <= igor_mac_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[6] <= igor_mac_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[7] <= igor_mac_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[8] <= igor_mac_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[9] <= igor_mac_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[10] <= igor_mac_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[11] <= igor_mac_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[12] <= igor_mac_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[13] <= igor_mac_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[14] <= igor_mac_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[15] <= igor_mac_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[16] <= igor_mac_control_port_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[17] <= igor_mac_control_port_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[18] <= igor_mac_control_port_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[19] <= igor_mac_control_port_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[20] <= igor_mac_control_port_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[21] <= igor_mac_control_port_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[22] <= igor_mac_control_port_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[23] <= igor_mac_control_port_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[24] <= igor_mac_control_port_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[25] <= igor_mac_control_port_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[26] <= igor_mac_control_port_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[27] <= igor_mac_control_port_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[28] <= igor_mac_control_port_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[29] <= igor_mac_control_port_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[30] <= igor_mac_control_port_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_readdata_from_sa[31] <= igor_mac_control_port_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_waitrequest_n_from_sa <= igor_mac_control_port_waitrequest_n.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_write <= igor_mac_control_port_write.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[0] <= Medipix_sopc_burst_8_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[1] <= Medipix_sopc_burst_8_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[2] <= Medipix_sopc_burst_8_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[3] <= Medipix_sopc_burst_8_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[4] <= Medipix_sopc_burst_8_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[5] <= Medipix_sopc_burst_8_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[6] <= Medipix_sopc_burst_8_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[7] <= Medipix_sopc_burst_8_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[8] <= Medipix_sopc_burst_8_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[9] <= Medipix_sopc_burst_8_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[10] <= Medipix_sopc_burst_8_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[11] <= Medipix_sopc_burst_8_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[12] <= Medipix_sopc_burst_8_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[13] <= Medipix_sopc_burst_8_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[14] <= Medipix_sopc_burst_8_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[15] <= Medipix_sopc_burst_8_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[16] <= Medipix_sopc_burst_8_downstream_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[17] <= Medipix_sopc_burst_8_downstream_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[18] <= Medipix_sopc_burst_8_downstream_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[19] <= Medipix_sopc_burst_8_downstream_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[20] <= Medipix_sopc_burst_8_downstream_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[21] <= Medipix_sopc_burst_8_downstream_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[22] <= Medipix_sopc_burst_8_downstream_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[23] <= Medipix_sopc_burst_8_downstream_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[24] <= Medipix_sopc_burst_8_downstream_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[25] <= Medipix_sopc_burst_8_downstream_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[26] <= Medipix_sopc_burst_8_downstream_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[27] <= Medipix_sopc_burst_8_downstream_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[28] <= Medipix_sopc_burst_8_downstream_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[29] <= Medipix_sopc_burst_8_downstream_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[30] <= Medipix_sopc_burst_8_downstream_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_control_port_writedata[31] <= Medipix_sopc_burst_8_downstream_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac_rx_master_arbitrator:the_igor_mac_rx_master
clk => ~NO_FANOUT~
clock_crossing_s1_waitrequest_from_sa => r_1.IN0
d1_clock_crossing_s1_end_xfer => ~NO_FANOUT~
igor_mac_rx_master_address[0] => igor_mac_rx_master_address_to_slave[0].DATAIN
igor_mac_rx_master_address[1] => igor_mac_rx_master_address_to_slave[1].DATAIN
igor_mac_rx_master_address[2] => igor_mac_rx_master_address_to_slave[2].DATAIN
igor_mac_rx_master_address[3] => igor_mac_rx_master_address_to_slave[3].DATAIN
igor_mac_rx_master_address[4] => igor_mac_rx_master_address_to_slave[4].DATAIN
igor_mac_rx_master_address[5] => igor_mac_rx_master_address_to_slave[5].DATAIN
igor_mac_rx_master_address[6] => igor_mac_rx_master_address_to_slave[6].DATAIN
igor_mac_rx_master_address[7] => igor_mac_rx_master_address_to_slave[7].DATAIN
igor_mac_rx_master_address[8] => igor_mac_rx_master_address_to_slave[8].DATAIN
igor_mac_rx_master_address[9] => igor_mac_rx_master_address_to_slave[9].DATAIN
igor_mac_rx_master_address[10] => igor_mac_rx_master_address_to_slave[10].DATAIN
igor_mac_rx_master_address[11] => igor_mac_rx_master_address_to_slave[11].DATAIN
igor_mac_rx_master_address[12] => igor_mac_rx_master_address_to_slave[12].DATAIN
igor_mac_rx_master_address[13] => igor_mac_rx_master_address_to_slave[13].DATAIN
igor_mac_rx_master_address[14] => igor_mac_rx_master_address_to_slave[14].DATAIN
igor_mac_rx_master_address[15] => igor_mac_rx_master_address_to_slave[15].DATAIN
igor_mac_rx_master_address[16] => igor_mac_rx_master_address_to_slave[16].DATAIN
igor_mac_rx_master_address[17] => igor_mac_rx_master_address_to_slave[17].DATAIN
igor_mac_rx_master_address[18] => igor_mac_rx_master_address_to_slave[18].DATAIN
igor_mac_rx_master_address[19] => igor_mac_rx_master_address_to_slave[19].DATAIN
igor_mac_rx_master_address[20] => igor_mac_rx_master_address_to_slave[20].DATAIN
igor_mac_rx_master_address[21] => igor_mac_rx_master_address_to_slave[21].DATAIN
igor_mac_rx_master_address[22] => igor_mac_rx_master_address_to_slave[22].DATAIN
igor_mac_rx_master_address[23] => igor_mac_rx_master_address_to_slave[23].DATAIN
igor_mac_rx_master_address[24] => igor_mac_rx_master_address_to_slave[24].DATAIN
igor_mac_rx_master_address[25] => igor_mac_rx_master_address_to_slave[25].DATAIN
igor_mac_rx_master_address[26] => igor_mac_rx_master_address_to_slave[26].DATAIN
igor_mac_rx_master_address[27] => ~NO_FANOUT~
igor_mac_rx_master_address[28] => ~NO_FANOUT~
igor_mac_rx_master_address[29] => ~NO_FANOUT~
igor_mac_rx_master_address[30] => ~NO_FANOUT~
igor_mac_rx_master_address[31] => ~NO_FANOUT~
igor_mac_rx_master_byteenable[0] => ~NO_FANOUT~
igor_mac_rx_master_byteenable[1] => ~NO_FANOUT~
igor_mac_rx_master_byteenable[2] => ~NO_FANOUT~
igor_mac_rx_master_byteenable[3] => ~NO_FANOUT~
igor_mac_rx_master_granted_clock_crossing_s1 => r_1.IN0
igor_mac_rx_master_qualified_request_clock_crossing_s1 => r_1.IN0
igor_mac_rx_master_qualified_request_clock_crossing_s1 => r_1.IN0
igor_mac_rx_master_qualified_request_clock_crossing_s1 => r_1.IN1
igor_mac_rx_master_requests_clock_crossing_s1 => r_1.IN1
igor_mac_rx_master_write => r_1.IN1
igor_mac_rx_master_write => r_1.IN1
igor_mac_rx_master_writedata[0] => ~NO_FANOUT~
igor_mac_rx_master_writedata[1] => ~NO_FANOUT~
igor_mac_rx_master_writedata[2] => ~NO_FANOUT~
igor_mac_rx_master_writedata[3] => ~NO_FANOUT~
igor_mac_rx_master_writedata[4] => ~NO_FANOUT~
igor_mac_rx_master_writedata[5] => ~NO_FANOUT~
igor_mac_rx_master_writedata[6] => ~NO_FANOUT~
igor_mac_rx_master_writedata[7] => ~NO_FANOUT~
igor_mac_rx_master_writedata[8] => ~NO_FANOUT~
igor_mac_rx_master_writedata[9] => ~NO_FANOUT~
igor_mac_rx_master_writedata[10] => ~NO_FANOUT~
igor_mac_rx_master_writedata[11] => ~NO_FANOUT~
igor_mac_rx_master_writedata[12] => ~NO_FANOUT~
igor_mac_rx_master_writedata[13] => ~NO_FANOUT~
igor_mac_rx_master_writedata[14] => ~NO_FANOUT~
igor_mac_rx_master_writedata[15] => ~NO_FANOUT~
igor_mac_rx_master_writedata[16] => ~NO_FANOUT~
igor_mac_rx_master_writedata[17] => ~NO_FANOUT~
igor_mac_rx_master_writedata[18] => ~NO_FANOUT~
igor_mac_rx_master_writedata[19] => ~NO_FANOUT~
igor_mac_rx_master_writedata[20] => ~NO_FANOUT~
igor_mac_rx_master_writedata[21] => ~NO_FANOUT~
igor_mac_rx_master_writedata[22] => ~NO_FANOUT~
igor_mac_rx_master_writedata[23] => ~NO_FANOUT~
igor_mac_rx_master_writedata[24] => ~NO_FANOUT~
igor_mac_rx_master_writedata[25] => ~NO_FANOUT~
igor_mac_rx_master_writedata[26] => ~NO_FANOUT~
igor_mac_rx_master_writedata[27] => ~NO_FANOUT~
igor_mac_rx_master_writedata[28] => ~NO_FANOUT~
igor_mac_rx_master_writedata[29] => ~NO_FANOUT~
igor_mac_rx_master_writedata[30] => ~NO_FANOUT~
igor_mac_rx_master_writedata[31] => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
igor_mac_rx_master_address_to_slave[0] <= igor_mac_rx_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[1] <= igor_mac_rx_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[2] <= igor_mac_rx_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[3] <= igor_mac_rx_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[4] <= igor_mac_rx_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[5] <= igor_mac_rx_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[6] <= igor_mac_rx_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[7] <= igor_mac_rx_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[8] <= igor_mac_rx_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[9] <= igor_mac_rx_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[10] <= igor_mac_rx_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[11] <= igor_mac_rx_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[12] <= igor_mac_rx_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[13] <= igor_mac_rx_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[14] <= igor_mac_rx_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[15] <= igor_mac_rx_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[16] <= igor_mac_rx_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[17] <= igor_mac_rx_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[18] <= igor_mac_rx_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[19] <= igor_mac_rx_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[20] <= igor_mac_rx_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[21] <= igor_mac_rx_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[22] <= igor_mac_rx_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[23] <= igor_mac_rx_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[24] <= igor_mac_rx_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[25] <= igor_mac_rx_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[26] <= igor_mac_rx_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_rx_master_address_to_slave[27] <= <GND>
igor_mac_rx_master_address_to_slave[28] <= <GND>
igor_mac_rx_master_address_to_slave[29] <= <GND>
igor_mac_rx_master_address_to_slave[30] <= <GND>
igor_mac_rx_master_address_to_slave[31] <= <GND>
igor_mac_rx_master_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac_tx_master_arbitrator:the_igor_mac_tx_master
clk => igor_mac_tx_master_latency_counter~reg0.CLK
clk => igor_mac_tx_master_read_but_no_slave_selected.CLK
clock_crossing_s1_readdata_from_sa[0] => igor_mac_tx_master_readdata[0].DATAIN
clock_crossing_s1_readdata_from_sa[1] => igor_mac_tx_master_readdata[1].DATAIN
clock_crossing_s1_readdata_from_sa[2] => igor_mac_tx_master_readdata[2].DATAIN
clock_crossing_s1_readdata_from_sa[3] => igor_mac_tx_master_readdata[3].DATAIN
clock_crossing_s1_readdata_from_sa[4] => igor_mac_tx_master_readdata[4].DATAIN
clock_crossing_s1_readdata_from_sa[5] => igor_mac_tx_master_readdata[5].DATAIN
clock_crossing_s1_readdata_from_sa[6] => igor_mac_tx_master_readdata[6].DATAIN
clock_crossing_s1_readdata_from_sa[7] => igor_mac_tx_master_readdata[7].DATAIN
clock_crossing_s1_readdata_from_sa[8] => igor_mac_tx_master_readdata[8].DATAIN
clock_crossing_s1_readdata_from_sa[9] => igor_mac_tx_master_readdata[9].DATAIN
clock_crossing_s1_readdata_from_sa[10] => igor_mac_tx_master_readdata[10].DATAIN
clock_crossing_s1_readdata_from_sa[11] => igor_mac_tx_master_readdata[11].DATAIN
clock_crossing_s1_readdata_from_sa[12] => igor_mac_tx_master_readdata[12].DATAIN
clock_crossing_s1_readdata_from_sa[13] => igor_mac_tx_master_readdata[13].DATAIN
clock_crossing_s1_readdata_from_sa[14] => igor_mac_tx_master_readdata[14].DATAIN
clock_crossing_s1_readdata_from_sa[15] => igor_mac_tx_master_readdata[15].DATAIN
clock_crossing_s1_readdata_from_sa[16] => igor_mac_tx_master_readdata[16].DATAIN
clock_crossing_s1_readdata_from_sa[17] => igor_mac_tx_master_readdata[17].DATAIN
clock_crossing_s1_readdata_from_sa[18] => igor_mac_tx_master_readdata[18].DATAIN
clock_crossing_s1_readdata_from_sa[19] => igor_mac_tx_master_readdata[19].DATAIN
clock_crossing_s1_readdata_from_sa[20] => igor_mac_tx_master_readdata[20].DATAIN
clock_crossing_s1_readdata_from_sa[21] => igor_mac_tx_master_readdata[21].DATAIN
clock_crossing_s1_readdata_from_sa[22] => igor_mac_tx_master_readdata[22].DATAIN
clock_crossing_s1_readdata_from_sa[23] => igor_mac_tx_master_readdata[23].DATAIN
clock_crossing_s1_readdata_from_sa[24] => igor_mac_tx_master_readdata[24].DATAIN
clock_crossing_s1_readdata_from_sa[25] => igor_mac_tx_master_readdata[25].DATAIN
clock_crossing_s1_readdata_from_sa[26] => igor_mac_tx_master_readdata[26].DATAIN
clock_crossing_s1_readdata_from_sa[27] => igor_mac_tx_master_readdata[27].DATAIN
clock_crossing_s1_readdata_from_sa[28] => igor_mac_tx_master_readdata[28].DATAIN
clock_crossing_s1_readdata_from_sa[29] => igor_mac_tx_master_readdata[29].DATAIN
clock_crossing_s1_readdata_from_sa[30] => igor_mac_tx_master_readdata[30].DATAIN
clock_crossing_s1_readdata_from_sa[31] => igor_mac_tx_master_readdata[31].DATAIN
clock_crossing_s1_waitrequest_from_sa => r_1.IN0
d1_clock_crossing_s1_end_xfer => ~NO_FANOUT~
igor_mac_tx_master_address[0] => igor_mac_tx_master_address_to_slave[0].DATAIN
igor_mac_tx_master_address[1] => igor_mac_tx_master_address_to_slave[1].DATAIN
igor_mac_tx_master_address[2] => igor_mac_tx_master_address_to_slave[2].DATAIN
igor_mac_tx_master_address[3] => igor_mac_tx_master_address_to_slave[3].DATAIN
igor_mac_tx_master_address[4] => igor_mac_tx_master_address_to_slave[4].DATAIN
igor_mac_tx_master_address[5] => igor_mac_tx_master_address_to_slave[5].DATAIN
igor_mac_tx_master_address[6] => igor_mac_tx_master_address_to_slave[6].DATAIN
igor_mac_tx_master_address[7] => igor_mac_tx_master_address_to_slave[7].DATAIN
igor_mac_tx_master_address[8] => igor_mac_tx_master_address_to_slave[8].DATAIN
igor_mac_tx_master_address[9] => igor_mac_tx_master_address_to_slave[9].DATAIN
igor_mac_tx_master_address[10] => igor_mac_tx_master_address_to_slave[10].DATAIN
igor_mac_tx_master_address[11] => igor_mac_tx_master_address_to_slave[11].DATAIN
igor_mac_tx_master_address[12] => igor_mac_tx_master_address_to_slave[12].DATAIN
igor_mac_tx_master_address[13] => igor_mac_tx_master_address_to_slave[13].DATAIN
igor_mac_tx_master_address[14] => igor_mac_tx_master_address_to_slave[14].DATAIN
igor_mac_tx_master_address[15] => igor_mac_tx_master_address_to_slave[15].DATAIN
igor_mac_tx_master_address[16] => igor_mac_tx_master_address_to_slave[16].DATAIN
igor_mac_tx_master_address[17] => igor_mac_tx_master_address_to_slave[17].DATAIN
igor_mac_tx_master_address[18] => igor_mac_tx_master_address_to_slave[18].DATAIN
igor_mac_tx_master_address[19] => igor_mac_tx_master_address_to_slave[19].DATAIN
igor_mac_tx_master_address[20] => igor_mac_tx_master_address_to_slave[20].DATAIN
igor_mac_tx_master_address[21] => igor_mac_tx_master_address_to_slave[21].DATAIN
igor_mac_tx_master_address[22] => igor_mac_tx_master_address_to_slave[22].DATAIN
igor_mac_tx_master_address[23] => igor_mac_tx_master_address_to_slave[23].DATAIN
igor_mac_tx_master_address[24] => igor_mac_tx_master_address_to_slave[24].DATAIN
igor_mac_tx_master_address[25] => igor_mac_tx_master_address_to_slave[25].DATAIN
igor_mac_tx_master_address[26] => igor_mac_tx_master_address_to_slave[26].DATAIN
igor_mac_tx_master_address[27] => ~NO_FANOUT~
igor_mac_tx_master_address[28] => ~NO_FANOUT~
igor_mac_tx_master_address[29] => ~NO_FANOUT~
igor_mac_tx_master_address[30] => ~NO_FANOUT~
igor_mac_tx_master_address[31] => ~NO_FANOUT~
igor_mac_tx_master_granted_clock_crossing_s1 => r_1.IN0
igor_mac_tx_master_granted_clock_crossing_s1 => igor_mac_tx_master_read_but_no_slave_selected.IN1
igor_mac_tx_master_qualified_request_clock_crossing_s1 => r_1.IN0
igor_mac_tx_master_qualified_request_clock_crossing_s1 => r_1.IN0
igor_mac_tx_master_qualified_request_clock_crossing_s1 => r_1.IN1
igor_mac_tx_master_read => r_1.IN1
igor_mac_tx_master_read => p1_igor_mac_tx_master_latency_counter.IN1
igor_mac_tx_master_read => r_1.IN1
igor_mac_tx_master_read_data_valid_clock_crossing_s1 => igor_mac_tx_master_readdatavalid.IN1
igor_mac_tx_master_read_data_valid_clock_crossing_s1_shift_register => ~NO_FANOUT~
igor_mac_tx_master_requests_clock_crossing_s1 => r_1.IN1
reset_n => igor_mac_tx_master_latency_counter~reg0.ACLR
reset_n => igor_mac_tx_master_read_but_no_slave_selected.ACLR
igor_mac_tx_master_address_to_slave[0] <= igor_mac_tx_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[1] <= igor_mac_tx_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[2] <= igor_mac_tx_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[3] <= igor_mac_tx_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[4] <= igor_mac_tx_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[5] <= igor_mac_tx_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[6] <= igor_mac_tx_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[7] <= igor_mac_tx_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[8] <= igor_mac_tx_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[9] <= igor_mac_tx_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[10] <= igor_mac_tx_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[11] <= igor_mac_tx_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[12] <= igor_mac_tx_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[13] <= igor_mac_tx_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[14] <= igor_mac_tx_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[15] <= igor_mac_tx_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[16] <= igor_mac_tx_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[17] <= igor_mac_tx_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[18] <= igor_mac_tx_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[19] <= igor_mac_tx_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[20] <= igor_mac_tx_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[21] <= igor_mac_tx_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[22] <= igor_mac_tx_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[23] <= igor_mac_tx_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[24] <= igor_mac_tx_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[25] <= igor_mac_tx_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[26] <= igor_mac_tx_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_address_to_slave[27] <= <GND>
igor_mac_tx_master_address_to_slave[28] <= <GND>
igor_mac_tx_master_address_to_slave[29] <= <GND>
igor_mac_tx_master_address_to_slave[30] <= <GND>
igor_mac_tx_master_address_to_slave[31] <= <GND>
igor_mac_tx_master_latency_counter <= igor_mac_tx_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[0] <= clock_crossing_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[1] <= clock_crossing_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[2] <= clock_crossing_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[3] <= clock_crossing_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[4] <= clock_crossing_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[5] <= clock_crossing_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[6] <= clock_crossing_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[7] <= clock_crossing_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[8] <= clock_crossing_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[9] <= clock_crossing_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[10] <= clock_crossing_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[11] <= clock_crossing_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[12] <= clock_crossing_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[13] <= clock_crossing_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[14] <= clock_crossing_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[15] <= clock_crossing_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[16] <= clock_crossing_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[17] <= clock_crossing_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[18] <= clock_crossing_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[19] <= clock_crossing_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[20] <= clock_crossing_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[21] <= clock_crossing_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[22] <= clock_crossing_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[23] <= clock_crossing_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[24] <= clock_crossing_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[25] <= clock_crossing_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[26] <= clock_crossing_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[27] <= clock_crossing_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[28] <= clock_crossing_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[29] <= clock_crossing_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[30] <= clock_crossing_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdata[31] <= clock_crossing_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_readdatavalid <= igor_mac_tx_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
igor_mac_tx_master_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac
av_address[0] => av_address[0].IN1
av_address[1] => av_address[1].IN1
av_address[2] => av_address[2].IN1
av_address[3] => av_address[3].IN1
av_address[4] => av_address[4].IN1
av_address[5] => av_address[5].IN1
av_address[6] => av_address[6].IN1
av_address[7] => av_address[7].IN1
av_address[8] => av_address[8].IN1
av_address[9] => av_address[9].IN1
av_chipselect => av_chipselect.IN1
av_write => av_write.IN1
av_read => av_read.IN1
av_writedata[0] => av_writedata[0].IN1
av_writedata[1] => av_writedata[1].IN1
av_writedata[2] => av_writedata[2].IN1
av_writedata[3] => av_writedata[3].IN1
av_writedata[4] => av_writedata[4].IN1
av_writedata[5] => av_writedata[5].IN1
av_writedata[6] => av_writedata[6].IN1
av_writedata[7] => av_writedata[7].IN1
av_writedata[8] => av_writedata[8].IN1
av_writedata[9] => av_writedata[9].IN1
av_writedata[10] => av_writedata[10].IN1
av_writedata[11] => av_writedata[11].IN1
av_writedata[12] => av_writedata[12].IN1
av_writedata[13] => av_writedata[13].IN1
av_writedata[14] => av_writedata[14].IN1
av_writedata[15] => av_writedata[15].IN1
av_writedata[16] => av_writedata[16].IN1
av_writedata[17] => av_writedata[17].IN1
av_writedata[18] => av_writedata[18].IN1
av_writedata[19] => av_writedata[19].IN1
av_writedata[20] => av_writedata[20].IN1
av_writedata[21] => av_writedata[21].IN1
av_writedata[22] => av_writedata[22].IN1
av_writedata[23] => av_writedata[23].IN1
av_writedata[24] => av_writedata[24].IN1
av_writedata[25] => av_writedata[25].IN1
av_writedata[26] => av_writedata[26].IN1
av_writedata[27] => av_writedata[27].IN1
av_writedata[28] => av_writedata[28].IN1
av_writedata[29] => av_writedata[29].IN1
av_writedata[30] => av_writedata[30].IN1
av_writedata[31] => av_writedata[31].IN1
av_readdata[0] <= eth_ocm:igor_mac.av_readdata
av_readdata[1] <= eth_ocm:igor_mac.av_readdata
av_readdata[2] <= eth_ocm:igor_mac.av_readdata
av_readdata[3] <= eth_ocm:igor_mac.av_readdata
av_readdata[4] <= eth_ocm:igor_mac.av_readdata
av_readdata[5] <= eth_ocm:igor_mac.av_readdata
av_readdata[6] <= eth_ocm:igor_mac.av_readdata
av_readdata[7] <= eth_ocm:igor_mac.av_readdata
av_readdata[8] <= eth_ocm:igor_mac.av_readdata
av_readdata[9] <= eth_ocm:igor_mac.av_readdata
av_readdata[10] <= eth_ocm:igor_mac.av_readdata
av_readdata[11] <= eth_ocm:igor_mac.av_readdata
av_readdata[12] <= eth_ocm:igor_mac.av_readdata
av_readdata[13] <= eth_ocm:igor_mac.av_readdata
av_readdata[14] <= eth_ocm:igor_mac.av_readdata
av_readdata[15] <= eth_ocm:igor_mac.av_readdata
av_readdata[16] <= eth_ocm:igor_mac.av_readdata
av_readdata[17] <= eth_ocm:igor_mac.av_readdata
av_readdata[18] <= eth_ocm:igor_mac.av_readdata
av_readdata[19] <= eth_ocm:igor_mac.av_readdata
av_readdata[20] <= eth_ocm:igor_mac.av_readdata
av_readdata[21] <= eth_ocm:igor_mac.av_readdata
av_readdata[22] <= eth_ocm:igor_mac.av_readdata
av_readdata[23] <= eth_ocm:igor_mac.av_readdata
av_readdata[24] <= eth_ocm:igor_mac.av_readdata
av_readdata[25] <= eth_ocm:igor_mac.av_readdata
av_readdata[26] <= eth_ocm:igor_mac.av_readdata
av_readdata[27] <= eth_ocm:igor_mac.av_readdata
av_readdata[28] <= eth_ocm:igor_mac.av_readdata
av_readdata[29] <= eth_ocm:igor_mac.av_readdata
av_readdata[30] <= eth_ocm:igor_mac.av_readdata
av_readdata[31] <= eth_ocm:igor_mac.av_readdata
av_waitrequest_n <= eth_ocm:igor_mac.av_waitrequest_n
av_clk => av_clk.IN1
av_reset => av_reset.IN1
av_tx_readdata[0] => av_tx_readdata[0].IN1
av_tx_readdata[1] => av_tx_readdata[1].IN1
av_tx_readdata[2] => av_tx_readdata[2].IN1
av_tx_readdata[3] => av_tx_readdata[3].IN1
av_tx_readdata[4] => av_tx_readdata[4].IN1
av_tx_readdata[5] => av_tx_readdata[5].IN1
av_tx_readdata[6] => av_tx_readdata[6].IN1
av_tx_readdata[7] => av_tx_readdata[7].IN1
av_tx_readdata[8] => av_tx_readdata[8].IN1
av_tx_readdata[9] => av_tx_readdata[9].IN1
av_tx_readdata[10] => av_tx_readdata[10].IN1
av_tx_readdata[11] => av_tx_readdata[11].IN1
av_tx_readdata[12] => av_tx_readdata[12].IN1
av_tx_readdata[13] => av_tx_readdata[13].IN1
av_tx_readdata[14] => av_tx_readdata[14].IN1
av_tx_readdata[15] => av_tx_readdata[15].IN1
av_tx_readdata[16] => av_tx_readdata[16].IN1
av_tx_readdata[17] => av_tx_readdata[17].IN1
av_tx_readdata[18] => av_tx_readdata[18].IN1
av_tx_readdata[19] => av_tx_readdata[19].IN1
av_tx_readdata[20] => av_tx_readdata[20].IN1
av_tx_readdata[21] => av_tx_readdata[21].IN1
av_tx_readdata[22] => av_tx_readdata[22].IN1
av_tx_readdata[23] => av_tx_readdata[23].IN1
av_tx_readdata[24] => av_tx_readdata[24].IN1
av_tx_readdata[25] => av_tx_readdata[25].IN1
av_tx_readdata[26] => av_tx_readdata[26].IN1
av_tx_readdata[27] => av_tx_readdata[27].IN1
av_tx_readdata[28] => av_tx_readdata[28].IN1
av_tx_readdata[29] => av_tx_readdata[29].IN1
av_tx_readdata[30] => av_tx_readdata[30].IN1
av_tx_readdata[31] => av_tx_readdata[31].IN1
av_tx_waitrequest => av_tx_waitrequest.IN1
av_tx_readdatavalid => av_tx_readdatavalid.IN1
av_tx_address[0] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[1] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[2] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[3] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[4] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[5] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[6] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[7] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[8] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[9] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[10] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[11] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[12] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[13] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[14] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[15] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[16] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[17] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[18] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[19] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[20] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[21] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[22] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[23] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[24] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[25] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[26] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[27] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[28] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[29] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[30] <= eth_ocm:igor_mac.av_tx_address
av_tx_address[31] <= eth_ocm:igor_mac.av_tx_address
av_tx_read <= eth_ocm:igor_mac.av_tx_read
av_rx_waitrequest => av_rx_waitrequest.IN1
av_rx_address[0] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[1] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[2] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[3] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[4] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[5] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[6] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[7] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[8] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[9] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[10] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[11] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[12] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[13] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[14] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[15] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[16] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[17] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[18] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[19] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[20] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[21] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[22] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[23] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[24] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[25] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[26] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[27] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[28] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[29] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[30] <= eth_ocm:igor_mac.av_rx_address
av_rx_address[31] <= eth_ocm:igor_mac.av_rx_address
av_rx_write <= eth_ocm:igor_mac.av_rx_write
av_rx_writedata[0] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[1] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[2] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[3] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[4] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[5] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[6] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[7] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[8] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[9] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[10] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[11] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[12] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[13] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[14] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[15] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[16] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[17] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[18] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[19] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[20] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[21] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[22] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[23] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[24] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[25] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[26] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[27] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[28] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[29] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[30] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_writedata[31] <= eth_ocm:igor_mac.av_rx_writedata
av_rx_byteenable[0] <= eth_ocm:igor_mac.av_rx_byteenable
av_rx_byteenable[1] <= eth_ocm:igor_mac.av_rx_byteenable
av_rx_byteenable[2] <= eth_ocm:igor_mac.av_rx_byteenable
av_rx_byteenable[3] <= eth_ocm:igor_mac.av_rx_byteenable
mtx_clk_pad_i => mtx_clk_pad_i.IN1
mtxd_pad_o[0] <= eth_ocm:igor_mac.mtxd_pad_o
mtxd_pad_o[1] <= eth_ocm:igor_mac.mtxd_pad_o
mtxd_pad_o[2] <= eth_ocm:igor_mac.mtxd_pad_o
mtxd_pad_o[3] <= eth_ocm:igor_mac.mtxd_pad_o
mtxen_pad_o <= eth_ocm:igor_mac.mtxen_pad_o
mtxerr_pad_o <= eth_ocm:igor_mac.mtxerr_pad_o
mrx_clk_pad_i => mrx_clk_pad_i.IN1
mrxd_pad_i[0] => mrxd_pad_i[0].IN1
mrxd_pad_i[1] => mrxd_pad_i[1].IN1
mrxd_pad_i[2] => mrxd_pad_i[2].IN1
mrxd_pad_i[3] => mrxd_pad_i[3].IN1
mrxdv_pad_i => mrxdv_pad_i.IN1
mrxerr_pad_i => mrxerr_pad_i.IN1
mcoll_pad_i => mcoll_pad_i.IN1
mcrs_pad_i => mcrs_pad_i.IN1
mdc_pad_o <= eth_ocm:igor_mac.mdc_pad_o
md_pad_i => md_pad_i.IN1
md_pad_o <= eth_ocm:igor_mac.md_pad_o
md_padoe_o <= eth_ocm:igor_mac.md_padoe_o
av_irq <= eth_ocm:igor_mac.av_irq


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac
av_clk => av_clk.IN3
av_reset => av_reset.IN8
av_address[0] => av_address[0].IN2
av_address[1] => av_address[1].IN2
av_address[2] => av_address[2].IN2
av_address[3] => av_address[3].IN2
av_address[4] => av_address[4].IN2
av_address[5] => av_address[5].IN2
av_address[6] => av_address[6].IN2
av_address[7] => av_address[7].IN2
av_address[8] => BDCs.IN1
av_address[8] => RegCs.IN1
av_address[9] => CsMiss.IN1
av_address[9] => RegCs.IN1
av_address[9] => BDCs.IN1
av_chipselect => av_cs.IN1
av_write => av_cs.IN0
av_write => comb.IN0
av_write => comb.IN0
av_read => av_cs.IN1
av_read => comb.IN0
av_read => comb.IN1
av_writedata[0] => av_writedata[0].IN2
av_writedata[1] => av_writedata[1].IN2
av_writedata[2] => av_writedata[2].IN2
av_writedata[3] => av_writedata[3].IN2
av_writedata[4] => av_writedata[4].IN2
av_writedata[5] => av_writedata[5].IN2
av_writedata[6] => av_writedata[6].IN2
av_writedata[7] => av_writedata[7].IN2
av_writedata[8] => av_writedata[8].IN2
av_writedata[9] => av_writedata[9].IN2
av_writedata[10] => av_writedata[10].IN2
av_writedata[11] => av_writedata[11].IN2
av_writedata[12] => av_writedata[12].IN2
av_writedata[13] => av_writedata[13].IN2
av_writedata[14] => av_writedata[14].IN2
av_writedata[15] => av_writedata[15].IN2
av_writedata[16] => av_writedata[16].IN2
av_writedata[17] => av_writedata[17].IN2
av_writedata[18] => av_writedata[18].IN2
av_writedata[19] => av_writedata[19].IN2
av_writedata[20] => av_writedata[20].IN2
av_writedata[21] => av_writedata[21].IN2
av_writedata[22] => av_writedata[22].IN2
av_writedata[23] => av_writedata[23].IN2
av_writedata[24] => av_writedata[24].IN2
av_writedata[25] => av_writedata[25].IN2
av_writedata[26] => av_writedata[26].IN2
av_writedata[27] => av_writedata[27].IN2
av_writedata[28] => av_writedata[28].IN2
av_writedata[29] => av_writedata[29].IN2
av_writedata[30] => av_writedata[30].IN2
av_writedata[31] => av_writedata[31].IN2
av_readdata[0] <= temp_av_readdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= temp_av_readdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= temp_av_readdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= temp_av_readdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= temp_av_readdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= temp_av_readdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= temp_av_readdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= temp_av_readdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= temp_av_readdata_reg[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= temp_av_readdata_reg[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= temp_av_readdata_reg[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= temp_av_readdata_reg[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= temp_av_readdata_reg[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= temp_av_readdata_reg[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= temp_av_readdata_reg[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= temp_av_readdata_reg[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= temp_av_readdata_reg[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= temp_av_readdata_reg[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= temp_av_readdata_reg[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= temp_av_readdata_reg[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= temp_av_readdata_reg[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= temp_av_readdata_reg[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= temp_av_readdata_reg[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= temp_av_readdata_reg[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= temp_av_readdata_reg[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= temp_av_readdata_reg[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= temp_av_readdata_reg[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= temp_av_readdata_reg[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= temp_av_readdata_reg[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= temp_av_readdata_reg[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= temp_av_readdata_reg[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= temp_av_readdata_reg[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest_n <= temp_av_waitrequest_n_reg.DB_MAX_OUTPUT_PORT_TYPE
av_tx_readdata[0] => av_tx_readdata[0].IN1
av_tx_readdata[1] => av_tx_readdata[1].IN1
av_tx_readdata[2] => av_tx_readdata[2].IN1
av_tx_readdata[3] => av_tx_readdata[3].IN1
av_tx_readdata[4] => av_tx_readdata[4].IN1
av_tx_readdata[5] => av_tx_readdata[5].IN1
av_tx_readdata[6] => av_tx_readdata[6].IN1
av_tx_readdata[7] => av_tx_readdata[7].IN1
av_tx_readdata[8] => av_tx_readdata[8].IN1
av_tx_readdata[9] => av_tx_readdata[9].IN1
av_tx_readdata[10] => av_tx_readdata[10].IN1
av_tx_readdata[11] => av_tx_readdata[11].IN1
av_tx_readdata[12] => av_tx_readdata[12].IN1
av_tx_readdata[13] => av_tx_readdata[13].IN1
av_tx_readdata[14] => av_tx_readdata[14].IN1
av_tx_readdata[15] => av_tx_readdata[15].IN1
av_tx_readdata[16] => av_tx_readdata[16].IN1
av_tx_readdata[17] => av_tx_readdata[17].IN1
av_tx_readdata[18] => av_tx_readdata[18].IN1
av_tx_readdata[19] => av_tx_readdata[19].IN1
av_tx_readdata[20] => av_tx_readdata[20].IN1
av_tx_readdata[21] => av_tx_readdata[21].IN1
av_tx_readdata[22] => av_tx_readdata[22].IN1
av_tx_readdata[23] => av_tx_readdata[23].IN1
av_tx_readdata[24] => av_tx_readdata[24].IN1
av_tx_readdata[25] => av_tx_readdata[25].IN1
av_tx_readdata[26] => av_tx_readdata[26].IN1
av_tx_readdata[27] => av_tx_readdata[27].IN1
av_tx_readdata[28] => av_tx_readdata[28].IN1
av_tx_readdata[29] => av_tx_readdata[29].IN1
av_tx_readdata[30] => av_tx_readdata[30].IN1
av_tx_readdata[31] => av_tx_readdata[31].IN1
av_tx_waitrequest => av_tx_waitrequest.IN1
av_tx_readdatavalid => av_tx_readdatavalid.IN1
av_tx_address[0] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[1] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[2] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[3] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[4] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[5] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[6] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[7] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[8] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[9] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[10] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[11] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[12] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[13] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[14] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[15] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[16] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[17] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[18] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[19] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[20] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[21] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[22] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[23] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[24] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[25] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[26] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[27] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[28] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[29] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[30] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_address[31] <= eth_avalon:eth_avalon_inst.av_tx_address
av_tx_read <= eth_avalon:eth_avalon_inst.av_tx_read
av_rx_waitrequest => av_rx_waitrequest.IN1
av_rx_address[0] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[1] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[2] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[3] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[4] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[5] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[6] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[7] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[8] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[9] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[10] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[11] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[12] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[13] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[14] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[15] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[16] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[17] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[18] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[19] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[20] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[21] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[22] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[23] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[24] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[25] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[26] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[27] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[28] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[29] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[30] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_address[31] <= eth_avalon:eth_avalon_inst.av_rx_address
av_rx_write <= eth_avalon:eth_avalon_inst.av_rx_write
av_rx_writedata[0] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[1] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[2] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[3] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[4] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[5] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[6] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[7] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[8] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[9] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[10] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[11] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[12] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[13] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[14] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[15] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[16] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[17] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[18] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[19] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[20] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[21] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[22] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[23] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[24] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[25] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[26] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[27] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[28] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[29] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[30] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_writedata[31] <= eth_avalon:eth_avalon_inst.av_rx_writedata
av_rx_byteenable[0] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
av_rx_byteenable[1] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
av_rx_byteenable[2] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
av_rx_byteenable[3] <= eth_avalon:eth_avalon_inst.av_rx_byteenable
mtx_clk_pad_i => mtx_clk_pad_i.IN5
mtxd_pad_o[0] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[1] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[2] <= eth_txethmac:txethmac1.MTxD
mtxd_pad_o[3] <= eth_txethmac:txethmac1.MTxD
mtxen_pad_o <= eth_txethmac:txethmac1.MTxEn
mtxerr_pad_o <= eth_txethmac:txethmac1.MTxErr
mrx_clk_pad_i => mrx_clk_pad_i.IN5
mrxd_pad_i[0] => MRxD_Lb.DATAA
mrxd_pad_i[1] => MRxD_Lb.DATAA
mrxd_pad_i[2] => MRxD_Lb.DATAA
mrxd_pad_i[3] => MRxD_Lb.DATAA
mrxdv_pad_i => MRxDV_Lb.IN1
mrxdv_pad_i => RxEnSync.ENA
mrxerr_pad_i => MRxErr_Lb.IN1
mcoll_pad_i => mcoll_pad_i.IN1
mcrs_pad_i => CarrierSense_Tx1.DATAIN
mdc_pad_o <= eth_miim:miim1.Mdc
md_pad_i => md_pad_i.IN1
md_pad_o <= eth_miim:miim1.Mdo
md_padoe_o <= eth_miim:miim1.MdoEn
av_irq <= eth_registers:ethreg1.int_o


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1
Clk => Clk.IN3
Reset => Reset.IN3
Divider[0] => Divider[0].IN1
Divider[1] => Divider[1].IN1
Divider[2] => Divider[2].IN1
Divider[3] => Divider[3].IN1
Divider[4] => Divider[4].IN1
Divider[5] => Divider[5].IN1
Divider[6] => Divider[6].IN1
Divider[7] => Divider[7].IN1
NoPre => NoPre.IN1
CtrlData[0] => CtrlData[0].IN1
CtrlData[1] => CtrlData[1].IN1
CtrlData[2] => CtrlData[2].IN1
CtrlData[3] => CtrlData[3].IN1
CtrlData[4] => CtrlData[4].IN1
CtrlData[5] => CtrlData[5].IN1
CtrlData[6] => CtrlData[6].IN1
CtrlData[7] => CtrlData[7].IN1
CtrlData[8] => CtrlData[8].IN1
CtrlData[9] => CtrlData[9].IN1
CtrlData[10] => CtrlData[10].IN1
CtrlData[11] => CtrlData[11].IN1
CtrlData[12] => CtrlData[12].IN1
CtrlData[13] => CtrlData[13].IN1
CtrlData[14] => CtrlData[14].IN1
CtrlData[15] => CtrlData[15].IN1
Rgad[0] => Rgad[0].IN1
Rgad[1] => Rgad[1].IN1
Rgad[2] => Rgad[2].IN1
Rgad[3] => Rgad[3].IN1
Rgad[4] => Rgad[4].IN1
Fiad[0] => Fiad[0].IN1
Fiad[1] => Fiad[1].IN1
Fiad[2] => Fiad[2].IN1
Fiad[3] => Fiad[3].IN1
Fiad[4] => Fiad[4].IN1
WCtrlData => Busy.IN1
WCtrlData => WCtrlData_q1.DATAIN
RStat => Busy.IN1
RStat => RStat_q1.DATAIN
ScanStat => ScanStat_q1.DATAIN
Mdi => Mdi.IN1
Mdo <= eth_outputcontrol:outctrl.Mdo
MdoEn <= eth_outputcontrol:outctrl.MdoEn
Mdc <= eth_clockgen:clkgen.Mdc
Busy <= Busy.DB_MAX_OUTPUT_PORT_TYPE
Prsd[0] <= eth_shiftreg:shftrg.Prsd
Prsd[1] <= eth_shiftreg:shftrg.Prsd
Prsd[2] <= eth_shiftreg:shftrg.Prsd
Prsd[3] <= eth_shiftreg:shftrg.Prsd
Prsd[4] <= eth_shiftreg:shftrg.Prsd
Prsd[5] <= eth_shiftreg:shftrg.Prsd
Prsd[6] <= eth_shiftreg:shftrg.Prsd
Prsd[7] <= eth_shiftreg:shftrg.Prsd
Prsd[8] <= eth_shiftreg:shftrg.Prsd
Prsd[9] <= eth_shiftreg:shftrg.Prsd
Prsd[10] <= eth_shiftreg:shftrg.Prsd
Prsd[11] <= eth_shiftreg:shftrg.Prsd
Prsd[12] <= eth_shiftreg:shftrg.Prsd
Prsd[13] <= eth_shiftreg:shftrg.Prsd
Prsd[14] <= eth_shiftreg:shftrg.Prsd
Prsd[15] <= eth_shiftreg:shftrg.Prsd
LinkFail <= eth_shiftreg:shftrg.LinkFail
Nvalid <= Nvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
WCtrlDataStart <= WCtrlDataStart~reg0.DB_MAX_OUTPUT_PORT_TYPE
RStatStart <= RStatStart~reg0.DB_MAX_OUTPUT_PORT_TYPE
UpdateMIIRX_DATAReg <= UpdateMIIRX_DATAReg~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_clockgen:clkgen
Clk => Mdc~reg0.CLK
Clk => Counter[0].CLK
Clk => Counter[1].CLK
Clk => Counter[2].CLK
Clk => Counter[3].CLK
Clk => Counter[4].CLK
Clk => Counter[5].CLK
Clk => Counter[6].CLK
Clk => Counter[7].CLK
Reset => Mdc~reg0.ACLR
Reset => Counter[0].PRESET
Reset => Counter[1].ACLR
Reset => Counter[2].ACLR
Reset => Counter[3].ACLR
Reset => Counter[4].ACLR
Reset => Counter[5].ACLR
Reset => Counter[6].ACLR
Reset => Counter[7].ACLR
Divider[0] => LessThan0.IN16
Divider[1] => LessThan0.IN15
Divider[1] => TempDivider[1].DATAA
Divider[2] => LessThan0.IN14
Divider[2] => TempDivider[2].DATAA
Divider[3] => LessThan0.IN13
Divider[3] => TempDivider[3].DATAA
Divider[4] => LessThan0.IN12
Divider[4] => TempDivider[4].DATAA
Divider[5] => LessThan0.IN11
Divider[5] => TempDivider[5].DATAA
Divider[6] => LessThan0.IN10
Divider[6] => TempDivider[6].DATAA
Divider[7] => LessThan0.IN9
Divider[7] => TempDivider[7].DATAA
MdcEn <= MdcEn.DB_MAX_OUTPUT_PORT_TYPE
MdcEn_n <= MdcEn_n.DB_MAX_OUTPUT_PORT_TYPE
Mdc <= Mdc~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_shiftreg:shftrg
Clk => LinkFail~reg0.CLK
Clk => Prsd[0]~reg0.CLK
Clk => Prsd[1]~reg0.CLK
Clk => Prsd[2]~reg0.CLK
Clk => Prsd[3]~reg0.CLK
Clk => Prsd[4]~reg0.CLK
Clk => Prsd[5]~reg0.CLK
Clk => Prsd[6]~reg0.CLK
Clk => Prsd[7]~reg0.CLK
Clk => Prsd[8]~reg0.CLK
Clk => Prsd[9]~reg0.CLK
Clk => Prsd[10]~reg0.CLK
Clk => Prsd[11]~reg0.CLK
Clk => Prsd[12]~reg0.CLK
Clk => Prsd[13]~reg0.CLK
Clk => Prsd[14]~reg0.CLK
Clk => Prsd[15]~reg0.CLK
Clk => ShiftReg[0].CLK
Clk => ShiftReg[1].CLK
Clk => ShiftReg[2].CLK
Clk => ShiftReg[3].CLK
Clk => ShiftReg[4].CLK
Clk => ShiftReg[5].CLK
Clk => ShiftReg[6].CLK
Clk => ShiftReg[7].CLK
Reset => LinkFail~reg0.ACLR
Reset => Prsd[0]~reg0.ACLR
Reset => Prsd[1]~reg0.ACLR
Reset => Prsd[2]~reg0.ACLR
Reset => Prsd[3]~reg0.ACLR
Reset => Prsd[4]~reg0.ACLR
Reset => Prsd[5]~reg0.ACLR
Reset => Prsd[6]~reg0.ACLR
Reset => Prsd[7]~reg0.ACLR
Reset => Prsd[8]~reg0.ACLR
Reset => Prsd[9]~reg0.ACLR
Reset => Prsd[10]~reg0.ACLR
Reset => Prsd[11]~reg0.ACLR
Reset => Prsd[12]~reg0.ACLR
Reset => Prsd[13]~reg0.ACLR
Reset => Prsd[14]~reg0.ACLR
Reset => Prsd[15]~reg0.ACLR
Reset => ShiftReg[0].ACLR
Reset => ShiftReg[1].ACLR
Reset => ShiftReg[2].ACLR
Reset => ShiftReg[3].ACLR
Reset => ShiftReg[4].ACLR
Reset => ShiftReg[5].ACLR
Reset => ShiftReg[6].ACLR
Reset => ShiftReg[7].ACLR
MdcEn_n => LinkFail~reg0.ENA
MdcEn_n => ShiftReg[7].ENA
MdcEn_n => ShiftReg[6].ENA
MdcEn_n => ShiftReg[5].ENA
MdcEn_n => ShiftReg[4].ENA
MdcEn_n => ShiftReg[3].ENA
MdcEn_n => ShiftReg[2].ENA
MdcEn_n => ShiftReg[1].ENA
MdcEn_n => ShiftReg[0].ENA
MdcEn_n => Prsd[15]~reg0.ENA
MdcEn_n => Prsd[14]~reg0.ENA
MdcEn_n => Prsd[13]~reg0.ENA
MdcEn_n => Prsd[12]~reg0.ENA
MdcEn_n => Prsd[11]~reg0.ENA
MdcEn_n => Prsd[10]~reg0.ENA
MdcEn_n => Prsd[9]~reg0.ENA
MdcEn_n => Prsd[8]~reg0.ENA
MdcEn_n => Prsd[7]~reg0.ENA
MdcEn_n => Prsd[6]~reg0.ENA
MdcEn_n => Prsd[5]~reg0.ENA
MdcEn_n => Prsd[4]~reg0.ENA
MdcEn_n => Prsd[3]~reg0.ENA
MdcEn_n => Prsd[2]~reg0.ENA
MdcEn_n => Prsd[1]~reg0.ENA
MdcEn_n => Prsd[0]~reg0.ENA
Mdi => Prsd.DATAB
Mdi => Prsd.DATAB
Mdi => ShiftReg.DATAA
Fiad[0] => Selector0.IN1
Fiad[1] => Selector7.IN1
Fiad[2] => Selector6.IN1
Fiad[3] => Selector5.IN0
Fiad[4] => Selector4.IN0
Rgad[0] => Selector5.IN1
Rgad[0] => Equal0.IN0
Rgad[1] => Selector4.IN1
Rgad[1] => Equal0.IN4
Rgad[2] => Selector3.IN0
Rgad[2] => Equal0.IN3
Rgad[3] => Selector2.IN1
Rgad[3] => Equal0.IN2
Rgad[4] => Selector1.IN1
Rgad[4] => Equal0.IN1
CtrlData[0] => Selector7.IN3
CtrlData[1] => Selector6.IN3
CtrlData[2] => Selector5.IN3
CtrlData[3] => Selector4.IN3
CtrlData[4] => Selector3.IN2
CtrlData[5] => Selector2.IN3
CtrlData[6] => Selector1.IN3
CtrlData[7] => Selector0.IN3
CtrlData[8] => Selector7.IN2
CtrlData[9] => Selector6.IN2
CtrlData[10] => Selector5.IN2
CtrlData[11] => Selector4.IN2
CtrlData[12] => Selector3.IN1
CtrlData[13] => Selector2.IN2
CtrlData[14] => Selector1.IN2
CtrlData[15] => Selector0.IN2
WriteOp => Selector3.IN3
WriteOp => Selector2.IN0
ByteSelect[0] => WideOr0.IN0
ByteSelect[0] => Selector0.IN7
ByteSelect[0] => Selector1.IN7
ByteSelect[0] => Selector2.IN7
ByteSelect[0] => Selector3.IN7
ByteSelect[0] => Selector4.IN7
ByteSelect[0] => Selector5.IN7
ByteSelect[0] => Selector6.IN7
ByteSelect[0] => Selector7.IN7
ByteSelect[1] => WideOr0.IN1
ByteSelect[1] => Selector0.IN6
ByteSelect[1] => Selector1.IN6
ByteSelect[1] => Selector2.IN6
ByteSelect[1] => Selector3.IN6
ByteSelect[1] => Selector4.IN6
ByteSelect[1] => Selector5.IN6
ByteSelect[1] => Selector6.IN6
ByteSelect[1] => Selector7.IN6
ByteSelect[2] => WideOr0.IN2
ByteSelect[2] => Selector0.IN5
ByteSelect[2] => Selector1.IN5
ByteSelect[2] => Selector2.IN5
ByteSelect[2] => Selector3.IN5
ByteSelect[2] => Selector4.IN5
ByteSelect[2] => Selector5.IN5
ByteSelect[2] => Selector6.IN5
ByteSelect[2] => Selector7.IN5
ByteSelect[3] => WideOr0.IN3
ByteSelect[3] => Selector0.IN4
ByteSelect[3] => Selector1.IN4
ByteSelect[3] => Selector2.IN4
ByteSelect[3] => Selector3.IN4
ByteSelect[3] => Selector4.IN4
ByteSelect[3] => Selector5.IN4
ByteSelect[3] => Selector6.IN4
ByteSelect[3] => Selector7.IN4
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => Prsd.OUTPUTSELECT
LatchByte[0] => LinkFail.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
LatchByte[1] => Prsd.OUTPUTSELECT
ShiftedBit <= ShiftReg[7].DB_MAX_OUTPUT_PORT_TYPE
Prsd[0] <= Prsd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[1] <= Prsd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[2] <= Prsd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[3] <= Prsd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[4] <= Prsd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[5] <= Prsd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[6] <= Prsd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[7] <= Prsd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[8] <= Prsd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[9] <= Prsd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[10] <= Prsd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[11] <= Prsd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[12] <= Prsd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[13] <= Prsd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[14] <= Prsd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Prsd[15] <= Prsd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LinkFail <= LinkFail~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_miim:miim1|eth_outputcontrol:outctrl
Clk => Mdo~reg0.CLK
Clk => Mdo_d.CLK
Clk => Mdo_2d.CLK
Clk => MdoEn~reg0.CLK
Clk => MdoEn_d.CLK
Clk => MdoEn_2d.CLK
Reset => Mdo~reg0.ACLR
Reset => Mdo_d.ACLR
Reset => Mdo_2d.ACLR
Reset => MdoEn~reg0.ACLR
Reset => MdoEn_d.ACLR
Reset => MdoEn_2d.ACLR
InProgress => SerialEn.IN0
InProgress => SerialEn.IN0
InProgress => MdoEn_2d.IN1
ShiftedBit => Mdo_d.IN1
BitCounter[0] => LessThan0.IN14
BitCounter[0] => LessThan1.IN14
BitCounter[0] => LessThan2.IN14
BitCounter[0] => Equal0.IN31
BitCounter[1] => LessThan0.IN13
BitCounter[1] => LessThan1.IN13
BitCounter[1] => LessThan2.IN13
BitCounter[1] => Equal0.IN30
BitCounter[2] => LessThan0.IN12
BitCounter[2] => LessThan1.IN12
BitCounter[2] => LessThan2.IN12
BitCounter[2] => Equal0.IN29
BitCounter[3] => LessThan0.IN11
BitCounter[3] => LessThan1.IN11
BitCounter[3] => LessThan2.IN11
BitCounter[3] => Equal0.IN28
BitCounter[4] => LessThan0.IN10
BitCounter[4] => LessThan1.IN10
BitCounter[4] => LessThan2.IN10
BitCounter[4] => Equal0.IN27
BitCounter[5] => LessThan0.IN9
BitCounter[5] => LessThan1.IN9
BitCounter[5] => LessThan2.IN9
BitCounter[5] => Equal0.IN26
BitCounter[6] => LessThan0.IN8
BitCounter[6] => LessThan1.IN8
BitCounter[6] => LessThan2.IN8
BitCounter[6] => Equal0.IN25
WriteOp => SerialEn.IN1
WriteOp => SerialEn.IN1
NoPre => SerialEn.IN1
MdcEn_n => MdoEn_2d.ENA
MdcEn_n => MdoEn_d.ENA
MdcEn_n => MdoEn~reg0.ENA
MdcEn_n => Mdo_2d.ENA
MdcEn_n => Mdo_d.ENA
MdcEn_n => Mdo~reg0.ENA
Mdo <= Mdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
MdoEn <= MdoEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1
DataIn[0] => DataIn[0].IN18
DataIn[1] => DataIn[1].IN18
DataIn[2] => DataIn[2].IN18
DataIn[3] => DataIn[3].IN16
DataIn[4] => DataIn[4].IN16
DataIn[5] => DataIn[5].IN15
DataIn[6] => DataIn[6].IN14
DataIn[7] => DataIn[7].IN10
DataIn[8] => DataIn[8].IN10
DataIn[9] => DataIn[9].IN9
DataIn[10] => DataIn[10].IN9
DataIn[11] => DataIn[11].IN9
DataIn[12] => DataIn[12].IN9
DataIn[13] => DataIn[13].IN8
DataIn[14] => DataIn[14].IN8
DataIn[15] => DataIn[15].IN8
DataIn[16] => DataIn[16].IN7
DataIn[17] => DataIn[17].IN5
DataIn[18] => DataIn[18].IN5
DataIn[19] => DataIn[19].IN5
DataIn[20] => DataIn[20].IN4
DataIn[21] => DataIn[21].IN4
DataIn[22] => DataIn[22].IN4
DataIn[23] => DataIn[23].IN4
DataIn[24] => DataIn[24].IN4
DataIn[25] => DataIn[25].IN4
DataIn[26] => DataIn[26].IN4
DataIn[27] => DataIn[27].IN4
DataIn[28] => DataIn[28].IN4
DataIn[29] => DataIn[29].IN4
DataIn[30] => DataIn[30].IN4
DataIn[31] => DataIn[31].IN4
Address[0] => Decoder0.IN7
Address[0] => Equal0.IN7
Address[0] => Equal1.IN0
Address[0] => Equal2.IN7
Address[0] => Equal3.IN1
Address[0] => Equal4.IN7
Address[0] => Equal5.IN1
Address[0] => Equal6.IN7
Address[0] => Equal7.IN2
Address[0] => Equal8.IN1
Address[0] => Equal9.IN7
Address[0] => Equal10.IN2
Address[0] => Equal11.IN7
Address[0] => Equal12.IN2
Address[0] => Equal13.IN7
Address[0] => Equal14.IN1
Address[0] => Equal15.IN7
Address[0] => Equal16.IN2
Address[0] => Equal17.IN7
Address[0] => Equal18.IN7
Address[1] => Decoder0.IN6
Address[1] => Equal0.IN6
Address[1] => Equal1.IN7
Address[1] => Equal2.IN0
Address[1] => Equal3.IN0
Address[1] => Equal4.IN6
Address[1] => Equal5.IN7
Address[1] => Equal6.IN1
Address[1] => Equal7.IN1
Address[1] => Equal8.IN7
Address[1] => Equal9.IN1
Address[1] => Equal10.IN1
Address[1] => Equal11.IN6
Address[1] => Equal12.IN7
Address[1] => Equal13.IN6
Address[1] => Equal14.IN7
Address[1] => Equal15.IN1
Address[1] => Equal16.IN1
Address[1] => Equal17.IN6
Address[1] => Equal18.IN6
Address[2] => Decoder0.IN5
Address[2] => Equal0.IN5
Address[2] => Equal1.IN6
Address[2] => Equal2.IN6
Address[2] => Equal3.IN7
Address[2] => Equal4.IN0
Address[2] => Equal5.IN0
Address[2] => Equal6.IN0
Address[2] => Equal7.IN0
Address[2] => Equal8.IN6
Address[2] => Equal9.IN6
Address[2] => Equal10.IN7
Address[2] => Equal11.IN1
Address[2] => Equal12.IN1
Address[2] => Equal13.IN5
Address[2] => Equal14.IN6
Address[2] => Equal15.IN6
Address[2] => Equal16.IN7
Address[2] => Equal17.IN1
Address[2] => Equal18.IN5
Address[3] => Decoder0.IN4
Address[3] => Equal0.IN4
Address[3] => Equal1.IN5
Address[3] => Equal2.IN5
Address[3] => Equal3.IN6
Address[3] => Equal4.IN5
Address[3] => Equal5.IN6
Address[3] => Equal6.IN6
Address[3] => Equal7.IN7
Address[3] => Equal8.IN0
Address[3] => Equal9.IN0
Address[3] => Equal10.IN0
Address[3] => Equal11.IN0
Address[3] => Equal12.IN0
Address[3] => Equal13.IN4
Address[3] => Equal14.IN5
Address[3] => Equal15.IN5
Address[3] => Equal16.IN6
Address[3] => Equal17.IN5
Address[3] => Equal18.IN0
Address[4] => Decoder0.IN3
Address[4] => Equal0.IN3
Address[4] => Equal1.IN4
Address[4] => Equal2.IN4
Address[4] => Equal3.IN5
Address[4] => Equal4.IN4
Address[4] => Equal5.IN5
Address[4] => Equal6.IN5
Address[4] => Equal7.IN6
Address[4] => Equal8.IN5
Address[4] => Equal9.IN5
Address[4] => Equal10.IN6
Address[4] => Equal11.IN5
Address[4] => Equal12.IN6
Address[4] => Equal13.IN0
Address[4] => Equal14.IN0
Address[4] => Equal15.IN0
Address[4] => Equal16.IN0
Address[4] => Equal17.IN0
Address[4] => Equal18.IN4
Address[5] => Decoder0.IN2
Address[5] => Equal0.IN2
Address[5] => Equal1.IN3
Address[5] => Equal2.IN3
Address[5] => Equal3.IN4
Address[5] => Equal4.IN3
Address[5] => Equal5.IN4
Address[5] => Equal6.IN4
Address[5] => Equal7.IN5
Address[5] => Equal8.IN4
Address[5] => Equal9.IN4
Address[5] => Equal10.IN5
Address[5] => Equal11.IN4
Address[5] => Equal12.IN5
Address[5] => Equal13.IN3
Address[5] => Equal14.IN4
Address[5] => Equal15.IN4
Address[5] => Equal16.IN5
Address[5] => Equal17.IN4
Address[5] => Equal18.IN3
Address[6] => Decoder0.IN1
Address[6] => Equal0.IN1
Address[6] => Equal1.IN2
Address[6] => Equal2.IN2
Address[6] => Equal3.IN3
Address[6] => Equal4.IN2
Address[6] => Equal5.IN3
Address[6] => Equal6.IN3
Address[6] => Equal7.IN4
Address[6] => Equal8.IN3
Address[6] => Equal9.IN3
Address[6] => Equal10.IN4
Address[6] => Equal11.IN3
Address[6] => Equal12.IN4
Address[6] => Equal13.IN2
Address[6] => Equal14.IN3
Address[6] => Equal15.IN3
Address[6] => Equal16.IN4
Address[6] => Equal17.IN3
Address[6] => Equal18.IN2
Address[7] => Decoder0.IN0
Address[7] => Equal0.IN0
Address[7] => Equal1.IN1
Address[7] => Equal2.IN1
Address[7] => Equal3.IN2
Address[7] => Equal4.IN1
Address[7] => Equal5.IN2
Address[7] => Equal6.IN2
Address[7] => Equal7.IN3
Address[7] => Equal8.IN2
Address[7] => Equal9.IN2
Address[7] => Equal10.IN3
Address[7] => Equal11.IN2
Address[7] => Equal12.IN3
Address[7] => Equal13.IN1
Address[7] => Equal14.IN2
Address[7] => Equal15.IN2
Address[7] => Equal16.IN3
Address[7] => Equal17.IN2
Address[7] => Equal18.IN1
Rw => Write.IN0
Rw => Read.IN0
Cs => Write.IN1
Cs => Read.IN1
Clk => Clk.IN42
Reset => Reset.IN42
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
r_RecSmall <= eth_register:MODER_2.DataOut
r_Pad <= eth_register:MODER_1.DataOut
r_HugEn <= eth_register:MODER_1.DataOut
r_CrcEn <= eth_register:MODER_1.DataOut
r_DlyCrcEn <= eth_register:MODER_1.DataOut
r_FullD <= eth_register:MODER_1.DataOut
r_ExDfrEn <= eth_register:MODER_1.DataOut
r_NoBckof <= eth_register:MODER_1.DataOut
r_LoopBck <= eth_register:MODER_0.DataOut
r_IFG <= eth_register:MODER_0.DataOut
r_Pro <= eth_register:MODER_0.DataOut
r_Iam <= eth_register:MODER_0.DataOut
r_Bro <= eth_register:MODER_0.DataOut
r_NoPre <= eth_register:MODER_0.DataOut
r_TxEn <= r_TxEn.DB_MAX_OUTPUT_PORT_TYPE
r_RxEn <= r_RxEn.DB_MAX_OUTPUT_PORT_TYPE
TxB_IRQ => irq_txb.OUTPUTSELECT
TxE_IRQ => irq_txe.OUTPUTSELECT
RxB_IRQ => irq_rxb.OUTPUTSELECT
RxE_IRQ => irq_rxe.OUTPUTSELECT
Busy_IRQ => irq_busy.OUTPUTSELECT
r_IPGT[0] <= eth_register:IPGT_0.DataOut
r_IPGT[1] <= eth_register:IPGT_0.DataOut
r_IPGT[2] <= eth_register:IPGT_0.DataOut
r_IPGT[3] <= eth_register:IPGT_0.DataOut
r_IPGT[4] <= eth_register:IPGT_0.DataOut
r_IPGT[5] <= eth_register:IPGT_0.DataOut
r_IPGT[6] <= eth_register:IPGT_0.DataOut
r_IPGR1[0] <= eth_register:IPGR1_0.DataOut
r_IPGR1[1] <= eth_register:IPGR1_0.DataOut
r_IPGR1[2] <= eth_register:IPGR1_0.DataOut
r_IPGR1[3] <= eth_register:IPGR1_0.DataOut
r_IPGR1[4] <= eth_register:IPGR1_0.DataOut
r_IPGR1[5] <= eth_register:IPGR1_0.DataOut
r_IPGR1[6] <= eth_register:IPGR1_0.DataOut
r_IPGR2[0] <= eth_register:IPGR2_0.DataOut
r_IPGR2[1] <= eth_register:IPGR2_0.DataOut
r_IPGR2[2] <= eth_register:IPGR2_0.DataOut
r_IPGR2[3] <= eth_register:IPGR2_0.DataOut
r_IPGR2[4] <= eth_register:IPGR2_0.DataOut
r_IPGR2[5] <= eth_register:IPGR2_0.DataOut
r_IPGR2[6] <= eth_register:IPGR2_0.DataOut
r_MinFL[0] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[1] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[2] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[3] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[4] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[5] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[6] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[7] <= eth_register:PACKETLEN_2.DataOut
r_MinFL[8] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[9] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[10] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[11] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[12] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[13] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[14] <= eth_register:PACKETLEN_3.DataOut
r_MinFL[15] <= eth_register:PACKETLEN_3.DataOut
r_MaxFL[0] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[1] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[2] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[3] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[4] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[5] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[6] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[7] <= eth_register:PACKETLEN_0.DataOut
r_MaxFL[8] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[9] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[10] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[11] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[12] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[13] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[14] <= eth_register:PACKETLEN_1.DataOut
r_MaxFL[15] <= eth_register:PACKETLEN_1.DataOut
r_MaxRet[0] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[1] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[2] <= eth_register:COLLCONF_2.DataOut
r_MaxRet[3] <= eth_register:COLLCONF_2.DataOut
r_CollValid[0] <= eth_register:COLLCONF_0.DataOut
r_CollValid[1] <= eth_register:COLLCONF_0.DataOut
r_CollValid[2] <= eth_register:COLLCONF_0.DataOut
r_CollValid[3] <= eth_register:COLLCONF_0.DataOut
r_CollValid[4] <= eth_register:COLLCONF_0.DataOut
r_CollValid[5] <= eth_register:COLLCONF_0.DataOut
r_TxFlow <= eth_register:CTRLMODER_0.DataOut
r_RxFlow <= eth_register:CTRLMODER_0.DataOut
r_PassAll <= eth_register:CTRLMODER_0.DataOut
r_MiiNoPre <= eth_register:MIIMODER_1.DataOut
r_ClkDiv[0] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[1] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[2] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[3] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[4] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[5] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[6] <= eth_register:MIIMODER_0.DataOut
r_ClkDiv[7] <= eth_register:MIIMODER_0.DataOut
r_WCtrlData <= eth_register:MIICOMMAND2.DataOut
r_RStat <= eth_register:MIICOMMAND1.DataOut
r_ScanStat <= eth_register:MIICOMMAND0.DataOut
r_RGAD[0] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[1] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[2] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[3] <= eth_register:MIIADDRESS_1.DataOut
r_RGAD[4] <= eth_register:MIIADDRESS_1.DataOut
r_FIAD[0] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[1] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[2] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[3] <= eth_register:MIIADDRESS_0.DataOut
r_FIAD[4] <= eth_register:MIIADDRESS_0.DataOut
r_CtrlData[0] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[1] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[2] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[3] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[4] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[5] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[6] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[7] <= eth_register:MIITX_DATA_0.DataOut
r_CtrlData[8] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[9] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[10] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[11] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[12] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[13] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[14] <= eth_register:MIITX_DATA_1.DataOut
r_CtrlData[15] <= eth_register:MIITX_DATA_1.DataOut
NValid_stat => Selector29.IN37
Busy_stat => Selector30.IN37
LinkFail => Selector31.IN37
r_MAC[0] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[1] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[2] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[3] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[4] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[5] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[6] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[7] <= eth_register:MAC_ADDR0_0.DataOut
r_MAC[8] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[9] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[10] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[11] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[12] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[13] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[14] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[15] <= eth_register:MAC_ADDR0_1.DataOut
r_MAC[16] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[17] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[18] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[19] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[20] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[21] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[22] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[23] <= eth_register:MAC_ADDR0_2.DataOut
r_MAC[24] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[25] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[26] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[27] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[28] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[29] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[30] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[31] <= eth_register:MAC_ADDR0_3.DataOut
r_MAC[32] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[33] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[34] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[35] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[36] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[37] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[38] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[39] <= eth_register:MAC_ADDR1_0.DataOut
r_MAC[40] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[41] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[42] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[43] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[44] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[45] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[46] <= eth_register:MAC_ADDR1_1.DataOut
r_MAC[47] <= eth_register:MAC_ADDR1_1.DataOut
WCtrlDataStart => WCtrlDataStart.IN1
RStatStart => RStatStart.IN1
UpdateMIIRX_DATAReg => MIIRX_DATA_Wr.IN1
Prsd[0] => Prsd[0].IN1
Prsd[1] => Prsd[1].IN1
Prsd[2] => Prsd[2].IN1
Prsd[3] => Prsd[3].IN1
Prsd[4] => Prsd[4].IN1
Prsd[5] => Prsd[5].IN1
Prsd[6] => Prsd[6].IN1
Prsd[7] => Prsd[7].IN1
Prsd[8] => Prsd[8].IN1
Prsd[9] => Prsd[9].IN1
Prsd[10] => Prsd[10].IN1
Prsd[11] => Prsd[11].IN1
Prsd[12] => Prsd[12].IN1
Prsd[13] => Prsd[13].IN1
Prsd[14] => Prsd[14].IN1
Prsd[15] => Prsd[15].IN1
r_TxBDNum[0] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[1] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[2] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[3] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[4] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[5] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[6] <= eth_register:TX_BD_NUM_0.DataOut
r_TxBDNum[7] <= eth_register:TX_BD_NUM_0.DataOut
int_o <= int_o.DB_MAX_OUTPUT_PORT_TYPE
r_HASH0[0] <= eth_register:RXHASH0_0.DataOut
r_HASH0[1] <= eth_register:RXHASH0_0.DataOut
r_HASH0[2] <= eth_register:RXHASH0_0.DataOut
r_HASH0[3] <= eth_register:RXHASH0_0.DataOut
r_HASH0[4] <= eth_register:RXHASH0_0.DataOut
r_HASH0[5] <= eth_register:RXHASH0_0.DataOut
r_HASH0[6] <= eth_register:RXHASH0_0.DataOut
r_HASH0[7] <= eth_register:RXHASH0_0.DataOut
r_HASH0[8] <= eth_register:RXHASH0_1.DataOut
r_HASH0[9] <= eth_register:RXHASH0_1.DataOut
r_HASH0[10] <= eth_register:RXHASH0_1.DataOut
r_HASH0[11] <= eth_register:RXHASH0_1.DataOut
r_HASH0[12] <= eth_register:RXHASH0_1.DataOut
r_HASH0[13] <= eth_register:RXHASH0_1.DataOut
r_HASH0[14] <= eth_register:RXHASH0_1.DataOut
r_HASH0[15] <= eth_register:RXHASH0_1.DataOut
r_HASH0[16] <= eth_register:RXHASH0_2.DataOut
r_HASH0[17] <= eth_register:RXHASH0_2.DataOut
r_HASH0[18] <= eth_register:RXHASH0_2.DataOut
r_HASH0[19] <= eth_register:RXHASH0_2.DataOut
r_HASH0[20] <= eth_register:RXHASH0_2.DataOut
r_HASH0[21] <= eth_register:RXHASH0_2.DataOut
r_HASH0[22] <= eth_register:RXHASH0_2.DataOut
r_HASH0[23] <= eth_register:RXHASH0_2.DataOut
r_HASH0[24] <= eth_register:RXHASH0_3.DataOut
r_HASH0[25] <= eth_register:RXHASH0_3.DataOut
r_HASH0[26] <= eth_register:RXHASH0_3.DataOut
r_HASH0[27] <= eth_register:RXHASH0_3.DataOut
r_HASH0[28] <= eth_register:RXHASH0_3.DataOut
r_HASH0[29] <= eth_register:RXHASH0_3.DataOut
r_HASH0[30] <= eth_register:RXHASH0_3.DataOut
r_HASH0[31] <= eth_register:RXHASH0_3.DataOut
r_HASH1[0] <= eth_register:RXHASH1_0.DataOut
r_HASH1[1] <= eth_register:RXHASH1_0.DataOut
r_HASH1[2] <= eth_register:RXHASH1_0.DataOut
r_HASH1[3] <= eth_register:RXHASH1_0.DataOut
r_HASH1[4] <= eth_register:RXHASH1_0.DataOut
r_HASH1[5] <= eth_register:RXHASH1_0.DataOut
r_HASH1[6] <= eth_register:RXHASH1_0.DataOut
r_HASH1[7] <= eth_register:RXHASH1_0.DataOut
r_HASH1[8] <= eth_register:RXHASH1_1.DataOut
r_HASH1[9] <= eth_register:RXHASH1_1.DataOut
r_HASH1[10] <= eth_register:RXHASH1_1.DataOut
r_HASH1[11] <= eth_register:RXHASH1_1.DataOut
r_HASH1[12] <= eth_register:RXHASH1_1.DataOut
r_HASH1[13] <= eth_register:RXHASH1_1.DataOut
r_HASH1[14] <= eth_register:RXHASH1_1.DataOut
r_HASH1[15] <= eth_register:RXHASH1_1.DataOut
r_HASH1[16] <= eth_register:RXHASH1_2.DataOut
r_HASH1[17] <= eth_register:RXHASH1_2.DataOut
r_HASH1[18] <= eth_register:RXHASH1_2.DataOut
r_HASH1[19] <= eth_register:RXHASH1_2.DataOut
r_HASH1[20] <= eth_register:RXHASH1_2.DataOut
r_HASH1[21] <= eth_register:RXHASH1_2.DataOut
r_HASH1[22] <= eth_register:RXHASH1_2.DataOut
r_HASH1[23] <= eth_register:RXHASH1_2.DataOut
r_HASH1[24] <= eth_register:RXHASH1_3.DataOut
r_HASH1[25] <= eth_register:RXHASH1_3.DataOut
r_HASH1[26] <= eth_register:RXHASH1_3.DataOut
r_HASH1[27] <= eth_register:RXHASH1_3.DataOut
r_HASH1[28] <= eth_register:RXHASH1_3.DataOut
r_HASH1[29] <= eth_register:RXHASH1_3.DataOut
r_HASH1[30] <= eth_register:RXHASH1_3.DataOut
r_HASH1[31] <= eth_register:RXHASH1_3.DataOut
r_TxPauseTV[0] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[1] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[2] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[3] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[4] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[5] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[6] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[7] <= eth_register:TXCTRL_0.DataOut
r_TxPauseTV[8] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[9] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[10] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[11] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[12] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[13] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[14] <= eth_register:TXCTRL_1.DataOut
r_TxPauseTV[15] <= eth_register:TXCTRL_1.DataOut
r_TxPauseRq <= eth_register:TXCTRL_2.DataOut
RstTxPauseRq => RstTxPauseRq.IN1
TxCtrlEndFrm => always1.IN0
StartTxDone => always1.IN1
TxClk => ResetTxCIrq_sync2.CLK
TxClk => SetTxCIrq_txclk.CLK
RxClk => ResetRxCIrq_sync3.CLK
RxClk => ResetRxCIrq_sync2.CLK
RxClk => ResetRxCIrq_sync1.CLK
RxClk => SetRxCIrq_rxclk.CLK
SetPauseTimer => always8.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.PRESET
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.PRESET
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MODER_2
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:INT_MASK_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGT_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR1_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:IPGR2_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:PACKETLEN_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Reset => DataOut[0]~reg0.PRESET
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
Reset => DataOut[4]~reg0.PRESET
Reset => DataOut[5]~reg0.PRESET
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:COLLCONF_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Reset => DataOut[0]~reg0.PRESET
Reset => DataOut[1]~reg0.PRESET
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.PRESET
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:CTRLMODER_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.PRESET
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.PRESET
Reset => DataOut[6]~reg0.PRESET
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIMODER_1
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND0
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND1
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIICOMMAND2
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIADDRESS_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIITX_DATA_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MIIRX_DATA
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataIn[8] => DataOut.DATAB
DataIn[9] => DataOut.DATAB
DataIn[10] => DataOut.DATAB
DataIn[11] => DataOut.DATAB
DataIn[12] => DataOut.DATAB
DataIn[13] => DataOut.DATAB
DataIn[14] => DataOut.DATAB
DataIn[15] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Clk => DataOut[8]~reg0.CLK
Clk => DataOut[9]~reg0.CLK
Clk => DataOut[10]~reg0.CLK
Clk => DataOut[11]~reg0.CLK
Clk => DataOut[12]~reg0.CLK
Clk => DataOut[13]~reg0.CLK
Clk => DataOut[14]~reg0.CLK
Clk => DataOut[15]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
Reset => DataOut[8]~reg0.ACLR
Reset => DataOut[9]~reg0.ACLR
Reset => DataOut[10]~reg0.ACLR
Reset => DataOut[11]~reg0.ACLR
Reset => DataOut[12]~reg0.ACLR
Reset => DataOut[13]~reg0.ACLR
Reset => DataOut[14]~reg0.ACLR
Reset => DataOut[15]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH0_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_2
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:RXHASH1_3
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_0
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_1
DataIn[0] => DataOut.DATAB
DataIn[1] => DataOut.DATAB
DataIn[2] => DataOut.DATAB
DataIn[3] => DataOut.DATAB
DataIn[4] => DataOut.DATAB
DataIn[5] => DataOut.DATAB
DataIn[6] => DataOut.DATAB
DataIn[7] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Clk => DataOut[1]~reg0.CLK
Clk => DataOut[2]~reg0.CLK
Clk => DataOut[3]~reg0.CLK
Clk => DataOut[4]~reg0.CLK
Clk => DataOut[5]~reg0.CLK
Clk => DataOut[6]~reg0.CLK
Clk => DataOut[7]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
Reset => DataOut[1]~reg0.ACLR
Reset => DataOut[2]~reg0.ACLR
Reset => DataOut[3]~reg0.ACLR
Reset => DataOut[4]~reg0.ACLR
Reset => DataOut[5]~reg0.ACLR
Reset => DataOut[6]~reg0.ACLR
Reset => DataOut[7]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_registers:ethreg1|eth_register:TXCTRL_2
DataIn[0] => DataOut.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Write => DataOut.OUTPUTSELECT
Clk => DataOut[0]~reg0.CLK
Reset => DataOut[0]~reg0.ACLR
SyncReset => DataOut.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1
MTxClk => MTxClk.IN2
MRxClk => MRxClk.IN1
TxReset => TxReset.IN2
RxReset => RxReset.IN1
TPauseRq => TPauseRq.IN1
TxDataIn[0] => TxDataOut.DATAA
TxDataIn[1] => TxDataOut.DATAA
TxDataIn[2] => TxDataOut.DATAA
TxDataIn[3] => TxDataOut.DATAA
TxDataIn[4] => TxDataOut.DATAA
TxDataIn[5] => TxDataOut.DATAA
TxDataIn[6] => TxDataOut.DATAA
TxDataIn[7] => TxDataOut.DATAA
TxStartFrmIn => TxStartFrmIn.IN1
TxUsedDataIn => TxUsedDataIn.IN1
TxEndFrmIn => TxEndFrmOut.DATAA
TxDoneIn => TxDoneIn.IN2
TxAbortIn => TxAbortIn.IN2
RxData[0] => RxData[0].IN1
RxData[1] => RxData[1].IN1
RxData[2] => RxData[2].IN1
RxData[3] => RxData[3].IN1
RxData[4] => RxData[4].IN1
RxData[5] => RxData[5].IN1
RxData[6] => RxData[6].IN1
RxData[7] => RxData[7].IN1
RxValid => RxValid.IN1
RxStartFrm => RxStartFrm.IN1
RxEndFrm => RxEndFrm.IN1
ReceiveEnd => ReceiveEnd.IN1
ReceivedPacketGood => ReceivedPacketGood.IN1
ReceivedLengthOK => ReceivedLengthOK.IN1
TxFlow => TxFlow.IN1
RxFlow => RxFlow.IN1
DlyCrcEn => DlyCrcEn.IN2
TxPauseTV[0] => TxPauseTV[0].IN1
TxPauseTV[1] => TxPauseTV[1].IN1
TxPauseTV[2] => TxPauseTV[2].IN1
TxPauseTV[3] => TxPauseTV[3].IN1
TxPauseTV[4] => TxPauseTV[4].IN1
TxPauseTV[5] => TxPauseTV[5].IN1
TxPauseTV[6] => TxPauseTV[6].IN1
TxPauseTV[7] => TxPauseTV[7].IN1
TxPauseTV[8] => TxPauseTV[8].IN1
TxPauseTV[9] => TxPauseTV[9].IN1
TxPauseTV[10] => TxPauseTV[10].IN1
TxPauseTV[11] => TxPauseTV[11].IN1
TxPauseTV[12] => TxPauseTV[12].IN1
TxPauseTV[13] => TxPauseTV[13].IN1
TxPauseTV[14] => TxPauseTV[14].IN1
TxPauseTV[15] => TxPauseTV[15].IN1
MAC[0] => MAC[0].IN2
MAC[1] => MAC[1].IN2
MAC[2] => MAC[2].IN2
MAC[3] => MAC[3].IN2
MAC[4] => MAC[4].IN2
MAC[5] => MAC[5].IN2
MAC[6] => MAC[6].IN2
MAC[7] => MAC[7].IN2
MAC[8] => MAC[8].IN2
MAC[9] => MAC[9].IN2
MAC[10] => MAC[10].IN2
MAC[11] => MAC[11].IN2
MAC[12] => MAC[12].IN2
MAC[13] => MAC[13].IN2
MAC[14] => MAC[14].IN2
MAC[15] => MAC[15].IN2
MAC[16] => MAC[16].IN2
MAC[17] => MAC[17].IN2
MAC[18] => MAC[18].IN2
MAC[19] => MAC[19].IN2
MAC[20] => MAC[20].IN2
MAC[21] => MAC[21].IN2
MAC[22] => MAC[22].IN2
MAC[23] => MAC[23].IN2
MAC[24] => MAC[24].IN2
MAC[25] => MAC[25].IN2
MAC[26] => MAC[26].IN2
MAC[27] => MAC[27].IN2
MAC[28] => MAC[28].IN2
MAC[29] => MAC[29].IN2
MAC[30] => MAC[30].IN2
MAC[31] => MAC[31].IN2
MAC[32] => MAC[32].IN2
MAC[33] => MAC[33].IN2
MAC[34] => MAC[34].IN2
MAC[35] => MAC[35].IN2
MAC[36] => MAC[36].IN2
MAC[37] => MAC[37].IN2
MAC[38] => MAC[38].IN2
MAC[39] => MAC[39].IN2
MAC[40] => MAC[40].IN2
MAC[41] => MAC[41].IN2
MAC[42] => MAC[42].IN2
MAC[43] => MAC[43].IN2
MAC[44] => MAC[44].IN2
MAC[45] => MAC[45].IN2
MAC[46] => MAC[46].IN2
MAC[47] => MAC[47].IN2
PadIn => PadOut.IN1
PadOut <= PadOut.DB_MAX_OUTPUT_PORT_TYPE
CrcEnIn => CrcEnOut.IN1
CrcEnOut <= CrcEnOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[0] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[1] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[2] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[3] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[4] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[5] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[6] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxDataOut[7] <= TxDataOut.DB_MAX_OUTPUT_PORT_TYPE
TxStartFrmOut <= TxStartFrmOut.DB_MAX_OUTPUT_PORT_TYPE
TxEndFrmOut <= TxEndFrmOut.DB_MAX_OUTPUT_PORT_TYPE
TxDoneOut <= TxDoneOut.DB_MAX_OUTPUT_PORT_TYPE
TxAbortOut <= TxAbortOut.DB_MAX_OUTPUT_PORT_TYPE
TxUsedDataOut <= TxUsedDataOut.DB_MAX_OUTPUT_PORT_TYPE
WillSendControlFrame <= eth_transmitcontrol:transmitcontrol1.WillSendControlFrame
TxCtrlEndFrm <= eth_transmitcontrol:transmitcontrol1.TxCtrlEndFrm
ReceivedPauseFrm <= eth_receivecontrol:receivecontrol1.ReceivedPauseFrm
ControlFrmAddressOK <= eth_receivecontrol:receivecontrol1.AddressOK
SetPauseTimer <= eth_receivecontrol:receivecontrol1.SetPauseTimer
r_PassAll => r_PassAll.IN1
RxStatusWriteLatched_sync2 => RxStatusWriteLatched_sync2.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1
MTxClk => Pause~reg0.CLK
MTxClk => PauseTimerEq0_sync2.CLK
MTxClk => PauseTimerEq0_sync1.CLK
MRxClk => ReceivedPauseFrm~reg0.CLK
MRxClk => SlotTimer[0].CLK
MRxClk => SlotTimer[1].CLK
MRxClk => SlotTimer[2].CLK
MRxClk => SlotTimer[3].CLK
MRxClk => SlotTimer[4].CLK
MRxClk => SlotTimer[5].CLK
MRxClk => Divider2.CLK
MRxClk => PauseTimer[0].CLK
MRxClk => PauseTimer[1].CLK
MRxClk => PauseTimer[2].CLK
MRxClk => PauseTimer[3].CLK
MRxClk => PauseTimer[4].CLK
MRxClk => PauseTimer[5].CLK
MRxClk => PauseTimer[6].CLK
MRxClk => PauseTimer[7].CLK
MRxClk => PauseTimer[8].CLK
MRxClk => PauseTimer[9].CLK
MRxClk => PauseTimer[10].CLK
MRxClk => PauseTimer[11].CLK
MRxClk => PauseTimer[12].CLK
MRxClk => PauseTimer[13].CLK
MRxClk => PauseTimer[14].CLK
MRxClk => PauseTimer[15].CLK
MRxClk => ByteCnt[0].CLK
MRxClk => ByteCnt[1].CLK
MRxClk => ByteCnt[2].CLK
MRxClk => ByteCnt[3].CLK
MRxClk => ByteCnt[4].CLK
MRxClk => DlyCrcCnt[0].CLK
MRxClk => DlyCrcCnt[1].CLK
MRxClk => DlyCrcCnt[2].CLK
MRxClk => LatchedTimerValue[0].CLK
MRxClk => LatchedTimerValue[1].CLK
MRxClk => LatchedTimerValue[2].CLK
MRxClk => LatchedTimerValue[3].CLK
MRxClk => LatchedTimerValue[4].CLK
MRxClk => LatchedTimerValue[5].CLK
MRxClk => LatchedTimerValue[6].CLK
MRxClk => LatchedTimerValue[7].CLK
MRxClk => LatchedTimerValue[8].CLK
MRxClk => LatchedTimerValue[9].CLK
MRxClk => LatchedTimerValue[10].CLK
MRxClk => LatchedTimerValue[11].CLK
MRxClk => LatchedTimerValue[12].CLK
MRxClk => LatchedTimerValue[13].CLK
MRxClk => LatchedTimerValue[14].CLK
MRxClk => LatchedTimerValue[15].CLK
MRxClk => DetectionWindow.CLK
MRxClk => AssembledTimerValue[0].CLK
MRxClk => AssembledTimerValue[1].CLK
MRxClk => AssembledTimerValue[2].CLK
MRxClk => AssembledTimerValue[3].CLK
MRxClk => AssembledTimerValue[4].CLK
MRxClk => AssembledTimerValue[5].CLK
MRxClk => AssembledTimerValue[6].CLK
MRxClk => AssembledTimerValue[7].CLK
MRxClk => AssembledTimerValue[8].CLK
MRxClk => AssembledTimerValue[9].CLK
MRxClk => AssembledTimerValue[10].CLK
MRxClk => AssembledTimerValue[11].CLK
MRxClk => AssembledTimerValue[12].CLK
MRxClk => AssembledTimerValue[13].CLK
MRxClk => AssembledTimerValue[14].CLK
MRxClk => AssembledTimerValue[15].CLK
MRxClk => ReceivedPauseFrmWAddr.CLK
MRxClk => OpCodeOK.CLK
MRxClk => TypeLengthOK.CLK
MRxClk => AddressOK~reg0.CLK
TxReset => Pause~reg0.ACLR
TxReset => PauseTimerEq0_sync2.PRESET
TxReset => PauseTimerEq0_sync1.PRESET
RxReset => ReceivedPauseFrm~reg0.ACLR
RxReset => SlotTimer[0].ACLR
RxReset => SlotTimer[1].ACLR
RxReset => SlotTimer[2].ACLR
RxReset => SlotTimer[3].ACLR
RxReset => SlotTimer[4].ACLR
RxReset => SlotTimer[5].ACLR
RxReset => Divider2.ACLR
RxReset => PauseTimer[0].ACLR
RxReset => PauseTimer[1].ACLR
RxReset => PauseTimer[2].ACLR
RxReset => PauseTimer[3].ACLR
RxReset => PauseTimer[4].ACLR
RxReset => PauseTimer[5].ACLR
RxReset => PauseTimer[6].ACLR
RxReset => PauseTimer[7].ACLR
RxReset => PauseTimer[8].ACLR
RxReset => PauseTimer[9].ACLR
RxReset => PauseTimer[10].ACLR
RxReset => PauseTimer[11].ACLR
RxReset => PauseTimer[12].ACLR
RxReset => PauseTimer[13].ACLR
RxReset => PauseTimer[14].ACLR
RxReset => PauseTimer[15].ACLR
RxReset => ByteCnt[0].ACLR
RxReset => ByteCnt[1].ACLR
RxReset => ByteCnt[2].ACLR
RxReset => ByteCnt[3].ACLR
RxReset => ByteCnt[4].ACLR
RxReset => DlyCrcCnt[0].ACLR
RxReset => DlyCrcCnt[1].ACLR
RxReset => DlyCrcCnt[2].ACLR
RxReset => LatchedTimerValue[0].ACLR
RxReset => LatchedTimerValue[1].ACLR
RxReset => LatchedTimerValue[2].ACLR
RxReset => LatchedTimerValue[3].ACLR
RxReset => LatchedTimerValue[4].ACLR
RxReset => LatchedTimerValue[5].ACLR
RxReset => LatchedTimerValue[6].ACLR
RxReset => LatchedTimerValue[7].ACLR
RxReset => LatchedTimerValue[8].ACLR
RxReset => LatchedTimerValue[9].ACLR
RxReset => LatchedTimerValue[10].ACLR
RxReset => LatchedTimerValue[11].ACLR
RxReset => LatchedTimerValue[12].ACLR
RxReset => LatchedTimerValue[13].ACLR
RxReset => LatchedTimerValue[14].ACLR
RxReset => LatchedTimerValue[15].ACLR
RxReset => DetectionWindow.PRESET
RxReset => AssembledTimerValue[0].ACLR
RxReset => AssembledTimerValue[1].ACLR
RxReset => AssembledTimerValue[2].ACLR
RxReset => AssembledTimerValue[3].ACLR
RxReset => AssembledTimerValue[4].ACLR
RxReset => AssembledTimerValue[5].ACLR
RxReset => AssembledTimerValue[6].ACLR
RxReset => AssembledTimerValue[7].ACLR
RxReset => AssembledTimerValue[8].ACLR
RxReset => AssembledTimerValue[9].ACLR
RxReset => AssembledTimerValue[10].ACLR
RxReset => AssembledTimerValue[11].ACLR
RxReset => AssembledTimerValue[12].ACLR
RxReset => AssembledTimerValue[13].ACLR
RxReset => AssembledTimerValue[14].ACLR
RxReset => AssembledTimerValue[15].ACLR
RxReset => ReceivedPauseFrmWAddr.ACLR
RxReset => OpCodeOK.ACLR
RxReset => TypeLengthOK.ACLR
RxReset => AddressOK~reg0.ACLR
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxReset => SlotTimer.OUTPUTSELECT
RxData[0] => Equal0.IN7
RxData[0] => Equal2.IN7
RxData[0] => Equal4.IN7
RxData[0] => Equal5.IN7
RxData[0] => Equal7.IN7
RxData[0] => Equal9.IN7
RxData[0] => AssembledTimerValue.DATAB
RxData[0] => AssembledTimerValue.DATAB
RxData[0] => Equal1.IN6
RxData[0] => Equal3.IN4
RxData[0] => Equal6.IN7
RxData[0] => Equal8.IN7
RxData[0] => Equal10.IN5
RxData[0] => Equal11.IN6
RxData[1] => Equal0.IN6
RxData[1] => Equal2.IN6
RxData[1] => Equal4.IN6
RxData[1] => Equal5.IN6
RxData[1] => Equal7.IN6
RxData[1] => Equal9.IN6
RxData[1] => AssembledTimerValue.DATAB
RxData[1] => AssembledTimerValue.DATAB
RxData[1] => Equal1.IN5
RxData[1] => Equal3.IN7
RxData[1] => Equal6.IN6
RxData[1] => Equal8.IN6
RxData[1] => Equal10.IN4
RxData[1] => Equal11.IN5
RxData[2] => Equal0.IN5
RxData[2] => Equal2.IN5
RxData[2] => Equal4.IN5
RxData[2] => Equal5.IN5
RxData[2] => Equal7.IN5
RxData[2] => Equal9.IN5
RxData[2] => AssembledTimerValue.DATAB
RxData[2] => AssembledTimerValue.DATAB
RxData[2] => Equal1.IN4
RxData[2] => Equal3.IN3
RxData[2] => Equal6.IN5
RxData[2] => Equal8.IN5
RxData[2] => Equal10.IN3
RxData[2] => Equal11.IN4
RxData[3] => Equal0.IN4
RxData[3] => Equal2.IN4
RxData[3] => Equal4.IN4
RxData[3] => Equal5.IN4
RxData[3] => Equal7.IN4
RxData[3] => Equal9.IN4
RxData[3] => AssembledTimerValue.DATAB
RxData[3] => AssembledTimerValue.DATAB
RxData[3] => Equal1.IN3
RxData[3] => Equal3.IN2
RxData[3] => Equal6.IN4
RxData[3] => Equal8.IN4
RxData[3] => Equal10.IN7
RxData[3] => Equal11.IN7
RxData[4] => Equal0.IN3
RxData[4] => Equal2.IN3
RxData[4] => Equal4.IN3
RxData[4] => Equal5.IN3
RxData[4] => Equal7.IN3
RxData[4] => Equal9.IN3
RxData[4] => AssembledTimerValue.DATAB
RxData[4] => AssembledTimerValue.DATAB
RxData[4] => Equal1.IN2
RxData[4] => Equal3.IN1
RxData[4] => Equal6.IN3
RxData[4] => Equal8.IN3
RxData[4] => Equal10.IN2
RxData[4] => Equal11.IN3
RxData[5] => Equal0.IN2
RxData[5] => Equal2.IN2
RxData[5] => Equal4.IN2
RxData[5] => Equal5.IN2
RxData[5] => Equal7.IN2
RxData[5] => Equal9.IN2
RxData[5] => AssembledTimerValue.DATAB
RxData[5] => AssembledTimerValue.DATAB
RxData[5] => Equal1.IN1
RxData[5] => Equal3.IN0
RxData[5] => Equal6.IN2
RxData[5] => Equal8.IN2
RxData[5] => Equal10.IN1
RxData[5] => Equal11.IN2
RxData[6] => Equal0.IN1
RxData[6] => Equal2.IN1
RxData[6] => Equal4.IN1
RxData[6] => Equal5.IN1
RxData[6] => Equal7.IN1
RxData[6] => Equal9.IN1
RxData[6] => AssembledTimerValue.DATAB
RxData[6] => AssembledTimerValue.DATAB
RxData[6] => Equal1.IN0
RxData[6] => Equal3.IN6
RxData[6] => Equal6.IN1
RxData[6] => Equal8.IN1
RxData[6] => Equal10.IN0
RxData[6] => Equal11.IN1
RxData[7] => Equal0.IN0
RxData[7] => Equal2.IN0
RxData[7] => Equal4.IN0
RxData[7] => Equal5.IN0
RxData[7] => Equal7.IN0
RxData[7] => Equal9.IN0
RxData[7] => AssembledTimerValue.DATAB
RxData[7] => AssembledTimerValue.DATAB
RxData[7] => Equal1.IN7
RxData[7] => Equal3.IN5
RxData[7] => Equal6.IN0
RxData[7] => Equal8.IN0
RxData[7] => Equal10.IN6
RxData[7] => Equal11.IN0
RxValid => always7.IN0
RxValid => always7.IN0
RxValid => IncrementByteCnt.IN1
RxValid => ByteCntEq0.IN1
RxValid => ByteCntEq1.IN1
RxValid => ByteCntEq2.IN1
RxValid => ByteCntEq3.IN1
RxValid => ByteCntEq4.IN1
RxValid => ByteCntEq5.IN1
RxValid => ByteCntEq12.IN1
RxValid => ByteCntEq13.IN1
RxValid => ByteCntEq14.IN1
RxValid => ByteCntEq15.IN1
RxValid => ByteCntEq16.IN1
RxValid => ByteCntEq17.IN1
RxValid => ByteCntEq18.IN1
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxStartFrm => AssembledTimerValue.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => ByteCnt.OUTPUTSELECT
RxEndFrm => always7.IN1
RxEndFrm => always7.IN1
RxFlow => SetPauseTimer.IN1
RxFlow => Pause.IN1
RxFlow => always12.IN1
RxFlow => IncrementSlotTimer.IN1
ReceiveEnd => AddressOK.OUTPUTSELECT
ReceiveEnd => TypeLengthOK.OUTPUTSELECT
ReceiveEnd => ReceivedPauseFrmWAddr.OUTPUTSELECT
ReceiveEnd => DetectionWindow.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => LatchedTimerValue.OUTPUTSELECT
ReceiveEnd => SetPauseTimer.IN1
MAC[0] => Equal9.IN15
MAC[1] => Equal9.IN14
MAC[2] => Equal9.IN13
MAC[3] => Equal9.IN12
MAC[4] => Equal9.IN11
MAC[5] => Equal9.IN10
MAC[6] => Equal9.IN9
MAC[7] => Equal9.IN8
MAC[8] => Equal7.IN15
MAC[9] => Equal7.IN14
MAC[10] => Equal7.IN13
MAC[11] => Equal7.IN12
MAC[12] => Equal7.IN11
MAC[13] => Equal7.IN10
MAC[14] => Equal7.IN9
MAC[15] => Equal7.IN8
MAC[16] => Equal5.IN15
MAC[17] => Equal5.IN14
MAC[18] => Equal5.IN13
MAC[19] => Equal5.IN12
MAC[20] => Equal5.IN11
MAC[21] => Equal5.IN10
MAC[22] => Equal5.IN9
MAC[23] => Equal5.IN8
MAC[24] => Equal4.IN15
MAC[25] => Equal4.IN14
MAC[26] => Equal4.IN13
MAC[27] => Equal4.IN12
MAC[28] => Equal4.IN11
MAC[29] => Equal4.IN10
MAC[30] => Equal4.IN9
MAC[31] => Equal4.IN8
MAC[32] => Equal2.IN15
MAC[33] => Equal2.IN14
MAC[34] => Equal2.IN13
MAC[35] => Equal2.IN12
MAC[36] => Equal2.IN11
MAC[37] => Equal2.IN10
MAC[38] => Equal2.IN9
MAC[39] => Equal2.IN8
MAC[40] => Equal0.IN15
MAC[41] => Equal0.IN14
MAC[42] => Equal0.IN13
MAC[43] => Equal0.IN12
MAC[44] => Equal0.IN11
MAC[45] => Equal0.IN10
MAC[46] => Equal0.IN9
MAC[47] => Equal0.IN8
DlyCrcEn => IncrementByteCnt.IN1
DlyCrcEn => IncrementByteCnt.IN1
TxDoneIn => always11.IN0
TxAbortIn => always11.IN1
TxStartFrmOut => always11.IN1
ReceivedLengthOK => SetPauseTimer.IN1
ReceivedPacketGood => SetPauseTimer.IN1
TxUsedDataOutDetected => always11.IN1
Pause <= Pause~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPauseFrm <= ReceivedPauseFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressOK <= AddressOK~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStatusWriteLatched_sync2 => always14.IN0
r_PassAll => always14.IN1
r_PassAll => always14.IN1
SetPauseTimer <= SetPauseTimer.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1
MTxClk => ControlData[0]~reg0.CLK
MTxClk => ControlData[1]~reg0.CLK
MTxClk => ControlData[2]~reg0.CLK
MTxClk => ControlData[3]~reg0.CLK
MTxClk => ControlData[4]~reg0.CLK
MTxClk => ControlData[5]~reg0.CLK
MTxClk => ControlData[6]~reg0.CLK
MTxClk => ControlData[7]~reg0.CLK
MTxClk => ByteCnt[0].CLK
MTxClk => ByteCnt[1].CLK
MTxClk => ByteCnt[2].CLK
MTxClk => ByteCnt[3].CLK
MTxClk => ByteCnt[4].CLK
MTxClk => ByteCnt[5].CLK
MTxClk => DlyCrcCnt[0].CLK
MTxClk => DlyCrcCnt[1].CLK
MTxClk => DlyCrcCnt[2].CLK
MTxClk => DlyCrcCnt[3].CLK
MTxClk => TxCtrlStartFrm_q.CLK
MTxClk => ControlEnd_q.CLK
MTxClk => BlockTxDone~reg0.CLK
MTxClk => TxUsedDataIn_q.CLK
MTxClk => SendingCtrlFrm~reg0.CLK
MTxClk => CtrlMux~reg0.CLK
MTxClk => TxCtrlEndFrm~reg0.CLK
MTxClk => TxCtrlStartFrm~reg0.CLK
MTxClk => WillSendControlFrame~reg0.CLK
TxReset => ResetByteCnt.IN1
TxReset => ControlData[0]~reg0.ACLR
TxReset => ControlData[1]~reg0.ACLR
TxReset => ControlData[2]~reg0.ACLR
TxReset => ControlData[3]~reg0.ACLR
TxReset => ControlData[4]~reg0.ACLR
TxReset => ControlData[5]~reg0.ACLR
TxReset => ControlData[6]~reg0.ACLR
TxReset => ControlData[7]~reg0.ACLR
TxReset => ByteCnt[0].ACLR
TxReset => ByteCnt[1].ACLR
TxReset => ByteCnt[2].ACLR
TxReset => ByteCnt[3].ACLR
TxReset => ByteCnt[4].ACLR
TxReset => ByteCnt[5].ACLR
TxReset => DlyCrcCnt[0].ACLR
TxReset => DlyCrcCnt[1].ACLR
TxReset => DlyCrcCnt[2].ACLR
TxReset => DlyCrcCnt[3].ACLR
TxReset => BlockTxDone~reg0.ACLR
TxReset => TxUsedDataIn_q.ACLR
TxReset => SendingCtrlFrm~reg0.ACLR
TxReset => CtrlMux~reg0.ACLR
TxReset => TxCtrlEndFrm~reg0.ACLR
TxReset => TxCtrlStartFrm~reg0.ACLR
TxReset => WillSendControlFrame~reg0.ACLR
TxUsedDataIn => IncrementDlyCrcCnt.IN1
TxUsedDataIn => IncrementByteCnt.IN1
TxUsedDataIn => IncrementByteCntBy2.IN1
TxUsedDataIn => TxUsedDataIn_q.DATAIN
TxUsedDataIn => IncrementByteCnt.IN1
TxUsedDataOut => always1.IN1
TxDoneIn => always1.IN0
TxDoneIn => CtrlMux.OUTPUTSELECT
TxDoneIn => SendingCtrlFrm.OUTPUTSELECT
TxAbortIn => always1.IN1
TxStartFrmIn => always1.IN1
TxStartFrmIn => BlockTxDone.OUTPUTSELECT
TPauseRq => always0.IN0
TxUsedDataOutDetected => always1.IN1
TxFlow => always0.IN1
DlyCrcEn => always10.IN1
DlyCrcEn => EnableCnt.IN1
TxPauseTV[0] => Selector7.IN14
TxPauseTV[1] => Selector6.IN13
TxPauseTV[2] => Selector5.IN11
TxPauseTV[3] => Selector4.IN13
TxPauseTV[4] => Selector3.IN11
TxPauseTV[5] => Selector2.IN11
TxPauseTV[6] => Selector1.IN13
TxPauseTV[7] => Selector0.IN13
TxPauseTV[8] => Selector7.IN13
TxPauseTV[9] => Selector6.IN12
TxPauseTV[10] => Selector5.IN10
TxPauseTV[11] => Selector4.IN12
TxPauseTV[12] => Selector3.IN10
TxPauseTV[13] => Selector2.IN10
TxPauseTV[14] => Selector1.IN12
TxPauseTV[15] => Selector0.IN12
MAC[0] => Selector7.IN20
MAC[1] => Selector6.IN19
MAC[2] => Selector5.IN17
MAC[3] => Selector4.IN19
MAC[4] => Selector3.IN17
MAC[5] => Selector2.IN17
MAC[6] => Selector1.IN19
MAC[7] => Selector0.IN19
MAC[8] => Selector7.IN19
MAC[9] => Selector6.IN18
MAC[10] => Selector5.IN16
MAC[11] => Selector4.IN18
MAC[12] => Selector3.IN16
MAC[13] => Selector2.IN16
MAC[14] => Selector1.IN18
MAC[15] => Selector0.IN18
MAC[16] => Selector7.IN18
MAC[17] => Selector6.IN17
MAC[18] => Selector5.IN15
MAC[19] => Selector4.IN17
MAC[20] => Selector3.IN15
MAC[21] => Selector2.IN15
MAC[22] => Selector1.IN17
MAC[23] => Selector0.IN17
MAC[24] => Selector7.IN17
MAC[25] => Selector6.IN16
MAC[26] => Selector5.IN14
MAC[27] => Selector4.IN16
MAC[28] => Selector3.IN14
MAC[29] => Selector2.IN14
MAC[30] => Selector1.IN16
MAC[31] => Selector0.IN16
MAC[32] => Selector7.IN16
MAC[33] => Selector6.IN15
MAC[34] => Selector5.IN13
MAC[35] => Selector4.IN15
MAC[36] => Selector3.IN13
MAC[37] => Selector2.IN13
MAC[38] => Selector1.IN15
MAC[39] => Selector0.IN15
MAC[40] => Selector7.IN15
MAC[41] => Selector6.IN14
MAC[42] => Selector5.IN12
MAC[43] => Selector4.IN14
MAC[44] => Selector3.IN12
MAC[45] => Selector2.IN12
MAC[46] => Selector1.IN14
MAC[47] => Selector0.IN14
TxCtrlStartFrm <= TxCtrlStartFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxCtrlEndFrm <= TxCtrlEndFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
SendingCtrlFrm <= SendingCtrlFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
CtrlMux <= CtrlMux~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[0] <= ControlData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[1] <= ControlData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[2] <= ControlData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[3] <= ControlData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[4] <= ControlData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[5] <= ControlData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[6] <= ControlData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ControlData[7] <= ControlData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WillSendControlFrame <= WillSendControlFrame~reg0.DB_MAX_OUTPUT_PORT_TYPE
BlockTxDone <= BlockTxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1
MTxClk => MTxClk.IN4
Reset => Reset.IN4
TxStartFrm => TxStartFrm.IN2
TxEndFrm => TxEndFrm.IN1
TxUnderRun => TxUnderRun.IN1
TxData[0] => MTxD_d[0].DATAB
TxData[0] => Data_Crc.DATAB
TxData[1] => MTxD_d[1].DATAB
TxData[1] => Data_Crc.DATAB
TxData[2] => MTxD_d[2].DATAB
TxData[2] => Data_Crc.DATAB
TxData[3] => MTxD_d[3].DATAB
TxData[3] => Data_Crc.DATAB
TxData[4] => MTxD_d.DATAB
TxData[4] => Data_Crc.DATAB
TxData[5] => MTxD_d.DATAB
TxData[5] => Data_Crc.DATAB
TxData[6] => MTxD_d.DATAB
TxData[6] => Data_Crc.DATAB
TxData[7] => MTxD_d.DATAB
TxData[7] => Data_Crc.DATAB
CarrierSense => CarrierSense.IN1
Collision => Collision.IN1
Pad => Pad.IN1
CrcEn => CrcEn.IN1
FullD => FullD.IN1
HugEn => HugEn.IN1
DlyCrcEn => DlyCrcEn.IN1
MinFL[0] => MinFL[0].IN1
MinFL[1] => MinFL[1].IN1
MinFL[2] => MinFL[2].IN1
MinFL[3] => MinFL[3].IN1
MinFL[4] => MinFL[4].IN1
MinFL[5] => MinFL[5].IN1
MinFL[6] => MinFL[6].IN1
MinFL[7] => MinFL[7].IN1
MinFL[8] => MinFL[8].IN1
MinFL[9] => MinFL[9].IN1
MinFL[10] => MinFL[10].IN1
MinFL[11] => MinFL[11].IN1
MinFL[12] => MinFL[12].IN1
MinFL[13] => MinFL[13].IN1
MinFL[14] => MinFL[14].IN1
MinFL[15] => MinFL[15].IN1
MaxFL[0] => MaxFL[0].IN1
MaxFL[1] => MaxFL[1].IN1
MaxFL[2] => MaxFL[2].IN1
MaxFL[3] => MaxFL[3].IN1
MaxFL[4] => MaxFL[4].IN1
MaxFL[5] => MaxFL[5].IN1
MaxFL[6] => MaxFL[6].IN1
MaxFL[7] => MaxFL[7].IN1
MaxFL[8] => MaxFL[8].IN1
MaxFL[9] => MaxFL[9].IN1
MaxFL[10] => MaxFL[10].IN1
MaxFL[11] => MaxFL[11].IN1
MaxFL[12] => MaxFL[12].IN1
MaxFL[13] => MaxFL[13].IN1
MaxFL[14] => MaxFL[14].IN1
MaxFL[15] => MaxFL[15].IN1
IPGT[0] => IPGT[0].IN1
IPGT[1] => IPGT[1].IN1
IPGT[2] => IPGT[2].IN1
IPGT[3] => IPGT[3].IN1
IPGT[4] => IPGT[4].IN1
IPGT[5] => IPGT[5].IN1
IPGT[6] => IPGT[6].IN1
IPGR1[0] => IPGR1[0].IN1
IPGR1[1] => IPGR1[1].IN1
IPGR1[2] => IPGR1[2].IN1
IPGR1[3] => IPGR1[3].IN1
IPGR1[4] => IPGR1[4].IN1
IPGR1[5] => IPGR1[5].IN1
IPGR1[6] => IPGR1[6].IN1
IPGR2[0] => IPGR2[0].IN1
IPGR2[1] => IPGR2[1].IN1
IPGR2[2] => IPGR2[2].IN1
IPGR2[3] => IPGR2[3].IN1
IPGR2[4] => IPGR2[4].IN1
IPGR2[5] => IPGR2[5].IN1
IPGR2[6] => IPGR2[6].IN1
CollValid[0] => Equal0.IN5
CollValid[1] => Equal0.IN4
CollValid[2] => Equal0.IN3
CollValid[3] => Equal0.IN2
CollValid[4] => Equal0.IN1
CollValid[5] => Equal0.IN0
MaxRet[0] => Equal1.IN3
MaxRet[1] => Equal1.IN2
MaxRet[2] => Equal1.IN1
MaxRet[3] => Equal1.IN0
NoBckof => NoBckof.IN1
ExDfrEn => ExDfrEn.IN1
MTxD[0] <= MTxD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[1] <= MTxD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[2] <= MTxD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxD[3] <= MTxD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxEn <= MTxEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxErr <= MTxErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxDone <= TxDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxRetry <= TxRetry~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxAbort <= TxAbort~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxUsedData <= TxUsedData~reg0.DB_MAX_OUTPUT_PORT_TYPE
WillTransmit <= WillTransmit~reg0.DB_MAX_OUTPUT_PORT_TYPE
ResetCollision <= MTxEn.DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[0] <= RetryCnt[0].DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[1] <= RetryCnt[1].DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[2] <= RetryCnt[2].DB_MAX_OUTPUT_PORT_TYPE
RetryCnt[3] <= RetryCnt[3].DB_MAX_OUTPUT_PORT_TYPE
StartTxDone <= StartTxDone.DB_MAX_OUTPUT_PORT_TYPE
StartTxAbort <= StartTxAbort.DB_MAX_OUTPUT_PORT_TYPE
MaxCollisionOccured <= MaxCollisionOccured.DB_MAX_OUTPUT_PORT_TYPE
LateCollision <= LateCollision.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication <= eth_txstatem:txstatem1.DeferIndication
StatePreamble <= StatePreamble.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0].DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txcounters:txcounters1
StatePreamble => IncrementNibCnt.IN0
StatePreamble => ResetNibCnt.IN1
StateIPG => IncrementNibCnt.IN1
StateData[0] => WideOr0.IN0
StateData[1] => WideOr0.IN1
StateData[1] => IncrementByteCnt.IN1
StateData[1] => always2.IN1
StateData[1] => always2.IN1
StatePAD => IncrementNibCnt.IN1
StatePAD => IncrementByteCnt.IN0
StateFCS => IncrementNibCnt.IN1
StateFCS => IncrementByteCnt.IN1
StateJam => IncrementNibCnt.IN1
StateJam => ResetNibCnt.IN1
StateBackOff => IncrementNibCnt.IN1
StateBackOff => IncrementByteCnt.IN1
StateDefer => IncrementNibCnt.IN1
StateDefer => ResetNibCnt.IN1
StateIdle => ResetNibCnt.IN1
StateIdle => ResetByteCnt.IN0
StartDefer => ResetNibCnt.IN1
StartIPG => ResetNibCnt.IN1
StartFCS => ResetNibCnt.IN1
StartJam => ResetNibCnt.IN1
StartJam => always2.IN1
StartBackoff => ResetByteCnt.IN1
TxStartFrm => IncrementNibCnt.IN1
TxStartFrm => ResetByteCnt.IN1
TxStartFrm => ResetNibCnt.IN1
MTxClk => DlyCrcCnt[0]~reg0.CLK
MTxClk => DlyCrcCnt[1]~reg0.CLK
MTxClk => DlyCrcCnt[2]~reg0.CLK
MTxClk => ByteCnt[0]~reg0.CLK
MTxClk => ByteCnt[1]~reg0.CLK
MTxClk => ByteCnt[2]~reg0.CLK
MTxClk => ByteCnt[3]~reg0.CLK
MTxClk => ByteCnt[4]~reg0.CLK
MTxClk => ByteCnt[5]~reg0.CLK
MTxClk => ByteCnt[6]~reg0.CLK
MTxClk => ByteCnt[7]~reg0.CLK
MTxClk => ByteCnt[8]~reg0.CLK
MTxClk => ByteCnt[9]~reg0.CLK
MTxClk => ByteCnt[10]~reg0.CLK
MTxClk => ByteCnt[11]~reg0.CLK
MTxClk => ByteCnt[12]~reg0.CLK
MTxClk => ByteCnt[13]~reg0.CLK
MTxClk => ByteCnt[14]~reg0.CLK
MTxClk => ByteCnt[15]~reg0.CLK
MTxClk => NibCnt[0]~reg0.CLK
MTxClk => NibCnt[1]~reg0.CLK
MTxClk => NibCnt[2]~reg0.CLK
MTxClk => NibCnt[3]~reg0.CLK
MTxClk => NibCnt[4]~reg0.CLK
MTxClk => NibCnt[5]~reg0.CLK
MTxClk => NibCnt[6]~reg0.CLK
MTxClk => NibCnt[7]~reg0.CLK
MTxClk => NibCnt[8]~reg0.CLK
MTxClk => NibCnt[9]~reg0.CLK
MTxClk => NibCnt[10]~reg0.CLK
MTxClk => NibCnt[11]~reg0.CLK
MTxClk => NibCnt[12]~reg0.CLK
MTxClk => NibCnt[13]~reg0.CLK
MTxClk => NibCnt[14]~reg0.CLK
MTxClk => NibCnt[15]~reg0.CLK
Reset => DlyCrcCnt[0]~reg0.ACLR
Reset => DlyCrcCnt[1]~reg0.ACLR
Reset => DlyCrcCnt[2]~reg0.ACLR
Reset => ByteCnt[0]~reg0.ACLR
Reset => ByteCnt[1]~reg0.ACLR
Reset => ByteCnt[2]~reg0.ACLR
Reset => ByteCnt[3]~reg0.ACLR
Reset => ByteCnt[4]~reg0.ACLR
Reset => ByteCnt[5]~reg0.ACLR
Reset => ByteCnt[6]~reg0.ACLR
Reset => ByteCnt[7]~reg0.ACLR
Reset => ByteCnt[8]~reg0.ACLR
Reset => ByteCnt[9]~reg0.ACLR
Reset => ByteCnt[10]~reg0.ACLR
Reset => ByteCnt[11]~reg0.ACLR
Reset => ByteCnt[12]~reg0.ACLR
Reset => ByteCnt[13]~reg0.ACLR
Reset => ByteCnt[14]~reg0.ACLR
Reset => ByteCnt[15]~reg0.ACLR
Reset => NibCnt[0]~reg0.ACLR
Reset => NibCnt[1]~reg0.ACLR
Reset => NibCnt[2]~reg0.ACLR
Reset => NibCnt[3]~reg0.ACLR
Reset => NibCnt[4]~reg0.ACLR
Reset => NibCnt[5]~reg0.ACLR
Reset => NibCnt[6]~reg0.ACLR
Reset => NibCnt[7]~reg0.ACLR
Reset => NibCnt[8]~reg0.ACLR
Reset => NibCnt[9]~reg0.ACLR
Reset => NibCnt[10]~reg0.ACLR
Reset => NibCnt[11]~reg0.ACLR
Reset => NibCnt[12]~reg0.ACLR
Reset => NibCnt[13]~reg0.ACLR
Reset => NibCnt[14]~reg0.ACLR
Reset => NibCnt[15]~reg0.ACLR
MinFL[0] => Add2.IN62
MinFL[1] => Add2.IN61
MinFL[2] => Add1.IN28
MinFL[3] => Add1.IN27
MinFL[4] => Add1.IN26
MinFL[5] => Add1.IN25
MinFL[6] => Add1.IN24
MinFL[7] => Add1.IN23
MinFL[8] => Add1.IN22
MinFL[9] => Add1.IN21
MinFL[10] => Add1.IN20
MinFL[11] => Add1.IN19
MinFL[12] => Add1.IN18
MinFL[13] => Add1.IN17
MinFL[14] => Add1.IN16
MinFL[15] => Add1.IN15
MaxFL[0] => Equal1.IN15
MaxFL[1] => Equal1.IN14
MaxFL[2] => Equal1.IN13
MaxFL[3] => Equal1.IN12
MaxFL[4] => Equal1.IN11
MaxFL[5] => Equal1.IN10
MaxFL[6] => Equal1.IN9
MaxFL[7] => Equal1.IN8
MaxFL[8] => Equal1.IN7
MaxFL[9] => Equal1.IN6
MaxFL[10] => Equal1.IN5
MaxFL[11] => Equal1.IN4
MaxFL[12] => Equal1.IN3
MaxFL[13] => Equal1.IN2
MaxFL[14] => Equal1.IN1
MaxFL[15] => Equal1.IN0
HugEn => MaxFrame.IN1
ExDfrEn => ExcessiveDefer.IN1
PacketFinished_q => ResetByteCnt.IN1
PacketFinished_q => always2.IN1
DlyCrcEn => always2.IN1
StateSFD => always2.IN1
ByteCnt[0] <= ByteCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[1] <= ByteCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[2] <= ByteCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[3] <= ByteCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[4] <= ByteCnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[5] <= ByteCnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[6] <= ByteCnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[7] <= ByteCnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[8] <= ByteCnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[9] <= ByteCnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[10] <= ByteCnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[11] <= ByteCnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[12] <= ByteCnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[13] <= ByteCnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[14] <= ByteCnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[15] <= ByteCnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[0] <= NibCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[1] <= NibCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[2] <= NibCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[3] <= NibCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[4] <= NibCnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[5] <= NibCnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[6] <= NibCnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[7] <= NibCnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[8] <= NibCnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[9] <= NibCnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[10] <= NibCnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[11] <= NibCnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[12] <= NibCnt[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[13] <= NibCnt[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[14] <= NibCnt[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NibCnt[15] <= NibCnt[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ExcessiveDefer <= ExcessiveDefer.DB_MAX_OUTPUT_PORT_TYPE
NibCntEq7 <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
NibCntEq15 <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
MaxFrame <= MaxFrame.DB_MAX_OUTPUT_PORT_TYPE
NibbleMinFl <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[0] <= DlyCrcCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[1] <= DlyCrcCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[2] <= DlyCrcCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_txstatem:txstatem1
MTxClk => Rule1.CLK
MTxClk => StateDefer~reg0.CLK
MTxClk => StateBackOff~reg0.CLK
MTxClk => StateJam_q~reg0.CLK
MTxClk => StateJam~reg0.CLK
MTxClk => StateFCS~reg0.CLK
MTxClk => StatePAD~reg0.CLK
MTxClk => StateData[0]~reg0.CLK
MTxClk => StateData[1]~reg0.CLK
MTxClk => StatePreamble~reg0.CLK
MTxClk => StateIdle~reg0.CLK
MTxClk => StateIPG~reg0.CLK
Reset => Rule1.ACLR
Reset => StateDefer~reg0.PRESET
Reset => StateBackOff~reg0.ACLR
Reset => StateJam_q~reg0.ACLR
Reset => StateJam~reg0.ACLR
Reset => StateFCS~reg0.ACLR
Reset => StatePAD~reg0.ACLR
Reset => StateData[0]~reg0.ACLR
Reset => StateData[1]~reg0.ACLR
Reset => StatePreamble~reg0.ACLR
Reset => StateIdle~reg0.ACLR
Reset => StateIPG~reg0.ACLR
ExcessiveDefer => StartIPG.IN1
CarrierSense => StartDefer.IN1
CarrierSense => StartDefer.IN1
CarrierSense => StartPreamble.IN1
CarrierSense => StartIPG.IN1
NibCnt[0] => LessThan0.IN7
NibCnt[0] => LessThan1.IN7
NibCnt[0] => LessThan2.IN7
NibCnt[0] => Equal0.IN6
NibCnt[1] => LessThan0.IN6
NibCnt[1] => LessThan1.IN6
NibCnt[1] => LessThan2.IN6
NibCnt[1] => Equal0.IN5
NibCnt[2] => LessThan0.IN5
NibCnt[2] => LessThan1.IN5
NibCnt[2] => LessThan2.IN5
NibCnt[2] => Equal0.IN4
NibCnt[3] => LessThan0.IN4
NibCnt[3] => LessThan1.IN4
NibCnt[3] => LessThan2.IN4
NibCnt[3] => Equal0.IN3
NibCnt[4] => LessThan0.IN3
NibCnt[4] => LessThan1.IN3
NibCnt[4] => LessThan2.IN3
NibCnt[4] => Equal0.IN2
NibCnt[5] => LessThan0.IN2
NibCnt[5] => LessThan1.IN2
NibCnt[5] => LessThan2.IN2
NibCnt[5] => Equal0.IN1
NibCnt[6] => LessThan0.IN1
NibCnt[6] => LessThan1.IN1
NibCnt[6] => LessThan2.IN1
NibCnt[6] => Equal0.IN0
IPGT[0] => LessThan0.IN14
IPGT[1] => LessThan0.IN13
IPGT[2] => LessThan0.IN12
IPGT[3] => LessThan0.IN11
IPGT[4] => LessThan0.IN10
IPGT[5] => LessThan0.IN9
IPGT[6] => LessThan0.IN8
IPGR1[0] => LessThan2.IN14
IPGR1[1] => LessThan2.IN13
IPGR1[2] => LessThan2.IN12
IPGR1[3] => LessThan2.IN11
IPGR1[4] => LessThan2.IN10
IPGR1[5] => LessThan2.IN9
IPGR1[6] => LessThan2.IN8
IPGR2[0] => LessThan1.IN14
IPGR2[0] => Equal0.IN13
IPGR2[1] => LessThan1.IN13
IPGR2[1] => Equal0.IN12
IPGR2[2] => LessThan1.IN12
IPGR2[2] => Equal0.IN11
IPGR2[3] => LessThan1.IN11
IPGR2[3] => Equal0.IN10
IPGR2[4] => LessThan1.IN10
IPGR2[4] => Equal0.IN9
IPGR2[5] => LessThan1.IN9
IPGR2[5] => Equal0.IN8
IPGR2[6] => LessThan1.IN8
IPGR2[6] => Equal0.IN7
FullD => always1.IN1
TxStartFrm => StartPreamble.IN1
TxEndFrm => StartPAD.IN1
TxEndFrm => StartData.IN1
TxUnderRun => StartDefer.IN0
TxUnderRun => StartData.IN1
Collision => StartJam.IN0
Collision => StartData.IN1
Collision => StartData.IN1
Collision => StartPAD.IN1
Collision => StartFCS.IN1
UnderRun => StartJam.IN1
StartTxDone => StartDefer.IN1
TooBig => StartDefer.IN1
NibCntEq7 => StartBackoff.IN1
NibCntEq7 => StartDefer.IN1
NibCntEq15 => StartJam.IN1
MaxFrame => StartData.IN1
Pad => StartPAD.IN1
Pad => StartFCS.IN0
Pad => StartFCS.IN1
CrcEn => StartFCS.IN1
CrcEn => StartFCS.IN1
NibbleMinFl => StartFCS.IN1
NibbleMinFl => StartFCS.IN1
NibbleMinFl => StartPAD.IN1
RandomEq0 => StartDefer.IN0
RandomEq0 => StartBackoff.IN1
ColWindow => StartBackoff.IN1
ColWindow => StartDefer.IN1
RetryMax => StartDefer.IN1
RetryMax => StartBackoff.IN1
NoBckof => StartDefer.IN1
NoBckof => StartBackoff.IN1
RandomEqByteCnt => StartDefer.IN1
StateIdle <= StateIdle~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateIPG <= StateIPG~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePAD <= StatePAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateFCS <= StateFCS~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateJam <= StateJam~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateJam_q <= StateJam_q~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateBackOff <= StateBackOff~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateDefer <= StateDefer~reg0.DB_MAX_OUTPUT_PORT_TYPE
StartFCS <= StartFCS.DB_MAX_OUTPUT_PORT_TYPE
StartJam <= StartJam.DB_MAX_OUTPUT_PORT_TYPE
StartBackoff <= StartBackoff.DB_MAX_OUTPUT_PORT_TYPE
StartDefer <= StartDefer.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication <= StartDefer.DB_MAX_OUTPUT_PORT_TYPE
StartPreamble <= StartPreamble.DB_MAX_OUTPUT_PORT_TYPE
StartData[0] <= StartData.DB_MAX_OUTPUT_PORT_TYPE
StartData[1] <= StartData.DB_MAX_OUTPUT_PORT_TYPE
StartIPG <= StartIPG.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_crc:txcrc
Clk => Crc[0]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[30]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[0]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[30]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN0
Data[0] => CrcNext.IN0
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[2] => CrcNext.IN1
Data[2] => CrcNext.IN0
Data[2] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Enable => CrcNext[1].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext[2].IN1
Enable => CrcNext[3].IN1
Enable => CrcNext.IN1
Enable => CrcNext[0].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_txethmac:txethmac1|eth_random:random1
MTxClk => RandomLatched[0].CLK
MTxClk => RandomLatched[1].CLK
MTxClk => RandomLatched[2].CLK
MTxClk => RandomLatched[3].CLK
MTxClk => RandomLatched[4].CLK
MTxClk => RandomLatched[5].CLK
MTxClk => RandomLatched[6].CLK
MTxClk => RandomLatched[7].CLK
MTxClk => RandomLatched[8].CLK
MTxClk => RandomLatched[9].CLK
MTxClk => x[0].CLK
MTxClk => x[1].CLK
MTxClk => x[2].CLK
MTxClk => x[3].CLK
MTxClk => x[4].CLK
MTxClk => x[5].CLK
MTxClk => x[6].CLK
MTxClk => x[7].CLK
MTxClk => x[8].CLK
MTxClk => x[9].CLK
Reset => RandomLatched[0].ACLR
Reset => RandomLatched[1].ACLR
Reset => RandomLatched[2].ACLR
Reset => RandomLatched[3].ACLR
Reset => RandomLatched[4].ACLR
Reset => RandomLatched[5].ACLR
Reset => RandomLatched[6].ACLR
Reset => RandomLatched[7].ACLR
Reset => RandomLatched[8].ACLR
Reset => RandomLatched[9].ACLR
Reset => x[0].ACLR
Reset => x[1].ACLR
Reset => x[2].ACLR
Reset => x[3].ACLR
Reset => x[4].ACLR
Reset => x[5].ACLR
Reset => x[6].ACLR
Reset => x[7].ACLR
Reset => x[8].ACLR
Reset => x[9].ACLR
StateJam => always1.IN0
StateJam_q => always1.IN1
RetryCnt[0] => LessThan0.IN8
RetryCnt[0] => LessThan1.IN8
RetryCnt[0] => LessThan2.IN8
RetryCnt[0] => LessThan3.IN8
RetryCnt[0] => LessThan4.IN8
RetryCnt[0] => LessThan5.IN8
RetryCnt[0] => LessThan6.IN8
RetryCnt[0] => LessThan7.IN8
RetryCnt[0] => LessThan8.IN8
RetryCnt[1] => LessThan0.IN7
RetryCnt[1] => LessThan1.IN7
RetryCnt[1] => LessThan2.IN7
RetryCnt[1] => LessThan3.IN7
RetryCnt[1] => LessThan4.IN7
RetryCnt[1] => LessThan5.IN7
RetryCnt[1] => LessThan6.IN7
RetryCnt[1] => LessThan7.IN7
RetryCnt[1] => LessThan8.IN7
RetryCnt[2] => LessThan0.IN6
RetryCnt[2] => LessThan1.IN6
RetryCnt[2] => LessThan2.IN6
RetryCnt[2] => LessThan3.IN6
RetryCnt[2] => LessThan4.IN6
RetryCnt[2] => LessThan5.IN6
RetryCnt[2] => LessThan6.IN6
RetryCnt[2] => LessThan7.IN6
RetryCnt[2] => LessThan8.IN6
RetryCnt[3] => LessThan0.IN5
RetryCnt[3] => LessThan1.IN5
RetryCnt[3] => LessThan2.IN5
RetryCnt[3] => LessThan3.IN5
RetryCnt[3] => LessThan4.IN5
RetryCnt[3] => LessThan5.IN5
RetryCnt[3] => LessThan6.IN5
RetryCnt[3] => LessThan7.IN5
RetryCnt[3] => LessThan8.IN5
NibCnt[0] => WideAnd0.IN0
NibCnt[1] => WideAnd0.IN1
NibCnt[2] => WideAnd0.IN2
NibCnt[3] => WideAnd0.IN3
NibCnt[4] => WideAnd0.IN4
NibCnt[5] => WideAnd0.IN5
NibCnt[6] => WideAnd0.IN6
NibCnt[7] => ~NO_FANOUT~
NibCnt[8] => ~NO_FANOUT~
NibCnt[9] => ~NO_FANOUT~
NibCnt[10] => ~NO_FANOUT~
NibCnt[11] => ~NO_FANOUT~
NibCnt[12] => ~NO_FANOUT~
NibCnt[13] => ~NO_FANOUT~
NibCnt[14] => ~NO_FANOUT~
NibCnt[15] => ~NO_FANOUT~
ByteCnt[0] => Equal1.IN9
ByteCnt[1] => Equal1.IN8
ByteCnt[2] => Equal1.IN7
ByteCnt[3] => Equal1.IN6
ByteCnt[4] => Equal1.IN5
ByteCnt[5] => Equal1.IN4
ByteCnt[6] => Equal1.IN3
ByteCnt[7] => Equal1.IN2
ByteCnt[8] => Equal1.IN1
ByteCnt[9] => Equal1.IN0
RandomEq0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
RandomEqByteCnt <= RandomEqByteCnt.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1
MRxClk => MRxClk.IN4
MRxDV => MRxDV.IN2
MRxD[0] => Data_Crc[3].IN1
MRxD[1] => Data_Crc[2].IN1
MRxD[2] => Data_Crc[1].IN1
MRxD[3] => Data_Crc[0].IN1
Reset => Reset.IN4
Transmitting => Transmitting.IN2
MaxFL[0] => MaxFL[0].IN1
MaxFL[1] => MaxFL[1].IN1
MaxFL[2] => MaxFL[2].IN1
MaxFL[3] => MaxFL[3].IN1
MaxFL[4] => MaxFL[4].IN1
MaxFL[5] => MaxFL[5].IN1
MaxFL[6] => MaxFL[6].IN1
MaxFL[7] => MaxFL[7].IN1
MaxFL[8] => MaxFL[8].IN1
MaxFL[9] => MaxFL[9].IN1
MaxFL[10] => MaxFL[10].IN1
MaxFL[11] => MaxFL[11].IN1
MaxFL[12] => MaxFL[12].IN1
MaxFL[13] => MaxFL[13].IN1
MaxFL[14] => MaxFL[14].IN1
MaxFL[15] => MaxFL[15].IN1
r_IFG => r_IFG.IN1
HugEn => HugEn.IN1
DlyCrcEn => DlyCrcEn.IN1
RxData[0] <= RxData[0].DB_MAX_OUTPUT_PORT_TYPE
RxData[1] <= RxData[1].DB_MAX_OUTPUT_PORT_TYPE
RxData[2] <= RxData[2].DB_MAX_OUTPUT_PORT_TYPE
RxData[3] <= RxData[3].DB_MAX_OUTPUT_PORT_TYPE
RxData[4] <= RxData[4].DB_MAX_OUTPUT_PORT_TYPE
RxData[5] <= RxData[5].DB_MAX_OUTPUT_PORT_TYPE
RxData[6] <= RxData[6].DB_MAX_OUTPUT_PORT_TYPE
RxData[7] <= RxData[7].DB_MAX_OUTPUT_PORT_TYPE
RxValid <= RxValid~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxStartFrm <= RxStartFrm~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxEndFrm <= RxEndFrm.DB_MAX_OUTPUT_PORT_TYPE
ByteCnt[0] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[1] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[2] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[3] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[4] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[5] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[6] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[7] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[8] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[9] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[10] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[11] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[12] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[13] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[14] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCnt[15] <= eth_rxcounters:rxcounters1.ByteCntOut
ByteCntEq0 <= ByteCntEq0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntGreat2 <= ByteCntGreat2.DB_MAX_OUTPUT_PORT_TYPE
ByteCntMaxFrame <= ByteCntMaxFrame.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= eth_crc:crcrx.CrcError
StateIdle <= StateIdle.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble.DB_MAX_OUTPUT_PORT_TYPE
StateSFD <= StateSFD.DB_MAX_OUTPUT_PORT_TYPE
StateData[0] <= StateData[0].DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData[1].DB_MAX_OUTPUT_PORT_TYPE
MAC[0] => MAC[0].IN1
MAC[1] => MAC[1].IN1
MAC[2] => MAC[2].IN1
MAC[3] => MAC[3].IN1
MAC[4] => MAC[4].IN1
MAC[5] => MAC[5].IN1
MAC[6] => MAC[6].IN1
MAC[7] => MAC[7].IN1
MAC[8] => MAC[8].IN1
MAC[9] => MAC[9].IN1
MAC[10] => MAC[10].IN1
MAC[11] => MAC[11].IN1
MAC[12] => MAC[12].IN1
MAC[13] => MAC[13].IN1
MAC[14] => MAC[14].IN1
MAC[15] => MAC[15].IN1
MAC[16] => MAC[16].IN1
MAC[17] => MAC[17].IN1
MAC[18] => MAC[18].IN1
MAC[19] => MAC[19].IN1
MAC[20] => MAC[20].IN1
MAC[21] => MAC[21].IN1
MAC[22] => MAC[22].IN1
MAC[23] => MAC[23].IN1
MAC[24] => MAC[24].IN1
MAC[25] => MAC[25].IN1
MAC[26] => MAC[26].IN1
MAC[27] => MAC[27].IN1
MAC[28] => MAC[28].IN1
MAC[29] => MAC[29].IN1
MAC[30] => MAC[30].IN1
MAC[31] => MAC[31].IN1
MAC[32] => MAC[32].IN1
MAC[33] => MAC[33].IN1
MAC[34] => MAC[34].IN1
MAC[35] => MAC[35].IN1
MAC[36] => MAC[36].IN1
MAC[37] => MAC[37].IN1
MAC[38] => MAC[38].IN1
MAC[39] => MAC[39].IN1
MAC[40] => MAC[40].IN1
MAC[41] => MAC[41].IN1
MAC[42] => MAC[42].IN1
MAC[43] => MAC[43].IN1
MAC[44] => MAC[44].IN1
MAC[45] => MAC[45].IN1
MAC[46] => MAC[46].IN1
MAC[47] => MAC[47].IN1
r_Pro => r_Pro.IN1
r_Bro => r_Bro.IN1
r_HASH0[0] => r_HASH0[0].IN1
r_HASH0[1] => r_HASH0[1].IN1
r_HASH0[2] => r_HASH0[2].IN1
r_HASH0[3] => r_HASH0[3].IN1
r_HASH0[4] => r_HASH0[4].IN1
r_HASH0[5] => r_HASH0[5].IN1
r_HASH0[6] => r_HASH0[6].IN1
r_HASH0[7] => r_HASH0[7].IN1
r_HASH0[8] => r_HASH0[8].IN1
r_HASH0[9] => r_HASH0[9].IN1
r_HASH0[10] => r_HASH0[10].IN1
r_HASH0[11] => r_HASH0[11].IN1
r_HASH0[12] => r_HASH0[12].IN1
r_HASH0[13] => r_HASH0[13].IN1
r_HASH0[14] => r_HASH0[14].IN1
r_HASH0[15] => r_HASH0[15].IN1
r_HASH0[16] => r_HASH0[16].IN1
r_HASH0[17] => r_HASH0[17].IN1
r_HASH0[18] => r_HASH0[18].IN1
r_HASH0[19] => r_HASH0[19].IN1
r_HASH0[20] => r_HASH0[20].IN1
r_HASH0[21] => r_HASH0[21].IN1
r_HASH0[22] => r_HASH0[22].IN1
r_HASH0[23] => r_HASH0[23].IN1
r_HASH0[24] => r_HASH0[24].IN1
r_HASH0[25] => r_HASH0[25].IN1
r_HASH0[26] => r_HASH0[26].IN1
r_HASH0[27] => r_HASH0[27].IN1
r_HASH0[28] => r_HASH0[28].IN1
r_HASH0[29] => r_HASH0[29].IN1
r_HASH0[30] => r_HASH0[30].IN1
r_HASH0[31] => r_HASH0[31].IN1
r_HASH1[0] => r_HASH1[0].IN1
r_HASH1[1] => r_HASH1[1].IN1
r_HASH1[2] => r_HASH1[2].IN1
r_HASH1[3] => r_HASH1[3].IN1
r_HASH1[4] => r_HASH1[4].IN1
r_HASH1[5] => r_HASH1[5].IN1
r_HASH1[6] => r_HASH1[6].IN1
r_HASH1[7] => r_HASH1[7].IN1
r_HASH1[8] => r_HASH1[8].IN1
r_HASH1[9] => r_HASH1[9].IN1
r_HASH1[10] => r_HASH1[10].IN1
r_HASH1[11] => r_HASH1[11].IN1
r_HASH1[12] => r_HASH1[12].IN1
r_HASH1[13] => r_HASH1[13].IN1
r_HASH1[14] => r_HASH1[14].IN1
r_HASH1[15] => r_HASH1[15].IN1
r_HASH1[16] => r_HASH1[16].IN1
r_HASH1[17] => r_HASH1[17].IN1
r_HASH1[18] => r_HASH1[18].IN1
r_HASH1[19] => r_HASH1[19].IN1
r_HASH1[20] => r_HASH1[20].IN1
r_HASH1[21] => r_HASH1[21].IN1
r_HASH1[22] => r_HASH1[22].IN1
r_HASH1[23] => r_HASH1[23].IN1
r_HASH1[24] => r_HASH1[24].IN1
r_HASH1[25] => r_HASH1[25].IN1
r_HASH1[26] => r_HASH1[26].IN1
r_HASH1[27] => r_HASH1[27].IN1
r_HASH1[28] => r_HASH1[28].IN1
r_HASH1[29] => r_HASH1[29].IN1
r_HASH1[30] => r_HASH1[30].IN1
r_HASH1[31] => r_HASH1[31].IN1
RxAbort <= eth_rxaddrcheck:rxaddrcheck1.RxAbort
AddressMiss <= eth_rxaddrcheck:rxaddrcheck1.AddressMiss
PassAll => PassAll.IN1
ControlFrmAddressOK => ControlFrmAddressOK.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1
MRxClk => StateData1.CLK
MRxClk => StateData0.CLK
MRxClk => StateSFD~reg0.CLK
MRxClk => StatePreamble~reg0.CLK
MRxClk => StateDrop~reg0.CLK
MRxClk => StateIdle~reg0.CLK
Reset => StateData1.ACLR
Reset => StateData0.ACLR
Reset => StateSFD~reg0.ACLR
Reset => StatePreamble~reg0.ACLR
Reset => StateDrop~reg0.PRESET
Reset => StateIdle~reg0.ACLR
MRxDV => StartPreamble.IN0
MRxDV => StartSFD.IN0
MRxDV => StartData0.IN1
MRxDV => StartData1.IN1
MRxDV => StartDrop.IN1
MRxDV => StartIdle.IN1
ByteCntEq0 => ~NO_FANOUT~
ByteCntGreat2 => ~NO_FANOUT~
Transmitting => StartDrop.IN1
Transmitting => StartSFD.IN1
MRxDEq5 => StartSFD.IN1
MRxDEq5 => StartPreamble.IN1
MRxDEqD => StartData0.IN1
MRxDEqD => StartDrop.IN1
IFGCounterEq24 => StartData0.IN1
IFGCounterEq24 => StartDrop.IN1
ByteCntMaxFrame => StartDrop.IN1
ByteCntMaxFrame => StartData1.IN1
StateData[0] <= StateData0.DB_MAX_OUTPUT_PORT_TYPE
StateData[1] <= StateData1.DB_MAX_OUTPUT_PORT_TYPE
StateIdle <= StateIdle~reg0.DB_MAX_OUTPUT_PORT_TYPE
StatePreamble <= StatePreamble~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateSFD <= StateSFD~reg0.DB_MAX_OUTPUT_PORT_TYPE
StateDrop <= StateDrop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1
MRxClk => DlyCrcCnt[0]~reg0.CLK
MRxClk => DlyCrcCnt[1]~reg0.CLK
MRxClk => DlyCrcCnt[2]~reg0.CLK
MRxClk => DlyCrcCnt[3]~reg0.CLK
MRxClk => IFGCounter[0].CLK
MRxClk => IFGCounter[1].CLK
MRxClk => IFGCounter[2].CLK
MRxClk => IFGCounter[3].CLK
MRxClk => IFGCounter[4].CLK
MRxClk => ByteCnt[0].CLK
MRxClk => ByteCnt[1].CLK
MRxClk => ByteCnt[2].CLK
MRxClk => ByteCnt[3].CLK
MRxClk => ByteCnt[4].CLK
MRxClk => ByteCnt[5].CLK
MRxClk => ByteCnt[6].CLK
MRxClk => ByteCnt[7].CLK
MRxClk => ByteCnt[8].CLK
MRxClk => ByteCnt[9].CLK
MRxClk => ByteCnt[10].CLK
MRxClk => ByteCnt[11].CLK
MRxClk => ByteCnt[12].CLK
MRxClk => ByteCnt[13].CLK
MRxClk => ByteCnt[14].CLK
MRxClk => ByteCnt[15].CLK
Reset => DlyCrcCnt[0]~reg0.ACLR
Reset => DlyCrcCnt[1]~reg0.ACLR
Reset => DlyCrcCnt[2]~reg0.ACLR
Reset => DlyCrcCnt[3]~reg0.ACLR
Reset => IFGCounter[0].ACLR
Reset => IFGCounter[1].ACLR
Reset => IFGCounter[2].ACLR
Reset => IFGCounter[3].ACLR
Reset => IFGCounter[4].ACLR
Reset => ByteCnt[0].ACLR
Reset => ByteCnt[1].ACLR
Reset => ByteCnt[2].ACLR
Reset => ByteCnt[3].ACLR
Reset => ByteCnt[4].ACLR
Reset => ByteCnt[5].ACLR
Reset => ByteCnt[6].ACLR
Reset => ByteCnt[7].ACLR
Reset => ByteCnt[8].ACLR
Reset => ByteCnt[9].ACLR
Reset => ByteCnt[10].ACLR
Reset => ByteCnt[11].ACLR
Reset => ByteCnt[12].ACLR
Reset => ByteCnt[13].ACLR
Reset => ByteCnt[14].ACLR
Reset => ByteCnt[15].ACLR
MRxDV => ResetByteCounter.IN1
MRxDV => IncrementByteCounter.IN1
MRxDV => ResetIFGCounter.IN0
StateIdle => IncrementByteCounter.IN0
StateIdle => IncrementIFGCounter.IN0
StateSFD => ResetByteCounter.IN0
StateSFD => IncrementByteCounter.IN0
StateSFD => ResetIFGCounter.IN1
StateSFD => IncrementIFGCounter.IN1
StateSFD => always2.IN0
StateData[0] => ResetByteCounter.IN1
StateData[1] => IncrementByteCounter.IN1
StateDrop => ResetIFGCounter.IN1
StateDrop => IncrementIFGCounter.IN1
StatePreamble => IncrementByteCounter.IN1
StatePreamble => IncrementIFGCounter.IN1
MRxDEqD => ResetByteCounter.IN1
MRxDEqD => ResetIFGCounter.IN1
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => ByteCntOut.OUTPUTSELECT
DlyCrcEn => always2.IN1
DlyCrcEn => always2.IN1
DlyCrcCnt[0] <= DlyCrcCnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[1] <= DlyCrcCnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[2] <= DlyCrcCnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DlyCrcCnt[3] <= DlyCrcCnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Transmitting => IncrementByteCounter.IN1
MaxFL[0] => Equal9.IN15
MaxFL[1] => Equal9.IN14
MaxFL[2] => Equal9.IN13
MaxFL[3] => Equal9.IN12
MaxFL[4] => Equal9.IN11
MaxFL[5] => Equal9.IN10
MaxFL[6] => Equal9.IN9
MaxFL[7] => Equal9.IN8
MaxFL[8] => Equal9.IN7
MaxFL[9] => Equal9.IN6
MaxFL[10] => Equal9.IN5
MaxFL[11] => Equal9.IN4
MaxFL[12] => Equal9.IN3
MaxFL[13] => Equal9.IN2
MaxFL[14] => Equal9.IN1
MaxFL[15] => Equal9.IN0
r_IFG => IFGCounterEq24.IN1
HugEn => ByteCntMaxFrame.IN1
IFGCounterEq24 <= IFGCounterEq24.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq1 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq2 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq3 <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq4 <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq5 <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq6 <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
ByteCntEq7 <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
ByteCntGreat2 <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
ByteCntSmall7 <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
ByteCntMaxFrame <= ByteCntMaxFrame.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[0] <= ByteCnt[0].DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[1] <= ByteCnt[1].DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[2] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[3] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[4] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[5] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[6] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[7] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[8] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[9] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[10] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[11] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[12] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[13] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[14] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE
ByteCntOut[15] <= ByteCntOut.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1
MRxClk => UnicastOK.CLK
MRxClk => MulticastOK.CLK
MRxClk => AddressMiss~reg0.CLK
MRxClk => RxAbort~reg0.CLK
Reset => UnicastOK.ACLR
Reset => MulticastOK.ACLR
Reset => AddressMiss~reg0.ACLR
Reset => RxAbort~reg0.ACLR
RxData[0] => Equal0.IN7
RxData[0] => Equal1.IN7
RxData[0] => Equal2.IN7
RxData[0] => Equal3.IN7
RxData[0] => Equal4.IN7
RxData[0] => Equal5.IN7
RxData[1] => Equal0.IN6
RxData[1] => Equal1.IN6
RxData[1] => Equal2.IN6
RxData[1] => Equal3.IN6
RxData[1] => Equal4.IN6
RxData[1] => Equal5.IN6
RxData[2] => Equal0.IN5
RxData[2] => Equal1.IN5
RxData[2] => Equal2.IN5
RxData[2] => Equal3.IN5
RxData[2] => Equal4.IN5
RxData[2] => Equal5.IN5
RxData[3] => Equal0.IN4
RxData[3] => Equal1.IN4
RxData[3] => Equal2.IN4
RxData[3] => Equal3.IN4
RxData[3] => Equal4.IN4
RxData[3] => Equal5.IN4
RxData[4] => Equal0.IN3
RxData[4] => Equal1.IN3
RxData[4] => Equal2.IN3
RxData[4] => Equal3.IN3
RxData[4] => Equal4.IN3
RxData[4] => Equal5.IN3
RxData[5] => Equal0.IN2
RxData[5] => Equal1.IN2
RxData[5] => Equal2.IN2
RxData[5] => Equal3.IN2
RxData[5] => Equal4.IN2
RxData[5] => Equal5.IN2
RxData[6] => Equal0.IN1
RxData[6] => Equal1.IN1
RxData[6] => Equal2.IN1
RxData[6] => Equal3.IN1
RxData[6] => Equal4.IN1
RxData[6] => Equal5.IN1
RxData[7] => Equal0.IN0
RxData[7] => Equal1.IN0
RxData[7] => Equal2.IN0
RxData[7] => Equal3.IN0
RxData[7] => Equal4.IN0
RxData[7] => Equal5.IN0
Broadcast => BroadcastOK.IN0
r_Bro => BroadcastOK.IN1
r_Pro => RxAddressInvalid.IN1
ByteCntEq2 => always3.IN1
ByteCntEq3 => always3.IN1
ByteCntEq4 => always3.IN1
ByteCntEq5 => always3.IN1
ByteCntEq6 => always3.IN1
ByteCntEq7 => always0.IN1
ByteCntEq7 => always1.IN1
HASH0[0] => IntHash[0].DATAA
HASH0[1] => IntHash[1].DATAA
HASH0[2] => IntHash[2].DATAA
HASH0[3] => IntHash[3].DATAA
HASH0[4] => IntHash[4].DATAA
HASH0[5] => IntHash[5].DATAA
HASH0[6] => IntHash[6].DATAA
HASH0[7] => IntHash[7].DATAA
HASH0[8] => IntHash[8].DATAA
HASH0[9] => IntHash[9].DATAA
HASH0[10] => IntHash[10].DATAA
HASH0[11] => IntHash[11].DATAA
HASH0[12] => IntHash[12].DATAA
HASH0[13] => IntHash[13].DATAA
HASH0[14] => IntHash[14].DATAA
HASH0[15] => IntHash[15].DATAA
HASH0[16] => IntHash[16].DATAA
HASH0[17] => IntHash[17].DATAA
HASH0[18] => IntHash[18].DATAA
HASH0[19] => IntHash[19].DATAA
HASH0[20] => IntHash[20].DATAA
HASH0[21] => IntHash[21].DATAA
HASH0[22] => IntHash[22].DATAA
HASH0[23] => IntHash[23].DATAA
HASH0[24] => IntHash[24].DATAA
HASH0[25] => IntHash[25].DATAA
HASH0[26] => IntHash[26].DATAA
HASH0[27] => IntHash[27].DATAA
HASH0[28] => IntHash[28].DATAA
HASH0[29] => IntHash[29].DATAA
HASH0[30] => IntHash[30].DATAA
HASH0[31] => IntHash[31].DATAA
HASH1[0] => IntHash[0].DATAB
HASH1[1] => IntHash[1].DATAB
HASH1[2] => IntHash[2].DATAB
HASH1[3] => IntHash[3].DATAB
HASH1[4] => IntHash[4].DATAB
HASH1[5] => IntHash[5].DATAB
HASH1[6] => IntHash[6].DATAB
HASH1[7] => IntHash[7].DATAB
HASH1[8] => IntHash[8].DATAB
HASH1[9] => IntHash[9].DATAB
HASH1[10] => IntHash[10].DATAB
HASH1[11] => IntHash[11].DATAB
HASH1[12] => IntHash[12].DATAB
HASH1[13] => IntHash[13].DATAB
HASH1[14] => IntHash[14].DATAB
HASH1[15] => IntHash[15].DATAB
HASH1[16] => IntHash[16].DATAB
HASH1[17] => IntHash[17].DATAB
HASH1[18] => IntHash[18].DATAB
HASH1[19] => IntHash[19].DATAB
HASH1[20] => IntHash[20].DATAB
HASH1[21] => IntHash[21].DATAB
HASH1[22] => IntHash[22].DATAB
HASH1[23] => IntHash[23].DATAB
HASH1[24] => IntHash[24].DATAB
HASH1[25] => IntHash[25].DATAB
HASH1[26] => IntHash[26].DATAB
HASH1[27] => IntHash[27].DATAB
HASH1[28] => IntHash[28].DATAB
HASH1[29] => IntHash[29].DATAB
HASH1[30] => IntHash[30].DATAB
HASH1[31] => IntHash[31].DATAB
CrcHash[0] => Mux8.IN2
CrcHash[1] => Mux8.IN1
CrcHash[2] => Mux8.IN0
CrcHash[3] => Mux0.IN1
CrcHash[3] => Mux1.IN1
CrcHash[3] => Mux2.IN1
CrcHash[3] => Mux3.IN1
CrcHash[3] => Mux4.IN1
CrcHash[3] => Mux5.IN1
CrcHash[3] => Mux6.IN1
CrcHash[3] => Mux7.IN1
CrcHash[4] => Mux0.IN0
CrcHash[4] => Mux1.IN0
CrcHash[4] => Mux2.IN0
CrcHash[4] => Mux3.IN0
CrcHash[4] => Mux4.IN0
CrcHash[4] => Mux5.IN0
CrcHash[4] => Mux6.IN0
CrcHash[4] => Mux7.IN0
CrcHash[5] => IntHash[31].OUTPUTSELECT
CrcHash[5] => IntHash[30].OUTPUTSELECT
CrcHash[5] => IntHash[29].OUTPUTSELECT
CrcHash[5] => IntHash[28].OUTPUTSELECT
CrcHash[5] => IntHash[27].OUTPUTSELECT
CrcHash[5] => IntHash[26].OUTPUTSELECT
CrcHash[5] => IntHash[25].OUTPUTSELECT
CrcHash[5] => IntHash[24].OUTPUTSELECT
CrcHash[5] => IntHash[23].OUTPUTSELECT
CrcHash[5] => IntHash[22].OUTPUTSELECT
CrcHash[5] => IntHash[21].OUTPUTSELECT
CrcHash[5] => IntHash[20].OUTPUTSELECT
CrcHash[5] => IntHash[19].OUTPUTSELECT
CrcHash[5] => IntHash[18].OUTPUTSELECT
CrcHash[5] => IntHash[17].OUTPUTSELECT
CrcHash[5] => IntHash[16].OUTPUTSELECT
CrcHash[5] => IntHash[15].OUTPUTSELECT
CrcHash[5] => IntHash[14].OUTPUTSELECT
CrcHash[5] => IntHash[13].OUTPUTSELECT
CrcHash[5] => IntHash[12].OUTPUTSELECT
CrcHash[5] => IntHash[11].OUTPUTSELECT
CrcHash[5] => IntHash[10].OUTPUTSELECT
CrcHash[5] => IntHash[9].OUTPUTSELECT
CrcHash[5] => IntHash[8].OUTPUTSELECT
CrcHash[5] => IntHash[7].OUTPUTSELECT
CrcHash[5] => IntHash[6].OUTPUTSELECT
CrcHash[5] => IntHash[5].OUTPUTSELECT
CrcHash[5] => IntHash[4].OUTPUTSELECT
CrcHash[5] => IntHash[3].OUTPUTSELECT
CrcHash[5] => IntHash[2].OUTPUTSELECT
CrcHash[5] => IntHash[1].OUTPUTSELECT
CrcHash[5] => IntHash[0].OUTPUTSELECT
CrcHashGood => always2.IN0
StateData[0] => WideOr0.IN0
StateData[1] => WideOr0.IN1
RxEndFrm => always3.IN1
Multicast => always2.IN1
MAC[0] => Equal5.IN15
MAC[1] => Equal5.IN14
MAC[2] => Equal5.IN13
MAC[3] => Equal5.IN12
MAC[4] => Equal5.IN11
MAC[5] => Equal5.IN10
MAC[6] => Equal5.IN9
MAC[7] => Equal5.IN8
MAC[8] => Equal4.IN15
MAC[9] => Equal4.IN14
MAC[10] => Equal4.IN13
MAC[11] => Equal4.IN12
MAC[12] => Equal4.IN11
MAC[13] => Equal4.IN10
MAC[14] => Equal4.IN9
MAC[15] => Equal4.IN8
MAC[16] => Equal3.IN15
MAC[17] => Equal3.IN14
MAC[18] => Equal3.IN13
MAC[19] => Equal3.IN12
MAC[20] => Equal3.IN11
MAC[21] => Equal3.IN10
MAC[22] => Equal3.IN9
MAC[23] => Equal3.IN8
MAC[24] => Equal2.IN15
MAC[25] => Equal2.IN14
MAC[26] => Equal2.IN13
MAC[27] => Equal2.IN12
MAC[28] => Equal2.IN11
MAC[29] => Equal2.IN10
MAC[30] => Equal2.IN9
MAC[31] => Equal2.IN8
MAC[32] => Equal1.IN15
MAC[33] => Equal1.IN14
MAC[34] => Equal1.IN13
MAC[35] => Equal1.IN12
MAC[36] => Equal1.IN11
MAC[37] => Equal1.IN10
MAC[38] => Equal1.IN9
MAC[39] => Equal1.IN8
MAC[40] => Equal0.IN15
MAC[41] => Equal0.IN14
MAC[42] => Equal0.IN13
MAC[43] => Equal0.IN12
MAC[44] => Equal0.IN11
MAC[45] => Equal0.IN10
MAC[46] => Equal0.IN9
MAC[47] => Equal0.IN8
RxAbort <= RxAbort~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressMiss <= AddressMiss~reg0.DB_MAX_OUTPUT_PORT_TYPE
PassAll => AddressMiss.IN0
ControlFrmAddressOK => AddressMiss.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_rxethmac:rxethmac1|eth_crc:crcrx
Clk => Crc[0]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[30]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[0]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[30]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN1
Data[0] => CrcNext.IN0
Data[0] => CrcNext.IN0
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN1
Data[1] => CrcNext.IN0
Data[1] => CrcNext.IN1
Data[2] => CrcNext.IN1
Data[2] => CrcNext.IN0
Data[2] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Data[3] => CrcNext.IN1
Enable => CrcNext[1].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext[2].IN1
Enable => CrcNext[3].IN1
Enable => CrcNext.IN1
Enable => CrcNext[0].IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Enable => CrcNext.IN1
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Initialize => Crc.OUTPUTSELECT
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcError <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst
av_reset => rx_reset.IN0
av_reset => tx_reset.IN0
av_clk => av_clk.IN4
av_cs => av_waitrequest.IN1
av_write => comb.IN0
av_write => comb.IN0
av_read => av_waitrequest.IN1
av_read => av_read_r.DATAIN
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => av_readdata.OUTPUTSELECT
av_address[0] => comb.IN1
av_address[0] => comb.IN1
av_address[1] => av_address[1].IN2
av_address[2] => av_address[2].IN2
av_address[3] => av_address[3].IN2
av_address[4] => av_address[4].IN2
av_address[5] => av_address[5].IN2
av_address[6] => av_address[6].IN2
av_address[7] => av_address[7].IN2
av_writedata[0] => av_writedata[0].IN2
av_writedata[1] => av_writedata[1].IN2
av_writedata[2] => av_writedata[2].IN2
av_writedata[3] => av_writedata[3].IN2
av_writedata[4] => av_writedata[4].IN2
av_writedata[5] => av_writedata[5].IN2
av_writedata[6] => av_writedata[6].IN2
av_writedata[7] => av_writedata[7].IN2
av_writedata[8] => av_writedata[8].IN2
av_writedata[9] => av_writedata[9].IN2
av_writedata[10] => av_writedata[10].IN2
av_writedata[11] => av_writedata[11].IN2
av_writedata[12] => av_writedata[12].IN2
av_writedata[13] => av_writedata[13].IN2
av_writedata[14] => av_writedata[14].IN2
av_writedata[15] => av_writedata[15].IN2
av_writedata[16] => av_writedata[16].IN2
av_writedata[17] => av_writedata[17].IN2
av_writedata[18] => av_writedata[18].IN2
av_writedata[19] => av_writedata[19].IN2
av_writedata[20] => av_writedata[20].IN2
av_writedata[21] => av_writedata[21].IN2
av_writedata[22] => av_writedata[22].IN2
av_writedata[23] => av_writedata[23].IN2
av_writedata[24] => av_writedata[24].IN2
av_writedata[25] => av_writedata[25].IN2
av_writedata[26] => av_writedata[26].IN2
av_writedata[27] => av_writedata[27].IN2
av_writedata[28] => av_writedata[28].IN2
av_writedata[29] => av_writedata[29].IN2
av_writedata[30] => av_writedata[30].IN2
av_writedata[31] => av_writedata[31].IN2
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest_n <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_tx_waitrequest => av_tx_waitrequest.IN1
av_tx_readdatavalid => av_tx_readdatavalid.IN1
av_tx_readdata[0] => av_tx_readdata[0].IN1
av_tx_readdata[1] => av_tx_readdata[1].IN1
av_tx_readdata[2] => av_tx_readdata[2].IN1
av_tx_readdata[3] => av_tx_readdata[3].IN1
av_tx_readdata[4] => av_tx_readdata[4].IN1
av_tx_readdata[5] => av_tx_readdata[5].IN1
av_tx_readdata[6] => av_tx_readdata[6].IN1
av_tx_readdata[7] => av_tx_readdata[7].IN1
av_tx_readdata[8] => av_tx_readdata[8].IN1
av_tx_readdata[9] => av_tx_readdata[9].IN1
av_tx_readdata[10] => av_tx_readdata[10].IN1
av_tx_readdata[11] => av_tx_readdata[11].IN1
av_tx_readdata[12] => av_tx_readdata[12].IN1
av_tx_readdata[13] => av_tx_readdata[13].IN1
av_tx_readdata[14] => av_tx_readdata[14].IN1
av_tx_readdata[15] => av_tx_readdata[15].IN1
av_tx_readdata[16] => av_tx_readdata[16].IN1
av_tx_readdata[17] => av_tx_readdata[17].IN1
av_tx_readdata[18] => av_tx_readdata[18].IN1
av_tx_readdata[19] => av_tx_readdata[19].IN1
av_tx_readdata[20] => av_tx_readdata[20].IN1
av_tx_readdata[21] => av_tx_readdata[21].IN1
av_tx_readdata[22] => av_tx_readdata[22].IN1
av_tx_readdata[23] => av_tx_readdata[23].IN1
av_tx_readdata[24] => av_tx_readdata[24].IN1
av_tx_readdata[25] => av_tx_readdata[25].IN1
av_tx_readdata[26] => av_tx_readdata[26].IN1
av_tx_readdata[27] => av_tx_readdata[27].IN1
av_tx_readdata[28] => av_tx_readdata[28].IN1
av_tx_readdata[29] => av_tx_readdata[29].IN1
av_tx_readdata[30] => av_tx_readdata[30].IN1
av_tx_readdata[31] => av_tx_readdata[31].IN1
av_tx_address[0] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[1] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[2] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[3] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[4] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[5] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[6] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[7] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[8] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[9] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[10] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[11] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[12] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[13] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[14] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[15] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[16] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[17] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[18] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[19] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[20] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[21] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[22] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[23] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[24] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[25] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[26] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[27] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[28] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[29] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[30] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_address[31] <= eth_avalon_txdma:eth_txdma_inst.av_address
av_tx_read <= eth_avalon_txdma:eth_txdma_inst.av_read
av_rx_waitrequest => av_rx_waitrequest.IN1
av_rx_address[0] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[1] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[2] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[3] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[4] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[5] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[6] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[7] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[8] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[9] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[10] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[11] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[12] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[13] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[14] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[15] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[16] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[17] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[18] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[19] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[20] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[21] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[22] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[23] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[24] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[25] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[26] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[27] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[28] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[29] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[30] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_address[31] <= eth_avalon_rxdma:eth_rxdma_inst.av_address
av_rx_write <= eth_avalon_rxdma:eth_rxdma_inst.av_write
av_rx_writedata[0] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[1] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[2] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[3] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[4] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[5] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[6] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[7] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[8] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[9] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[10] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[11] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[12] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[13] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[14] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[15] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[16] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[17] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[18] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[19] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[20] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[21] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[22] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[23] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[24] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[25] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[26] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[27] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[28] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[29] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[30] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_writedata[31] <= eth_avalon_rxdma:eth_rxdma_inst.av_writedata
av_rx_byteenable[0] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
av_rx_byteenable[1] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
av_rx_byteenable[2] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
av_rx_byteenable[3] <= eth_avalon_rxdma:eth_rxdma_inst.av_byteenable
InvalidSymbol => RxStatus_r.DATAB
LatchedCrcError => RxStatus_r.DATAB
RxLateCollision => RxStatus_r.DATAB
ShortFrame => RxStatus_r.DATAB
DribbleNibble => RxStatus_r.DATAB
ReceivedPacketTooBig => RxStatus_r.DATAB
RxLength[0] => ~NO_FANOUT~
RxLength[1] => ~NO_FANOUT~
RxLength[2] => ~NO_FANOUT~
RxLength[3] => ~NO_FANOUT~
RxLength[4] => ~NO_FANOUT~
RxLength[5] => ~NO_FANOUT~
RxLength[6] => ~NO_FANOUT~
RxLength[7] => ~NO_FANOUT~
RxLength[8] => ~NO_FANOUT~
RxLength[9] => ~NO_FANOUT~
RxLength[10] => ~NO_FANOUT~
RxLength[11] => ~NO_FANOUT~
RxLength[12] => ~NO_FANOUT~
RxLength[13] => ~NO_FANOUT~
RxLength[14] => ~NO_FANOUT~
RxLength[15] => ~NO_FANOUT~
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatus_r.OUTPUTSELECT
LoadRxStatus => RxStatusWriteLatched_sync2~reg0.DATAIN
ReceivedPacketGood => ~NO_FANOUT~
AddressMiss => RxStatus_r.DATAB
r_RxFlow => ~NO_FANOUT~
r_PassAll => ~NO_FANOUT~
ReceivedPauseFrm => RxStatus_r.DATAB
RetryCntLatched[0] => RetryCntLatched[0].IN1
RetryCntLatched[1] => RetryCntLatched[1].IN1
RetryCntLatched[2] => RetryCntLatched[2].IN1
RetryCntLatched[3] => RetryCntLatched[3].IN1
RetryLimit => RetryLimit.IN1
LateCollLatched => LateCollLatched.IN1
DeferLatched => DeferLatched.IN1
RstDeferLatched <= RstDeferLatched.DB_MAX_OUTPUT_PORT_TYPE
CarrierSenseLost => CarrierSenseLost.IN1
MTxClk => MTxClk.IN1
TxUsedData => comb.IN1
TxUsedData => Flop.OUTPUTSELECT
TxRetry => comb.IN0
TxRetry => RstDeferLatched.IN0
TxRetry => always5.IN1
TxRetry => tx_retry.OUTPUTSELECT
TxAbort => comb.IN1
TxAbort => RstDeferLatched.IN1
TxAbort => always5.IN0
TxDone => comb.IN1
TxDone => RstDeferLatched.IN1
TxDone => always5.IN1
TxStartFrm <= eth_avalon_txdma:eth_txdma_inst.tx_sop
TxEndFrm <= eth_avalon_txdma:eth_txdma_inst.tx_eop
TxData[0] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[1] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[2] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[3] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[4] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[5] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[6] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxData[7] <= eth_avalon_txdma:eth_txdma_inst.tx_data
TxUnderRun <= eth_avalon_txdma:eth_txdma_inst.TxUnderRun
PerPacketCrcEn <= eth_avalon_txdma:eth_txdma_inst.PerPacketCrc
PerPacketPad <= eth_avalon_txdma:eth_txdma_inst.PerPacketPad
MRxClk => MRxClk.IN1
RxData[0] => RxData[0].IN1
RxData[1] => RxData[1].IN1
RxData[2] => RxData[2].IN1
RxData[3] => RxData[3].IN1
RxData[4] => RxData[4].IN1
RxData[5] => RxData[5].IN1
RxData[6] => RxData[6].IN1
RxData[7] => RxData[7].IN1
RxValid => RxValid.IN1
RxStartFrm => RxStartFrm.IN1
RxEndFrm => comb.IN0
RxAbort => RxAbort.IN1
RxStatusWriteLatched_sync2 <= RxStatusWriteLatched_sync2~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_TxEn => r_TxEn.IN1
r_RxEn => r_RxEn.IN1
r_TxBDNum[0] => Add0.IN9
r_TxBDNum[0] => Add2.IN16
r_TxBDNum[0] => max_rx_bd[0].IN1
r_TxBDNum[1] => Add0.IN8
r_TxBDNum[1] => Add2.IN15
r_TxBDNum[1] => max_rx_bd[1].IN1
r_TxBDNum[2] => Add0.IN7
r_TxBDNum[2] => Add2.IN14
r_TxBDNum[2] => max_rx_bd[2].IN1
r_TxBDNum[3] => Add0.IN6
r_TxBDNum[3] => Add2.IN13
r_TxBDNum[3] => max_rx_bd[3].IN1
r_TxBDNum[4] => Add0.IN5
r_TxBDNum[4] => Add2.IN12
r_TxBDNum[4] => max_rx_bd[4].IN1
r_TxBDNum[5] => Add0.IN4
r_TxBDNum[5] => Add2.IN11
r_TxBDNum[5] => max_rx_bd[5].IN1
r_TxBDNum[6] => Add0.IN3
r_TxBDNum[6] => Add2.IN10
r_TxBDNum[6] => max_rx_bd[6].IN1
r_TxBDNum[7] => Add0.IN2
r_TxBDNum[7] => Add2.IN9
r_TxBDNum[7] => Add1.IN1
TxB_IRQ <= eth_avalon_txdma:eth_txdma_inst.TxB_IRQ
TxE_IRQ <= eth_avalon_txdma:eth_txdma_inst.TxE_IRQ
RxB_IRQ <= eth_avalon_rxdma:eth_rxdma_inst.RxB_IRQ
RxE_IRQ <= eth_avalon_rxdma:eth_rxdma_inst.RxE_IRQ
Busy_IRQ <= eth_avalon_rxdma:eth_rxdma_inst.Busy_IRQ


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram
clock => clock.IN1
wren_a => wren_a.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
wren_b => wren_b.IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram|altsyncram:altsyncram_component
wren_a => altsyncram_6472:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6472:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6472:auto_generated.data_a[0]
data_a[1] => altsyncram_6472:auto_generated.data_a[1]
data_a[2] => altsyncram_6472:auto_generated.data_a[2]
data_a[3] => altsyncram_6472:auto_generated.data_a[3]
data_a[4] => altsyncram_6472:auto_generated.data_a[4]
data_a[5] => altsyncram_6472:auto_generated.data_a[5]
data_a[6] => altsyncram_6472:auto_generated.data_a[6]
data_a[7] => altsyncram_6472:auto_generated.data_a[7]
data_a[8] => altsyncram_6472:auto_generated.data_a[8]
data_a[9] => altsyncram_6472:auto_generated.data_a[9]
data_a[10] => altsyncram_6472:auto_generated.data_a[10]
data_a[11] => altsyncram_6472:auto_generated.data_a[11]
data_a[12] => altsyncram_6472:auto_generated.data_a[12]
data_a[13] => altsyncram_6472:auto_generated.data_a[13]
data_a[14] => altsyncram_6472:auto_generated.data_a[14]
data_a[15] => altsyncram_6472:auto_generated.data_a[15]
data_a[16] => altsyncram_6472:auto_generated.data_a[16]
data_a[17] => altsyncram_6472:auto_generated.data_a[17]
data_a[18] => altsyncram_6472:auto_generated.data_a[18]
data_a[19] => altsyncram_6472:auto_generated.data_a[19]
data_a[20] => altsyncram_6472:auto_generated.data_a[20]
data_a[21] => altsyncram_6472:auto_generated.data_a[21]
data_a[22] => altsyncram_6472:auto_generated.data_a[22]
data_a[23] => altsyncram_6472:auto_generated.data_a[23]
data_a[24] => altsyncram_6472:auto_generated.data_a[24]
data_a[25] => altsyncram_6472:auto_generated.data_a[25]
data_a[26] => altsyncram_6472:auto_generated.data_a[26]
data_a[27] => altsyncram_6472:auto_generated.data_a[27]
data_a[28] => altsyncram_6472:auto_generated.data_a[28]
data_a[29] => altsyncram_6472:auto_generated.data_a[29]
data_a[30] => altsyncram_6472:auto_generated.data_a[30]
data_a[31] => altsyncram_6472:auto_generated.data_a[31]
data_b[0] => altsyncram_6472:auto_generated.data_b[0]
data_b[1] => altsyncram_6472:auto_generated.data_b[1]
data_b[2] => altsyncram_6472:auto_generated.data_b[2]
data_b[3] => altsyncram_6472:auto_generated.data_b[3]
data_b[4] => altsyncram_6472:auto_generated.data_b[4]
data_b[5] => altsyncram_6472:auto_generated.data_b[5]
data_b[6] => altsyncram_6472:auto_generated.data_b[6]
data_b[7] => altsyncram_6472:auto_generated.data_b[7]
data_b[8] => altsyncram_6472:auto_generated.data_b[8]
data_b[9] => altsyncram_6472:auto_generated.data_b[9]
data_b[10] => altsyncram_6472:auto_generated.data_b[10]
data_b[11] => altsyncram_6472:auto_generated.data_b[11]
data_b[12] => altsyncram_6472:auto_generated.data_b[12]
data_b[13] => altsyncram_6472:auto_generated.data_b[13]
data_b[14] => altsyncram_6472:auto_generated.data_b[14]
data_b[15] => altsyncram_6472:auto_generated.data_b[15]
data_b[16] => altsyncram_6472:auto_generated.data_b[16]
data_b[17] => altsyncram_6472:auto_generated.data_b[17]
data_b[18] => altsyncram_6472:auto_generated.data_b[18]
data_b[19] => altsyncram_6472:auto_generated.data_b[19]
data_b[20] => altsyncram_6472:auto_generated.data_b[20]
data_b[21] => altsyncram_6472:auto_generated.data_b[21]
data_b[22] => altsyncram_6472:auto_generated.data_b[22]
data_b[23] => altsyncram_6472:auto_generated.data_b[23]
data_b[24] => altsyncram_6472:auto_generated.data_b[24]
data_b[25] => altsyncram_6472:auto_generated.data_b[25]
data_b[26] => altsyncram_6472:auto_generated.data_b[26]
data_b[27] => altsyncram_6472:auto_generated.data_b[27]
data_b[28] => altsyncram_6472:auto_generated.data_b[28]
data_b[29] => altsyncram_6472:auto_generated.data_b[29]
data_b[30] => altsyncram_6472:auto_generated.data_b[30]
data_b[31] => altsyncram_6472:auto_generated.data_b[31]
address_a[0] => altsyncram_6472:auto_generated.address_a[0]
address_a[1] => altsyncram_6472:auto_generated.address_a[1]
address_a[2] => altsyncram_6472:auto_generated.address_a[2]
address_a[3] => altsyncram_6472:auto_generated.address_a[3]
address_a[4] => altsyncram_6472:auto_generated.address_a[4]
address_a[5] => altsyncram_6472:auto_generated.address_a[5]
address_a[6] => altsyncram_6472:auto_generated.address_a[6]
address_b[0] => altsyncram_6472:auto_generated.address_b[0]
address_b[1] => altsyncram_6472:auto_generated.address_b[1]
address_b[2] => altsyncram_6472:auto_generated.address_b[2]
address_b[3] => altsyncram_6472:auto_generated.address_b[3]
address_b[4] => altsyncram_6472:auto_generated.address_b[4]
address_b[5] => altsyncram_6472:auto_generated.address_b[5]
address_b[6] => altsyncram_6472:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6472:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6472:auto_generated.q_a[0]
q_a[1] <= altsyncram_6472:auto_generated.q_a[1]
q_a[2] <= altsyncram_6472:auto_generated.q_a[2]
q_a[3] <= altsyncram_6472:auto_generated.q_a[3]
q_a[4] <= altsyncram_6472:auto_generated.q_a[4]
q_a[5] <= altsyncram_6472:auto_generated.q_a[5]
q_a[6] <= altsyncram_6472:auto_generated.q_a[6]
q_a[7] <= altsyncram_6472:auto_generated.q_a[7]
q_a[8] <= altsyncram_6472:auto_generated.q_a[8]
q_a[9] <= altsyncram_6472:auto_generated.q_a[9]
q_a[10] <= altsyncram_6472:auto_generated.q_a[10]
q_a[11] <= altsyncram_6472:auto_generated.q_a[11]
q_a[12] <= altsyncram_6472:auto_generated.q_a[12]
q_a[13] <= altsyncram_6472:auto_generated.q_a[13]
q_a[14] <= altsyncram_6472:auto_generated.q_a[14]
q_a[15] <= altsyncram_6472:auto_generated.q_a[15]
q_a[16] <= altsyncram_6472:auto_generated.q_a[16]
q_a[17] <= altsyncram_6472:auto_generated.q_a[17]
q_a[18] <= altsyncram_6472:auto_generated.q_a[18]
q_a[19] <= altsyncram_6472:auto_generated.q_a[19]
q_a[20] <= altsyncram_6472:auto_generated.q_a[20]
q_a[21] <= altsyncram_6472:auto_generated.q_a[21]
q_a[22] <= altsyncram_6472:auto_generated.q_a[22]
q_a[23] <= altsyncram_6472:auto_generated.q_a[23]
q_a[24] <= altsyncram_6472:auto_generated.q_a[24]
q_a[25] <= altsyncram_6472:auto_generated.q_a[25]
q_a[26] <= altsyncram_6472:auto_generated.q_a[26]
q_a[27] <= altsyncram_6472:auto_generated.q_a[27]
q_a[28] <= altsyncram_6472:auto_generated.q_a[28]
q_a[29] <= altsyncram_6472:auto_generated.q_a[29]
q_a[30] <= altsyncram_6472:auto_generated.q_a[30]
q_a[31] <= altsyncram_6472:auto_generated.q_a[31]
q_b[0] <= altsyncram_6472:auto_generated.q_b[0]
q_b[1] <= altsyncram_6472:auto_generated.q_b[1]
q_b[2] <= altsyncram_6472:auto_generated.q_b[2]
q_b[3] <= altsyncram_6472:auto_generated.q_b[3]
q_b[4] <= altsyncram_6472:auto_generated.q_b[4]
q_b[5] <= altsyncram_6472:auto_generated.q_b[5]
q_b[6] <= altsyncram_6472:auto_generated.q_b[6]
q_b[7] <= altsyncram_6472:auto_generated.q_b[7]
q_b[8] <= altsyncram_6472:auto_generated.q_b[8]
q_b[9] <= altsyncram_6472:auto_generated.q_b[9]
q_b[10] <= altsyncram_6472:auto_generated.q_b[10]
q_b[11] <= altsyncram_6472:auto_generated.q_b[11]
q_b[12] <= altsyncram_6472:auto_generated.q_b[12]
q_b[13] <= altsyncram_6472:auto_generated.q_b[13]
q_b[14] <= altsyncram_6472:auto_generated.q_b[14]
q_b[15] <= altsyncram_6472:auto_generated.q_b[15]
q_b[16] <= altsyncram_6472:auto_generated.q_b[16]
q_b[17] <= altsyncram_6472:auto_generated.q_b[17]
q_b[18] <= altsyncram_6472:auto_generated.q_b[18]
q_b[19] <= altsyncram_6472:auto_generated.q_b[19]
q_b[20] <= altsyncram_6472:auto_generated.q_b[20]
q_b[21] <= altsyncram_6472:auto_generated.q_b[21]
q_b[22] <= altsyncram_6472:auto_generated.q_b[22]
q_b[23] <= altsyncram_6472:auto_generated.q_b[23]
q_b[24] <= altsyncram_6472:auto_generated.q_b[24]
q_b[25] <= altsyncram_6472:auto_generated.q_b[25]
q_b[26] <= altsyncram_6472:auto_generated.q_b[26]
q_b[27] <= altsyncram_6472:auto_generated.q_b[27]
q_b[28] <= altsyncram_6472:auto_generated.q_b[28]
q_b[29] <= altsyncram_6472:auto_generated.q_b[29]
q_b[30] <= altsyncram_6472:auto_generated.q_b[30]
q_b[31] <= altsyncram_6472:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:ptr_ram|altsyncram:altsyncram_component|altsyncram_6472:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram
clock => clock.IN1
wren_a => wren_a.IN1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
wren_b => wren_b.IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:altsyncram_component
wren_a => altsyncram_6472:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6472:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6472:auto_generated.data_a[0]
data_a[1] => altsyncram_6472:auto_generated.data_a[1]
data_a[2] => altsyncram_6472:auto_generated.data_a[2]
data_a[3] => altsyncram_6472:auto_generated.data_a[3]
data_a[4] => altsyncram_6472:auto_generated.data_a[4]
data_a[5] => altsyncram_6472:auto_generated.data_a[5]
data_a[6] => altsyncram_6472:auto_generated.data_a[6]
data_a[7] => altsyncram_6472:auto_generated.data_a[7]
data_a[8] => altsyncram_6472:auto_generated.data_a[8]
data_a[9] => altsyncram_6472:auto_generated.data_a[9]
data_a[10] => altsyncram_6472:auto_generated.data_a[10]
data_a[11] => altsyncram_6472:auto_generated.data_a[11]
data_a[12] => altsyncram_6472:auto_generated.data_a[12]
data_a[13] => altsyncram_6472:auto_generated.data_a[13]
data_a[14] => altsyncram_6472:auto_generated.data_a[14]
data_a[15] => altsyncram_6472:auto_generated.data_a[15]
data_a[16] => altsyncram_6472:auto_generated.data_a[16]
data_a[17] => altsyncram_6472:auto_generated.data_a[17]
data_a[18] => altsyncram_6472:auto_generated.data_a[18]
data_a[19] => altsyncram_6472:auto_generated.data_a[19]
data_a[20] => altsyncram_6472:auto_generated.data_a[20]
data_a[21] => altsyncram_6472:auto_generated.data_a[21]
data_a[22] => altsyncram_6472:auto_generated.data_a[22]
data_a[23] => altsyncram_6472:auto_generated.data_a[23]
data_a[24] => altsyncram_6472:auto_generated.data_a[24]
data_a[25] => altsyncram_6472:auto_generated.data_a[25]
data_a[26] => altsyncram_6472:auto_generated.data_a[26]
data_a[27] => altsyncram_6472:auto_generated.data_a[27]
data_a[28] => altsyncram_6472:auto_generated.data_a[28]
data_a[29] => altsyncram_6472:auto_generated.data_a[29]
data_a[30] => altsyncram_6472:auto_generated.data_a[30]
data_a[31] => altsyncram_6472:auto_generated.data_a[31]
data_b[0] => altsyncram_6472:auto_generated.data_b[0]
data_b[1] => altsyncram_6472:auto_generated.data_b[1]
data_b[2] => altsyncram_6472:auto_generated.data_b[2]
data_b[3] => altsyncram_6472:auto_generated.data_b[3]
data_b[4] => altsyncram_6472:auto_generated.data_b[4]
data_b[5] => altsyncram_6472:auto_generated.data_b[5]
data_b[6] => altsyncram_6472:auto_generated.data_b[6]
data_b[7] => altsyncram_6472:auto_generated.data_b[7]
data_b[8] => altsyncram_6472:auto_generated.data_b[8]
data_b[9] => altsyncram_6472:auto_generated.data_b[9]
data_b[10] => altsyncram_6472:auto_generated.data_b[10]
data_b[11] => altsyncram_6472:auto_generated.data_b[11]
data_b[12] => altsyncram_6472:auto_generated.data_b[12]
data_b[13] => altsyncram_6472:auto_generated.data_b[13]
data_b[14] => altsyncram_6472:auto_generated.data_b[14]
data_b[15] => altsyncram_6472:auto_generated.data_b[15]
data_b[16] => altsyncram_6472:auto_generated.data_b[16]
data_b[17] => altsyncram_6472:auto_generated.data_b[17]
data_b[18] => altsyncram_6472:auto_generated.data_b[18]
data_b[19] => altsyncram_6472:auto_generated.data_b[19]
data_b[20] => altsyncram_6472:auto_generated.data_b[20]
data_b[21] => altsyncram_6472:auto_generated.data_b[21]
data_b[22] => altsyncram_6472:auto_generated.data_b[22]
data_b[23] => altsyncram_6472:auto_generated.data_b[23]
data_b[24] => altsyncram_6472:auto_generated.data_b[24]
data_b[25] => altsyncram_6472:auto_generated.data_b[25]
data_b[26] => altsyncram_6472:auto_generated.data_b[26]
data_b[27] => altsyncram_6472:auto_generated.data_b[27]
data_b[28] => altsyncram_6472:auto_generated.data_b[28]
data_b[29] => altsyncram_6472:auto_generated.data_b[29]
data_b[30] => altsyncram_6472:auto_generated.data_b[30]
data_b[31] => altsyncram_6472:auto_generated.data_b[31]
address_a[0] => altsyncram_6472:auto_generated.address_a[0]
address_a[1] => altsyncram_6472:auto_generated.address_a[1]
address_a[2] => altsyncram_6472:auto_generated.address_a[2]
address_a[3] => altsyncram_6472:auto_generated.address_a[3]
address_a[4] => altsyncram_6472:auto_generated.address_a[4]
address_a[5] => altsyncram_6472:auto_generated.address_a[5]
address_a[6] => altsyncram_6472:auto_generated.address_a[6]
address_b[0] => altsyncram_6472:auto_generated.address_b[0]
address_b[1] => altsyncram_6472:auto_generated.address_b[1]
address_b[2] => altsyncram_6472:auto_generated.address_b[2]
address_b[3] => altsyncram_6472:auto_generated.address_b[3]
address_b[4] => altsyncram_6472:auto_generated.address_b[4]
address_b[5] => altsyncram_6472:auto_generated.address_b[5]
address_b[6] => altsyncram_6472:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6472:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6472:auto_generated.q_a[0]
q_a[1] <= altsyncram_6472:auto_generated.q_a[1]
q_a[2] <= altsyncram_6472:auto_generated.q_a[2]
q_a[3] <= altsyncram_6472:auto_generated.q_a[3]
q_a[4] <= altsyncram_6472:auto_generated.q_a[4]
q_a[5] <= altsyncram_6472:auto_generated.q_a[5]
q_a[6] <= altsyncram_6472:auto_generated.q_a[6]
q_a[7] <= altsyncram_6472:auto_generated.q_a[7]
q_a[8] <= altsyncram_6472:auto_generated.q_a[8]
q_a[9] <= altsyncram_6472:auto_generated.q_a[9]
q_a[10] <= altsyncram_6472:auto_generated.q_a[10]
q_a[11] <= altsyncram_6472:auto_generated.q_a[11]
q_a[12] <= altsyncram_6472:auto_generated.q_a[12]
q_a[13] <= altsyncram_6472:auto_generated.q_a[13]
q_a[14] <= altsyncram_6472:auto_generated.q_a[14]
q_a[15] <= altsyncram_6472:auto_generated.q_a[15]
q_a[16] <= altsyncram_6472:auto_generated.q_a[16]
q_a[17] <= altsyncram_6472:auto_generated.q_a[17]
q_a[18] <= altsyncram_6472:auto_generated.q_a[18]
q_a[19] <= altsyncram_6472:auto_generated.q_a[19]
q_a[20] <= altsyncram_6472:auto_generated.q_a[20]
q_a[21] <= altsyncram_6472:auto_generated.q_a[21]
q_a[22] <= altsyncram_6472:auto_generated.q_a[22]
q_a[23] <= altsyncram_6472:auto_generated.q_a[23]
q_a[24] <= altsyncram_6472:auto_generated.q_a[24]
q_a[25] <= altsyncram_6472:auto_generated.q_a[25]
q_a[26] <= altsyncram_6472:auto_generated.q_a[26]
q_a[27] <= altsyncram_6472:auto_generated.q_a[27]
q_a[28] <= altsyncram_6472:auto_generated.q_a[28]
q_a[29] <= altsyncram_6472:auto_generated.q_a[29]
q_a[30] <= altsyncram_6472:auto_generated.q_a[30]
q_a[31] <= altsyncram_6472:auto_generated.q_a[31]
q_b[0] <= altsyncram_6472:auto_generated.q_b[0]
q_b[1] <= altsyncram_6472:auto_generated.q_b[1]
q_b[2] <= altsyncram_6472:auto_generated.q_b[2]
q_b[3] <= altsyncram_6472:auto_generated.q_b[3]
q_b[4] <= altsyncram_6472:auto_generated.q_b[4]
q_b[5] <= altsyncram_6472:auto_generated.q_b[5]
q_b[6] <= altsyncram_6472:auto_generated.q_b[6]
q_b[7] <= altsyncram_6472:auto_generated.q_b[7]
q_b[8] <= altsyncram_6472:auto_generated.q_b[8]
q_b[9] <= altsyncram_6472:auto_generated.q_b[9]
q_b[10] <= altsyncram_6472:auto_generated.q_b[10]
q_b[11] <= altsyncram_6472:auto_generated.q_b[11]
q_b[12] <= altsyncram_6472:auto_generated.q_b[12]
q_b[13] <= altsyncram_6472:auto_generated.q_b[13]
q_b[14] <= altsyncram_6472:auto_generated.q_b[14]
q_b[15] <= altsyncram_6472:auto_generated.q_b[15]
q_b[16] <= altsyncram_6472:auto_generated.q_b[16]
q_b[17] <= altsyncram_6472:auto_generated.q_b[17]
q_b[18] <= altsyncram_6472:auto_generated.q_b[18]
q_b[19] <= altsyncram_6472:auto_generated.q_b[19]
q_b[20] <= altsyncram_6472:auto_generated.q_b[20]
q_b[21] <= altsyncram_6472:auto_generated.q_b[21]
q_b[22] <= altsyncram_6472:auto_generated.q_b[22]
q_b[23] <= altsyncram_6472:auto_generated.q_b[23]
q_b[24] <= altsyncram_6472:auto_generated.q_b[24]
q_b[25] <= altsyncram_6472:auto_generated.q_b[25]
q_b[26] <= altsyncram_6472:auto_generated.q_b[26]
q_b[27] <= altsyncram_6472:auto_generated.q_b[27]
q_b[28] <= altsyncram_6472:auto_generated.q_b[28]
q_b[29] <= altsyncram_6472:auto_generated.q_b[29]
q_b[30] <= altsyncram_6472:auto_generated.q_b[30]
q_b[31] <= altsyncram_6472:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_bd_ram:desc_ram|altsyncram:altsyncram_component|altsyncram_6472:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst
clk => clk.IN3
reset => reset.IN3
max_rx_bd[0] => Equal0.IN6
max_rx_bd[1] => Equal0.IN5
max_rx_bd[2] => Equal0.IN4
max_rx_bd[3] => Equal0.IN3
max_rx_bd[4] => Equal0.IN2
max_rx_bd[5] => Equal0.IN1
max_rx_bd[6] => Equal0.IN0
bd_desc[0] => ~NO_FANOUT~
bd_desc[1] => ~NO_FANOUT~
bd_desc[2] => ~NO_FANOUT~
bd_desc[3] => ~NO_FANOUT~
bd_desc[4] => ~NO_FANOUT~
bd_desc[5] => ~NO_FANOUT~
bd_desc[6] => ~NO_FANOUT~
bd_desc[7] => ~NO_FANOUT~
bd_desc[8] => ~NO_FANOUT~
bd_desc[9] => ~NO_FANOUT~
bd_desc[10] => ~NO_FANOUT~
bd_desc[11] => ~NO_FANOUT~
bd_desc[12] => ~NO_FANOUT~
bd_desc[13] => desc[13].DATAIN
bd_desc[14] => desc[14].DATAIN
bd_desc[15] => always2.IN0
bd_desc[16] => ~NO_FANOUT~
bd_desc[17] => ~NO_FANOUT~
bd_desc[18] => ~NO_FANOUT~
bd_desc[19] => ~NO_FANOUT~
bd_desc[20] => ~NO_FANOUT~
bd_desc[21] => ~NO_FANOUT~
bd_desc[22] => ~NO_FANOUT~
bd_desc[23] => ~NO_FANOUT~
bd_desc[24] => ~NO_FANOUT~
bd_desc[25] => ~NO_FANOUT~
bd_desc[26] => ~NO_FANOUT~
bd_desc[27] => ~NO_FANOUT~
bd_desc[28] => ~NO_FANOUT~
bd_desc[29] => ~NO_FANOUT~
bd_desc[30] => ~NO_FANOUT~
bd_desc[31] => ~NO_FANOUT~
bd_ptr[0] => ptr[0].DATAIN
bd_ptr[1] => ptr[1].DATAIN
bd_ptr[2] => ptr.DATAB
bd_ptr[3] => ptr.DATAB
bd_ptr[4] => ptr.DATAB
bd_ptr[5] => ptr.DATAB
bd_ptr[6] => ptr.DATAB
bd_ptr[7] => ptr.DATAB
bd_ptr[8] => ptr.DATAB
bd_ptr[9] => ptr.DATAB
bd_ptr[10] => ptr.DATAB
bd_ptr[11] => ptr.DATAB
bd_ptr[12] => ptr.DATAB
bd_ptr[13] => ptr.DATAB
bd_ptr[14] => ptr.DATAB
bd_ptr[15] => ptr.DATAB
bd_ptr[16] => ptr.DATAB
bd_ptr[17] => ptr.DATAB
bd_ptr[18] => ptr.DATAB
bd_ptr[19] => ptr.DATAB
bd_ptr[20] => ptr.DATAB
bd_ptr[21] => ptr.DATAB
bd_ptr[22] => ptr.DATAB
bd_ptr[23] => ptr.DATAB
bd_ptr[24] => ptr.DATAB
bd_ptr[25] => ptr.DATAB
bd_ptr[26] => ptr.DATAB
bd_ptr[27] => ptr.DATAB
bd_ptr[28] => ptr.DATAB
bd_ptr[29] => ptr.DATAB
bd_ptr[30] => ptr.DATAB
bd_ptr[31] => ptr.DATAB
bd_wait => Selector0.IN2
bd_wait => always2.IN1
bd_wait => always9.IN1
bd_wait => Selector4.IN1
bd_write <= bd_write.DB_MAX_OUTPUT_PORT_TYPE
bd_read <= state[1].DB_MAX_OUTPUT_PORT_TYPE
bd_index[0] <= bd_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[1] <= bd_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[2] <= bd_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[3] <= bd_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[4] <= bd_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[5] <= bd_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[6] <= bd_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[0] <= eff_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[1] <= eff_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[2] <= eff_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[3] <= eff_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[4] <= eff_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[5] <= eff_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[6] <= eff_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[7] <= eff_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[8] <= eff_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[9] <= <GND>
bd_writedata[10] <= <GND>
bd_writedata[11] <= <GND>
bd_writedata[12] <= <GND>
bd_writedata[13] <= desc[13].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[14] <= desc[14].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[15] <= <GND>
bd_writedata[16] <= len[0].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[17] <= len[1].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[18] <= len[2].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[19] <= len[3].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[20] <= len[4].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[21] <= len[5].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[22] <= len[6].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[23] <= len[7].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[24] <= len[8].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[25] <= len[9].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[26] <= len[10].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[27] <= len[11].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[28] <= len[12].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[29] <= len[13].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[30] <= len[14].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[31] <= len[15].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest => valid_rx_wr.IN1
av_waitrequest => dff_read.IN1
av_waitrequest => eff_read.IN1
av_waitrequest => av_write~reg0.ENA
av_waitrequest => av_byteenable[0]~reg0.ENA
av_waitrequest => av_byteenable[1]~reg0.ENA
av_waitrequest => av_byteenable[2]~reg0.ENA
av_waitrequest => av_byteenable[3]~reg0.ENA
av_waitrequest => av_address[0]~reg0.ENA
av_waitrequest => av_address[1]~reg0.ENA
av_waitrequest => av_address[2]~reg0.ENA
av_waitrequest => av_address[3]~reg0.ENA
av_waitrequest => av_address[4]~reg0.ENA
av_waitrequest => av_address[5]~reg0.ENA
av_waitrequest => av_address[6]~reg0.ENA
av_waitrequest => av_address[7]~reg0.ENA
av_waitrequest => av_address[8]~reg0.ENA
av_waitrequest => av_address[9]~reg0.ENA
av_waitrequest => av_address[10]~reg0.ENA
av_waitrequest => av_address[11]~reg0.ENA
av_waitrequest => av_address[12]~reg0.ENA
av_waitrequest => av_address[13]~reg0.ENA
av_waitrequest => av_address[14]~reg0.ENA
av_waitrequest => av_address[15]~reg0.ENA
av_waitrequest => av_address[16]~reg0.ENA
av_waitrequest => av_address[17]~reg0.ENA
av_waitrequest => av_address[18]~reg0.ENA
av_waitrequest => av_address[19]~reg0.ENA
av_waitrequest => av_address[20]~reg0.ENA
av_waitrequest => av_address[21]~reg0.ENA
av_waitrequest => av_address[22]~reg0.ENA
av_waitrequest => av_address[23]~reg0.ENA
av_waitrequest => av_address[24]~reg0.ENA
av_waitrequest => av_address[25]~reg0.ENA
av_waitrequest => av_address[26]~reg0.ENA
av_waitrequest => av_address[27]~reg0.ENA
av_waitrequest => av_address[28]~reg0.ENA
av_waitrequest => av_address[29]~reg0.ENA
av_waitrequest => av_address[30]~reg0.ENA
av_waitrequest => av_address[31]~reg0.ENA
av_waitrequest => av_writedata[0]~reg0.ENA
av_waitrequest => av_writedata[1]~reg0.ENA
av_waitrequest => av_writedata[2]~reg0.ENA
av_waitrequest => av_writedata[3]~reg0.ENA
av_waitrequest => av_writedata[4]~reg0.ENA
av_waitrequest => av_writedata[5]~reg0.ENA
av_waitrequest => av_writedata[6]~reg0.ENA
av_waitrequest => av_writedata[7]~reg0.ENA
av_waitrequest => av_writedata[8]~reg0.ENA
av_waitrequest => av_writedata[9]~reg0.ENA
av_waitrequest => av_writedata[10]~reg0.ENA
av_waitrequest => av_writedata[11]~reg0.ENA
av_waitrequest => av_writedata[12]~reg0.ENA
av_waitrequest => av_writedata[13]~reg0.ENA
av_waitrequest => av_writedata[14]~reg0.ENA
av_waitrequest => av_writedata[15]~reg0.ENA
av_waitrequest => av_writedata[16]~reg0.ENA
av_waitrequest => av_writedata[17]~reg0.ENA
av_waitrequest => av_writedata[18]~reg0.ENA
av_waitrequest => av_writedata[19]~reg0.ENA
av_waitrequest => av_writedata[20]~reg0.ENA
av_waitrequest => av_writedata[21]~reg0.ENA
av_waitrequest => av_writedata[22]~reg0.ENA
av_waitrequest => av_writedata[23]~reg0.ENA
av_waitrequest => av_writedata[24]~reg0.ENA
av_waitrequest => av_writedata[25]~reg0.ENA
av_waitrequest => av_writedata[26]~reg0.ENA
av_waitrequest => av_writedata[27]~reg0.ENA
av_waitrequest => av_writedata[28]~reg0.ENA
av_waitrequest => av_writedata[29]~reg0.ENA
av_waitrequest => av_writedata[30]~reg0.ENA
av_waitrequest => av_writedata[31]~reg0.ENA
av_write <= av_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= av_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= av_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= av_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= av_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= av_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= av_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= av_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= av_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= av_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= av_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= av_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= av_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= av_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= av_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= av_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= av_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= av_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= av_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= av_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= av_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= av_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= av_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= av_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= av_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= av_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[25] <= av_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[26] <= av_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[27] <= av_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[28] <= av_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[29] <= av_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[30] <= av_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[31] <= av_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= av_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= av_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= av_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= av_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= av_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= av_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= av_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= av_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= av_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= av_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= av_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= av_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= av_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= av_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= av_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= av_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= av_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= av_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= av_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= av_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= av_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= av_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= av_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= av_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= av_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= av_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= av_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= av_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= av_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= av_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= av_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= av_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= av_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= av_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= av_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= av_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxEn => Selector3.IN4
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => bd_index.OUTPUTSELECT
RxEn => Selector4.IN3
rxclk => rxclk.IN3
rx_data[0] => dff_in_reg.DATAB
rx_data[0] => dff_in_reg.DATAB
rx_data[0] => dff_in_reg.DATAB
rx_data[0] => dff_in_reg.DATAB
rx_data[1] => dff_in_reg.DATAB
rx_data[1] => dff_in_reg.DATAB
rx_data[1] => dff_in_reg.DATAB
rx_data[1] => dff_in_reg.DATAB
rx_data[2] => dff_in_reg.DATAB
rx_data[2] => dff_in_reg.DATAB
rx_data[2] => dff_in_reg.DATAB
rx_data[2] => dff_in_reg.DATAB
rx_data[3] => dff_in_reg.DATAB
rx_data[3] => dff_in_reg.DATAB
rx_data[3] => dff_in_reg.DATAB
rx_data[3] => dff_in_reg.DATAB
rx_data[4] => dff_in_reg.DATAB
rx_data[4] => dff_in_reg.DATAB
rx_data[4] => dff_in_reg.DATAB
rx_data[4] => dff_in_reg.DATAB
rx_data[5] => dff_in_reg.DATAB
rx_data[5] => dff_in_reg.DATAB
rx_data[5] => dff_in_reg.DATAB
rx_data[5] => dff_in_reg.DATAB
rx_data[6] => dff_in_reg.DATAB
rx_data[6] => dff_in_reg.DATAB
rx_data[6] => dff_in_reg.DATAB
rx_data[6] => dff_in_reg.DATAB
rx_data[7] => dff_in_reg.DATAB
rx_data[7] => dff_in_reg.DATAB
rx_data[7] => dff_in_reg.DATAB
rx_data[7] => dff_in_reg.DATAB
rx_dv => rx_bsy.IN0
rx_dv => rx_state.OUTPUTSELECT
rx_dv => rx_state.OUTPUTSELECT
rx_dv => rx_state.OUTPUTSELECT
rx_dv => always12.IN0
rx_dv => rx_overrun.IN1
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_cnt.OUTPUTSELECT
rx_dv => rx_wr.IN1
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_in_reg.OUTPUTSELECT
rx_dv => dff_stat.OUTPUTSELECT
rx_dv => dff_stat.OUTPUTSELECT
rx_err[0] => rx_res[0].IN1
rx_err[1] => rx_res[1].IN1
rx_err[2] => rx_res[2].IN1
rx_err[3] => rx_res[3].IN1
rx_err[4] => rx_res[4].IN1
rx_err[5] => rx_res[5].IN1
rx_err[6] => ~NO_FANOUT~
rx_err[7] => rx_res[7].IN1
rx_err[8] => rx_res[8].IN1
rx_sop => rx_bsy.IN1
rx_eop => rx_state.OUTPUTSELECT
rx_eop => rx_state.OUTPUTSELECT
rx_eop => always12.IN1
rx_eop => rx_state.DATAB
rx_abort => rx_abort_r.IN1
RxB_IRQ <= RxB_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxE_IRQ <= RxE_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy_IRQ <= eth_dc_reg:rx_busy_dc_reg.q


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component
data[0] => dcfifo_fnk1:auto_generated.data[0]
data[1] => dcfifo_fnk1:auto_generated.data[1]
data[2] => dcfifo_fnk1:auto_generated.data[2]
data[3] => dcfifo_fnk1:auto_generated.data[3]
data[4] => dcfifo_fnk1:auto_generated.data[4]
data[5] => dcfifo_fnk1:auto_generated.data[5]
data[6] => dcfifo_fnk1:auto_generated.data[6]
data[7] => dcfifo_fnk1:auto_generated.data[7]
data[8] => dcfifo_fnk1:auto_generated.data[8]
data[9] => dcfifo_fnk1:auto_generated.data[9]
data[10] => dcfifo_fnk1:auto_generated.data[10]
data[11] => dcfifo_fnk1:auto_generated.data[11]
data[12] => dcfifo_fnk1:auto_generated.data[12]
data[13] => dcfifo_fnk1:auto_generated.data[13]
data[14] => dcfifo_fnk1:auto_generated.data[14]
data[15] => dcfifo_fnk1:auto_generated.data[15]
data[16] => dcfifo_fnk1:auto_generated.data[16]
data[17] => dcfifo_fnk1:auto_generated.data[17]
data[18] => dcfifo_fnk1:auto_generated.data[18]
data[19] => dcfifo_fnk1:auto_generated.data[19]
data[20] => dcfifo_fnk1:auto_generated.data[20]
data[21] => dcfifo_fnk1:auto_generated.data[21]
data[22] => dcfifo_fnk1:auto_generated.data[22]
data[23] => dcfifo_fnk1:auto_generated.data[23]
data[24] => dcfifo_fnk1:auto_generated.data[24]
data[25] => dcfifo_fnk1:auto_generated.data[25]
data[26] => dcfifo_fnk1:auto_generated.data[26]
data[27] => dcfifo_fnk1:auto_generated.data[27]
data[28] => dcfifo_fnk1:auto_generated.data[28]
data[29] => dcfifo_fnk1:auto_generated.data[29]
data[30] => dcfifo_fnk1:auto_generated.data[30]
data[31] => dcfifo_fnk1:auto_generated.data[31]
data[32] => dcfifo_fnk1:auto_generated.data[32]
data[33] => dcfifo_fnk1:auto_generated.data[33]
data[34] => dcfifo_fnk1:auto_generated.data[34]
data[35] => dcfifo_fnk1:auto_generated.data[35]
q[0] <= dcfifo_fnk1:auto_generated.q[0]
q[1] <= dcfifo_fnk1:auto_generated.q[1]
q[2] <= dcfifo_fnk1:auto_generated.q[2]
q[3] <= dcfifo_fnk1:auto_generated.q[3]
q[4] <= dcfifo_fnk1:auto_generated.q[4]
q[5] <= dcfifo_fnk1:auto_generated.q[5]
q[6] <= dcfifo_fnk1:auto_generated.q[6]
q[7] <= dcfifo_fnk1:auto_generated.q[7]
q[8] <= dcfifo_fnk1:auto_generated.q[8]
q[9] <= dcfifo_fnk1:auto_generated.q[9]
q[10] <= dcfifo_fnk1:auto_generated.q[10]
q[11] <= dcfifo_fnk1:auto_generated.q[11]
q[12] <= dcfifo_fnk1:auto_generated.q[12]
q[13] <= dcfifo_fnk1:auto_generated.q[13]
q[14] <= dcfifo_fnk1:auto_generated.q[14]
q[15] <= dcfifo_fnk1:auto_generated.q[15]
q[16] <= dcfifo_fnk1:auto_generated.q[16]
q[17] <= dcfifo_fnk1:auto_generated.q[17]
q[18] <= dcfifo_fnk1:auto_generated.q[18]
q[19] <= dcfifo_fnk1:auto_generated.q[19]
q[20] <= dcfifo_fnk1:auto_generated.q[20]
q[21] <= dcfifo_fnk1:auto_generated.q[21]
q[22] <= dcfifo_fnk1:auto_generated.q[22]
q[23] <= dcfifo_fnk1:auto_generated.q[23]
q[24] <= dcfifo_fnk1:auto_generated.q[24]
q[25] <= dcfifo_fnk1:auto_generated.q[25]
q[26] <= dcfifo_fnk1:auto_generated.q[26]
q[27] <= dcfifo_fnk1:auto_generated.q[27]
q[28] <= dcfifo_fnk1:auto_generated.q[28]
q[29] <= dcfifo_fnk1:auto_generated.q[29]
q[30] <= dcfifo_fnk1:auto_generated.q[30]
q[31] <= dcfifo_fnk1:auto_generated.q[31]
q[32] <= dcfifo_fnk1:auto_generated.q[32]
q[33] <= dcfifo_fnk1:auto_generated.q[33]
q[34] <= dcfifo_fnk1:auto_generated.q[34]
q[35] <= dcfifo_fnk1:auto_generated.q[35]
rdclk => dcfifo_fnk1:auto_generated.rdclk
rdreq => dcfifo_fnk1:auto_generated.rdreq
wrclk => dcfifo_fnk1:auto_generated.wrclk
wrreq => dcfifo_fnk1:auto_generated.wrreq
aclr => dcfifo_fnk1:auto_generated.aclr
rdempty <= dcfifo_fnk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_fnk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_fnk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_fnk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_fnk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_fnk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_fnk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_fnk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_fnk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_fnk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_fnk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_fnk1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_fnk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_fnk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_fnk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_fnk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_fnk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_fnk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_fnk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_fnk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_fnk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_fnk1:auto_generated.wrusedw[9]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_gp.aclr
aclr => altsyncram_0f11:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => rs_dgwp_reg[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_0f11:fifo_ram.data_a[0]
data[1] => altsyncram_0f11:fifo_ram.data_a[1]
data[2] => altsyncram_0f11:fifo_ram.data_a[2]
data[3] => altsyncram_0f11:fifo_ram.data_a[3]
data[4] => altsyncram_0f11:fifo_ram.data_a[4]
data[5] => altsyncram_0f11:fifo_ram.data_a[5]
data[6] => altsyncram_0f11:fifo_ram.data_a[6]
data[7] => altsyncram_0f11:fifo_ram.data_a[7]
data[8] => altsyncram_0f11:fifo_ram.data_a[8]
data[9] => altsyncram_0f11:fifo_ram.data_a[9]
data[10] => altsyncram_0f11:fifo_ram.data_a[10]
data[11] => altsyncram_0f11:fifo_ram.data_a[11]
data[12] => altsyncram_0f11:fifo_ram.data_a[12]
data[13] => altsyncram_0f11:fifo_ram.data_a[13]
data[14] => altsyncram_0f11:fifo_ram.data_a[14]
data[15] => altsyncram_0f11:fifo_ram.data_a[15]
data[16] => altsyncram_0f11:fifo_ram.data_a[16]
data[17] => altsyncram_0f11:fifo_ram.data_a[17]
data[18] => altsyncram_0f11:fifo_ram.data_a[18]
data[19] => altsyncram_0f11:fifo_ram.data_a[19]
data[20] => altsyncram_0f11:fifo_ram.data_a[20]
data[21] => altsyncram_0f11:fifo_ram.data_a[21]
data[22] => altsyncram_0f11:fifo_ram.data_a[22]
data[23] => altsyncram_0f11:fifo_ram.data_a[23]
data[24] => altsyncram_0f11:fifo_ram.data_a[24]
data[25] => altsyncram_0f11:fifo_ram.data_a[25]
data[26] => altsyncram_0f11:fifo_ram.data_a[26]
data[27] => altsyncram_0f11:fifo_ram.data_a[27]
data[28] => altsyncram_0f11:fifo_ram.data_a[28]
data[29] => altsyncram_0f11:fifo_ram.data_a[29]
data[30] => altsyncram_0f11:fifo_ram.data_a[30]
data[31] => altsyncram_0f11:fifo_ram.data_a[31]
data[32] => altsyncram_0f11:fifo_ram.data_a[32]
data[33] => altsyncram_0f11:fifo_ram.data_a[33]
data[34] => altsyncram_0f11:fifo_ram.data_a[34]
data[35] => altsyncram_0f11:fifo_ram.data_a[35]
q[0] <= altsyncram_0f11:fifo_ram.q_b[0]
q[1] <= altsyncram_0f11:fifo_ram.q_b[1]
q[2] <= altsyncram_0f11:fifo_ram.q_b[2]
q[3] <= altsyncram_0f11:fifo_ram.q_b[3]
q[4] <= altsyncram_0f11:fifo_ram.q_b[4]
q[5] <= altsyncram_0f11:fifo_ram.q_b[5]
q[6] <= altsyncram_0f11:fifo_ram.q_b[6]
q[7] <= altsyncram_0f11:fifo_ram.q_b[7]
q[8] <= altsyncram_0f11:fifo_ram.q_b[8]
q[9] <= altsyncram_0f11:fifo_ram.q_b[9]
q[10] <= altsyncram_0f11:fifo_ram.q_b[10]
q[11] <= altsyncram_0f11:fifo_ram.q_b[11]
q[12] <= altsyncram_0f11:fifo_ram.q_b[12]
q[13] <= altsyncram_0f11:fifo_ram.q_b[13]
q[14] <= altsyncram_0f11:fifo_ram.q_b[14]
q[15] <= altsyncram_0f11:fifo_ram.q_b[15]
q[16] <= altsyncram_0f11:fifo_ram.q_b[16]
q[17] <= altsyncram_0f11:fifo_ram.q_b[17]
q[18] <= altsyncram_0f11:fifo_ram.q_b[18]
q[19] <= altsyncram_0f11:fifo_ram.q_b[19]
q[20] <= altsyncram_0f11:fifo_ram.q_b[20]
q[21] <= altsyncram_0f11:fifo_ram.q_b[21]
q[22] <= altsyncram_0f11:fifo_ram.q_b[22]
q[23] <= altsyncram_0f11:fifo_ram.q_b[23]
q[24] <= altsyncram_0f11:fifo_ram.q_b[24]
q[25] <= altsyncram_0f11:fifo_ram.q_b[25]
q[26] <= altsyncram_0f11:fifo_ram.q_b[26]
q[27] <= altsyncram_0f11:fifo_ram.q_b[27]
q[28] <= altsyncram_0f11:fifo_ram.q_b[28]
q[29] <= altsyncram_0f11:fifo_ram.q_b[29]
q[30] <= altsyncram_0f11:fifo_ram.q_b[30]
q[31] <= altsyncram_0f11:fifo_ram.q_b[31]
q[32] <= altsyncram_0f11:fifo_ram.q_b[32]
q[33] <= altsyncram_0f11:fifo_ram.q_b[33]
q[34] <= altsyncram_0f11:fifo_ram.q_b[34]
q[35] <= altsyncram_0f11:fifo_ram.q_b[35]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_0f11:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_677:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => a_graycounter_1lc:wrptr_gp.clock
wrclk => altsyncram_0f11:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_sld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_2lc:wrptr_g1p.cnt_en
wrreq => a_graycounter_1lc:wrptr_gp.cnt_en
wrreq => altsyncram_0f11:fifo_ram.wren_a
wrreq => mux_j28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_j28:wrfull_eq_comp_msb_mux.sel[0]
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|a_graycounter_1lc:wrptr_gp
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|altsyncram_0f11:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
aclr1 => ram_block14a9.CLR1
aclr1 => ram_block14a10.CLR1
aclr1 => ram_block14a11.CLR1
aclr1 => ram_block14a12.CLR1
aclr1 => ram_block14a13.CLR1
aclr1 => ram_block14a14.CLR1
aclr1 => ram_block14a15.CLR1
aclr1 => ram_block14a16.CLR1
aclr1 => ram_block14a17.CLR1
aclr1 => ram_block14a18.CLR1
aclr1 => ram_block14a19.CLR1
aclr1 => ram_block14a20.CLR1
aclr1 => ram_block14a21.CLR1
aclr1 => ram_block14a22.CLR1
aclr1 => ram_block14a23.CLR1
aclr1 => ram_block14a24.CLR1
aclr1 => ram_block14a25.CLR1
aclr1 => ram_block14a26.CLR1
aclr1 => ram_block14a27.CLR1
aclr1 => ram_block14a28.CLR1
aclr1 => ram_block14a29.CLR1
aclr1 => ram_block14a30.CLR1
aclr1 => ram_block14a31.CLR1
aclr1 => ram_block14a32.CLR1
aclr1 => ram_block14a33.CLR1
aclr1 => ram_block14a34.CLR1
aclr1 => ram_block14a35.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[0] => ram_block14a16.PORTAADDR
address_a[0] => ram_block14a17.PORTAADDR
address_a[0] => ram_block14a18.PORTAADDR
address_a[0] => ram_block14a19.PORTAADDR
address_a[0] => ram_block14a20.PORTAADDR
address_a[0] => ram_block14a21.PORTAADDR
address_a[0] => ram_block14a22.PORTAADDR
address_a[0] => ram_block14a23.PORTAADDR
address_a[0] => ram_block14a24.PORTAADDR
address_a[0] => ram_block14a25.PORTAADDR
address_a[0] => ram_block14a26.PORTAADDR
address_a[0] => ram_block14a27.PORTAADDR
address_a[0] => ram_block14a28.PORTAADDR
address_a[0] => ram_block14a29.PORTAADDR
address_a[0] => ram_block14a30.PORTAADDR
address_a[0] => ram_block14a31.PORTAADDR
address_a[0] => ram_block14a32.PORTAADDR
address_a[0] => ram_block14a33.PORTAADDR
address_a[0] => ram_block14a34.PORTAADDR
address_a[0] => ram_block14a35.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[1] => ram_block14a16.PORTAADDR1
address_a[1] => ram_block14a17.PORTAADDR1
address_a[1] => ram_block14a18.PORTAADDR1
address_a[1] => ram_block14a19.PORTAADDR1
address_a[1] => ram_block14a20.PORTAADDR1
address_a[1] => ram_block14a21.PORTAADDR1
address_a[1] => ram_block14a22.PORTAADDR1
address_a[1] => ram_block14a23.PORTAADDR1
address_a[1] => ram_block14a24.PORTAADDR1
address_a[1] => ram_block14a25.PORTAADDR1
address_a[1] => ram_block14a26.PORTAADDR1
address_a[1] => ram_block14a27.PORTAADDR1
address_a[1] => ram_block14a28.PORTAADDR1
address_a[1] => ram_block14a29.PORTAADDR1
address_a[1] => ram_block14a30.PORTAADDR1
address_a[1] => ram_block14a31.PORTAADDR1
address_a[1] => ram_block14a32.PORTAADDR1
address_a[1] => ram_block14a33.PORTAADDR1
address_a[1] => ram_block14a34.PORTAADDR1
address_a[1] => ram_block14a35.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[2] => ram_block14a16.PORTAADDR2
address_a[2] => ram_block14a17.PORTAADDR2
address_a[2] => ram_block14a18.PORTAADDR2
address_a[2] => ram_block14a19.PORTAADDR2
address_a[2] => ram_block14a20.PORTAADDR2
address_a[2] => ram_block14a21.PORTAADDR2
address_a[2] => ram_block14a22.PORTAADDR2
address_a[2] => ram_block14a23.PORTAADDR2
address_a[2] => ram_block14a24.PORTAADDR2
address_a[2] => ram_block14a25.PORTAADDR2
address_a[2] => ram_block14a26.PORTAADDR2
address_a[2] => ram_block14a27.PORTAADDR2
address_a[2] => ram_block14a28.PORTAADDR2
address_a[2] => ram_block14a29.PORTAADDR2
address_a[2] => ram_block14a30.PORTAADDR2
address_a[2] => ram_block14a31.PORTAADDR2
address_a[2] => ram_block14a32.PORTAADDR2
address_a[2] => ram_block14a33.PORTAADDR2
address_a[2] => ram_block14a34.PORTAADDR2
address_a[2] => ram_block14a35.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[3] => ram_block14a16.PORTAADDR3
address_a[3] => ram_block14a17.PORTAADDR3
address_a[3] => ram_block14a18.PORTAADDR3
address_a[3] => ram_block14a19.PORTAADDR3
address_a[3] => ram_block14a20.PORTAADDR3
address_a[3] => ram_block14a21.PORTAADDR3
address_a[3] => ram_block14a22.PORTAADDR3
address_a[3] => ram_block14a23.PORTAADDR3
address_a[3] => ram_block14a24.PORTAADDR3
address_a[3] => ram_block14a25.PORTAADDR3
address_a[3] => ram_block14a26.PORTAADDR3
address_a[3] => ram_block14a27.PORTAADDR3
address_a[3] => ram_block14a28.PORTAADDR3
address_a[3] => ram_block14a29.PORTAADDR3
address_a[3] => ram_block14a30.PORTAADDR3
address_a[3] => ram_block14a31.PORTAADDR3
address_a[3] => ram_block14a32.PORTAADDR3
address_a[3] => ram_block14a33.PORTAADDR3
address_a[3] => ram_block14a34.PORTAADDR3
address_a[3] => ram_block14a35.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[4] => ram_block14a16.PORTAADDR4
address_a[4] => ram_block14a17.PORTAADDR4
address_a[4] => ram_block14a18.PORTAADDR4
address_a[4] => ram_block14a19.PORTAADDR4
address_a[4] => ram_block14a20.PORTAADDR4
address_a[4] => ram_block14a21.PORTAADDR4
address_a[4] => ram_block14a22.PORTAADDR4
address_a[4] => ram_block14a23.PORTAADDR4
address_a[4] => ram_block14a24.PORTAADDR4
address_a[4] => ram_block14a25.PORTAADDR4
address_a[4] => ram_block14a26.PORTAADDR4
address_a[4] => ram_block14a27.PORTAADDR4
address_a[4] => ram_block14a28.PORTAADDR4
address_a[4] => ram_block14a29.PORTAADDR4
address_a[4] => ram_block14a30.PORTAADDR4
address_a[4] => ram_block14a31.PORTAADDR4
address_a[4] => ram_block14a32.PORTAADDR4
address_a[4] => ram_block14a33.PORTAADDR4
address_a[4] => ram_block14a34.PORTAADDR4
address_a[4] => ram_block14a35.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_a[5] => ram_block14a16.PORTAADDR5
address_a[5] => ram_block14a17.PORTAADDR5
address_a[5] => ram_block14a18.PORTAADDR5
address_a[5] => ram_block14a19.PORTAADDR5
address_a[5] => ram_block14a20.PORTAADDR5
address_a[5] => ram_block14a21.PORTAADDR5
address_a[5] => ram_block14a22.PORTAADDR5
address_a[5] => ram_block14a23.PORTAADDR5
address_a[5] => ram_block14a24.PORTAADDR5
address_a[5] => ram_block14a25.PORTAADDR5
address_a[5] => ram_block14a26.PORTAADDR5
address_a[5] => ram_block14a27.PORTAADDR5
address_a[5] => ram_block14a28.PORTAADDR5
address_a[5] => ram_block14a29.PORTAADDR5
address_a[5] => ram_block14a30.PORTAADDR5
address_a[5] => ram_block14a31.PORTAADDR5
address_a[5] => ram_block14a32.PORTAADDR5
address_a[5] => ram_block14a33.PORTAADDR5
address_a[5] => ram_block14a34.PORTAADDR5
address_a[5] => ram_block14a35.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_a[6] => ram_block14a9.PORTAADDR6
address_a[6] => ram_block14a10.PORTAADDR6
address_a[6] => ram_block14a11.PORTAADDR6
address_a[6] => ram_block14a12.PORTAADDR6
address_a[6] => ram_block14a13.PORTAADDR6
address_a[6] => ram_block14a14.PORTAADDR6
address_a[6] => ram_block14a15.PORTAADDR6
address_a[6] => ram_block14a16.PORTAADDR6
address_a[6] => ram_block14a17.PORTAADDR6
address_a[6] => ram_block14a18.PORTAADDR6
address_a[6] => ram_block14a19.PORTAADDR6
address_a[6] => ram_block14a20.PORTAADDR6
address_a[6] => ram_block14a21.PORTAADDR6
address_a[6] => ram_block14a22.PORTAADDR6
address_a[6] => ram_block14a23.PORTAADDR6
address_a[6] => ram_block14a24.PORTAADDR6
address_a[6] => ram_block14a25.PORTAADDR6
address_a[6] => ram_block14a26.PORTAADDR6
address_a[6] => ram_block14a27.PORTAADDR6
address_a[6] => ram_block14a28.PORTAADDR6
address_a[6] => ram_block14a29.PORTAADDR6
address_a[6] => ram_block14a30.PORTAADDR6
address_a[6] => ram_block14a31.PORTAADDR6
address_a[6] => ram_block14a32.PORTAADDR6
address_a[6] => ram_block14a33.PORTAADDR6
address_a[6] => ram_block14a34.PORTAADDR6
address_a[6] => ram_block14a35.PORTAADDR6
address_a[7] => ram_block14a0.PORTAADDR7
address_a[7] => ram_block14a1.PORTAADDR7
address_a[7] => ram_block14a2.PORTAADDR7
address_a[7] => ram_block14a3.PORTAADDR7
address_a[7] => ram_block14a4.PORTAADDR7
address_a[7] => ram_block14a5.PORTAADDR7
address_a[7] => ram_block14a6.PORTAADDR7
address_a[7] => ram_block14a7.PORTAADDR7
address_a[7] => ram_block14a8.PORTAADDR7
address_a[7] => ram_block14a9.PORTAADDR7
address_a[7] => ram_block14a10.PORTAADDR7
address_a[7] => ram_block14a11.PORTAADDR7
address_a[7] => ram_block14a12.PORTAADDR7
address_a[7] => ram_block14a13.PORTAADDR7
address_a[7] => ram_block14a14.PORTAADDR7
address_a[7] => ram_block14a15.PORTAADDR7
address_a[7] => ram_block14a16.PORTAADDR7
address_a[7] => ram_block14a17.PORTAADDR7
address_a[7] => ram_block14a18.PORTAADDR7
address_a[7] => ram_block14a19.PORTAADDR7
address_a[7] => ram_block14a20.PORTAADDR7
address_a[7] => ram_block14a21.PORTAADDR7
address_a[7] => ram_block14a22.PORTAADDR7
address_a[7] => ram_block14a23.PORTAADDR7
address_a[7] => ram_block14a24.PORTAADDR7
address_a[7] => ram_block14a25.PORTAADDR7
address_a[7] => ram_block14a26.PORTAADDR7
address_a[7] => ram_block14a27.PORTAADDR7
address_a[7] => ram_block14a28.PORTAADDR7
address_a[7] => ram_block14a29.PORTAADDR7
address_a[7] => ram_block14a30.PORTAADDR7
address_a[7] => ram_block14a31.PORTAADDR7
address_a[7] => ram_block14a32.PORTAADDR7
address_a[7] => ram_block14a33.PORTAADDR7
address_a[7] => ram_block14a34.PORTAADDR7
address_a[7] => ram_block14a35.PORTAADDR7
address_a[8] => ram_block14a0.PORTAADDR8
address_a[8] => ram_block14a1.PORTAADDR8
address_a[8] => ram_block14a2.PORTAADDR8
address_a[8] => ram_block14a3.PORTAADDR8
address_a[8] => ram_block14a4.PORTAADDR8
address_a[8] => ram_block14a5.PORTAADDR8
address_a[8] => ram_block14a6.PORTAADDR8
address_a[8] => ram_block14a7.PORTAADDR8
address_a[8] => ram_block14a8.PORTAADDR8
address_a[8] => ram_block14a9.PORTAADDR8
address_a[8] => ram_block14a10.PORTAADDR8
address_a[8] => ram_block14a11.PORTAADDR8
address_a[8] => ram_block14a12.PORTAADDR8
address_a[8] => ram_block14a13.PORTAADDR8
address_a[8] => ram_block14a14.PORTAADDR8
address_a[8] => ram_block14a15.PORTAADDR8
address_a[8] => ram_block14a16.PORTAADDR8
address_a[8] => ram_block14a17.PORTAADDR8
address_a[8] => ram_block14a18.PORTAADDR8
address_a[8] => ram_block14a19.PORTAADDR8
address_a[8] => ram_block14a20.PORTAADDR8
address_a[8] => ram_block14a21.PORTAADDR8
address_a[8] => ram_block14a22.PORTAADDR8
address_a[8] => ram_block14a23.PORTAADDR8
address_a[8] => ram_block14a24.PORTAADDR8
address_a[8] => ram_block14a25.PORTAADDR8
address_a[8] => ram_block14a26.PORTAADDR8
address_a[8] => ram_block14a27.PORTAADDR8
address_a[8] => ram_block14a28.PORTAADDR8
address_a[8] => ram_block14a29.PORTAADDR8
address_a[8] => ram_block14a30.PORTAADDR8
address_a[8] => ram_block14a31.PORTAADDR8
address_a[8] => ram_block14a32.PORTAADDR8
address_a[8] => ram_block14a33.PORTAADDR8
address_a[8] => ram_block14a34.PORTAADDR8
address_a[8] => ram_block14a35.PORTAADDR8
address_a[9] => ram_block14a0.PORTAADDR9
address_a[9] => ram_block14a1.PORTAADDR9
address_a[9] => ram_block14a2.PORTAADDR9
address_a[9] => ram_block14a3.PORTAADDR9
address_a[9] => ram_block14a4.PORTAADDR9
address_a[9] => ram_block14a5.PORTAADDR9
address_a[9] => ram_block14a6.PORTAADDR9
address_a[9] => ram_block14a7.PORTAADDR9
address_a[9] => ram_block14a8.PORTAADDR9
address_a[9] => ram_block14a9.PORTAADDR9
address_a[9] => ram_block14a10.PORTAADDR9
address_a[9] => ram_block14a11.PORTAADDR9
address_a[9] => ram_block14a12.PORTAADDR9
address_a[9] => ram_block14a13.PORTAADDR9
address_a[9] => ram_block14a14.PORTAADDR9
address_a[9] => ram_block14a15.PORTAADDR9
address_a[9] => ram_block14a16.PORTAADDR9
address_a[9] => ram_block14a17.PORTAADDR9
address_a[9] => ram_block14a18.PORTAADDR9
address_a[9] => ram_block14a19.PORTAADDR9
address_a[9] => ram_block14a20.PORTAADDR9
address_a[9] => ram_block14a21.PORTAADDR9
address_a[9] => ram_block14a22.PORTAADDR9
address_a[9] => ram_block14a23.PORTAADDR9
address_a[9] => ram_block14a24.PORTAADDR9
address_a[9] => ram_block14a25.PORTAADDR9
address_a[9] => ram_block14a26.PORTAADDR9
address_a[9] => ram_block14a27.PORTAADDR9
address_a[9] => ram_block14a28.PORTAADDR9
address_a[9] => ram_block14a29.PORTAADDR9
address_a[9] => ram_block14a30.PORTAADDR9
address_a[9] => ram_block14a31.PORTAADDR9
address_a[9] => ram_block14a32.PORTAADDR9
address_a[9] => ram_block14a33.PORTAADDR9
address_a[9] => ram_block14a34.PORTAADDR9
address_a[9] => ram_block14a35.PORTAADDR9
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[0] => ram_block14a16.PORTBADDR
address_b[0] => ram_block14a17.PORTBADDR
address_b[0] => ram_block14a18.PORTBADDR
address_b[0] => ram_block14a19.PORTBADDR
address_b[0] => ram_block14a20.PORTBADDR
address_b[0] => ram_block14a21.PORTBADDR
address_b[0] => ram_block14a22.PORTBADDR
address_b[0] => ram_block14a23.PORTBADDR
address_b[0] => ram_block14a24.PORTBADDR
address_b[0] => ram_block14a25.PORTBADDR
address_b[0] => ram_block14a26.PORTBADDR
address_b[0] => ram_block14a27.PORTBADDR
address_b[0] => ram_block14a28.PORTBADDR
address_b[0] => ram_block14a29.PORTBADDR
address_b[0] => ram_block14a30.PORTBADDR
address_b[0] => ram_block14a31.PORTBADDR
address_b[0] => ram_block14a32.PORTBADDR
address_b[0] => ram_block14a33.PORTBADDR
address_b[0] => ram_block14a34.PORTBADDR
address_b[0] => ram_block14a35.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[1] => ram_block14a16.PORTBADDR1
address_b[1] => ram_block14a17.PORTBADDR1
address_b[1] => ram_block14a18.PORTBADDR1
address_b[1] => ram_block14a19.PORTBADDR1
address_b[1] => ram_block14a20.PORTBADDR1
address_b[1] => ram_block14a21.PORTBADDR1
address_b[1] => ram_block14a22.PORTBADDR1
address_b[1] => ram_block14a23.PORTBADDR1
address_b[1] => ram_block14a24.PORTBADDR1
address_b[1] => ram_block14a25.PORTBADDR1
address_b[1] => ram_block14a26.PORTBADDR1
address_b[1] => ram_block14a27.PORTBADDR1
address_b[1] => ram_block14a28.PORTBADDR1
address_b[1] => ram_block14a29.PORTBADDR1
address_b[1] => ram_block14a30.PORTBADDR1
address_b[1] => ram_block14a31.PORTBADDR1
address_b[1] => ram_block14a32.PORTBADDR1
address_b[1] => ram_block14a33.PORTBADDR1
address_b[1] => ram_block14a34.PORTBADDR1
address_b[1] => ram_block14a35.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[2] => ram_block14a16.PORTBADDR2
address_b[2] => ram_block14a17.PORTBADDR2
address_b[2] => ram_block14a18.PORTBADDR2
address_b[2] => ram_block14a19.PORTBADDR2
address_b[2] => ram_block14a20.PORTBADDR2
address_b[2] => ram_block14a21.PORTBADDR2
address_b[2] => ram_block14a22.PORTBADDR2
address_b[2] => ram_block14a23.PORTBADDR2
address_b[2] => ram_block14a24.PORTBADDR2
address_b[2] => ram_block14a25.PORTBADDR2
address_b[2] => ram_block14a26.PORTBADDR2
address_b[2] => ram_block14a27.PORTBADDR2
address_b[2] => ram_block14a28.PORTBADDR2
address_b[2] => ram_block14a29.PORTBADDR2
address_b[2] => ram_block14a30.PORTBADDR2
address_b[2] => ram_block14a31.PORTBADDR2
address_b[2] => ram_block14a32.PORTBADDR2
address_b[2] => ram_block14a33.PORTBADDR2
address_b[2] => ram_block14a34.PORTBADDR2
address_b[2] => ram_block14a35.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[3] => ram_block14a16.PORTBADDR3
address_b[3] => ram_block14a17.PORTBADDR3
address_b[3] => ram_block14a18.PORTBADDR3
address_b[3] => ram_block14a19.PORTBADDR3
address_b[3] => ram_block14a20.PORTBADDR3
address_b[3] => ram_block14a21.PORTBADDR3
address_b[3] => ram_block14a22.PORTBADDR3
address_b[3] => ram_block14a23.PORTBADDR3
address_b[3] => ram_block14a24.PORTBADDR3
address_b[3] => ram_block14a25.PORTBADDR3
address_b[3] => ram_block14a26.PORTBADDR3
address_b[3] => ram_block14a27.PORTBADDR3
address_b[3] => ram_block14a28.PORTBADDR3
address_b[3] => ram_block14a29.PORTBADDR3
address_b[3] => ram_block14a30.PORTBADDR3
address_b[3] => ram_block14a31.PORTBADDR3
address_b[3] => ram_block14a32.PORTBADDR3
address_b[3] => ram_block14a33.PORTBADDR3
address_b[3] => ram_block14a34.PORTBADDR3
address_b[3] => ram_block14a35.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[4] => ram_block14a16.PORTBADDR4
address_b[4] => ram_block14a17.PORTBADDR4
address_b[4] => ram_block14a18.PORTBADDR4
address_b[4] => ram_block14a19.PORTBADDR4
address_b[4] => ram_block14a20.PORTBADDR4
address_b[4] => ram_block14a21.PORTBADDR4
address_b[4] => ram_block14a22.PORTBADDR4
address_b[4] => ram_block14a23.PORTBADDR4
address_b[4] => ram_block14a24.PORTBADDR4
address_b[4] => ram_block14a25.PORTBADDR4
address_b[4] => ram_block14a26.PORTBADDR4
address_b[4] => ram_block14a27.PORTBADDR4
address_b[4] => ram_block14a28.PORTBADDR4
address_b[4] => ram_block14a29.PORTBADDR4
address_b[4] => ram_block14a30.PORTBADDR4
address_b[4] => ram_block14a31.PORTBADDR4
address_b[4] => ram_block14a32.PORTBADDR4
address_b[4] => ram_block14a33.PORTBADDR4
address_b[4] => ram_block14a34.PORTBADDR4
address_b[4] => ram_block14a35.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
address_b[5] => ram_block14a16.PORTBADDR5
address_b[5] => ram_block14a17.PORTBADDR5
address_b[5] => ram_block14a18.PORTBADDR5
address_b[5] => ram_block14a19.PORTBADDR5
address_b[5] => ram_block14a20.PORTBADDR5
address_b[5] => ram_block14a21.PORTBADDR5
address_b[5] => ram_block14a22.PORTBADDR5
address_b[5] => ram_block14a23.PORTBADDR5
address_b[5] => ram_block14a24.PORTBADDR5
address_b[5] => ram_block14a25.PORTBADDR5
address_b[5] => ram_block14a26.PORTBADDR5
address_b[5] => ram_block14a27.PORTBADDR5
address_b[5] => ram_block14a28.PORTBADDR5
address_b[5] => ram_block14a29.PORTBADDR5
address_b[5] => ram_block14a30.PORTBADDR5
address_b[5] => ram_block14a31.PORTBADDR5
address_b[5] => ram_block14a32.PORTBADDR5
address_b[5] => ram_block14a33.PORTBADDR5
address_b[5] => ram_block14a34.PORTBADDR5
address_b[5] => ram_block14a35.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
address_b[6] => ram_block14a9.PORTBADDR6
address_b[6] => ram_block14a10.PORTBADDR6
address_b[6] => ram_block14a11.PORTBADDR6
address_b[6] => ram_block14a12.PORTBADDR6
address_b[6] => ram_block14a13.PORTBADDR6
address_b[6] => ram_block14a14.PORTBADDR6
address_b[6] => ram_block14a15.PORTBADDR6
address_b[6] => ram_block14a16.PORTBADDR6
address_b[6] => ram_block14a17.PORTBADDR6
address_b[6] => ram_block14a18.PORTBADDR6
address_b[6] => ram_block14a19.PORTBADDR6
address_b[6] => ram_block14a20.PORTBADDR6
address_b[6] => ram_block14a21.PORTBADDR6
address_b[6] => ram_block14a22.PORTBADDR6
address_b[6] => ram_block14a23.PORTBADDR6
address_b[6] => ram_block14a24.PORTBADDR6
address_b[6] => ram_block14a25.PORTBADDR6
address_b[6] => ram_block14a26.PORTBADDR6
address_b[6] => ram_block14a27.PORTBADDR6
address_b[6] => ram_block14a28.PORTBADDR6
address_b[6] => ram_block14a29.PORTBADDR6
address_b[6] => ram_block14a30.PORTBADDR6
address_b[6] => ram_block14a31.PORTBADDR6
address_b[6] => ram_block14a32.PORTBADDR6
address_b[6] => ram_block14a33.PORTBADDR6
address_b[6] => ram_block14a34.PORTBADDR6
address_b[6] => ram_block14a35.PORTBADDR6
address_b[7] => ram_block14a0.PORTBADDR7
address_b[7] => ram_block14a1.PORTBADDR7
address_b[7] => ram_block14a2.PORTBADDR7
address_b[7] => ram_block14a3.PORTBADDR7
address_b[7] => ram_block14a4.PORTBADDR7
address_b[7] => ram_block14a5.PORTBADDR7
address_b[7] => ram_block14a6.PORTBADDR7
address_b[7] => ram_block14a7.PORTBADDR7
address_b[7] => ram_block14a8.PORTBADDR7
address_b[7] => ram_block14a9.PORTBADDR7
address_b[7] => ram_block14a10.PORTBADDR7
address_b[7] => ram_block14a11.PORTBADDR7
address_b[7] => ram_block14a12.PORTBADDR7
address_b[7] => ram_block14a13.PORTBADDR7
address_b[7] => ram_block14a14.PORTBADDR7
address_b[7] => ram_block14a15.PORTBADDR7
address_b[7] => ram_block14a16.PORTBADDR7
address_b[7] => ram_block14a17.PORTBADDR7
address_b[7] => ram_block14a18.PORTBADDR7
address_b[7] => ram_block14a19.PORTBADDR7
address_b[7] => ram_block14a20.PORTBADDR7
address_b[7] => ram_block14a21.PORTBADDR7
address_b[7] => ram_block14a22.PORTBADDR7
address_b[7] => ram_block14a23.PORTBADDR7
address_b[7] => ram_block14a24.PORTBADDR7
address_b[7] => ram_block14a25.PORTBADDR7
address_b[7] => ram_block14a26.PORTBADDR7
address_b[7] => ram_block14a27.PORTBADDR7
address_b[7] => ram_block14a28.PORTBADDR7
address_b[7] => ram_block14a29.PORTBADDR7
address_b[7] => ram_block14a30.PORTBADDR7
address_b[7] => ram_block14a31.PORTBADDR7
address_b[7] => ram_block14a32.PORTBADDR7
address_b[7] => ram_block14a33.PORTBADDR7
address_b[7] => ram_block14a34.PORTBADDR7
address_b[7] => ram_block14a35.PORTBADDR7
address_b[8] => ram_block14a0.PORTBADDR8
address_b[8] => ram_block14a1.PORTBADDR8
address_b[8] => ram_block14a2.PORTBADDR8
address_b[8] => ram_block14a3.PORTBADDR8
address_b[8] => ram_block14a4.PORTBADDR8
address_b[8] => ram_block14a5.PORTBADDR8
address_b[8] => ram_block14a6.PORTBADDR8
address_b[8] => ram_block14a7.PORTBADDR8
address_b[8] => ram_block14a8.PORTBADDR8
address_b[8] => ram_block14a9.PORTBADDR8
address_b[8] => ram_block14a10.PORTBADDR8
address_b[8] => ram_block14a11.PORTBADDR8
address_b[8] => ram_block14a12.PORTBADDR8
address_b[8] => ram_block14a13.PORTBADDR8
address_b[8] => ram_block14a14.PORTBADDR8
address_b[8] => ram_block14a15.PORTBADDR8
address_b[8] => ram_block14a16.PORTBADDR8
address_b[8] => ram_block14a17.PORTBADDR8
address_b[8] => ram_block14a18.PORTBADDR8
address_b[8] => ram_block14a19.PORTBADDR8
address_b[8] => ram_block14a20.PORTBADDR8
address_b[8] => ram_block14a21.PORTBADDR8
address_b[8] => ram_block14a22.PORTBADDR8
address_b[8] => ram_block14a23.PORTBADDR8
address_b[8] => ram_block14a24.PORTBADDR8
address_b[8] => ram_block14a25.PORTBADDR8
address_b[8] => ram_block14a26.PORTBADDR8
address_b[8] => ram_block14a27.PORTBADDR8
address_b[8] => ram_block14a28.PORTBADDR8
address_b[8] => ram_block14a29.PORTBADDR8
address_b[8] => ram_block14a30.PORTBADDR8
address_b[8] => ram_block14a31.PORTBADDR8
address_b[8] => ram_block14a32.PORTBADDR8
address_b[8] => ram_block14a33.PORTBADDR8
address_b[8] => ram_block14a34.PORTBADDR8
address_b[8] => ram_block14a35.PORTBADDR8
address_b[9] => ram_block14a0.PORTBADDR9
address_b[9] => ram_block14a1.PORTBADDR9
address_b[9] => ram_block14a2.PORTBADDR9
address_b[9] => ram_block14a3.PORTBADDR9
address_b[9] => ram_block14a4.PORTBADDR9
address_b[9] => ram_block14a5.PORTBADDR9
address_b[9] => ram_block14a6.PORTBADDR9
address_b[9] => ram_block14a7.PORTBADDR9
address_b[9] => ram_block14a8.PORTBADDR9
address_b[9] => ram_block14a9.PORTBADDR9
address_b[9] => ram_block14a10.PORTBADDR9
address_b[9] => ram_block14a11.PORTBADDR9
address_b[9] => ram_block14a12.PORTBADDR9
address_b[9] => ram_block14a13.PORTBADDR9
address_b[9] => ram_block14a14.PORTBADDR9
address_b[9] => ram_block14a15.PORTBADDR9
address_b[9] => ram_block14a16.PORTBADDR9
address_b[9] => ram_block14a17.PORTBADDR9
address_b[9] => ram_block14a18.PORTBADDR9
address_b[9] => ram_block14a19.PORTBADDR9
address_b[9] => ram_block14a20.PORTBADDR9
address_b[9] => ram_block14a21.PORTBADDR9
address_b[9] => ram_block14a22.PORTBADDR9
address_b[9] => ram_block14a23.PORTBADDR9
address_b[9] => ram_block14a24.PORTBADDR9
address_b[9] => ram_block14a25.PORTBADDR9
address_b[9] => ram_block14a26.PORTBADDR9
address_b[9] => ram_block14a27.PORTBADDR9
address_b[9] => ram_block14a28.PORTBADDR9
address_b[9] => ram_block14a29.PORTBADDR9
address_b[9] => ram_block14a30.PORTBADDR9
address_b[9] => ram_block14a31.PORTBADDR9
address_b[9] => ram_block14a32.PORTBADDR9
address_b[9] => ram_block14a33.PORTBADDR9
address_b[9] => ram_block14a34.PORTBADDR9
address_b[9] => ram_block14a35.PORTBADDR9
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
addressstall_b => ram_block14a16.PORTBADDRSTALL
addressstall_b => ram_block14a17.PORTBADDRSTALL
addressstall_b => ram_block14a18.PORTBADDRSTALL
addressstall_b => ram_block14a19.PORTBADDRSTALL
addressstall_b => ram_block14a20.PORTBADDRSTALL
addressstall_b => ram_block14a21.PORTBADDRSTALL
addressstall_b => ram_block14a22.PORTBADDRSTALL
addressstall_b => ram_block14a23.PORTBADDRSTALL
addressstall_b => ram_block14a24.PORTBADDRSTALL
addressstall_b => ram_block14a25.PORTBADDRSTALL
addressstall_b => ram_block14a26.PORTBADDRSTALL
addressstall_b => ram_block14a27.PORTBADDRSTALL
addressstall_b => ram_block14a28.PORTBADDRSTALL
addressstall_b => ram_block14a29.PORTBADDRSTALL
addressstall_b => ram_block14a30.PORTBADDRSTALL
addressstall_b => ram_block14a31.PORTBADDRSTALL
addressstall_b => ram_block14a32.PORTBADDRSTALL
addressstall_b => ram_block14a33.PORTBADDRSTALL
addressstall_b => ram_block14a34.PORTBADDRSTALL
addressstall_b => ram_block14a35.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock0 => ram_block14a16.CLK0
clock0 => ram_block14a17.CLK0
clock0 => ram_block14a18.CLK0
clock0 => ram_block14a19.CLK0
clock0 => ram_block14a20.CLK0
clock0 => ram_block14a21.CLK0
clock0 => ram_block14a22.CLK0
clock0 => ram_block14a23.CLK0
clock0 => ram_block14a24.CLK0
clock0 => ram_block14a25.CLK0
clock0 => ram_block14a26.CLK0
clock0 => ram_block14a27.CLK0
clock0 => ram_block14a28.CLK0
clock0 => ram_block14a29.CLK0
clock0 => ram_block14a30.CLK0
clock0 => ram_block14a31.CLK0
clock0 => ram_block14a32.CLK0
clock0 => ram_block14a33.CLK0
clock0 => ram_block14a34.CLK0
clock0 => ram_block14a35.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
clock1 => ram_block14a16.CLK1
clock1 => ram_block14a17.CLK1
clock1 => ram_block14a18.CLK1
clock1 => ram_block14a19.CLK1
clock1 => ram_block14a20.CLK1
clock1 => ram_block14a21.CLK1
clock1 => ram_block14a22.CLK1
clock1 => ram_block14a23.CLK1
clock1 => ram_block14a24.CLK1
clock1 => ram_block14a25.CLK1
clock1 => ram_block14a26.CLK1
clock1 => ram_block14a27.CLK1
clock1 => ram_block14a28.CLK1
clock1 => ram_block14a29.CLK1
clock1 => ram_block14a30.CLK1
clock1 => ram_block14a31.CLK1
clock1 => ram_block14a32.CLK1
clock1 => ram_block14a33.CLK1
clock1 => ram_block14a34.CLK1
clock1 => ram_block14a35.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
data_a[16] => ram_block14a16.PORTADATAIN
data_a[17] => ram_block14a17.PORTADATAIN
data_a[18] => ram_block14a18.PORTADATAIN
data_a[19] => ram_block14a19.PORTADATAIN
data_a[20] => ram_block14a20.PORTADATAIN
data_a[21] => ram_block14a21.PORTADATAIN
data_a[22] => ram_block14a22.PORTADATAIN
data_a[23] => ram_block14a23.PORTADATAIN
data_a[24] => ram_block14a24.PORTADATAIN
data_a[25] => ram_block14a25.PORTADATAIN
data_a[26] => ram_block14a26.PORTADATAIN
data_a[27] => ram_block14a27.PORTADATAIN
data_a[28] => ram_block14a28.PORTADATAIN
data_a[29] => ram_block14a29.PORTADATAIN
data_a[30] => ram_block14a30.PORTADATAIN
data_a[31] => ram_block14a31.PORTADATAIN
data_a[32] => ram_block14a32.PORTADATAIN
data_a[33] => ram_block14a33.PORTADATAIN
data_a[34] => ram_block14a34.PORTADATAIN
data_a[35] => ram_block14a35.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
q_b[16] <= ram_block14a16.PORTBDATAOUT
q_b[17] <= ram_block14a17.PORTBDATAOUT
q_b[18] <= ram_block14a18.PORTBDATAOUT
q_b[19] <= ram_block14a19.PORTBDATAOUT
q_b[20] <= ram_block14a20.PORTBDATAOUT
q_b[21] <= ram_block14a21.PORTBDATAOUT
q_b[22] <= ram_block14a22.PORTBDATAOUT
q_b[23] <= ram_block14a23.PORTBDATAOUT
q_b[24] <= ram_block14a24.PORTBDATAOUT
q_b[25] <= ram_block14a25.PORTBDATAOUT
q_b[26] <= ram_block14a26.PORTBDATAOUT
q_b[27] <= ram_block14a27.PORTBDATAOUT
q_b[28] <= ram_block14a28.PORTBDATAOUT
q_b[29] <= ram_block14a29.PORTBDATAOUT
q_b[30] <= ram_block14a30.PORTBDATAOUT
q_b[31] <= ram_block14a31.PORTBDATAOUT
q_b[32] <= ram_block14a32.PORTBDATAOUT
q_b[33] <= ram_block14a33.PORTBDATAOUT
q_b[34] <= ram_block14a34.PORTBDATAOUT
q_b[35] <= ram_block14a35.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a16.PORTAWE
wren_a => ram_block14a17.PORTAWE
wren_a => ram_block14a18.PORTAWE
wren_a => ram_block14a19.PORTAWE
wren_a => ram_block14a20.PORTAWE
wren_a => ram_block14a21.PORTAWE
wren_a => ram_block14a22.PORTAWE
wren_a => ram_block14a23.PORTAWE
wren_a => ram_block14a24.PORTAWE
wren_a => ram_block14a25.PORTAWE
wren_a => ram_block14a26.PORTAWE
wren_a => ram_block14a27.PORTAWE
wren_a => ram_block14a28.PORTAWE
wren_a => ram_block14a29.PORTAWE
wren_a => ram_block14a30.PORTAWE
wren_a => ram_block14a31.PORTAWE
wren_a => ram_block14a32.PORTAWE
wren_a => ram_block14a33.PORTAWE
wren_a => ram_block14a34.PORTAWE
wren_a => ram_block14a35.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
d[10] => dffpipe_qe9:dffpipe16.d[10]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]
q[10] <= dffpipe_qe9:dffpipe16.q[10]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp
clock => dffpipe_re9:dffpipe19.clock
clrn => dffpipe_re9:dffpipe19.clrn
d[0] => dffpipe_re9:dffpipe19.d[0]
d[1] => dffpipe_re9:dffpipe19.d[1]
d[2] => dffpipe_re9:dffpipe19.d[2]
d[3] => dffpipe_re9:dffpipe19.d[3]
d[4] => dffpipe_re9:dffpipe19.d[4]
d[5] => dffpipe_re9:dffpipe19.d[5]
d[6] => dffpipe_re9:dffpipe19.d[6]
d[7] => dffpipe_re9:dffpipe19.d[7]
d[8] => dffpipe_re9:dffpipe19.d[8]
d[9] => dffpipe_re9:dffpipe19.d[9]
d[10] => dffpipe_re9:dffpipe19.d[10]
q[0] <= dffpipe_re9:dffpipe19.q[0]
q[1] <= dffpipe_re9:dffpipe19.q[1]
q[2] <= dffpipe_re9:dffpipe19.q[2]
q[3] <= dffpipe_re9:dffpipe19.q[3]
q[4] <= dffpipe_re9:dffpipe19.q[4]
q[5] <= dffpipe_re9:dffpipe19.q[5]
q[6] <= dffpipe_re9:dffpipe19.q[6]
q[7] <= dffpipe_re9:dffpipe19.q[7]
q[8] <= dffpipe_re9:dffpipe19.q[8]
q[9] <= dffpipe_re9:dffpipe19.q[9]
q[10] <= dffpipe_re9:dffpipe19.q[10]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe19
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
d[9] => dffe20a[9].IN0
d[10] => dffe20a[10].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_datafifo|dcfifo:dcfifo_component|dcfifo_fnk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component
data[0] => dcfifo_fgk1:auto_generated.data[0]
data[1] => dcfifo_fgk1:auto_generated.data[1]
data[2] => dcfifo_fgk1:auto_generated.data[2]
data[3] => dcfifo_fgk1:auto_generated.data[3]
data[4] => dcfifo_fgk1:auto_generated.data[4]
data[5] => dcfifo_fgk1:auto_generated.data[5]
data[6] => dcfifo_fgk1:auto_generated.data[6]
data[7] => dcfifo_fgk1:auto_generated.data[7]
data[8] => dcfifo_fgk1:auto_generated.data[8]
q[0] <= dcfifo_fgk1:auto_generated.q[0]
q[1] <= dcfifo_fgk1:auto_generated.q[1]
q[2] <= dcfifo_fgk1:auto_generated.q[2]
q[3] <= dcfifo_fgk1:auto_generated.q[3]
q[4] <= dcfifo_fgk1:auto_generated.q[4]
q[5] <= dcfifo_fgk1:auto_generated.q[5]
q[6] <= dcfifo_fgk1:auto_generated.q[6]
q[7] <= dcfifo_fgk1:auto_generated.q[7]
q[8] <= dcfifo_fgk1:auto_generated.q[8]
rdclk => dcfifo_fgk1:auto_generated.rdclk
rdreq => dcfifo_fgk1:auto_generated.rdreq
wrclk => dcfifo_fgk1:auto_generated.wrclk
wrreq => dcfifo_fgk1:auto_generated.wrreq
aclr => dcfifo_fgk1:auto_generated.aclr
rdempty <= dcfifo_fgk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_fgk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_fgk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_fgk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_fgk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_fgk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_fgk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_fgk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_fgk1:auto_generated.rdusedw[6]
wrusedw[0] <= dcfifo_fgk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_fgk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_fgk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_fgk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_fgk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_fgk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_fgk1:auto_generated.wrusedw[6]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => a_graycounter_qjc:wrptr_gp.aclr
aclr => altsyncram_c911:fifo_ram.aclr1
aclr => delayed_wrptr_g[7].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[7].IN0
aclr => rs_dgwp_reg[7].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[7].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_c911:fifo_ram.data_a[0]
data[1] => altsyncram_c911:fifo_ram.data_a[1]
data[2] => altsyncram_c911:fifo_ram.data_a[2]
data[3] => altsyncram_c911:fifo_ram.data_a[3]
data[4] => altsyncram_c911:fifo_ram.data_a[4]
data[5] => altsyncram_c911:fifo_ram.data_a[5]
data[6] => altsyncram_c911:fifo_ram.data_a[6]
data[7] => altsyncram_c911:fifo_ram.data_a[7]
data[8] => altsyncram_c911:fifo_ram.data_a[8]
q[0] <= altsyncram_c911:fifo_ram.q_b[0]
q[1] <= altsyncram_c911:fifo_ram.q_b[1]
q[2] <= altsyncram_c911:fifo_ram.q_b[2]
q[3] <= altsyncram_c911:fifo_ram.q_b[3]
q[4] <= altsyncram_c911:fifo_ram.q_b[4]
q[5] <= altsyncram_c911:fifo_ram.q_b[5]
q[6] <= altsyncram_c911:fifo_ram.q_b[6]
q[7] <= altsyncram_c911:fifo_ram.q_b[7]
q[8] <= altsyncram_c911:fifo_ram.q_b[8]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_c911:fifo_ram.clock1
rdclk => dffpipe_jd9:rs_brp.clock
rdclk => dffpipe_jd9:rs_bwp.clock
rdclk => alt_synch_pipe_jkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_s57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => a_graycounter_qjc:wrptr_gp.clock
wrclk => altsyncram_c911:fifo_ram.clock0
wrclk => dffpipe_jd9:ws_brp.clock
wrclk => dffpipe_jd9:ws_bwp.clock
wrclk => alt_synch_pipe_kkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_pjc:wrptr_g1p.cnt_en
wrreq => a_graycounter_qjc:wrptr_gp.cnt_en
wrreq => altsyncram_c911:fifo_ram.wren_a
wrreq => mux_j28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_j28:wrfull_eq_comp_msb_mux.sel[0]
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= gray[7].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN1
gray[7] => bin[7].DATAIN
gray[7] => xor6.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|a_graycounter_qjc:wrptr_gp
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|altsyncram_c911:fifo_ram
aclr1 => ram_block14a0.CLR1
aclr1 => ram_block14a1.CLR1
aclr1 => ram_block14a2.CLR1
aclr1 => ram_block14a3.CLR1
aclr1 => ram_block14a4.CLR1
aclr1 => ram_block14a5.CLR1
aclr1 => ram_block14a6.CLR1
aclr1 => ram_block14a7.CLR1
aclr1 => ram_block14a8.CLR1
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[6] => ram_block14a0.PORTAADDR6
address_a[6] => ram_block14a1.PORTAADDR6
address_a[6] => ram_block14a2.PORTAADDR6
address_a[6] => ram_block14a3.PORTAADDR6
address_a[6] => ram_block14a4.PORTAADDR6
address_a[6] => ram_block14a5.PORTAADDR6
address_a[6] => ram_block14a6.PORTAADDR6
address_a[6] => ram_block14a7.PORTAADDR6
address_a[6] => ram_block14a8.PORTAADDR6
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[6] => ram_block14a0.PORTBADDR6
address_b[6] => ram_block14a1.PORTBADDR6
address_b[6] => ram_block14a2.PORTBADDR6
address_b[6] => ram_block14a3.PORTBADDR6
address_b[6] => ram_block14a4.PORTBADDR6
address_b[6] => ram_block14a5.PORTBADDR6
address_b[6] => ram_block14a6.PORTBADDR6
address_b[6] => ram_block14a7.PORTBADDR6
address_b[6] => ram_block14a8.PORTBADDR6
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a8.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_brp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:rs_bwp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp
clock => dffpipe_kd9:dffpipe16.clock
clrn => dffpipe_kd9:dffpipe16.clrn
d[0] => dffpipe_kd9:dffpipe16.d[0]
d[1] => dffpipe_kd9:dffpipe16.d[1]
d[2] => dffpipe_kd9:dffpipe16.d[2]
d[3] => dffpipe_kd9:dffpipe16.d[3]
d[4] => dffpipe_kd9:dffpipe16.d[4]
d[5] => dffpipe_kd9:dffpipe16.d[5]
d[6] => dffpipe_kd9:dffpipe16.d[6]
d[7] => dffpipe_kd9:dffpipe16.d[7]
q[0] <= dffpipe_kd9:dffpipe16.q[0]
q[1] <= dffpipe_kd9:dffpipe16.q[1]
q[2] <= dffpipe_kd9:dffpipe16.q[2]
q[3] <= dffpipe_kd9:dffpipe16.q[3]
q[4] <= dffpipe_kd9:dffpipe16.q[4]
q[5] <= dffpipe_kd9:dffpipe16.q[5]
q[6] <= dffpipe_kd9:dffpipe16.q[6]
q[7] <= dffpipe_kd9:dffpipe16.q[7]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_kd9:dffpipe16
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_brp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|dffpipe_jd9:ws_bwp
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
clock => dffpipe_ld9:dffpipe19.clock
clrn => dffpipe_ld9:dffpipe19.clrn
d[0] => dffpipe_ld9:dffpipe19.d[0]
d[1] => dffpipe_ld9:dffpipe19.d[1]
d[2] => dffpipe_ld9:dffpipe19.d[2]
d[3] => dffpipe_ld9:dffpipe19.d[3]
d[4] => dffpipe_ld9:dffpipe19.d[4]
d[5] => dffpipe_ld9:dffpipe19.d[5]
d[6] => dffpipe_ld9:dffpipe19.d[6]
d[7] => dffpipe_ld9:dffpipe19.d[7]
q[0] <= dffpipe_ld9:dffpipe19.q[0]
q[1] <= dffpipe_ld9:dffpipe19.q[1]
q[2] <= dffpipe_ld9:dffpipe19.q[2]
q[3] <= dffpipe_ld9:dffpipe19.q[3]
q[4] <= dffpipe_ld9:dffpipe19.q[4]
q[5] <= dffpipe_ld9:dffpipe19.q[5]
q[6] <= dffpipe_ld9:dffpipe19.q[6]
q[7] <= dffpipe_ld9:dffpipe19.q[7]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_ld9:dffpipe19
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|cmpr_a66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_avalon_dma_fifo:eth_rxdma_errfifo|dcfifo:dcfifo_component|dcfifo_fgk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_rxdma:eth_rxdma_inst|eth_dc_reg:rx_busy_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst
clk => clk.IN4
reset => reset.IN3
max_tx_bd[0] => Equal0.IN6
max_tx_bd[1] => Equal0.IN5
max_tx_bd[2] => Equal0.IN4
max_tx_bd[3] => Equal0.IN3
max_tx_bd[4] => Equal0.IN2
max_tx_bd[5] => Equal0.IN1
max_tx_bd[6] => Equal0.IN0
bd_desc[0] => ~NO_FANOUT~
bd_desc[1] => ~NO_FANOUT~
bd_desc[2] => ~NO_FANOUT~
bd_desc[3] => ~NO_FANOUT~
bd_desc[4] => ~NO_FANOUT~
bd_desc[5] => ~NO_FANOUT~
bd_desc[6] => ~NO_FANOUT~
bd_desc[7] => ~NO_FANOUT~
bd_desc[8] => ~NO_FANOUT~
bd_desc[9] => desc.DATAB
bd_desc[10] => desc.DATAB
bd_desc[11] => desc.DATAB
bd_desc[12] => desc.DATAB
bd_desc[13] => desc.DATAB
bd_desc[14] => desc.DATAB
bd_desc[15] => always2.IN0
bd_desc[15] => always3.IN0
bd_desc[16] => Add1.IN32
bd_desc[16] => desc.DATAB
bd_desc[17] => Add1.IN31
bd_desc[17] => desc.DATAB
bd_desc[18] => Add1.IN30
bd_desc[18] => desc.DATAB
bd_desc[19] => Add1.IN29
bd_desc[19] => desc.DATAB
bd_desc[20] => Add1.IN28
bd_desc[20] => desc.DATAB
bd_desc[21] => Add1.IN27
bd_desc[21] => desc.DATAB
bd_desc[22] => Add1.IN26
bd_desc[22] => desc.DATAB
bd_desc[23] => Add1.IN25
bd_desc[23] => desc.DATAB
bd_desc[24] => Add1.IN24
bd_desc[24] => desc.DATAB
bd_desc[25] => Add1.IN23
bd_desc[25] => desc.DATAB
bd_desc[26] => Add1.IN22
bd_desc[26] => desc.DATAB
bd_desc[27] => Add1.IN21
bd_desc[27] => desc.DATAB
bd_desc[28] => Add1.IN20
bd_desc[28] => desc.DATAB
bd_desc[29] => Add1.IN19
bd_desc[29] => desc.DATAB
bd_desc[30] => Add1.IN18
bd_desc[30] => desc.DATAB
bd_desc[31] => Add1.IN17
bd_desc[31] => desc.DATAB
bd_ptr[0] => ptr.DATAB
bd_ptr[1] => ptr.DATAB
bd_ptr[2] => ptr.DATAB
bd_ptr[3] => ptr.DATAB
bd_ptr[4] => ptr.DATAB
bd_ptr[5] => ptr.DATAB
bd_ptr[6] => ptr.DATAB
bd_ptr[7] => ptr.DATAB
bd_ptr[8] => ptr.DATAB
bd_ptr[9] => ptr.DATAB
bd_ptr[10] => ptr.DATAB
bd_ptr[11] => ptr.DATAB
bd_ptr[12] => ptr.DATAB
bd_ptr[13] => ptr.DATAB
bd_ptr[14] => ptr.DATAB
bd_ptr[15] => ptr.DATAB
bd_ptr[16] => ptr.DATAB
bd_ptr[17] => ptr.DATAB
bd_ptr[18] => ptr.DATAB
bd_ptr[19] => ptr.DATAB
bd_ptr[20] => ptr.DATAB
bd_ptr[21] => ptr.DATAB
bd_ptr[22] => ptr.DATAB
bd_ptr[23] => ptr.DATAB
bd_ptr[24] => ptr.DATAB
bd_ptr[25] => ptr.DATAB
bd_ptr[26] => ptr.DATAB
bd_ptr[27] => ptr.DATAB
bd_ptr[28] => ptr.DATAB
bd_ptr[29] => ptr.DATAB
bd_ptr[30] => ptr.DATAB
bd_ptr[31] => ptr.DATAB
bd_wait => Selector0.IN3
bd_wait => TxB_IRQ.OUTPUTSELECT
bd_wait => TxE_IRQ.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => bd_index.OUTPUTSELECT
bd_wait => always2.IN1
bd_wait => always3.IN1
bd_wait => Selector5.IN4
bd_write <= state[5].DB_MAX_OUTPUT_PORT_TYPE
bd_read <= state[1].DB_MAX_OUTPUT_PORT_TYPE
bd_index[0] <= bd_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[1] <= bd_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[2] <= bd_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[3] <= bd_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[4] <= bd_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[5] <= bd_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_index[6] <= bd_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[0] <= stat[0].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[1] <= stat[1].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[2] <= stat[2].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[3] <= stat[3].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[4] <= stat[4].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[5] <= stat[5].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[6] <= stat[6].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[7] <= stat[7].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[8] <= stat[8].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[9] <= desc[9].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[10] <= desc[10].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[11] <= desc[11].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[12] <= desc[12].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[13] <= desc[13].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[14] <= desc[14].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[15] <= <GND>
bd_writedata[16] <= desc[16].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[17] <= desc[17].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[18] <= desc[18].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[19] <= desc[19].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[20] <= desc[20].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[21] <= desc[21].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[22] <= desc[22].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[23] <= desc[23].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[24] <= desc[24].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[25] <= desc[25].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[26] <= desc[26].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[27] <= desc[27].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[28] <= desc[28].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[29] <= desc[29].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[30] <= desc[30].DB_MAX_OUTPUT_PORT_TYPE
bd_writedata[31] <= desc[31].DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest => valid_tx_rd.IN1
av_waitrequest => av_read~reg0.ENA
av_waitrequest => av_address[0]~reg0.ENA
av_waitrequest => av_address[1]~reg0.ENA
av_waitrequest => av_address[2]~reg0.ENA
av_waitrequest => av_address[3]~reg0.ENA
av_waitrequest => av_address[4]~reg0.ENA
av_waitrequest => av_address[5]~reg0.ENA
av_waitrequest => av_address[6]~reg0.ENA
av_waitrequest => av_address[7]~reg0.ENA
av_waitrequest => av_address[8]~reg0.ENA
av_waitrequest => av_address[9]~reg0.ENA
av_waitrequest => av_address[10]~reg0.ENA
av_waitrequest => av_address[11]~reg0.ENA
av_waitrequest => av_address[12]~reg0.ENA
av_waitrequest => av_address[13]~reg0.ENA
av_waitrequest => av_address[14]~reg0.ENA
av_waitrequest => av_address[15]~reg0.ENA
av_waitrequest => av_address[16]~reg0.ENA
av_waitrequest => av_address[17]~reg0.ENA
av_waitrequest => av_address[18]~reg0.ENA
av_waitrequest => av_address[19]~reg0.ENA
av_waitrequest => av_address[20]~reg0.ENA
av_waitrequest => av_address[21]~reg0.ENA
av_waitrequest => av_address[22]~reg0.ENA
av_waitrequest => av_address[23]~reg0.ENA
av_waitrequest => av_address[24]~reg0.ENA
av_waitrequest => av_address[25]~reg0.ENA
av_waitrequest => av_address[26]~reg0.ENA
av_waitrequest => av_address[27]~reg0.ENA
av_waitrequest => av_address[28]~reg0.ENA
av_waitrequest => av_address[29]~reg0.ENA
av_waitrequest => av_address[30]~reg0.ENA
av_waitrequest => av_address[31]~reg0.ENA
av_readdata[0] => rdata[0].DATAIN
av_readdata[1] => rdata[1].DATAIN
av_readdata[2] => rdata[2].DATAIN
av_readdata[3] => rdata[3].DATAIN
av_readdata[4] => rdata[4].DATAIN
av_readdata[5] => rdata[5].DATAIN
av_readdata[6] => rdata[6].DATAIN
av_readdata[7] => rdata[7].DATAIN
av_readdata[8] => rdata[8].DATAIN
av_readdata[9] => rdata[9].DATAIN
av_readdata[10] => rdata[10].DATAIN
av_readdata[11] => rdata[11].DATAIN
av_readdata[12] => rdata[12].DATAIN
av_readdata[13] => rdata[13].DATAIN
av_readdata[14] => rdata[14].DATAIN
av_readdata[15] => rdata[15].DATAIN
av_readdata[16] => rdata[16].DATAIN
av_readdata[17] => rdata[17].DATAIN
av_readdata[18] => rdata[18].DATAIN
av_readdata[19] => rdata[19].DATAIN
av_readdata[20] => rdata[20].DATAIN
av_readdata[21] => rdata[21].DATAIN
av_readdata[22] => rdata[22].DATAIN
av_readdata[23] => rdata[23].DATAIN
av_readdata[24] => rdata[24].DATAIN
av_readdata[25] => rdata[25].DATAIN
av_readdata[26] => rdata[26].DATAIN
av_readdata[27] => rdata[27].DATAIN
av_readdata[28] => rdata[28].DATAIN
av_readdata[29] => rdata[29].DATAIN
av_readdata[30] => rdata[30].DATAIN
av_readdata[31] => rdata[31].DATAIN
av_readdatavalid => valid_rdata.DATAIN
av_read <= av_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= av_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= av_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= av_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= av_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= av_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= av_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= av_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= av_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= av_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= av_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= av_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= av_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= av_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= av_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= av_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= av_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= av_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= av_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= av_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= av_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= av_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= av_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[22] <= av_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[23] <= av_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[24] <= av_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[25] <= av_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[26] <= av_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[27] <= av_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[28] <= av_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[29] <= av_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[30] <= av_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
av_address[31] <= av_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxEn => always2.IN1
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
TxEn => bd_index.OUTPUTSELECT
txclk => txclk.IN4
tx_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
tx_dv <= tx_state[1].DB_MAX_OUTPUT_PORT_TYPE
tx_sop <= tx_sop.DB_MAX_OUTPUT_PORT_TYPE
tx_eop <= tx_eop.DB_MAX_OUTPUT_PORT_TYPE
tx_ack => dff_read.IN1
tx_ack => TxUnderRun.IN1
tx_ack => always4.IN1
tx_ack => byte_index.OUTPUTSELECT
tx_ack => byte_index.OUTPUTSELECT
tx_stat[0] => stat[0].DATAIN
tx_stat[1] => stat[1].DATAIN
tx_stat[2] => stat[2].DATAIN
tx_stat[3] => stat[3].DATAIN
tx_stat[4] => stat[4].DATAIN
tx_stat[5] => stat[5].DATAIN
tx_stat[6] => stat[6].DATAIN
tx_stat[7] => stat[7].DATAIN
tx_stat[8] => stat[8].DATAIN
tx_stat_valid => always4.IN1
tx_stat_valid => tx_stat_valid_r.OUTPUTSELECT
tx_stat_valid => stat[8].ENA
tx_stat_valid => stat[7].ENA
tx_stat_valid => stat[6].ENA
tx_stat_valid => stat[5].ENA
tx_stat_valid => stat[4].ENA
tx_stat_valid => stat[3].ENA
tx_stat_valid => stat[2].ENA
tx_stat_valid => stat[1].ENA
tx_stat_valid => stat[0].ENA
tx_stat_ack <= eth_dc_reg:stat_ack_dc_reg.q
tx_retry => state.DATAB
tx_retry => state.DATAB
PerPacketPad <= desc[12].DB_MAX_OUTPUT_PORT_TYPE
PerPacketCrc <= desc[11].DB_MAX_OUTPUT_PORT_TYPE
TxUnderRun <= TxUnderRun.DB_MAX_OUTPUT_PORT_TYPE
TxB_IRQ <= TxB_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxE_IRQ <= TxE_IRQ~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
q[32] <= dcfifo:dcfifo_component.q
q[33] <= dcfifo:dcfifo_component.q
q[34] <= dcfifo:dcfifo_component.q
q[35] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrfull <= dcfifo:dcfifo_component.wrfull


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_lhk1:auto_generated.data[0]
data[1] => dcfifo_lhk1:auto_generated.data[1]
data[2] => dcfifo_lhk1:auto_generated.data[2]
data[3] => dcfifo_lhk1:auto_generated.data[3]
data[4] => dcfifo_lhk1:auto_generated.data[4]
data[5] => dcfifo_lhk1:auto_generated.data[5]
data[6] => dcfifo_lhk1:auto_generated.data[6]
data[7] => dcfifo_lhk1:auto_generated.data[7]
data[8] => dcfifo_lhk1:auto_generated.data[8]
data[9] => dcfifo_lhk1:auto_generated.data[9]
data[10] => dcfifo_lhk1:auto_generated.data[10]
data[11] => dcfifo_lhk1:auto_generated.data[11]
data[12] => dcfifo_lhk1:auto_generated.data[12]
data[13] => dcfifo_lhk1:auto_generated.data[13]
data[14] => dcfifo_lhk1:auto_generated.data[14]
data[15] => dcfifo_lhk1:auto_generated.data[15]
data[16] => dcfifo_lhk1:auto_generated.data[16]
data[17] => dcfifo_lhk1:auto_generated.data[17]
data[18] => dcfifo_lhk1:auto_generated.data[18]
data[19] => dcfifo_lhk1:auto_generated.data[19]
data[20] => dcfifo_lhk1:auto_generated.data[20]
data[21] => dcfifo_lhk1:auto_generated.data[21]
data[22] => dcfifo_lhk1:auto_generated.data[22]
data[23] => dcfifo_lhk1:auto_generated.data[23]
data[24] => dcfifo_lhk1:auto_generated.data[24]
data[25] => dcfifo_lhk1:auto_generated.data[25]
data[26] => dcfifo_lhk1:auto_generated.data[26]
data[27] => dcfifo_lhk1:auto_generated.data[27]
data[28] => dcfifo_lhk1:auto_generated.data[28]
data[29] => dcfifo_lhk1:auto_generated.data[29]
data[30] => dcfifo_lhk1:auto_generated.data[30]
data[31] => dcfifo_lhk1:auto_generated.data[31]
data[32] => dcfifo_lhk1:auto_generated.data[32]
data[33] => dcfifo_lhk1:auto_generated.data[33]
data[34] => dcfifo_lhk1:auto_generated.data[34]
data[35] => dcfifo_lhk1:auto_generated.data[35]
q[0] <= dcfifo_lhk1:auto_generated.q[0]
q[1] <= dcfifo_lhk1:auto_generated.q[1]
q[2] <= dcfifo_lhk1:auto_generated.q[2]
q[3] <= dcfifo_lhk1:auto_generated.q[3]
q[4] <= dcfifo_lhk1:auto_generated.q[4]
q[5] <= dcfifo_lhk1:auto_generated.q[5]
q[6] <= dcfifo_lhk1:auto_generated.q[6]
q[7] <= dcfifo_lhk1:auto_generated.q[7]
q[8] <= dcfifo_lhk1:auto_generated.q[8]
q[9] <= dcfifo_lhk1:auto_generated.q[9]
q[10] <= dcfifo_lhk1:auto_generated.q[10]
q[11] <= dcfifo_lhk1:auto_generated.q[11]
q[12] <= dcfifo_lhk1:auto_generated.q[12]
q[13] <= dcfifo_lhk1:auto_generated.q[13]
q[14] <= dcfifo_lhk1:auto_generated.q[14]
q[15] <= dcfifo_lhk1:auto_generated.q[15]
q[16] <= dcfifo_lhk1:auto_generated.q[16]
q[17] <= dcfifo_lhk1:auto_generated.q[17]
q[18] <= dcfifo_lhk1:auto_generated.q[18]
q[19] <= dcfifo_lhk1:auto_generated.q[19]
q[20] <= dcfifo_lhk1:auto_generated.q[20]
q[21] <= dcfifo_lhk1:auto_generated.q[21]
q[22] <= dcfifo_lhk1:auto_generated.q[22]
q[23] <= dcfifo_lhk1:auto_generated.q[23]
q[24] <= dcfifo_lhk1:auto_generated.q[24]
q[25] <= dcfifo_lhk1:auto_generated.q[25]
q[26] <= dcfifo_lhk1:auto_generated.q[26]
q[27] <= dcfifo_lhk1:auto_generated.q[27]
q[28] <= dcfifo_lhk1:auto_generated.q[28]
q[29] <= dcfifo_lhk1:auto_generated.q[29]
q[30] <= dcfifo_lhk1:auto_generated.q[30]
q[31] <= dcfifo_lhk1:auto_generated.q[31]
q[32] <= dcfifo_lhk1:auto_generated.q[32]
q[33] <= dcfifo_lhk1:auto_generated.q[33]
q[34] <= dcfifo_lhk1:auto_generated.q[34]
q[35] <= dcfifo_lhk1:auto_generated.q[35]
rdclk => dcfifo_lhk1:auto_generated.rdclk
rdreq => dcfifo_lhk1:auto_generated.rdreq
wrclk => dcfifo_lhk1:auto_generated.wrclk
wrreq => dcfifo_lhk1:auto_generated.wrreq
aclr => dcfifo_lhk1:auto_generated.aclr
rdempty <= dcfifo_lhk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_lhk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_lhk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_lhk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_lhk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_lhk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_lhk1:auto_generated.rdusedw[4]
wrusedw[0] <= dcfifo_lhk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_lhk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_lhk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_lhk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_lhk1:auto_generated.wrusedw[4]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated
aclr => a_graycounter_q57:rdptr_g1p.aclr
aclr => a_graycounter_mjc:wrptr_g1p.aclr
aclr => a_graycounter_ljc:wrptr_gp.aclr
aclr => altsyncram_8c11:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[5].IN0
aclr => rs_dgwp_reg[5].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[5].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_8c11:fifo_ram.data_a[0]
data[1] => altsyncram_8c11:fifo_ram.data_a[1]
data[2] => altsyncram_8c11:fifo_ram.data_a[2]
data[3] => altsyncram_8c11:fifo_ram.data_a[3]
data[4] => altsyncram_8c11:fifo_ram.data_a[4]
data[5] => altsyncram_8c11:fifo_ram.data_a[5]
data[6] => altsyncram_8c11:fifo_ram.data_a[6]
data[7] => altsyncram_8c11:fifo_ram.data_a[7]
data[8] => altsyncram_8c11:fifo_ram.data_a[8]
data[9] => altsyncram_8c11:fifo_ram.data_a[9]
data[10] => altsyncram_8c11:fifo_ram.data_a[10]
data[11] => altsyncram_8c11:fifo_ram.data_a[11]
data[12] => altsyncram_8c11:fifo_ram.data_a[12]
data[13] => altsyncram_8c11:fifo_ram.data_a[13]
data[14] => altsyncram_8c11:fifo_ram.data_a[14]
data[15] => altsyncram_8c11:fifo_ram.data_a[15]
data[16] => altsyncram_8c11:fifo_ram.data_a[16]
data[17] => altsyncram_8c11:fifo_ram.data_a[17]
data[18] => altsyncram_8c11:fifo_ram.data_a[18]
data[19] => altsyncram_8c11:fifo_ram.data_a[19]
data[20] => altsyncram_8c11:fifo_ram.data_a[20]
data[21] => altsyncram_8c11:fifo_ram.data_a[21]
data[22] => altsyncram_8c11:fifo_ram.data_a[22]
data[23] => altsyncram_8c11:fifo_ram.data_a[23]
data[24] => altsyncram_8c11:fifo_ram.data_a[24]
data[25] => altsyncram_8c11:fifo_ram.data_a[25]
data[26] => altsyncram_8c11:fifo_ram.data_a[26]
data[27] => altsyncram_8c11:fifo_ram.data_a[27]
data[28] => altsyncram_8c11:fifo_ram.data_a[28]
data[29] => altsyncram_8c11:fifo_ram.data_a[29]
data[30] => altsyncram_8c11:fifo_ram.data_a[30]
data[31] => altsyncram_8c11:fifo_ram.data_a[31]
data[32] => altsyncram_8c11:fifo_ram.data_a[32]
data[33] => altsyncram_8c11:fifo_ram.data_a[33]
data[34] => altsyncram_8c11:fifo_ram.data_a[34]
data[35] => altsyncram_8c11:fifo_ram.data_a[35]
q[0] <= altsyncram_8c11:fifo_ram.q_b[0]
q[1] <= altsyncram_8c11:fifo_ram.q_b[1]
q[2] <= altsyncram_8c11:fifo_ram.q_b[2]
q[3] <= altsyncram_8c11:fifo_ram.q_b[3]
q[4] <= altsyncram_8c11:fifo_ram.q_b[4]
q[5] <= altsyncram_8c11:fifo_ram.q_b[5]
q[6] <= altsyncram_8c11:fifo_ram.q_b[6]
q[7] <= altsyncram_8c11:fifo_ram.q_b[7]
q[8] <= altsyncram_8c11:fifo_ram.q_b[8]
q[9] <= altsyncram_8c11:fifo_ram.q_b[9]
q[10] <= altsyncram_8c11:fifo_ram.q_b[10]
q[11] <= altsyncram_8c11:fifo_ram.q_b[11]
q[12] <= altsyncram_8c11:fifo_ram.q_b[12]
q[13] <= altsyncram_8c11:fifo_ram.q_b[13]
q[14] <= altsyncram_8c11:fifo_ram.q_b[14]
q[15] <= altsyncram_8c11:fifo_ram.q_b[15]
q[16] <= altsyncram_8c11:fifo_ram.q_b[16]
q[17] <= altsyncram_8c11:fifo_ram.q_b[17]
q[18] <= altsyncram_8c11:fifo_ram.q_b[18]
q[19] <= altsyncram_8c11:fifo_ram.q_b[19]
q[20] <= altsyncram_8c11:fifo_ram.q_b[20]
q[21] <= altsyncram_8c11:fifo_ram.q_b[21]
q[22] <= altsyncram_8c11:fifo_ram.q_b[22]
q[23] <= altsyncram_8c11:fifo_ram.q_b[23]
q[24] <= altsyncram_8c11:fifo_ram.q_b[24]
q[25] <= altsyncram_8c11:fifo_ram.q_b[25]
q[26] <= altsyncram_8c11:fifo_ram.q_b[26]
q[27] <= altsyncram_8c11:fifo_ram.q_b[27]
q[28] <= altsyncram_8c11:fifo_ram.q_b[28]
q[29] <= altsyncram_8c11:fifo_ram.q_b[29]
q[30] <= altsyncram_8c11:fifo_ram.q_b[30]
q[31] <= altsyncram_8c11:fifo_ram.q_b[31]
q[32] <= altsyncram_8c11:fifo_ram.q_b[32]
q[33] <= altsyncram_8c11:fifo_ram.q_b[33]
q[34] <= altsyncram_8c11:fifo_ram.q_b[34]
q[35] <= altsyncram_8c11:fifo_ram.q_b[35]
rdclk => a_graycounter_q57:rdptr_g1p.clock
rdclk => altsyncram_8c11:fifo_ram.clock1
rdclk => dffpipe_dd9:rs_brp.clock
rdclk => dffpipe_dd9:rs_bwp.clock
rdclk => alt_synch_pipe_lkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => a_graycounter_q57:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => mux_j28:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_j28:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_mjc:wrptr_g1p.clock
wrclk => a_graycounter_ljc:wrptr_gp.clock
wrclk => altsyncram_8c11:fifo_ram.clock0
wrclk => dffpipe_dd9:ws_brp.clock
wrclk => dffpipe_dd9:ws_bwp.clock
wrclk => alt_synch_pipe_mkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_mjc:wrptr_g1p.cnt_en
wrreq => a_graycounter_ljc:wrptr_gp.cnt_en
wrreq => altsyncram_8c11:fifo_ram.wren_a
wrreq => mux_j28:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_j28:wrfull_eq_comp_msb_mux.sel[0]
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_q57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_mjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|a_graycounter_ljc:wrptr_gp
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|altsyncram_8c11:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
aclr1 => ram_block5a16.CLR1
aclr1 => ram_block5a17.CLR1
aclr1 => ram_block5a18.CLR1
aclr1 => ram_block5a19.CLR1
aclr1 => ram_block5a20.CLR1
aclr1 => ram_block5a21.CLR1
aclr1 => ram_block5a22.CLR1
aclr1 => ram_block5a23.CLR1
aclr1 => ram_block5a24.CLR1
aclr1 => ram_block5a25.CLR1
aclr1 => ram_block5a26.CLR1
aclr1 => ram_block5a27.CLR1
aclr1 => ram_block5a28.CLR1
aclr1 => ram_block5a29.CLR1
aclr1 => ram_block5a30.CLR1
aclr1 => ram_block5a31.CLR1
aclr1 => ram_block5a32.CLR1
aclr1 => ram_block5a33.CLR1
aclr1 => ram_block5a34.CLR1
aclr1 => ram_block5a35.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[0] => ram_block5a32.PORTAADDR
address_a[0] => ram_block5a33.PORTAADDR
address_a[0] => ram_block5a34.PORTAADDR
address_a[0] => ram_block5a35.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_a[1] => ram_block5a32.PORTAADDR1
address_a[1] => ram_block5a33.PORTAADDR1
address_a[1] => ram_block5a34.PORTAADDR1
address_a[1] => ram_block5a35.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[2] => ram_block5a24.PORTAADDR2
address_a[2] => ram_block5a25.PORTAADDR2
address_a[2] => ram_block5a26.PORTAADDR2
address_a[2] => ram_block5a27.PORTAADDR2
address_a[2] => ram_block5a28.PORTAADDR2
address_a[2] => ram_block5a29.PORTAADDR2
address_a[2] => ram_block5a30.PORTAADDR2
address_a[2] => ram_block5a31.PORTAADDR2
address_a[2] => ram_block5a32.PORTAADDR2
address_a[2] => ram_block5a33.PORTAADDR2
address_a[2] => ram_block5a34.PORTAADDR2
address_a[2] => ram_block5a35.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[3] => ram_block5a24.PORTAADDR3
address_a[3] => ram_block5a25.PORTAADDR3
address_a[3] => ram_block5a26.PORTAADDR3
address_a[3] => ram_block5a27.PORTAADDR3
address_a[3] => ram_block5a28.PORTAADDR3
address_a[3] => ram_block5a29.PORTAADDR3
address_a[3] => ram_block5a30.PORTAADDR3
address_a[3] => ram_block5a31.PORTAADDR3
address_a[3] => ram_block5a32.PORTAADDR3
address_a[3] => ram_block5a33.PORTAADDR3
address_a[3] => ram_block5a34.PORTAADDR3
address_a[3] => ram_block5a35.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[4] => ram_block5a24.PORTAADDR4
address_a[4] => ram_block5a25.PORTAADDR4
address_a[4] => ram_block5a26.PORTAADDR4
address_a[4] => ram_block5a27.PORTAADDR4
address_a[4] => ram_block5a28.PORTAADDR4
address_a[4] => ram_block5a29.PORTAADDR4
address_a[4] => ram_block5a30.PORTAADDR4
address_a[4] => ram_block5a31.PORTAADDR4
address_a[4] => ram_block5a32.PORTAADDR4
address_a[4] => ram_block5a33.PORTAADDR4
address_a[4] => ram_block5a34.PORTAADDR4
address_a[4] => ram_block5a35.PORTAADDR4
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[0] => ram_block5a32.PORTBADDR
address_b[0] => ram_block5a33.PORTBADDR
address_b[0] => ram_block5a34.PORTBADDR
address_b[0] => ram_block5a35.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
address_b[1] => ram_block5a32.PORTBADDR1
address_b[1] => ram_block5a33.PORTBADDR1
address_b[1] => ram_block5a34.PORTBADDR1
address_b[1] => ram_block5a35.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[2] => ram_block5a24.PORTBADDR2
address_b[2] => ram_block5a25.PORTBADDR2
address_b[2] => ram_block5a26.PORTBADDR2
address_b[2] => ram_block5a27.PORTBADDR2
address_b[2] => ram_block5a28.PORTBADDR2
address_b[2] => ram_block5a29.PORTBADDR2
address_b[2] => ram_block5a30.PORTBADDR2
address_b[2] => ram_block5a31.PORTBADDR2
address_b[2] => ram_block5a32.PORTBADDR2
address_b[2] => ram_block5a33.PORTBADDR2
address_b[2] => ram_block5a34.PORTBADDR2
address_b[2] => ram_block5a35.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[3] => ram_block5a24.PORTBADDR3
address_b[3] => ram_block5a25.PORTBADDR3
address_b[3] => ram_block5a26.PORTBADDR3
address_b[3] => ram_block5a27.PORTBADDR3
address_b[3] => ram_block5a28.PORTBADDR3
address_b[3] => ram_block5a29.PORTBADDR3
address_b[3] => ram_block5a30.PORTBADDR3
address_b[3] => ram_block5a31.PORTBADDR3
address_b[3] => ram_block5a32.PORTBADDR3
address_b[3] => ram_block5a33.PORTBADDR3
address_b[3] => ram_block5a34.PORTBADDR3
address_b[3] => ram_block5a35.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[4] => ram_block5a24.PORTBADDR4
address_b[4] => ram_block5a25.PORTBADDR4
address_b[4] => ram_block5a26.PORTBADDR4
address_b[4] => ram_block5a27.PORTBADDR4
address_b[4] => ram_block5a28.PORTBADDR4
address_b[4] => ram_block5a29.PORTBADDR4
address_b[4] => ram_block5a30.PORTBADDR4
address_b[4] => ram_block5a31.PORTBADDR4
address_b[4] => ram_block5a32.PORTBADDR4
address_b[4] => ram_block5a33.PORTBADDR4
address_b[4] => ram_block5a34.PORTBADDR4
address_b[4] => ram_block5a35.PORTBADDR4
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
addressstall_b => ram_block5a16.PORTBADDRSTALL
addressstall_b => ram_block5a17.PORTBADDRSTALL
addressstall_b => ram_block5a18.PORTBADDRSTALL
addressstall_b => ram_block5a19.PORTBADDRSTALL
addressstall_b => ram_block5a20.PORTBADDRSTALL
addressstall_b => ram_block5a21.PORTBADDRSTALL
addressstall_b => ram_block5a22.PORTBADDRSTALL
addressstall_b => ram_block5a23.PORTBADDRSTALL
addressstall_b => ram_block5a24.PORTBADDRSTALL
addressstall_b => ram_block5a25.PORTBADDRSTALL
addressstall_b => ram_block5a26.PORTBADDRSTALL
addressstall_b => ram_block5a27.PORTBADDRSTALL
addressstall_b => ram_block5a28.PORTBADDRSTALL
addressstall_b => ram_block5a29.PORTBADDRSTALL
addressstall_b => ram_block5a30.PORTBADDRSTALL
addressstall_b => ram_block5a31.PORTBADDRSTALL
addressstall_b => ram_block5a32.PORTBADDRSTALL
addressstall_b => ram_block5a33.PORTBADDRSTALL
addressstall_b => ram_block5a34.PORTBADDRSTALL
addressstall_b => ram_block5a35.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock0 => ram_block5a32.CLK0
clock0 => ram_block5a33.CLK0
clock0 => ram_block5a34.CLK0
clock0 => ram_block5a35.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clock1 => ram_block5a32.CLK1
clock1 => ram_block5a33.CLK1
clock1 => ram_block5a34.CLK1
clock1 => ram_block5a35.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
data_a[32] => ram_block5a32.PORTADATAIN
data_a[33] => ram_block5a33.PORTADATAIN
data_a[34] => ram_block5a34.PORTADATAIN
data_a[35] => ram_block5a35.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
q_b[32] <= ram_block5a32.PORTBDATAOUT
q_b[33] <= ram_block5a33.PORTBDATAOUT
q_b[34] <= ram_block5a34.PORTBDATAOUT
q_b[35] <= ram_block5a35.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE
wren_a => ram_block5a32.PORTAWE
wren_a => ram_block5a33.PORTAWE
wren_a => ram_block5a34.PORTAWE
wren_a => ram_block5a35.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_brp
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:rs_bwp
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp
clock => dffpipe_md9:dffpipe7.clock
clrn => dffpipe_md9:dffpipe7.clrn
d[0] => dffpipe_md9:dffpipe7.d[0]
d[1] => dffpipe_md9:dffpipe7.d[1]
d[2] => dffpipe_md9:dffpipe7.d[2]
d[3] => dffpipe_md9:dffpipe7.d[3]
d[4] => dffpipe_md9:dffpipe7.d[4]
d[5] => dffpipe_md9:dffpipe7.d[5]
q[0] <= dffpipe_md9:dffpipe7.q[0]
q[1] <= dffpipe_md9:dffpipe7.q[1]
q[2] <= dffpipe_md9:dffpipe7.q[2]
q[3] <= dffpipe_md9:dffpipe7.q[3]
q[4] <= dffpipe_md9:dffpipe7.q[4]
q[5] <= dffpipe_md9:dffpipe7.q[5]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_lkd:rs_dgwp|dffpipe_md9:dffpipe7
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_brp
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|dffpipe_dd9:ws_bwp
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp
clock => dffpipe_nd9:dffpipe10.clock
clrn => dffpipe_nd9:dffpipe10.clrn
d[0] => dffpipe_nd9:dffpipe10.d[0]
d[1] => dffpipe_nd9:dffpipe10.d[1]
d[2] => dffpipe_nd9:dffpipe10.d[2]
d[3] => dffpipe_nd9:dffpipe10.d[3]
d[4] => dffpipe_nd9:dffpipe10.d[4]
d[5] => dffpipe_nd9:dffpipe10.d[5]
q[0] <= dffpipe_nd9:dffpipe10.q[0]
q[1] <= dffpipe_nd9:dffpipe10.q[1]
q[2] <= dffpipe_nd9:dffpipe10.q[2]
q[3] <= dffpipe_nd9:dffpipe10.q[3]
q[4] <= dffpipe_nd9:dffpipe10.q[4]
q[5] <= dffpipe_nd9:dffpipe10.q[5]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|alt_synch_pipe_mkd:ws_dgrp|dffpipe_nd9:dffpipe10
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|cmpr_966:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_avalon_dma_fifo:data_fifo|dcfifo:dcfifo_component|dcfifo_lhk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ready_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:stat_ack_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_avalon:eth_avalon_inst|eth_avalon_txdma:eth_txdma_inst|eth_dc_reg:tx_start_dc_reg
d => q1.DATAIN
inclk => q1.CLK
outclk => q4.CLK
outclk => q3.CLK
reset => q1_reset.IN1
reset => q4.ACLR
reset => q3.ACLR
reset => q1.ACLR
q <= q4.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|igor_mac:the_igor_mac|eth_ocm:igor_mac|eth_macstatus:macstatus1
MRxClk => ReceivedPacketTooBig~reg0.CLK
MRxClk => DribbleNibble~reg0.CLK
MRxClk => ShortFrame~reg0.CLK
MRxClk => RxColWindow.CLK
MRxClk => RxLateCollision~reg0.CLK
MRxClk => InvalidSymbol~reg0.CLK
MRxClk => ReceiveEnd~reg0.CLK
MRxClk => LoadRxStatus~reg0.CLK
MRxClk => LatchedMRxErr~reg0.CLK
MRxClk => LatchedCrcError~reg0.CLK
Reset => CarrierSenseLost~reg0.ACLR
Reset => DeferLatched~reg0.ACLR
Reset => LateCollLatched~reg0.ACLR
Reset => RetryLimit~reg0.ACLR
Reset => RetryCntLatched[0]~reg0.ACLR
Reset => RetryCntLatched[1]~reg0.ACLR
Reset => RetryCntLatched[2]~reg0.ACLR
Reset => RetryCntLatched[3]~reg0.ACLR
Reset => ReceivedPacketTooBig~reg0.ACLR
Reset => DribbleNibble~reg0.ACLR
Reset => ShortFrame~reg0.ACLR
Reset => RxColWindow.PRESET
Reset => RxLateCollision~reg0.ACLR
Reset => InvalidSymbol~reg0.ACLR
Reset => ReceiveEnd~reg0.ACLR
Reset => LoadRxStatus~reg0.ACLR
Reset => LatchedMRxErr~reg0.ACLR
Reset => LatchedCrcError~reg0.ACLR
ReceivedLengthOK <= ReceivedLengthOK.DB_MAX_OUTPUT_PORT_TYPE
ReceiveEnd <= ReceiveEnd~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPacketGood <= LatchedCrcError~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxCrcError => LatchedCrcError.IN0
MRxErr => SetInvalidSymbol.IN0
MRxDV => TakeSample.IN0
MRxDV => SetInvalidSymbol.IN1
MRxDV => TakeSample.IN1
MRxDV => always8.IN0
RxStateSFD => LatchedCrcError.OUTPUTSELECT
RxStateSFD => always1.IN0
RxStateSFD => DribbleNibble.OUTPUTSELECT
RxStateData[0] => LatchedCrcError.OUTPUTSELECT
RxStateData[0] => WideOr0.IN0
RxStateData[0] => TakeSample.IN1
RxStateData[1] => WideOr0.IN1
RxStateData[1] => always6.IN1
RxStateData[1] => always8.IN1
RxStatePreamble => always1.IN1
RxStateIdle => always1.IN0
RxStateIdle => RxColWindow.OUTPUTSELECT
Transmitting => always1.IN1
RxByteCnt[0] => LessThan0.IN16
RxByteCnt[0] => LessThan1.IN16
RxByteCnt[0] => Equal1.IN5
RxByteCnt[0] => LessThan2.IN16
RxByteCnt[0] => LessThan3.IN16
RxByteCnt[1] => LessThan0.IN15
RxByteCnt[1] => LessThan1.IN15
RxByteCnt[1] => Equal1.IN4
RxByteCnt[1] => LessThan2.IN15
RxByteCnt[1] => LessThan3.IN15
RxByteCnt[2] => LessThan0.IN14
RxByteCnt[2] => LessThan1.IN14
RxByteCnt[2] => Equal1.IN3
RxByteCnt[2] => LessThan2.IN14
RxByteCnt[2] => LessThan3.IN14
RxByteCnt[3] => LessThan0.IN13
RxByteCnt[3] => LessThan1.IN13
RxByteCnt[3] => Equal1.IN2
RxByteCnt[3] => LessThan2.IN13
RxByteCnt[3] => LessThan3.IN13
RxByteCnt[4] => LessThan0.IN12
RxByteCnt[4] => LessThan1.IN12
RxByteCnt[4] => Equal1.IN1
RxByteCnt[4] => LessThan2.IN12
RxByteCnt[4] => LessThan3.IN12
RxByteCnt[5] => LessThan0.IN11
RxByteCnt[5] => LessThan1.IN11
RxByteCnt[5] => Equal1.IN0
RxByteCnt[5] => LessThan2.IN11
RxByteCnt[5] => LessThan3.IN11
RxByteCnt[6] => LessThan0.IN10
RxByteCnt[6] => LessThan1.IN10
RxByteCnt[6] => LessThan2.IN10
RxByteCnt[6] => LessThan3.IN10
RxByteCnt[7] => LessThan0.IN9
RxByteCnt[7] => LessThan1.IN9
RxByteCnt[7] => LessThan2.IN9
RxByteCnt[7] => LessThan3.IN9
RxByteCnt[8] => LessThan0.IN8
RxByteCnt[8] => LessThan1.IN8
RxByteCnt[8] => LessThan2.IN8
RxByteCnt[8] => LessThan3.IN8
RxByteCnt[9] => LessThan0.IN7
RxByteCnt[9] => LessThan1.IN7
RxByteCnt[9] => LessThan2.IN7
RxByteCnt[9] => LessThan3.IN7
RxByteCnt[10] => LessThan0.IN6
RxByteCnt[10] => LessThan1.IN6
RxByteCnt[10] => LessThan2.IN6
RxByteCnt[10] => LessThan3.IN6
RxByteCnt[11] => LessThan0.IN5
RxByteCnt[11] => LessThan1.IN5
RxByteCnt[11] => LessThan2.IN5
RxByteCnt[11] => LessThan3.IN5
RxByteCnt[12] => LessThan0.IN4
RxByteCnt[12] => LessThan1.IN4
RxByteCnt[12] => LessThan2.IN4
RxByteCnt[12] => LessThan3.IN4
RxByteCnt[13] => LessThan0.IN3
RxByteCnt[13] => LessThan1.IN3
RxByteCnt[13] => LessThan2.IN3
RxByteCnt[13] => LessThan3.IN3
RxByteCnt[14] => LessThan0.IN2
RxByteCnt[14] => LessThan1.IN2
RxByteCnt[14] => LessThan2.IN2
RxByteCnt[14] => LessThan3.IN2
RxByteCnt[15] => LessThan0.IN1
RxByteCnt[15] => LessThan1.IN1
RxByteCnt[15] => LessThan2.IN1
RxByteCnt[15] => LessThan3.IN1
RxByteCntEq0 => LatchedCrcError.IN1
RxByteCntGreat2 => ~NO_FANOUT~
RxByteCntMaxFrame => TakeSample.IN1
InvalidSymbol <= InvalidSymbol~reg0.DB_MAX_OUTPUT_PORT_TYPE
MRxD[0] => Equal0.IN3
MRxD[1] => Equal0.IN2
MRxD[2] => Equal0.IN1
MRxD[3] => Equal0.IN0
LatchedCrcError <= LatchedCrcError~reg0.DB_MAX_OUTPUT_PORT_TYPE
Collision => always5.IN0
Collision => always14.IN1
Collision => always6.IN1
CollValid[0] => Equal1.IN11
CollValid[1] => Equal1.IN10
CollValid[2] => Equal1.IN9
CollValid[3] => Equal1.IN8
CollValid[4] => Equal1.IN7
CollValid[5] => Equal1.IN6
RxLateCollision <= RxLateCollision~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_RecSmall => always5.IN1
r_MinFL[0] => LessThan0.IN32
r_MinFL[0] => LessThan2.IN32
r_MinFL[1] => LessThan0.IN31
r_MinFL[1] => LessThan2.IN31
r_MinFL[2] => LessThan0.IN30
r_MinFL[2] => LessThan2.IN30
r_MinFL[3] => LessThan0.IN29
r_MinFL[3] => LessThan2.IN29
r_MinFL[4] => LessThan0.IN28
r_MinFL[4] => LessThan2.IN28
r_MinFL[5] => LessThan0.IN27
r_MinFL[5] => LessThan2.IN27
r_MinFL[6] => LessThan0.IN26
r_MinFL[6] => LessThan2.IN26
r_MinFL[7] => LessThan0.IN25
r_MinFL[7] => LessThan2.IN25
r_MinFL[8] => LessThan0.IN24
r_MinFL[8] => LessThan2.IN24
r_MinFL[9] => LessThan0.IN23
r_MinFL[9] => LessThan2.IN23
r_MinFL[10] => LessThan0.IN22
r_MinFL[10] => LessThan2.IN22
r_MinFL[11] => LessThan0.IN21
r_MinFL[11] => LessThan2.IN21
r_MinFL[12] => LessThan0.IN20
r_MinFL[12] => LessThan2.IN20
r_MinFL[13] => LessThan0.IN19
r_MinFL[13] => LessThan2.IN19
r_MinFL[14] => LessThan0.IN18
r_MinFL[14] => LessThan2.IN18
r_MinFL[15] => LessThan0.IN17
r_MinFL[15] => LessThan2.IN17
r_MaxFL[0] => LessThan1.IN32
r_MaxFL[0] => LessThan3.IN32
r_MaxFL[1] => LessThan1.IN31
r_MaxFL[1] => LessThan3.IN31
r_MaxFL[2] => LessThan1.IN30
r_MaxFL[2] => LessThan3.IN30
r_MaxFL[3] => LessThan1.IN29
r_MaxFL[3] => LessThan3.IN29
r_MaxFL[4] => LessThan1.IN28
r_MaxFL[4] => LessThan3.IN28
r_MaxFL[5] => LessThan1.IN27
r_MaxFL[5] => LessThan3.IN27
r_MaxFL[6] => LessThan1.IN26
r_MaxFL[6] => LessThan3.IN26
r_MaxFL[7] => LessThan1.IN25
r_MaxFL[7] => LessThan3.IN25
r_MaxFL[8] => LessThan1.IN24
r_MaxFL[8] => LessThan3.IN24
r_MaxFL[9] => LessThan1.IN23
r_MaxFL[9] => LessThan3.IN23
r_MaxFL[10] => LessThan1.IN22
r_MaxFL[10] => LessThan3.IN22
r_MaxFL[11] => LessThan1.IN21
r_MaxFL[11] => LessThan3.IN21
r_MaxFL[12] => LessThan1.IN20
r_MaxFL[12] => LessThan3.IN20
r_MaxFL[13] => LessThan1.IN19
r_MaxFL[13] => LessThan3.IN19
r_MaxFL[14] => LessThan1.IN18
r_MaxFL[14] => LessThan3.IN18
r_MaxFL[15] => LessThan1.IN17
r_MaxFL[15] => LessThan3.IN17
ShortFrame <= ShortFrame~reg0.DB_MAX_OUTPUT_PORT_TYPE
DribbleNibble <= DribbleNibble~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReceivedPacketTooBig <= ReceivedPacketTooBig~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_HugEn => ReceivedPacketTooBig.IN1
LoadRxStatus <= LoadRxStatus~reg0.DB_MAX_OUTPUT_PORT_TYPE
StartTxDone => always10.IN0
StartTxAbort => always10.IN1
RetryCnt[0] => RetryCntLatched[0]~reg0.DATAIN
RetryCnt[1] => RetryCntLatched[1]~reg0.DATAIN
RetryCnt[2] => RetryCntLatched[2]~reg0.DATAIN
RetryCnt[3] => RetryCntLatched[3]~reg0.DATAIN
RetryCntLatched[0] <= RetryCntLatched[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[1] <= RetryCntLatched[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[2] <= RetryCntLatched[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RetryCntLatched[3] <= RetryCntLatched[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MTxClk => CarrierSenseLost~reg0.CLK
MTxClk => DeferLatched~reg0.CLK
MTxClk => LateCollLatched~reg0.CLK
MTxClk => RetryLimit~reg0.CLK
MTxClk => RetryCntLatched[0]~reg0.CLK
MTxClk => RetryCntLatched[1]~reg0.CLK
MTxClk => RetryCntLatched[2]~reg0.CLK
MTxClk => RetryCntLatched[3]~reg0.CLK
MaxCollisionOccured => RetryLimit~reg0.DATAIN
RetryLimit <= RetryLimit~reg0.DB_MAX_OUTPUT_PORT_TYPE
LateCollision => LateCollLatched~reg0.DATAIN
LateCollLatched <= LateCollLatched~reg0.DB_MAX_OUTPUT_PORT_TYPE
DeferIndication => DeferLatched.OUTPUTSELECT
DeferLatched <= DeferLatched~reg0.DB_MAX_OUTPUT_PORT_TYPE
RstDeferLatched => DeferLatched.OUTPUTSELECT
TxStartFrm => CarrierSenseLost.OUTPUTSELECT
StatePreamble => always14.IN1
StateData[0] => WideOr1.IN0
StateData[1] => WideOr1.IN1
CarrierSense => always14.IN1
CarrierSenseLost <= CarrierSenseLost~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxUsedData => ~NO_FANOUT~
LatchedMRxErr <= LatchedMRxErr~reg0.DB_MAX_OUTPUT_PORT_TYPE
Loopback => always14.IN1
r_FullD => always5.IN1
r_FullD => always14.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
Medipix_sopc_burst_2_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_address_to_slave[2] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_arbitrationshare[0] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_arbitrationshare[1] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_arbitrationshare[2] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_arbitrationshare[3] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_latency_counter => Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave.IN0
Medipix_sopc_burst_2_downstream_nativeaddress[0] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
Medipix_sopc_burst_2_downstream_nativeaddress[1] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_nativeaddress[2] => ~NO_FANOUT~
Medipix_sopc_burst_2_downstream_read => Medipix_sopc_burst_2_downstream_requests_jtag_uart_0_avalon_jtag_slave.IN0
Medipix_sopc_burst_2_downstream_read => Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
Medipix_sopc_burst_2_downstream_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
Medipix_sopc_burst_2_downstream_write => Medipix_sopc_burst_2_downstream_requests_jtag_uart_0_avalon_jtag_slave.IN1
Medipix_sopc_burst_2_downstream_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
Medipix_sopc_burst_2_downstream_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
Medipix_sopc_burst_2_downstream_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
Medipix_sopc_burst_2_downstream_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
Medipix_sopc_burst_2_downstream_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
Medipix_sopc_burst_2_downstream_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
Medipix_sopc_burst_2_downstream_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
Medipix_sopc_burst_2_downstream_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
Medipix_sopc_burst_2_downstream_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
Medipix_sopc_burst_2_downstream_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
Medipix_sopc_burst_2_downstream_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
Medipix_sopc_burst_2_downstream_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
Medipix_sopc_burst_2_downstream_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
Medipix_sopc_burst_2_downstream_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
Medipix_sopc_burst_2_downstream_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
Medipix_sopc_burst_2_downstream_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
Medipix_sopc_burst_2_downstream_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
Medipix_sopc_burst_2_downstream_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
Medipix_sopc_burst_2_downstream_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
Medipix_sopc_burst_2_downstream_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
Medipix_sopc_burst_2_downstream_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
Medipix_sopc_burst_2_downstream_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
Medipix_sopc_burst_2_downstream_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
Medipix_sopc_burst_2_downstream_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
Medipix_sopc_burst_2_downstream_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
Medipix_sopc_burst_2_downstream_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
Medipix_sopc_burst_2_downstream_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
Medipix_sopc_burst_2_downstream_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
Medipix_sopc_burst_2_downstream_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
Medipix_sopc_burst_2_downstream_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
Medipix_sopc_burst_2_downstream_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
Medipix_sopc_burst_2_downstream_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
Medipix_sopc_burst_2_downstream_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
Medipix_sopc_burst_2_downstream_granted_jtag_uart_0_avalon_jtag_slave <= Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave <= Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_read_data_valid_jtag_uart_0_avalon_jtag_slave <= Medipix_sopc_burst_2_downstream_read_data_valid_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_2_downstream_requests_jtag_uart_0_avalon_jtag_slave <= Medipix_sopc_burst_2_downstream_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= Medipix_sopc_burst_2_downstream_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= Medipix_sopc_burst_2_downstream_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= Medipix_sopc_burst_2_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= Medipix_sopc_burst_2_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= Medipix_sopc_burst_2_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= Medipix_sopc_burst_2_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= Medipix_sopc_burst_2_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= Medipix_sopc_burst_2_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= Medipix_sopc_burst_2_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= Medipix_sopc_burst_2_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= Medipix_sopc_burst_2_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= Medipix_sopc_burst_2_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= Medipix_sopc_burst_2_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= Medipix_sopc_burst_2_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= Medipix_sopc_burst_2_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= Medipix_sopc_burst_2_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= Medipix_sopc_burst_2_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= Medipix_sopc_burst_2_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= Medipix_sopc_burst_2_downstream_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= Medipix_sopc_burst_2_downstream_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= Medipix_sopc_burst_2_downstream_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= Medipix_sopc_burst_2_downstream_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= Medipix_sopc_burst_2_downstream_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= Medipix_sopc_burst_2_downstream_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= Medipix_sopc_burst_2_downstream_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= Medipix_sopc_burst_2_downstream_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= Medipix_sopc_burst_2_downstream_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= Medipix_sopc_burst_2_downstream_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= Medipix_sopc_burst_2_downstream_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= Medipix_sopc_burst_2_downstream_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= Medipix_sopc_burst_2_downstream_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= Medipix_sopc_burst_2_downstream_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= Medipix_sopc_burst_2_downstream_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= Medipix_sopc_burst_2_downstream_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_ar21:auto_generated.data[0]
data[1] => scfifo_ar21:auto_generated.data[1]
data[2] => scfifo_ar21:auto_generated.data[2]
data[3] => scfifo_ar21:auto_generated.data[3]
data[4] => scfifo_ar21:auto_generated.data[4]
data[5] => scfifo_ar21:auto_generated.data[5]
data[6] => scfifo_ar21:auto_generated.data[6]
data[7] => scfifo_ar21:auto_generated.data[7]
q[0] <= scfifo_ar21:auto_generated.q[0]
q[1] <= scfifo_ar21:auto_generated.q[1]
q[2] <= scfifo_ar21:auto_generated.q[2]
q[3] <= scfifo_ar21:auto_generated.q[3]
q[4] <= scfifo_ar21:auto_generated.q[4]
q[5] <= scfifo_ar21:auto_generated.q[5]
q[6] <= scfifo_ar21:auto_generated.q[6]
q[7] <= scfifo_ar21:auto_generated.q[7]
wrreq => scfifo_ar21:auto_generated.wrreq
rdreq => scfifo_ar21:auto_generated.rdreq
clock => scfifo_ar21:auto_generated.clock
aclr => scfifo_ar21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ar21:auto_generated.empty
full <= scfifo_ar21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ar21:auto_generated.usedw[0]
usedw[1] <= scfifo_ar21:auto_generated.usedw[1]
usedw[2] <= scfifo_ar21:auto_generated.usedw[2]
usedw[3] <= scfifo_ar21:auto_generated.usedw[3]
usedw[4] <= scfifo_ar21:auto_generated.usedw[4]
usedw[5] <= scfifo_ar21:auto_generated.usedw[5]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated
aclr => a_dpfifo_h131:dpfifo.aclr
clock => a_dpfifo_h131:dpfifo.clock
data[0] => a_dpfifo_h131:dpfifo.data[0]
data[1] => a_dpfifo_h131:dpfifo.data[1]
data[2] => a_dpfifo_h131:dpfifo.data[2]
data[3] => a_dpfifo_h131:dpfifo.data[3]
data[4] => a_dpfifo_h131:dpfifo.data[4]
data[5] => a_dpfifo_h131:dpfifo.data[5]
data[6] => a_dpfifo_h131:dpfifo.data[6]
data[7] => a_dpfifo_h131:dpfifo.data[7]
empty <= a_dpfifo_h131:dpfifo.empty
full <= a_dpfifo_h131:dpfifo.full
q[0] <= a_dpfifo_h131:dpfifo.q[0]
q[1] <= a_dpfifo_h131:dpfifo.q[1]
q[2] <= a_dpfifo_h131:dpfifo.q[2]
q[3] <= a_dpfifo_h131:dpfifo.q[3]
q[4] <= a_dpfifo_h131:dpfifo.q[4]
q[5] <= a_dpfifo_h131:dpfifo.q[5]
q[6] <= a_dpfifo_h131:dpfifo.q[6]
q[7] <= a_dpfifo_h131:dpfifo.q[7]
rdreq => a_dpfifo_h131:dpfifo.rreq
usedw[0] <= a_dpfifo_h131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h131:dpfifo.usedw[5]
wrreq => a_dpfifo_h131:dpfifo.wreq


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_el21:FIFOram.inclock
clock => dpram_el21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_el21:FIFOram.data[0]
data[1] => dpram_el21:FIFOram.data[1]
data[2] => dpram_el21:FIFOram.data[2]
data[3] => dpram_el21:FIFOram.data[3]
data[4] => dpram_el21:FIFOram.data[4]
data[5] => dpram_el21:FIFOram.data[5]
data[6] => dpram_el21:FIFOram.data[6]
data[7] => dpram_el21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_el21:FIFOram.q[0]
q[1] <= dpram_el21:FIFOram.q[1]
q[2] <= dpram_el21:FIFOram.q[2]
q[3] <= dpram_el21:FIFOram.q[3]
q[4] <= dpram_el21:FIFOram.q[4]
q[5] <= dpram_el21:FIFOram.q[5]
q[6] <= dpram_el21:FIFOram.q[6]
q[7] <= dpram_el21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_el21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram
data[0] => altsyncram_i1m1:altsyncram1.data_a[0]
data[1] => altsyncram_i1m1:altsyncram1.data_a[1]
data[2] => altsyncram_i1m1:altsyncram1.data_a[2]
data[3] => altsyncram_i1m1:altsyncram1.data_a[3]
data[4] => altsyncram_i1m1:altsyncram1.data_a[4]
data[5] => altsyncram_i1m1:altsyncram1.data_a[5]
data[6] => altsyncram_i1m1:altsyncram1.data_a[6]
data[7] => altsyncram_i1m1:altsyncram1.data_a[7]
inclock => altsyncram_i1m1:altsyncram1.clock0
outclock => altsyncram_i1m1:altsyncram1.clock1
outclocken => altsyncram_i1m1:altsyncram1.clocken1
q[0] <= altsyncram_i1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i1m1:altsyncram1.address_a[5]
wren => altsyncram_i1m1:altsyncram1.wren_a


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_ar21:auto_generated.data[0]
data[1] => scfifo_ar21:auto_generated.data[1]
data[2] => scfifo_ar21:auto_generated.data[2]
data[3] => scfifo_ar21:auto_generated.data[3]
data[4] => scfifo_ar21:auto_generated.data[4]
data[5] => scfifo_ar21:auto_generated.data[5]
data[6] => scfifo_ar21:auto_generated.data[6]
data[7] => scfifo_ar21:auto_generated.data[7]
q[0] <= scfifo_ar21:auto_generated.q[0]
q[1] <= scfifo_ar21:auto_generated.q[1]
q[2] <= scfifo_ar21:auto_generated.q[2]
q[3] <= scfifo_ar21:auto_generated.q[3]
q[4] <= scfifo_ar21:auto_generated.q[4]
q[5] <= scfifo_ar21:auto_generated.q[5]
q[6] <= scfifo_ar21:auto_generated.q[6]
q[7] <= scfifo_ar21:auto_generated.q[7]
wrreq => scfifo_ar21:auto_generated.wrreq
rdreq => scfifo_ar21:auto_generated.rdreq
clock => scfifo_ar21:auto_generated.clock
aclr => scfifo_ar21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_ar21:auto_generated.empty
full <= scfifo_ar21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_ar21:auto_generated.usedw[0]
usedw[1] <= scfifo_ar21:auto_generated.usedw[1]
usedw[2] <= scfifo_ar21:auto_generated.usedw[2]
usedw[3] <= scfifo_ar21:auto_generated.usedw[3]
usedw[4] <= scfifo_ar21:auto_generated.usedw[4]
usedw[5] <= scfifo_ar21:auto_generated.usedw[5]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated
aclr => a_dpfifo_h131:dpfifo.aclr
clock => a_dpfifo_h131:dpfifo.clock
data[0] => a_dpfifo_h131:dpfifo.data[0]
data[1] => a_dpfifo_h131:dpfifo.data[1]
data[2] => a_dpfifo_h131:dpfifo.data[2]
data[3] => a_dpfifo_h131:dpfifo.data[3]
data[4] => a_dpfifo_h131:dpfifo.data[4]
data[5] => a_dpfifo_h131:dpfifo.data[5]
data[6] => a_dpfifo_h131:dpfifo.data[6]
data[7] => a_dpfifo_h131:dpfifo.data[7]
empty <= a_dpfifo_h131:dpfifo.empty
full <= a_dpfifo_h131:dpfifo.full
q[0] <= a_dpfifo_h131:dpfifo.q[0]
q[1] <= a_dpfifo_h131:dpfifo.q[1]
q[2] <= a_dpfifo_h131:dpfifo.q[2]
q[3] <= a_dpfifo_h131:dpfifo.q[3]
q[4] <= a_dpfifo_h131:dpfifo.q[4]
q[5] <= a_dpfifo_h131:dpfifo.q[5]
q[6] <= a_dpfifo_h131:dpfifo.q[6]
q[7] <= a_dpfifo_h131:dpfifo.q[7]
rdreq => a_dpfifo_h131:dpfifo.rreq
usedw[0] <= a_dpfifo_h131:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_h131:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_h131:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_h131:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_h131:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_h131:dpfifo.usedw[5]
wrreq => a_dpfifo_h131:dpfifo.wreq


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_1ob:rd_ptr_count.aclr
aclr => cntr_1ob:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_el21:FIFOram.inclock
clock => dpram_el21:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_el21:FIFOram.data[0]
data[1] => dpram_el21:FIFOram.data[1]
data[2] => dpram_el21:FIFOram.data[2]
data[3] => dpram_el21:FIFOram.data[3]
data[4] => dpram_el21:FIFOram.data[4]
data[5] => dpram_el21:FIFOram.data[5]
data[6] => dpram_el21:FIFOram.data[6]
data[7] => dpram_el21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_el21:FIFOram.q[0]
q[1] <= dpram_el21:FIFOram.q[1]
q[2] <= dpram_el21:FIFOram.q[2]
q[3] <= dpram_el21:FIFOram.q[3]
q[4] <= dpram_el21:FIFOram.q[4]
q[5] <= dpram_el21:FIFOram.q[5]
q[6] <= dpram_el21:FIFOram.q[6]
q[7] <= dpram_el21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_1ob:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_el21:FIFOram.wren
wreq => cntr_1ob:wr_ptr.cnt_en


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_do7:count_usedw.updown


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram
data[0] => altsyncram_i1m1:altsyncram1.data_a[0]
data[1] => altsyncram_i1m1:altsyncram1.data_a[1]
data[2] => altsyncram_i1m1:altsyncram1.data_a[2]
data[3] => altsyncram_i1m1:altsyncram1.data_a[3]
data[4] => altsyncram_i1m1:altsyncram1.data_a[4]
data[5] => altsyncram_i1m1:altsyncram1.data_a[5]
data[6] => altsyncram_i1m1:altsyncram1.data_a[6]
data[7] => altsyncram_i1m1:altsyncram1.data_a[7]
inclock => altsyncram_i1m1:altsyncram1.clock0
outclock => altsyncram_i1m1:altsyncram1.clock1
outclocken => altsyncram_i1m1:altsyncram1.clocken1
q[0] <= altsyncram_i1m1:altsyncram1.q_b[0]
q[1] <= altsyncram_i1m1:altsyncram1.q_b[1]
q[2] <= altsyncram_i1m1:altsyncram1.q_b[2]
q[3] <= altsyncram_i1m1:altsyncram1.q_b[3]
q[4] <= altsyncram_i1m1:altsyncram1.q_b[4]
q[5] <= altsyncram_i1m1:altsyncram1.q_b[5]
q[6] <= altsyncram_i1m1:altsyncram1.q_b[6]
q[7] <= altsyncram_i1m1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_i1m1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_i1m1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_i1m1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_i1m1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_i1m1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_i1m1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_i1m1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_i1m1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_i1m1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_i1m1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_i1m1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_i1m1:altsyncram1.address_a[5]
wren => altsyncram_i1m1:altsyncram1.wren_a


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1
clk => clk.IN1
clock_crossing_m1_address_to_slave[0] => ~NO_FANOUT~
clock_crossing_m1_address_to_slave[1] => ~NO_FANOUT~
clock_crossing_m1_address_to_slave[2] => ram_s1_address[0].DATAIN
clock_crossing_m1_address_to_slave[3] => ram_s1_address[1].DATAIN
clock_crossing_m1_address_to_slave[4] => ram_s1_address[2].DATAIN
clock_crossing_m1_address_to_slave[5] => ram_s1_address[3].DATAIN
clock_crossing_m1_address_to_slave[6] => ram_s1_address[4].DATAIN
clock_crossing_m1_address_to_slave[7] => ram_s1_address[5].DATAIN
clock_crossing_m1_address_to_slave[8] => ram_s1_address[6].DATAIN
clock_crossing_m1_address_to_slave[9] => ram_s1_address[7].DATAIN
clock_crossing_m1_address_to_slave[10] => ram_s1_address[8].DATAIN
clock_crossing_m1_address_to_slave[11] => ram_s1_address[9].DATAIN
clock_crossing_m1_address_to_slave[12] => ram_s1_address[10].DATAIN
clock_crossing_m1_address_to_slave[13] => ram_s1_address[11].DATAIN
clock_crossing_m1_address_to_slave[14] => ram_s1_address[12].DATAIN
clock_crossing_m1_address_to_slave[15] => ram_s1_address[13].DATAIN
clock_crossing_m1_address_to_slave[16] => ram_s1_address[14].DATAIN
clock_crossing_m1_address_to_slave[17] => ram_s1_address[15].DATAIN
clock_crossing_m1_address_to_slave[18] => ram_s1_address[16].DATAIN
clock_crossing_m1_address_to_slave[19] => ram_s1_address[17].DATAIN
clock_crossing_m1_address_to_slave[20] => ram_s1_address[18].DATAIN
clock_crossing_m1_address_to_slave[21] => ram_s1_address[19].DATAIN
clock_crossing_m1_address_to_slave[22] => ram_s1_address[20].DATAIN
clock_crossing_m1_address_to_slave[23] => ram_s1_address[21].DATAIN
clock_crossing_m1_address_to_slave[24] => ram_s1_address[22].DATAIN
clock_crossing_m1_address_to_slave[25] => ram_s1_address[23].DATAIN
clock_crossing_m1_address_to_slave[26] => ram_s1_address[24].DATAIN
clock_crossing_m1_byteenable[0] => ram_s1_byteenable.DATAB
clock_crossing_m1_byteenable[1] => ram_s1_byteenable.DATAB
clock_crossing_m1_byteenable[2] => ram_s1_byteenable.DATAB
clock_crossing_m1_byteenable[3] => ram_s1_byteenable.DATAB
clock_crossing_m1_latency_counter => LessThan0.IN2
clock_crossing_m1_latency_counter => clock_crossing_m1_qualified_request_ram_s1.IN1
clock_crossing_m1_read => clock_crossing_m1_requests_ram_s1.IN0
clock_crossing_m1_read => clock_crossing_m1_qualified_request_ram_s1.IN1
clock_crossing_m1_read => ram_s1_read.IN0
clock_crossing_m1_read => in_a_read_cycle.IN0
clock_crossing_m1_write => clock_crossing_m1_requests_ram_s1.IN1
clock_crossing_m1_write => ram_s1_write.IN0
clock_crossing_m1_write => ram_s1_in_a_write_cycle.IN0
clock_crossing_m1_writedata[0] => ram_s1_writedata[0].DATAIN
clock_crossing_m1_writedata[1] => ram_s1_writedata[1].DATAIN
clock_crossing_m1_writedata[2] => ram_s1_writedata[2].DATAIN
clock_crossing_m1_writedata[3] => ram_s1_writedata[3].DATAIN
clock_crossing_m1_writedata[4] => ram_s1_writedata[4].DATAIN
clock_crossing_m1_writedata[5] => ram_s1_writedata[5].DATAIN
clock_crossing_m1_writedata[6] => ram_s1_writedata[6].DATAIN
clock_crossing_m1_writedata[7] => ram_s1_writedata[7].DATAIN
clock_crossing_m1_writedata[8] => ram_s1_writedata[8].DATAIN
clock_crossing_m1_writedata[9] => ram_s1_writedata[9].DATAIN
clock_crossing_m1_writedata[10] => ram_s1_writedata[10].DATAIN
clock_crossing_m1_writedata[11] => ram_s1_writedata[11].DATAIN
clock_crossing_m1_writedata[12] => ram_s1_writedata[12].DATAIN
clock_crossing_m1_writedata[13] => ram_s1_writedata[13].DATAIN
clock_crossing_m1_writedata[14] => ram_s1_writedata[14].DATAIN
clock_crossing_m1_writedata[15] => ram_s1_writedata[15].DATAIN
clock_crossing_m1_writedata[16] => ram_s1_writedata[16].DATAIN
clock_crossing_m1_writedata[17] => ram_s1_writedata[17].DATAIN
clock_crossing_m1_writedata[18] => ram_s1_writedata[18].DATAIN
clock_crossing_m1_writedata[19] => ram_s1_writedata[19].DATAIN
clock_crossing_m1_writedata[20] => ram_s1_writedata[20].DATAIN
clock_crossing_m1_writedata[21] => ram_s1_writedata[21].DATAIN
clock_crossing_m1_writedata[22] => ram_s1_writedata[22].DATAIN
clock_crossing_m1_writedata[23] => ram_s1_writedata[23].DATAIN
clock_crossing_m1_writedata[24] => ram_s1_writedata[24].DATAIN
clock_crossing_m1_writedata[25] => ram_s1_writedata[25].DATAIN
clock_crossing_m1_writedata[26] => ram_s1_writedata[26].DATAIN
clock_crossing_m1_writedata[27] => ram_s1_writedata[27].DATAIN
clock_crossing_m1_writedata[28] => ram_s1_writedata[28].DATAIN
clock_crossing_m1_writedata[29] => ram_s1_writedata[29].DATAIN
clock_crossing_m1_writedata[30] => ram_s1_writedata[30].DATAIN
clock_crossing_m1_writedata[31] => ram_s1_writedata[31].DATAIN
ram_s1_readdata[0] => ram_s1_readdata_from_sa[0].DATAIN
ram_s1_readdata[1] => ram_s1_readdata_from_sa[1].DATAIN
ram_s1_readdata[2] => ram_s1_readdata_from_sa[2].DATAIN
ram_s1_readdata[3] => ram_s1_readdata_from_sa[3].DATAIN
ram_s1_readdata[4] => ram_s1_readdata_from_sa[4].DATAIN
ram_s1_readdata[5] => ram_s1_readdata_from_sa[5].DATAIN
ram_s1_readdata[6] => ram_s1_readdata_from_sa[6].DATAIN
ram_s1_readdata[7] => ram_s1_readdata_from_sa[7].DATAIN
ram_s1_readdata[8] => ram_s1_readdata_from_sa[8].DATAIN
ram_s1_readdata[9] => ram_s1_readdata_from_sa[9].DATAIN
ram_s1_readdata[10] => ram_s1_readdata_from_sa[10].DATAIN
ram_s1_readdata[11] => ram_s1_readdata_from_sa[11].DATAIN
ram_s1_readdata[12] => ram_s1_readdata_from_sa[12].DATAIN
ram_s1_readdata[13] => ram_s1_readdata_from_sa[13].DATAIN
ram_s1_readdata[14] => ram_s1_readdata_from_sa[14].DATAIN
ram_s1_readdata[15] => ram_s1_readdata_from_sa[15].DATAIN
ram_s1_readdata[16] => ram_s1_readdata_from_sa[16].DATAIN
ram_s1_readdata[17] => ram_s1_readdata_from_sa[17].DATAIN
ram_s1_readdata[18] => ram_s1_readdata_from_sa[18].DATAIN
ram_s1_readdata[19] => ram_s1_readdata_from_sa[19].DATAIN
ram_s1_readdata[20] => ram_s1_readdata_from_sa[20].DATAIN
ram_s1_readdata[21] => ram_s1_readdata_from_sa[21].DATAIN
ram_s1_readdata[22] => ram_s1_readdata_from_sa[22].DATAIN
ram_s1_readdata[23] => ram_s1_readdata_from_sa[23].DATAIN
ram_s1_readdata[24] => ram_s1_readdata_from_sa[24].DATAIN
ram_s1_readdata[25] => ram_s1_readdata_from_sa[25].DATAIN
ram_s1_readdata[26] => ram_s1_readdata_from_sa[26].DATAIN
ram_s1_readdata[27] => ram_s1_readdata_from_sa[27].DATAIN
ram_s1_readdata[28] => ram_s1_readdata_from_sa[28].DATAIN
ram_s1_readdata[29] => ram_s1_readdata_from_sa[29].DATAIN
ram_s1_readdata[30] => ram_s1_readdata_from_sa[30].DATAIN
ram_s1_readdata[31] => ram_s1_readdata_from_sa[31].DATAIN
ram_s1_readdatavalid => ram_s1_move_on_to_next_transaction.IN1
ram_s1_resetrequest_n => ram_s1_resetrequest_n_from_sa.DATAIN
ram_s1_waitrequest_n => ram_s1_waitrequest_n_from_sa.DATAIN
ram_s1_waitrequest_n => ram_s1_waits_for_write.IN1
ram_s1_waitrequest_n => ram_s1_waits_for_read.IN1
reset_n => reset_n.IN1
clock_crossing_m1_granted_ram_s1 <= clock_crossing_m1_granted_ram_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_qualified_request_ram_s1 <= clock_crossing_m1_granted_ram_s1.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_read_data_valid_ram_s1 <= ram_s1_move_on_to_next_transaction.DB_MAX_OUTPUT_PORT_TYPE
clock_crossing_m1_read_data_valid_ram_s1_shift_register <= rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1.fifo_contains_ones_n
clock_crossing_m1_requests_ram_s1 <= clock_crossing_m1_requests_ram_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_ram_s1_end_xfer <= d1_ram_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[0] <= clock_crossing_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[1] <= clock_crossing_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[2] <= clock_crossing_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[3] <= clock_crossing_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[4] <= clock_crossing_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[5] <= clock_crossing_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[6] <= clock_crossing_m1_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[7] <= clock_crossing_m1_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[8] <= clock_crossing_m1_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[9] <= clock_crossing_m1_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[10] <= clock_crossing_m1_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[11] <= clock_crossing_m1_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[12] <= clock_crossing_m1_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[13] <= clock_crossing_m1_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[14] <= clock_crossing_m1_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[15] <= clock_crossing_m1_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[16] <= clock_crossing_m1_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[17] <= clock_crossing_m1_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[18] <= clock_crossing_m1_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[19] <= clock_crossing_m1_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[20] <= clock_crossing_m1_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[21] <= clock_crossing_m1_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[22] <= clock_crossing_m1_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[23] <= clock_crossing_m1_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_address[24] <= clock_crossing_m1_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_beginbursttransfer <= ram_s1_beginbursttransfer_internal.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_burstcount[0] <= <VCC>
ram_s1_burstcount[1] <= <GND>
ram_s1_burstcount[2] <= <GND>
ram_s1_byteenable[0] <= ram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_byteenable[1] <= ram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_byteenable[2] <= ram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_byteenable[3] <= ram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_read <= ram_s1_read.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[0] <= ram_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[1] <= ram_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[2] <= ram_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[3] <= ram_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[4] <= ram_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[5] <= ram_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[6] <= ram_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[7] <= ram_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[8] <= ram_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[9] <= ram_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[10] <= ram_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[11] <= ram_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[12] <= ram_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[13] <= ram_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[14] <= ram_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[15] <= ram_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[16] <= ram_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[17] <= ram_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[18] <= ram_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[19] <= ram_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[20] <= ram_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[21] <= ram_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[22] <= ram_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[23] <= ram_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[24] <= ram_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[25] <= ram_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[26] <= ram_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[27] <= ram_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[28] <= ram_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[29] <= ram_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[30] <= ram_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_readdata_from_sa[31] <= ram_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_resetrequest_n_from_sa <= ram_s1_resetrequest_n.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_waitrequest_n_from_sa <= ram_s1_waitrequest_n.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_write <= ram_s1_write.DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[0] <= clock_crossing_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[1] <= clock_crossing_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[2] <= clock_crossing_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[3] <= clock_crossing_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[4] <= clock_crossing_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[5] <= clock_crossing_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[6] <= clock_crossing_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[7] <= clock_crossing_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[8] <= clock_crossing_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[9] <= clock_crossing_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[10] <= clock_crossing_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[11] <= clock_crossing_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[12] <= clock_crossing_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[13] <= clock_crossing_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[14] <= clock_crossing_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[15] <= clock_crossing_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[16] <= clock_crossing_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[17] <= clock_crossing_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[18] <= clock_crossing_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[19] <= clock_crossing_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[20] <= clock_crossing_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[21] <= clock_crossing_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[22] <= clock_crossing_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[23] <= clock_crossing_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[24] <= clock_crossing_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[25] <= clock_crossing_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[26] <= clock_crossing_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[27] <= clock_crossing_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[28] <= clock_crossing_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[29] <= clock_crossing_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[30] <= clock_crossing_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ram_s1_writedata[31] <= clock_crossing_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram_s1_arbitrator:the_ram_s1|rdv_fifo_for_clock_crossing_m1_to_ram_s1_module:rdv_fifo_for_clock_crossing_m1_to_ram_s1
clear_fifo => always1.IN1
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always62.IN0
clear_fifo => always63.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_31.DATAA
read => p31_full_31.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always62.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_31.ACLR
reset_n => stage_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always62.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always65.IN1
write => updated_one_count.IN1
write => p31_full_31.IN1
write => always63.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_31.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_clk_125_domain_synch_module:Medipix_sopc_reset_clk_125_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_address[23] => local_address[23].IN1
local_address[24] => local_address[24].IN1
local_write_req => local_write_req.IN1
local_read_req => local_read_req.IN1
local_burstbegin => local_burstbegin.IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
global_reset_n => global_reset_n.IN1
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
local_ready <= ram_controller_phy:ram_controller_phy_inst.local_ready
local_rdata[0] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[1] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[2] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[3] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[4] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[5] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[6] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[7] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[8] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[9] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[10] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[11] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[12] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[13] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[14] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[15] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[16] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[17] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[18] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[19] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[20] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[21] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[22] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[23] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[24] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[25] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[26] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[27] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[28] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[29] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[30] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata[31] <= ram_controller_phy:ram_controller_phy_inst.local_rdata
local_rdata_valid <= ram_controller_phy:ram_controller_phy_inst.local_rdata_valid
reset_request_n <= ram_controller_phy:ram_controller_phy_inst.reset_request_n
mem_odt[0] <= ram_controller_phy:ram_controller_phy_inst.mem_odt
mem_cs_n[0] <= ram_controller_phy:ram_controller_phy_inst.mem_cs_n
mem_cke[0] <= ram_controller_phy:ram_controller_phy_inst.mem_cke
mem_addr[0] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[1] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[2] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[3] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[4] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[5] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[6] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[7] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[8] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[9] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[10] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[11] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_addr[12] <= ram_controller_phy:ram_controller_phy_inst.mem_addr
mem_ba[0] <= ram_controller_phy:ram_controller_phy_inst.mem_ba
mem_ba[1] <= ram_controller_phy:ram_controller_phy_inst.mem_ba
mem_ba[2] <= ram_controller_phy:ram_controller_phy_inst.mem_ba
mem_ras_n <= ram_controller_phy:ram_controller_phy_inst.mem_ras_n
mem_cas_n <= ram_controller_phy:ram_controller_phy_inst.mem_cas_n
mem_we_n <= ram_controller_phy:ram_controller_phy_inst.mem_we_n
mem_dm[0] <= ram_controller_phy:ram_controller_phy_inst.mem_dm
mem_dm[1] <= ram_controller_phy:ram_controller_phy_inst.mem_dm
local_refresh_ack <= ram_controller_phy:ram_controller_phy_inst.local_refresh_ack
local_wdata_req <= ram_controller_phy:ram_controller_phy_inst.local_wdata_req
local_init_done <= ram_controller_phy:ram_controller_phy_inst.local_init_done
reset_phy_clk_n <= ram_controller_phy:ram_controller_phy_inst.reset_phy_clk_n
phy_clk <= ram_controller_phy:ram_controller_phy_inst.phy_clk
aux_full_rate_clk <= ram_controller_phy:ram_controller_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= ram_controller_phy:ram_controller_phy_inst.aux_half_rate_clk
mem_clk[0] <> ram_controller_phy:ram_controller_phy_inst.mem_clk
mem_clk_n[0] <> ram_controller_phy:ram_controller_phy_inst.mem_clk_n
mem_dq[0] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[1] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[2] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[3] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[4] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[5] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[6] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[7] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[8] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[9] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[10] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[11] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[12] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[13] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[14] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dq[15] <> ram_controller_phy:ram_controller_phy_inst.mem_dq
mem_dqs[0] <> ram_controller_phy:ram_controller_phy_inst.mem_dqs
mem_dqs[1] <> ram_controller_phy:ram_controller_phy_inst.mem_dqs


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst
dqs_delay_ctrl_import[0] => ~NO_FANOUT~
dqs_delay_ctrl_import[1] => ~NO_FANOUT~
dqs_delay_ctrl_import[2] => ~NO_FANOUT~
dqs_delay_ctrl_import[3] => ~NO_FANOUT~
dqs_delay_ctrl_import[4] => ~NO_FANOUT~
dqs_delay_ctrl_import[5] => ~NO_FANOUT~
dqs_offset_delay_ctrl[0] => ~NO_FANOUT~
dqs_offset_delay_ctrl[1] => ~NO_FANOUT~
dqs_offset_delay_ctrl[2] => ~NO_FANOUT~
dqs_offset_delay_ctrl[3] => ~NO_FANOUT~
dqs_offset_delay_ctrl[4] => ~NO_FANOUT~
dqs_offset_delay_ctrl[5] => ~NO_FANOUT~
global_reset_n => global_reset_n.IN1
hc_scan_ck => ~NO_FANOUT~
hc_scan_din[0] => ~NO_FANOUT~
hc_scan_din[1] => ~NO_FANOUT~
hc_scan_enable_access => ~NO_FANOUT~
hc_scan_enable_dm[0] => ~NO_FANOUT~
hc_scan_enable_dm[1] => ~NO_FANOUT~
hc_scan_enable_dq[0] => ~NO_FANOUT~
hc_scan_enable_dq[1] => ~NO_FANOUT~
hc_scan_enable_dq[2] => ~NO_FANOUT~
hc_scan_enable_dq[3] => ~NO_FANOUT~
hc_scan_enable_dq[4] => ~NO_FANOUT~
hc_scan_enable_dq[5] => ~NO_FANOUT~
hc_scan_enable_dq[6] => ~NO_FANOUT~
hc_scan_enable_dq[7] => ~NO_FANOUT~
hc_scan_enable_dq[8] => ~NO_FANOUT~
hc_scan_enable_dq[9] => ~NO_FANOUT~
hc_scan_enable_dq[10] => ~NO_FANOUT~
hc_scan_enable_dq[11] => ~NO_FANOUT~
hc_scan_enable_dq[12] => ~NO_FANOUT~
hc_scan_enable_dq[13] => ~NO_FANOUT~
hc_scan_enable_dq[14] => ~NO_FANOUT~
hc_scan_enable_dq[15] => ~NO_FANOUT~
hc_scan_enable_dqs[0] => ~NO_FANOUT~
hc_scan_enable_dqs[1] => ~NO_FANOUT~
hc_scan_enable_dqs_config[0] => ~NO_FANOUT~
hc_scan_enable_dqs_config[1] => ~NO_FANOUT~
hc_scan_update[0] => ~NO_FANOUT~
hc_scan_update[1] => ~NO_FANOUT~
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_address[22] => local_address[22].IN1
local_address[23] => local_address[23].IN1
local_address[24] => local_address[24].IN1
local_autopch_req => local_autopch_req.IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_burstbegin => local_burstbegin.IN1
local_multicast_req => local_multicast_req.IN1
local_read_req => local_read_req.IN1
local_refresh_chip => local_refresh_chip.IN1
local_refresh_req => local_refresh_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_write_req => local_write_req.IN1
oct_ctl_rs_value[0] => ~NO_FANOUT~
oct_ctl_rs_value[1] => ~NO_FANOUT~
oct_ctl_rs_value[2] => ~NO_FANOUT~
oct_ctl_rs_value[3] => ~NO_FANOUT~
oct_ctl_rs_value[4] => ~NO_FANOUT~
oct_ctl_rs_value[5] => ~NO_FANOUT~
oct_ctl_rs_value[6] => ~NO_FANOUT~
oct_ctl_rs_value[7] => ~NO_FANOUT~
oct_ctl_rs_value[8] => ~NO_FANOUT~
oct_ctl_rs_value[9] => ~NO_FANOUT~
oct_ctl_rs_value[10] => ~NO_FANOUT~
oct_ctl_rs_value[11] => ~NO_FANOUT~
oct_ctl_rs_value[12] => ~NO_FANOUT~
oct_ctl_rs_value[13] => ~NO_FANOUT~
oct_ctl_rt_value[0] => ~NO_FANOUT~
oct_ctl_rt_value[1] => ~NO_FANOUT~
oct_ctl_rt_value[2] => ~NO_FANOUT~
oct_ctl_rt_value[3] => ~NO_FANOUT~
oct_ctl_rt_value[4] => ~NO_FANOUT~
oct_ctl_rt_value[5] => ~NO_FANOUT~
oct_ctl_rt_value[6] => ~NO_FANOUT~
oct_ctl_rt_value[7] => ~NO_FANOUT~
oct_ctl_rt_value[8] => ~NO_FANOUT~
oct_ctl_rt_value[9] => ~NO_FANOUT~
oct_ctl_rt_value[10] => ~NO_FANOUT~
oct_ctl_rt_value[11] => ~NO_FANOUT~
oct_ctl_rt_value[12] => ~NO_FANOUT~
oct_ctl_rt_value[13] => ~NO_FANOUT~
pll_phasecounterselect[0] => ~NO_FANOUT~
pll_phasecounterselect[1] => ~NO_FANOUT~
pll_phasecounterselect[2] => ~NO_FANOUT~
pll_phasecounterselect[3] => ~NO_FANOUT~
pll_phasestep => ~NO_FANOUT~
pll_phaseupdown => ~NO_FANOUT~
pll_reconfig => ~NO_FANOUT~
pll_reconfig_counter_param[0] => ~NO_FANOUT~
pll_reconfig_counter_param[1] => ~NO_FANOUT~
pll_reconfig_counter_param[2] => ~NO_FANOUT~
pll_reconfig_counter_type[0] => ~NO_FANOUT~
pll_reconfig_counter_type[1] => ~NO_FANOUT~
pll_reconfig_counter_type[2] => ~NO_FANOUT~
pll_reconfig_counter_type[3] => ~NO_FANOUT~
pll_reconfig_data_in[0] => ~NO_FANOUT~
pll_reconfig_data_in[1] => ~NO_FANOUT~
pll_reconfig_data_in[2] => ~NO_FANOUT~
pll_reconfig_data_in[3] => ~NO_FANOUT~
pll_reconfig_data_in[4] => ~NO_FANOUT~
pll_reconfig_data_in[5] => ~NO_FANOUT~
pll_reconfig_data_in[6] => ~NO_FANOUT~
pll_reconfig_data_in[7] => ~NO_FANOUT~
pll_reconfig_data_in[8] => ~NO_FANOUT~
pll_reconfig_enable => ~NO_FANOUT~
pll_reconfig_read_param => ~NO_FANOUT~
pll_reconfig_soft_reset_en_n => ~NO_FANOUT~
pll_reconfig_write_param => ~NO_FANOUT~
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
aux_full_rate_clk <= ram_phy:ram_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= aux_half_rate_clk.DB_MAX_OUTPUT_PORT_TYPE
aux_scan_clk <= <GND>
aux_scan_clk_reset_n <= <GND>
dll_reference_clk <= <GND>
dqs_delay_ctrl_export[0] <= <GND>
dqs_delay_ctrl_export[1] <= <GND>
dqs_delay_ctrl_export[2] <= <GND>
dqs_delay_ctrl_export[3] <= <GND>
dqs_delay_ctrl_export[4] <= <GND>
dqs_delay_ctrl_export[5] <= <GND>
ecc_interrupt <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.ecc_interrupt
hc_scan_dout[0] <= <GND>
hc_scan_dout[1] <= <GND>
hc_scan_dout[2] <= <GND>
hc_scan_dout[3] <= <GND>
hc_scan_dout[4] <= <GND>
hc_scan_dout[5] <= <GND>
hc_scan_dout[6] <= <GND>
hc_scan_dout[7] <= <GND>
hc_scan_dout[8] <= <GND>
hc_scan_dout[9] <= <GND>
hc_scan_dout[10] <= <GND>
hc_scan_dout[11] <= <GND>
hc_scan_dout[12] <= <GND>
hc_scan_dout[13] <= <GND>
hc_scan_dout[14] <= <GND>
hc_scan_dout[15] <= <GND>
local_init_done <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_init_done
local_power_down_ack <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_power_down_ack
local_rdata[0] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[1] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[2] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[3] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[4] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[5] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[6] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[7] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[8] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[9] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[10] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[11] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[12] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[13] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[14] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[15] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[16] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[17] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[18] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[19] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[20] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[21] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[22] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[23] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[24] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[25] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[26] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[27] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[28] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[29] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[30] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata[31] <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata
local_rdata_error <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata_error
local_rdata_valid <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_rdata_valid
local_ready <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_ready
local_refresh_ack <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_refresh_ack
local_self_rfsh_ack <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_self_rfsh_ack
local_wdata_req <= ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst.local_wdata_req
mem_addr[0] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[1] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[2] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[3] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[4] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[5] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[6] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[7] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[8] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[9] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[10] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[11] <= ram_phy:ram_phy_inst.mem_addr
mem_addr[12] <= ram_phy:ram_phy_inst.mem_addr
mem_ba[0] <= ram_phy:ram_phy_inst.mem_ba
mem_ba[1] <= ram_phy:ram_phy_inst.mem_ba
mem_ba[2] <= ram_phy:ram_phy_inst.mem_ba
mem_cas_n <= ram_phy:ram_phy_inst.mem_cas_n
mem_cke[0] <= ram_phy:ram_phy_inst.mem_cke
mem_clk[0] <> ram_phy:ram_phy_inst.mem_clk
mem_clk_n[0] <> ram_phy:ram_phy_inst.mem_clk_n
mem_cs_n[0] <= ram_phy:ram_phy_inst.mem_cs_n
mem_dm[0] <= ram_phy:ram_phy_inst.mem_dm
mem_dm[1] <= ram_phy:ram_phy_inst.mem_dm
mem_dq[0] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[1] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[2] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[3] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[4] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[5] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[6] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[7] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[8] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[9] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[10] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[11] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[12] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[13] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[14] <> ram_phy:ram_phy_inst.mem_dq
mem_dq[15] <> ram_phy:ram_phy_inst.mem_dq
mem_dqs[0] <> ram_phy:ram_phy_inst.mem_dqs
mem_dqs[1] <> ram_phy:ram_phy_inst.mem_dqs
mem_dqsn[0] <> ram_phy:ram_phy_inst.mem_dqs_n
mem_dqsn[1] <> ram_phy:ram_phy_inst.mem_dqs_n
mem_odt[0] <= ram_phy:ram_phy_inst.mem_odt
mem_ras_n <= ram_phy:ram_phy_inst.mem_ras_n
mem_reset_n <= ram_phy:ram_phy_inst.mem_reset_n
mem_we_n <= ram_phy:ram_phy_inst.mem_we_n
phy_clk <= ctl_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_phase_done <= <GND>
pll_reconfig_busy <= <GND>
pll_reconfig_clk <= <GND>
pll_reconfig_data_out[0] <= <GND>
pll_reconfig_data_out[1] <= <GND>
pll_reconfig_data_out[2] <= <GND>
pll_reconfig_data_out[3] <= <GND>
pll_reconfig_data_out[4] <= <GND>
pll_reconfig_data_out[5] <= <GND>
pll_reconfig_data_out[6] <= <GND>
pll_reconfig_data_out[7] <= <GND>
pll_reconfig_data_out[8] <= <GND>
pll_reconfig_reset <= <GND>
reset_phy_clk_n <= reset_ctl_clk_n.DB_MAX_OUTPUT_PORT_TYPE
reset_request_n <= ram_phy:ram_phy_inst.reset_request_n


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
ctl_half_clk => ctl_half_clk.IN1
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1
local_ready <= alt_ddrx_controller:alt_ddrx_controller_inst.local_ready
local_read_req => local_read_req.IN1
local_write_req => local_write_req.IN1
local_wdata_req <= alt_ddrx_controller:alt_ddrx_controller_inst.local_wdata_req
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_burstbegin => local_burstbegin.IN1
local_addr[0] => local_addr[0].IN1
local_addr[1] => local_addr[1].IN1
local_addr[2] => local_addr[2].IN1
local_addr[3] => local_addr[3].IN1
local_addr[4] => local_addr[4].IN1
local_addr[5] => local_addr[5].IN1
local_addr[6] => local_addr[6].IN1
local_addr[7] => local_addr[7].IN1
local_addr[8] => local_addr[8].IN1
local_addr[9] => local_addr[9].IN1
local_addr[10] => local_addr[10].IN1
local_addr[11] => local_addr[11].IN1
local_addr[12] => local_addr[12].IN1
local_addr[13] => local_addr[13].IN1
local_addr[14] => local_addr[14].IN1
local_addr[15] => local_addr[15].IN1
local_addr[16] => local_addr[16].IN1
local_addr[17] => local_addr[17].IN1
local_addr[18] => local_addr[18].IN1
local_addr[19] => local_addr[19].IN1
local_addr[20] => local_addr[20].IN1
local_addr[21] => local_addr[21].IN1
local_addr[22] => local_addr[22].IN1
local_addr[23] => local_addr[23].IN1
local_addr[24] => local_addr[24].IN1
local_rdata_valid <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata_valid
local_rdata_error <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata_error
local_rdata[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[3] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[4] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[5] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[6] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[7] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[8] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[9] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[10] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[11] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[12] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[13] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[14] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[15] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[16] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[17] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[18] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[19] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[20] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[21] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[22] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[23] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[24] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[25] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[26] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[27] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[28] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[29] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[30] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_rdata[31] <= alt_ddrx_controller:alt_ddrx_controller_inst.local_rdata
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_autopch_req => local_autopch_req.IN1
local_multicast => local_multicast.IN1
local_init_done <= alt_ddrx_controller:alt_ddrx_controller_inst.local_init_done
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_refresh_ack <= alt_ddrx_controller:alt_ddrx_controller_inst.local_refresh_ack
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_self_rfsh_ack <= alt_ddrx_controller:alt_ddrx_controller_inst.local_self_rfsh_ack
local_power_down_ack <= alt_ddrx_controller:alt_ddrx_controller_inst.local_power_down_ack
ctl_cal_success => ctl_cal_success.IN1
ctl_cal_fail => ctl_cal_fail.IN1
ctl_cal_req <= alt_ddrx_controller:alt_ddrx_controller_inst.ctl_cal_req
ctl_mem_clk_disable[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.ctl_mem_clk_disable
ctl_cal_byte_lane_sel_n[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.ctl_cal_byte_lane_sel_n
ctl_cal_byte_lane_sel_n[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.ctl_cal_byte_lane_sel_n
afi_cke[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_cke
afi_cs_n[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_cs_n
afi_ras_n[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_ras_n
afi_cas_n[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_cas_n
afi_we_n[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_we_n
afi_ba[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_ba
afi_ba[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_ba
afi_ba[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_ba
afi_addr[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[3] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[4] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[5] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[6] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[7] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[8] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[9] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[10] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[11] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_addr[12] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_addr
afi_odt[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_odt
afi_rst_n[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_rst_n
afi_dqs_burst[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata_valid
afi_wdata[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[3] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[4] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[5] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[6] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[7] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[8] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[9] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[10] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[11] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[12] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[13] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[14] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[15] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[16] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[17] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[18] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[19] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[20] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[21] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[22] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[23] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[24] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[25] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[26] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[27] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[28] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[29] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[30] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_wdata[31] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_wdata
afi_dm[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_dm
afi_dm[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_dm
afi_dm[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_dm
afi_dm[3] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_doing_read[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_doing_read
afi_doing_read[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.afi_doing_read
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
csr_write_req => csr_write_req.IN1
csr_read_req => csr_read_req.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_addr[8] => csr_addr[8].IN1
csr_addr[9] => csr_addr[9].IN1
csr_addr[10] => csr_addr[10].IN1
csr_addr[11] => csr_addr[11].IN1
csr_addr[12] => csr_addr[12].IN1
csr_addr[13] => csr_addr[13].IN1
csr_addr[14] => csr_addr[14].IN1
csr_addr[15] => csr_addr[15].IN1
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1
csr_waitrequest <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_waitrequest
csr_rdata[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[3] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[4] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[5] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[6] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[7] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[8] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[9] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[10] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[11] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[12] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[13] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[14] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[15] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[16] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[17] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[18] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[19] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[20] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[21] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[22] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[23] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[24] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[25] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[26] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[27] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[28] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[29] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[30] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata[31] <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata
csr_rdata_valid <= alt_ddrx_controller:alt_ddrx_controller_inst.csr_rdata_valid
ecc_interrupt <= alt_ddrx_controller:alt_ddrx_controller_inst.ecc_interrupt
bank_information[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[3] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[4] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[5] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[6] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[7] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[8] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[9] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[10] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[11] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[12] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[13] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[14] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[15] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[16] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[17] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[18] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[19] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[20] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[21] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[22] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[23] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[24] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[25] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[26] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[27] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[28] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[29] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[30] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[31] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[32] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[33] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[34] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[35] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[36] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[37] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[38] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[39] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[40] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[41] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[42] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[43] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[44] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[45] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[46] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[47] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[48] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[49] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[50] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[51] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[52] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[53] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[54] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[55] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[56] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[57] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[58] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[59] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[60] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[61] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[62] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[63] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[64] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[65] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[66] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[67] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[68] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[69] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[70] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[71] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[72] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[73] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[74] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[75] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[76] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[77] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[78] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[79] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[80] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[81] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[82] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[83] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[84] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[85] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[86] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[87] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[88] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[89] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[90] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[91] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[92] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[93] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[94] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[95] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[96] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[97] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[98] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[99] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[100] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[101] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[102] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_information[103] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_information
bank_open[0] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open
bank_open[1] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open
bank_open[2] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open
bank_open[3] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open
bank_open[4] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open
bank_open[5] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open
bank_open[6] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open
bank_open[7] <= alt_ddrx_controller:alt_ddrx_controller_inst.bank_open


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst
ctl_clk => ctl_clk.IN9
ctl_reset_n => ctl_reset_n.IN1
ctl_half_clk => ctl_half_clk.IN2
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1
local_ready <= alt_ddrx_input_if:input_if_inst.local_ready
local_read_req => local_read_req.IN1
local_write_req => local_write_req.IN1
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_burstbegin => local_burstbegin.IN1
local_addr[0] => local_addr[0].IN1
local_addr[1] => local_addr[1].IN1
local_addr[2] => local_addr[2].IN1
local_addr[3] => local_addr[3].IN1
local_addr[4] => local_addr[4].IN1
local_addr[5] => local_addr[5].IN1
local_addr[6] => local_addr[6].IN1
local_addr[7] => local_addr[7].IN1
local_addr[8] => local_addr[8].IN1
local_addr[9] => local_addr[9].IN1
local_addr[10] => local_addr[10].IN1
local_addr[11] => local_addr[11].IN1
local_addr[12] => local_addr[12].IN1
local_addr[13] => local_addr[13].IN1
local_addr[14] => local_addr[14].IN1
local_addr[15] => local_addr[15].IN1
local_addr[16] => local_addr[16].IN1
local_addr[17] => local_addr[17].IN1
local_addr[18] => local_addr[18].IN1
local_addr[19] => local_addr[19].IN1
local_addr[20] => local_addr[20].IN1
local_addr[21] => local_addr[21].IN1
local_addr[22] => local_addr[22].IN1
local_addr[23] => local_addr[23].IN1
local_addr[24] => local_addr[24].IN1
local_rdata_valid <= alt_ddrx_input_if:input_if_inst.local_rdata_valid
local_rdata_error <= alt_ddrx_input_if:input_if_inst.local_rdata_error
local_rdata[0] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[1] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[2] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[3] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[4] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[5] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[6] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[7] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[8] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[9] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[10] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[11] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[12] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[13] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[14] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[15] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[16] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[17] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[18] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[19] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[20] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[21] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[22] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[23] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[24] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[25] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[26] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[27] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[28] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[29] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[30] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_rdata[31] <= alt_ddrx_input_if:input_if_inst.local_rdata
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_wdata_req <= alt_ddrx_input_if:input_if_inst.local_wdata_req
local_autopch_req => local_autopch_req.IN1
local_multicast => local_multicast.IN1
local_init_done <= local_init_done.DB_MAX_OUTPUT_PORT_TYPE
local_refresh_req => local_refresh_req.IN1
local_refresh_chip[0] => local_refresh_chip[0].IN1
local_refresh_ack <= alt_ddrx_state_machine:state_machine_inst.local_refresh_ack
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_chip[0] => local_self_rfsh_chip[0].IN1
local_self_rfsh_ack <= local_self_rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_power_down_ack <= local_power_down_ack.DB_MAX_OUTPUT_PORT_TYPE
afi_cke[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_cke
afi_cs_n[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_cs_n
afi_ras_n[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_ras_n
afi_cas_n[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_cas_n
afi_we_n[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_we_n
afi_ba[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_ba
afi_ba[1] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_ba
afi_ba[2] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_ba
afi_addr[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[1] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[2] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[3] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[4] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[5] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[6] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[7] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[8] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[9] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[10] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[11] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_addr[12] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_addr
afi_odt[0] <= alt_ddrx_odt_gen:odt_gen_inst.afi_odt
afi_rst_n[0] <= alt_ddrx_addr_cmd:addr_cmd_inst.afi_rst_n
afi_dqs_burst[0] <= alt_ddrx_afi_block:afi_block_inst.afi_dqs_burst
afi_dqs_burst[1] <= alt_ddrx_afi_block:afi_block_inst.afi_dqs_burst
afi_wdata_valid[0] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata_valid
afi_wdata_valid[1] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata_valid
afi_wdata[0] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[1] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[2] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[3] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[4] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[5] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[6] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[7] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[8] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[9] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[10] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[11] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[12] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[13] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[14] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[15] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[16] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[17] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[18] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[19] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[20] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[21] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[22] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[23] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[24] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[25] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[26] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[27] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[28] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[29] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[30] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_wdata[31] <= alt_ddrx_afi_block:afi_block_inst.afi_wdata
afi_dm[0] <= alt_ddrx_afi_block:afi_block_inst.afi_dm
afi_dm[1] <= alt_ddrx_afi_block:afi_block_inst.afi_dm
afi_dm[2] <= alt_ddrx_afi_block:afi_block_inst.afi_dm
afi_dm[3] <= alt_ddrx_afi_block:afi_block_inst.afi_dm
afi_wlat[0] => afi_wlat[0].IN1
afi_wlat[1] => afi_wlat[1].IN1
afi_wlat[2] => afi_wlat[2].IN1
afi_wlat[3] => afi_wlat[3].IN1
afi_wlat[4] => afi_wlat[4].IN1
afi_doing_read[0] <= alt_ddrx_afi_block:afi_block_inst.afi_doing_read
afi_doing_read[1] <= alt_ddrx_afi_block:afi_block_inst.afi_doing_read
afi_doing_read_full[0] <= alt_ddrx_afi_block:afi_block_inst.afi_doing_read_full
afi_doing_read_full[1] <= alt_ddrx_afi_block:afi_block_inst.afi_doing_read_full
afi_rdata[0] => afi_rdata[0].IN1
afi_rdata[1] => afi_rdata[1].IN1
afi_rdata[2] => afi_rdata[2].IN1
afi_rdata[3] => afi_rdata[3].IN1
afi_rdata[4] => afi_rdata[4].IN1
afi_rdata[5] => afi_rdata[5].IN1
afi_rdata[6] => afi_rdata[6].IN1
afi_rdata[7] => afi_rdata[7].IN1
afi_rdata[8] => afi_rdata[8].IN1
afi_rdata[9] => afi_rdata[9].IN1
afi_rdata[10] => afi_rdata[10].IN1
afi_rdata[11] => afi_rdata[11].IN1
afi_rdata[12] => afi_rdata[12].IN1
afi_rdata[13] => afi_rdata[13].IN1
afi_rdata[14] => afi_rdata[14].IN1
afi_rdata[15] => afi_rdata[15].IN1
afi_rdata[16] => afi_rdata[16].IN1
afi_rdata[17] => afi_rdata[17].IN1
afi_rdata[18] => afi_rdata[18].IN1
afi_rdata[19] => afi_rdata[19].IN1
afi_rdata[20] => afi_rdata[20].IN1
afi_rdata[21] => afi_rdata[21].IN1
afi_rdata[22] => afi_rdata[22].IN1
afi_rdata[23] => afi_rdata[23].IN1
afi_rdata[24] => afi_rdata[24].IN1
afi_rdata[25] => afi_rdata[25].IN1
afi_rdata[26] => afi_rdata[26].IN1
afi_rdata[27] => afi_rdata[27].IN1
afi_rdata[28] => afi_rdata[28].IN1
afi_rdata[29] => afi_rdata[29].IN1
afi_rdata[30] => afi_rdata[30].IN1
afi_rdata[31] => afi_rdata[31].IN1
afi_rdata_valid[0] => afi_rdata_valid[0].IN1
ctl_cal_success => ctl_cal_success.IN4
ctl_cal_fail => ctl_cal_fail.IN2
ctl_cal_req <= alt_ddrx_csr:csr_inst.ctl_cal_req
ctl_mem_clk_disable[0] <= alt_ddrx_csr:csr_inst.ctl_mem_clk_disable
ctl_cal_byte_lane_sel_n[0] <= alt_ddrx_csr:csr_inst.ctl_cal_byte_lane_sel_n
ctl_cal_byte_lane_sel_n[1] <= alt_ddrx_csr:csr_inst.ctl_cal_byte_lane_sel_n
csr_write_req => csr_write_req.IN1
csr_read_req => csr_read_req.IN1
csr_addr[0] => csr_addr[0].IN1
csr_addr[1] => csr_addr[1].IN1
csr_addr[2] => csr_addr[2].IN1
csr_addr[3] => csr_addr[3].IN1
csr_addr[4] => csr_addr[4].IN1
csr_addr[5] => csr_addr[5].IN1
csr_addr[6] => csr_addr[6].IN1
csr_addr[7] => csr_addr[7].IN1
csr_addr[8] => csr_addr[8].IN1
csr_addr[9] => csr_addr[9].IN1
csr_addr[10] => csr_addr[10].IN1
csr_addr[11] => csr_addr[11].IN1
csr_addr[12] => csr_addr[12].IN1
csr_addr[13] => csr_addr[13].IN1
csr_addr[14] => csr_addr[14].IN1
csr_addr[15] => csr_addr[15].IN1
csr_be[0] => csr_be[0].IN1
csr_be[1] => csr_be[1].IN1
csr_be[2] => csr_be[2].IN1
csr_be[3] => csr_be[3].IN1
csr_wdata[0] => csr_wdata[0].IN1
csr_wdata[1] => csr_wdata[1].IN1
csr_wdata[2] => csr_wdata[2].IN1
csr_wdata[3] => csr_wdata[3].IN1
csr_wdata[4] => csr_wdata[4].IN1
csr_wdata[5] => csr_wdata[5].IN1
csr_wdata[6] => csr_wdata[6].IN1
csr_wdata[7] => csr_wdata[7].IN1
csr_wdata[8] => csr_wdata[8].IN1
csr_wdata[9] => csr_wdata[9].IN1
csr_wdata[10] => csr_wdata[10].IN1
csr_wdata[11] => csr_wdata[11].IN1
csr_wdata[12] => csr_wdata[12].IN1
csr_wdata[13] => csr_wdata[13].IN1
csr_wdata[14] => csr_wdata[14].IN1
csr_wdata[15] => csr_wdata[15].IN1
csr_wdata[16] => csr_wdata[16].IN1
csr_wdata[17] => csr_wdata[17].IN1
csr_wdata[18] => csr_wdata[18].IN1
csr_wdata[19] => csr_wdata[19].IN1
csr_wdata[20] => csr_wdata[20].IN1
csr_wdata[21] => csr_wdata[21].IN1
csr_wdata[22] => csr_wdata[22].IN1
csr_wdata[23] => csr_wdata[23].IN1
csr_wdata[24] => csr_wdata[24].IN1
csr_wdata[25] => csr_wdata[25].IN1
csr_wdata[26] => csr_wdata[26].IN1
csr_wdata[27] => csr_wdata[27].IN1
csr_wdata[28] => csr_wdata[28].IN1
csr_wdata[29] => csr_wdata[29].IN1
csr_wdata[30] => csr_wdata[30].IN1
csr_wdata[31] => csr_wdata[31].IN1
csr_waitrequest <= alt_ddrx_csr:csr_inst.csr_waitrequest
csr_rdata[0] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[1] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[2] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[3] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[4] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[5] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[6] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[7] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[8] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[9] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[10] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[11] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[12] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[13] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[14] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[15] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[16] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[17] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[18] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[19] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[20] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[21] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[22] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[23] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[24] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[25] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[26] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[27] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[28] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[29] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[30] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata[31] <= alt_ddrx_csr:csr_inst.csr_rdata
csr_rdata_valid <= alt_ddrx_csr:csr_inst.csr_rdata_valid
ecc_interrupt <= alt_ddrx_ecc:ecc_inst.ecc_interrupt
bank_information[0] <= <GND>
bank_information[1] <= <GND>
bank_information[2] <= <GND>
bank_information[3] <= <GND>
bank_information[4] <= <GND>
bank_information[5] <= <GND>
bank_information[6] <= <GND>
bank_information[7] <= <GND>
bank_information[8] <= <GND>
bank_information[9] <= <GND>
bank_information[10] <= <GND>
bank_information[11] <= <GND>
bank_information[12] <= <GND>
bank_information[13] <= <GND>
bank_information[14] <= <GND>
bank_information[15] <= <GND>
bank_information[16] <= <GND>
bank_information[17] <= <GND>
bank_information[18] <= <GND>
bank_information[19] <= <GND>
bank_information[20] <= <GND>
bank_information[21] <= <GND>
bank_information[22] <= <GND>
bank_information[23] <= <GND>
bank_information[24] <= <GND>
bank_information[25] <= <GND>
bank_information[26] <= <GND>
bank_information[27] <= <GND>
bank_information[28] <= <GND>
bank_information[29] <= <GND>
bank_information[30] <= <GND>
bank_information[31] <= <GND>
bank_information[32] <= <GND>
bank_information[33] <= <GND>
bank_information[34] <= <GND>
bank_information[35] <= <GND>
bank_information[36] <= <GND>
bank_information[37] <= <GND>
bank_information[38] <= <GND>
bank_information[39] <= <GND>
bank_information[40] <= <GND>
bank_information[41] <= <GND>
bank_information[42] <= <GND>
bank_information[43] <= <GND>
bank_information[44] <= <GND>
bank_information[45] <= <GND>
bank_information[46] <= <GND>
bank_information[47] <= <GND>
bank_information[48] <= <GND>
bank_information[49] <= <GND>
bank_information[50] <= <GND>
bank_information[51] <= <GND>
bank_information[52] <= <GND>
bank_information[53] <= <GND>
bank_information[54] <= <GND>
bank_information[55] <= <GND>
bank_information[56] <= <GND>
bank_information[57] <= <GND>
bank_information[58] <= <GND>
bank_information[59] <= <GND>
bank_information[60] <= <GND>
bank_information[61] <= <GND>
bank_information[62] <= <GND>
bank_information[63] <= <GND>
bank_information[64] <= <GND>
bank_information[65] <= <GND>
bank_information[66] <= <GND>
bank_information[67] <= <GND>
bank_information[68] <= <GND>
bank_information[69] <= <GND>
bank_information[70] <= <GND>
bank_information[71] <= <GND>
bank_information[72] <= <GND>
bank_information[73] <= <GND>
bank_information[74] <= <GND>
bank_information[75] <= <GND>
bank_information[76] <= <GND>
bank_information[77] <= <GND>
bank_information[78] <= <GND>
bank_information[79] <= <GND>
bank_information[80] <= <GND>
bank_information[81] <= <GND>
bank_information[82] <= <GND>
bank_information[83] <= <GND>
bank_information[84] <= <GND>
bank_information[85] <= <GND>
bank_information[86] <= <GND>
bank_information[87] <= <GND>
bank_information[88] <= <GND>
bank_information[89] <= <GND>
bank_information[90] <= <GND>
bank_information[91] <= <GND>
bank_information[92] <= <GND>
bank_information[93] <= <GND>
bank_information[94] <= <GND>
bank_information[95] <= <GND>
bank_information[96] <= <GND>
bank_information[97] <= <GND>
bank_information[98] <= <GND>
bank_information[99] <= <GND>
bank_information[100] <= <GND>
bank_information[101] <= <GND>
bank_information[102] <= <GND>
bank_information[103] <= <GND>
bank_open[0] <= <GND>
bank_open[1] <= <GND>
bank_open[2] <= <GND>
bank_open[3] <= <GND>
bank_open[4] <= <GND>
bank_open[5] <= <GND>
bank_open[6] <= <GND>
bank_open[7] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
ctl_half_clk => ctl_half_clk.IN1
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1
resynced_ctl_reset_n[0] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[1] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[2] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[3] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[4] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[5] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[6] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[7] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[8] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[9] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[10] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[11] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[12] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[13] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[14] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[15] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_reset_n[16] <= alt_ddrx_reset_sync:reset_sync_inst.reset_n_sync
resynced_ctl_half_clk_reset_n[0] <= alt_ddrx_reset_sync:half_reset_sync_inst.reset_n_sync


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[4].ACLR
reset_n => reset_reg[5].ACLR
reset_n => reset_reg[6].ACLR
reset_n => reset_reg[7].ACLR
reset_n => reset_reg[8].ACLR
reset_n => reset_reg[9].ACLR
reset_n => reset_reg[10].ACLR
reset_n => reset_reg[11].ACLR
reset_n => reset_reg[12].ACLR
reset_n => reset_reg[13].ACLR
reset_n => reset_reg[14].ACLR
reset_n => reset_reg[15].ACLR
reset_n => reset_reg[19].ACLR
reset_n => reset_reg[16].ACLR
reset_n => reset_reg[17].ACLR
reset_n => reset_reg[18].ACLR
clk => reset_reg[19].CLK
clk => reset_reg[18].CLK
clk => reset_reg[17].CLK
clk => reset_reg[16].CLK
clk => reset_reg[15].CLK
clk => reset_reg[14].CLK
clk => reset_reg[13].CLK
clk => reset_reg[12].CLK
clk => reset_reg[11].CLK
clk => reset_reg[10].CLK
clk => reset_reg[9].CLK
clk => reset_reg[8].CLK
clk => reset_reg[7].CLK
clk => reset_reg[6].CLK
clk => reset_reg[5].CLK
clk => reset_reg[4].CLK
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[1] <= reset_n_sync[1].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[2] <= reset_n_sync[2].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[3] <= reset_n_sync[3].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[4] <= reset_n_sync[4].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[5] <= reset_n_sync[5].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[6] <= reset_n_sync[6].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[7] <= reset_n_sync[7].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[8] <= reset_n_sync[8].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[9] <= reset_n_sync[9].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[10] <= reset_n_sync[10].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[11] <= reset_n_sync[11].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[12] <= reset_n_sync[12].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[13] <= reset_n_sync[13].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[14] <= reset_n_sync[14].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[15] <= reset_n_sync[15].DB_MAX_OUTPUT_PORT_TYPE
reset_n_sync[16] <= reset_n_sync[16].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:half_reset_sync_inst
reset_n => reset_reg[3].ACLR
reset_n => reset_reg[0].ACLR
reset_n => reset_reg[1].ACLR
reset_n => reset_reg[2].ACLR
clk => reset_reg[3].CLK
clk => reset_reg[2].CLK
clk => reset_reg[1].CLK
clk => reset_reg[0].CLK
reset_n_sync[0] <= reset_n_sync[0].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst
ctl_clk => ctl_clk.IN4
ctl_reset_n[0] => ctl_reset_n[0].IN1
ctl_reset_n[1] => ctl_reset_n[1].IN1
ctl_reset_n[2] => ctl_reset_n[2].IN1
ctl_reset_n[3] => ctl_reset_n[3].IN1
ctl_reset_n[4] => gate_ready_in_reset.ACLR
ctl_half_clk => ctl_half_clk.IN1
ctl_half_clk_reset_n => ctl_half_clk_reset_n.IN1
local_read_req => local_read_req.IN1
local_write_req => local_write_req.IN1
local_ready <= alt_ddrx_avalon_if:avalon_if_inst.local_ready
local_size[0] => local_size[0].IN1
local_size[1] => local_size[1].IN1
local_size[2] => local_size[2].IN1
local_autopch_req => local_autopch_req.IN1
local_multicast => int_local_multicast.IN1
local_burstbegin => local_burstbegin.IN1
local_init_done <= local_init_done.DB_MAX_OUTPUT_PORT_TYPE
local_addr[0] => local_addr[0].IN1
local_addr[1] => local_addr[1].IN1
local_addr[2] => local_addr[2].IN1
local_addr[3] => local_addr[3].IN1
local_addr[4] => local_addr[4].IN1
local_addr[5] => local_addr[5].IN1
local_addr[6] => local_addr[6].IN1
local_addr[7] => local_addr[7].IN1
local_addr[8] => local_addr[8].IN1
local_addr[9] => local_addr[9].IN1
local_addr[10] => local_addr[10].IN1
local_addr[11] => local_addr[11].IN1
local_addr[12] => local_addr[12].IN1
local_addr[13] => local_addr[13].IN1
local_addr[14] => local_addr[14].IN1
local_addr[15] => local_addr[15].IN1
local_addr[16] => local_addr[16].IN1
local_addr[17] => local_addr[17].IN1
local_addr[18] => local_addr[18].IN1
local_addr[19] => local_addr[19].IN1
local_addr[20] => local_addr[20].IN1
local_addr[21] => local_addr[21].IN1
local_addr[22] => local_addr[22].IN1
local_addr[23] => local_addr[23].IN1
local_addr[24] => local_addr[24].IN1
local_rdata_error <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata_error
local_rdata_valid <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata_valid
local_rdata[0] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[1] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[2] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[3] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[4] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[5] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[6] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[7] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[8] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[9] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[10] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[11] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[12] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[13] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[14] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[15] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[16] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[17] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[18] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[19] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[20] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[21] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[22] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[23] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[24] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[25] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[26] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[27] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[28] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[29] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[30] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_rdata[31] <= alt_ddrx_avalon_if:avalon_if_inst.local_rdata
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_wdata_req <= <GND>
ecc_rdata[0] => ecc_rdata[0].IN1
ecc_rdata[1] => ecc_rdata[1].IN1
ecc_rdata[2] => ecc_rdata[2].IN1
ecc_rdata[3] => ecc_rdata[3].IN1
ecc_rdata[4] => ecc_rdata[4].IN1
ecc_rdata[5] => ecc_rdata[5].IN1
ecc_rdata[6] => ecc_rdata[6].IN1
ecc_rdata[7] => ecc_rdata[7].IN1
ecc_rdata[8] => ecc_rdata[8].IN1
ecc_rdata[9] => ecc_rdata[9].IN1
ecc_rdata[10] => ecc_rdata[10].IN1
ecc_rdata[11] => ecc_rdata[11].IN1
ecc_rdata[12] => ecc_rdata[12].IN1
ecc_rdata[13] => ecc_rdata[13].IN1
ecc_rdata[14] => ecc_rdata[14].IN1
ecc_rdata[15] => ecc_rdata[15].IN1
ecc_rdata[16] => ecc_rdata[16].IN1
ecc_rdata[17] => ecc_rdata[17].IN1
ecc_rdata[18] => ecc_rdata[18].IN1
ecc_rdata[19] => ecc_rdata[19].IN1
ecc_rdata[20] => ecc_rdata[20].IN1
ecc_rdata[21] => ecc_rdata[21].IN1
ecc_rdata[22] => ecc_rdata[22].IN1
ecc_rdata[23] => ecc_rdata[23].IN1
ecc_rdata[24] => ecc_rdata[24].IN1
ecc_rdata[25] => ecc_rdata[25].IN1
ecc_rdata[26] => ecc_rdata[26].IN1
ecc_rdata[27] => ecc_rdata[27].IN1
ecc_rdata[28] => ecc_rdata[28].IN1
ecc_rdata[29] => ecc_rdata[29].IN1
ecc_rdata[30] => ecc_rdata[30].IN1
ecc_rdata[31] => ecc_rdata[31].IN1
ecc_rdata_valid[0] => ecc_rdata_valid[0].IN1
ecc_rdata_error => ecc_rdata_error.IN1
wdata_fifo_wdata[0] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[1] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[2] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[3] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[4] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[5] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[6] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[7] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[8] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[9] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[10] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[11] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[12] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[13] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[14] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[15] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[16] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[17] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[18] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[19] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[20] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[21] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[22] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[23] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[24] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[25] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[26] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[27] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[28] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[29] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[30] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_wdata[31] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_wdata
wdata_fifo_be[0] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_be
wdata_fifo_be[1] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_be
wdata_fifo_be[2] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_be
wdata_fifo_be[3] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.wdata_fifo_be
beats_in_wfifo[0] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.beats_in_wfifo
beats_in_wfifo[1] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.beats_in_wfifo
beats_in_wfifo[2] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.beats_in_wfifo
beats_in_wfifo[3] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.beats_in_wfifo
beats_in_wfifo[4] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.beats_in_wfifo
beats_in_wfifo[5] <= alt_ddrx_wdata_fifo:wdata_fifo_inst.beats_in_wfifo
write_req_to_wfifo <= avalon_write_req.DB_MAX_OUTPUT_PORT_TYPE
be_to_wfifo[0] <= be_to_wfifo[0].DB_MAX_OUTPUT_PORT_TYPE
be_to_wfifo[1] <= be_to_wfifo[1].DB_MAX_OUTPUT_PORT_TYPE
be_to_wfifo[2] <= be_to_wfifo[2].DB_MAX_OUTPUT_PORT_TYPE
be_to_wfifo[3] <= be_to_wfifo[3].DB_MAX_OUTPUT_PORT_TYPE
addr_order[0] => addr_order[0].IN1
addr_order[1] => addr_order[1].IN1
col_width_from_csr[0] => col_width_from_csr[0].IN1
col_width_from_csr[1] => col_width_from_csr[1].IN1
col_width_from_csr[2] => col_width_from_csr[2].IN1
col_width_from_csr[3] => col_width_from_csr[3].IN1
row_width_from_csr[0] => row_width_from_csr[0].IN1
row_width_from_csr[1] => row_width_from_csr[1].IN1
row_width_from_csr[2] => row_width_from_csr[2].IN1
row_width_from_csr[3] => row_width_from_csr[3].IN1
row_width_from_csr[4] => row_width_from_csr[4].IN1
bank_width_from_csr[0] => bank_width_from_csr[0].IN1
bank_width_from_csr[1] => bank_width_from_csr[1].IN1
cs_width_from_csr[0] => cs_width_from_csr[0].IN1
cs_width_from_csr[1] => cs_width_from_csr[1].IN1
regdimm_enable => ~NO_FANOUT~
wdata_fifo_read => wdata_fifo_read.IN1
fetch => fetch.IN1
ctl_cal_success => local_init_done.IN0
ctl_cal_fail => local_init_done.IN1
cmd_fifo_empty <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd_fifo_empty
cmd_fifo_full <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd_fifo_full
cmd_fifo_wren <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd_fifo_wren
cmd0_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_is_a_read
cmd0_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_is_a_write
cmd0_autopch_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_autopch_req
cmd0_burstcount[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_burstcount
cmd0_burstcount[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_burstcount
cmd0_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_chip_addr
cmd0_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_row_addr
cmd0_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_bank_addr
cmd0_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_bank_addr
cmd0_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_bank_addr
cmd0_col_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_col_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_col_addr
cmd0_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_is_valid
cmd0_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd0_multicast_req
cmd1_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_is_a_read
cmd1_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_is_a_write
cmd1_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_chip_addr
cmd1_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_row_addr
cmd1_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_bank_addr
cmd1_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_bank_addr
cmd1_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_bank_addr
cmd1_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_is_valid
cmd1_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd1_multicast_req
cmd2_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_is_a_read
cmd2_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_is_a_write
cmd2_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_chip_addr
cmd2_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_row_addr
cmd2_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_bank_addr
cmd2_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_bank_addr
cmd2_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_bank_addr
cmd2_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_is_valid
cmd2_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd2_multicast_req
cmd3_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_is_a_read
cmd3_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_is_a_write
cmd3_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_chip_addr
cmd3_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_row_addr
cmd3_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_bank_addr
cmd3_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_bank_addr
cmd3_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_bank_addr
cmd3_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_is_valid
cmd3_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd3_multicast_req
cmd4_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_is_a_read
cmd4_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_is_a_write
cmd4_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_chip_addr
cmd4_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_row_addr
cmd4_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_bank_addr
cmd4_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_bank_addr
cmd4_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_bank_addr
cmd4_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_is_valid
cmd4_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd4_multicast_req
cmd5_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_is_a_read
cmd5_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_is_a_write
cmd5_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_chip_addr
cmd5_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_row_addr
cmd5_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_bank_addr
cmd5_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_bank_addr
cmd5_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_bank_addr
cmd5_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_is_valid
cmd5_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd5_multicast_req
cmd6_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_is_a_read
cmd6_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_is_a_write
cmd6_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_chip_addr
cmd6_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_row_addr
cmd6_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_bank_addr
cmd6_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_bank_addr
cmd6_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_bank_addr
cmd6_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_is_valid
cmd6_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd6_multicast_req
cmd7_is_a_read <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_is_a_read
cmd7_is_a_write <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_is_a_write
cmd7_chip_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_chip_addr
cmd7_row_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[3] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[4] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[5] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[6] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[7] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[8] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[9] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[10] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[11] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_row_addr[12] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_row_addr
cmd7_bank_addr[0] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_bank_addr
cmd7_bank_addr[1] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_bank_addr
cmd7_bank_addr[2] <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_bank_addr
cmd7_is_valid <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_is_valid
cmd7_multicast_req <= alt_ddrx_cmd_queue:cmd_queue_inst.cmd7_multicast_req


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => reset.IN1
ctl_reset_n => beats_in_wfifo[0]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[1]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[2]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[3]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[4]~reg0.ACLR
ctl_reset_n => beats_in_wfifo[5]~reg0.ACLR
write_req_to_wfifo => write_req_to_wfifo.IN1
wdata_to_wfifo[0] => wfifo_data[0].IN1
wdata_to_wfifo[1] => wfifo_data[1].IN1
wdata_to_wfifo[2] => wfifo_data[2].IN1
wdata_to_wfifo[3] => wfifo_data[3].IN1
wdata_to_wfifo[4] => wfifo_data[4].IN1
wdata_to_wfifo[5] => wfifo_data[5].IN1
wdata_to_wfifo[6] => wfifo_data[6].IN1
wdata_to_wfifo[7] => wfifo_data[7].IN1
wdata_to_wfifo[8] => wfifo_data[8].IN1
wdata_to_wfifo[9] => wfifo_data[9].IN1
wdata_to_wfifo[10] => wfifo_data[10].IN1
wdata_to_wfifo[11] => wfifo_data[11].IN1
wdata_to_wfifo[12] => wfifo_data[12].IN1
wdata_to_wfifo[13] => wfifo_data[13].IN1
wdata_to_wfifo[14] => wfifo_data[14].IN1
wdata_to_wfifo[15] => wfifo_data[15].IN1
wdata_to_wfifo[16] => wfifo_data[16].IN1
wdata_to_wfifo[17] => wfifo_data[17].IN1
wdata_to_wfifo[18] => wfifo_data[18].IN1
wdata_to_wfifo[19] => wfifo_data[19].IN1
wdata_to_wfifo[20] => wfifo_data[20].IN1
wdata_to_wfifo[21] => wfifo_data[21].IN1
wdata_to_wfifo[22] => wfifo_data[22].IN1
wdata_to_wfifo[23] => wfifo_data[23].IN1
wdata_to_wfifo[24] => wfifo_data[24].IN1
wdata_to_wfifo[25] => wfifo_data[25].IN1
wdata_to_wfifo[26] => wfifo_data[26].IN1
wdata_to_wfifo[27] => wfifo_data[27].IN1
wdata_to_wfifo[28] => wfifo_data[28].IN1
wdata_to_wfifo[29] => wfifo_data[29].IN1
wdata_to_wfifo[30] => wfifo_data[30].IN1
wdata_to_wfifo[31] => wfifo_data[31].IN1
be_to_wfifo[0] => wfifo_data[32].IN1
be_to_wfifo[1] => wfifo_data[33].IN1
be_to_wfifo[2] => wfifo_data[34].IN1
be_to_wfifo[3] => wfifo_data[35].IN1
wdata_fifo_read => wdata_fifo_read.IN1
wdata_fifo_full <= scfifo:wdata_fifo.almost_full
wdata_fifo_wdata[0] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[1] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[2] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[3] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[4] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[5] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[6] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[7] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[8] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[9] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[10] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[11] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[12] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[13] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[14] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[15] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[16] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[17] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[18] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[19] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[20] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[21] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[22] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[23] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[24] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[25] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[26] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[27] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[28] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[29] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[30] <= scfifo:wdata_fifo.q
wdata_fifo_wdata[31] <= scfifo:wdata_fifo.q
wdata_fifo_be[0] <= scfifo:wdata_fifo.q
wdata_fifo_be[1] <= scfifo:wdata_fifo.q
wdata_fifo_be[2] <= scfifo:wdata_fifo.q
wdata_fifo_be[3] <= scfifo:wdata_fifo.q
beats_in_wfifo[0] <= beats_in_wfifo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
beats_in_wfifo[1] <= beats_in_wfifo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
beats_in_wfifo[2] <= beats_in_wfifo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
beats_in_wfifo[3] <= beats_in_wfifo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
beats_in_wfifo[4] <= beats_in_wfifo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
beats_in_wfifo[5] <= beats_in_wfifo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo
data[0] => scfifo_qb61:auto_generated.data[0]
data[1] => scfifo_qb61:auto_generated.data[1]
data[2] => scfifo_qb61:auto_generated.data[2]
data[3] => scfifo_qb61:auto_generated.data[3]
data[4] => scfifo_qb61:auto_generated.data[4]
data[5] => scfifo_qb61:auto_generated.data[5]
data[6] => scfifo_qb61:auto_generated.data[6]
data[7] => scfifo_qb61:auto_generated.data[7]
data[8] => scfifo_qb61:auto_generated.data[8]
data[9] => scfifo_qb61:auto_generated.data[9]
data[10] => scfifo_qb61:auto_generated.data[10]
data[11] => scfifo_qb61:auto_generated.data[11]
data[12] => scfifo_qb61:auto_generated.data[12]
data[13] => scfifo_qb61:auto_generated.data[13]
data[14] => scfifo_qb61:auto_generated.data[14]
data[15] => scfifo_qb61:auto_generated.data[15]
data[16] => scfifo_qb61:auto_generated.data[16]
data[17] => scfifo_qb61:auto_generated.data[17]
data[18] => scfifo_qb61:auto_generated.data[18]
data[19] => scfifo_qb61:auto_generated.data[19]
data[20] => scfifo_qb61:auto_generated.data[20]
data[21] => scfifo_qb61:auto_generated.data[21]
data[22] => scfifo_qb61:auto_generated.data[22]
data[23] => scfifo_qb61:auto_generated.data[23]
data[24] => scfifo_qb61:auto_generated.data[24]
data[25] => scfifo_qb61:auto_generated.data[25]
data[26] => scfifo_qb61:auto_generated.data[26]
data[27] => scfifo_qb61:auto_generated.data[27]
data[28] => scfifo_qb61:auto_generated.data[28]
data[29] => scfifo_qb61:auto_generated.data[29]
data[30] => scfifo_qb61:auto_generated.data[30]
data[31] => scfifo_qb61:auto_generated.data[31]
data[32] => scfifo_qb61:auto_generated.data[32]
data[33] => scfifo_qb61:auto_generated.data[33]
data[34] => scfifo_qb61:auto_generated.data[34]
data[35] => scfifo_qb61:auto_generated.data[35]
q[0] <= scfifo_qb61:auto_generated.q[0]
q[1] <= scfifo_qb61:auto_generated.q[1]
q[2] <= scfifo_qb61:auto_generated.q[2]
q[3] <= scfifo_qb61:auto_generated.q[3]
q[4] <= scfifo_qb61:auto_generated.q[4]
q[5] <= scfifo_qb61:auto_generated.q[5]
q[6] <= scfifo_qb61:auto_generated.q[6]
q[7] <= scfifo_qb61:auto_generated.q[7]
q[8] <= scfifo_qb61:auto_generated.q[8]
q[9] <= scfifo_qb61:auto_generated.q[9]
q[10] <= scfifo_qb61:auto_generated.q[10]
q[11] <= scfifo_qb61:auto_generated.q[11]
q[12] <= scfifo_qb61:auto_generated.q[12]
q[13] <= scfifo_qb61:auto_generated.q[13]
q[14] <= scfifo_qb61:auto_generated.q[14]
q[15] <= scfifo_qb61:auto_generated.q[15]
q[16] <= scfifo_qb61:auto_generated.q[16]
q[17] <= scfifo_qb61:auto_generated.q[17]
q[18] <= scfifo_qb61:auto_generated.q[18]
q[19] <= scfifo_qb61:auto_generated.q[19]
q[20] <= scfifo_qb61:auto_generated.q[20]
q[21] <= scfifo_qb61:auto_generated.q[21]
q[22] <= scfifo_qb61:auto_generated.q[22]
q[23] <= scfifo_qb61:auto_generated.q[23]
q[24] <= scfifo_qb61:auto_generated.q[24]
q[25] <= scfifo_qb61:auto_generated.q[25]
q[26] <= scfifo_qb61:auto_generated.q[26]
q[27] <= scfifo_qb61:auto_generated.q[27]
q[28] <= scfifo_qb61:auto_generated.q[28]
q[29] <= scfifo_qb61:auto_generated.q[29]
q[30] <= scfifo_qb61:auto_generated.q[30]
q[31] <= scfifo_qb61:auto_generated.q[31]
q[32] <= scfifo_qb61:auto_generated.q[32]
q[33] <= scfifo_qb61:auto_generated.q[33]
q[34] <= scfifo_qb61:auto_generated.q[34]
q[35] <= scfifo_qb61:auto_generated.q[35]
wrreq => scfifo_qb61:auto_generated.wrreq
rdreq => scfifo_qb61:auto_generated.rdreq
clock => scfifo_qb61:auto_generated.clock
aclr => scfifo_qb61:auto_generated.aclr
sclr => scfifo_qb61:auto_generated.sclr
empty <= <GND>
full <= <GND>
almost_full <= scfifo_qb61:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated
aclr => a_dpfifo_o231:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_o231:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_o231:dpfifo.data[0]
data[1] => a_dpfifo_o231:dpfifo.data[1]
data[2] => a_dpfifo_o231:dpfifo.data[2]
data[3] => a_dpfifo_o231:dpfifo.data[3]
data[4] => a_dpfifo_o231:dpfifo.data[4]
data[5] => a_dpfifo_o231:dpfifo.data[5]
data[6] => a_dpfifo_o231:dpfifo.data[6]
data[7] => a_dpfifo_o231:dpfifo.data[7]
data[8] => a_dpfifo_o231:dpfifo.data[8]
data[9] => a_dpfifo_o231:dpfifo.data[9]
data[10] => a_dpfifo_o231:dpfifo.data[10]
data[11] => a_dpfifo_o231:dpfifo.data[11]
data[12] => a_dpfifo_o231:dpfifo.data[12]
data[13] => a_dpfifo_o231:dpfifo.data[13]
data[14] => a_dpfifo_o231:dpfifo.data[14]
data[15] => a_dpfifo_o231:dpfifo.data[15]
data[16] => a_dpfifo_o231:dpfifo.data[16]
data[17] => a_dpfifo_o231:dpfifo.data[17]
data[18] => a_dpfifo_o231:dpfifo.data[18]
data[19] => a_dpfifo_o231:dpfifo.data[19]
data[20] => a_dpfifo_o231:dpfifo.data[20]
data[21] => a_dpfifo_o231:dpfifo.data[21]
data[22] => a_dpfifo_o231:dpfifo.data[22]
data[23] => a_dpfifo_o231:dpfifo.data[23]
data[24] => a_dpfifo_o231:dpfifo.data[24]
data[25] => a_dpfifo_o231:dpfifo.data[25]
data[26] => a_dpfifo_o231:dpfifo.data[26]
data[27] => a_dpfifo_o231:dpfifo.data[27]
data[28] => a_dpfifo_o231:dpfifo.data[28]
data[29] => a_dpfifo_o231:dpfifo.data[29]
data[30] => a_dpfifo_o231:dpfifo.data[30]
data[31] => a_dpfifo_o231:dpfifo.data[31]
data[32] => a_dpfifo_o231:dpfifo.data[32]
data[33] => a_dpfifo_o231:dpfifo.data[33]
data[34] => a_dpfifo_o231:dpfifo.data[34]
data[35] => a_dpfifo_o231:dpfifo.data[35]
q[0] <= a_dpfifo_o231:dpfifo.q[0]
q[1] <= a_dpfifo_o231:dpfifo.q[1]
q[2] <= a_dpfifo_o231:dpfifo.q[2]
q[3] <= a_dpfifo_o231:dpfifo.q[3]
q[4] <= a_dpfifo_o231:dpfifo.q[4]
q[5] <= a_dpfifo_o231:dpfifo.q[5]
q[6] <= a_dpfifo_o231:dpfifo.q[6]
q[7] <= a_dpfifo_o231:dpfifo.q[7]
q[8] <= a_dpfifo_o231:dpfifo.q[8]
q[9] <= a_dpfifo_o231:dpfifo.q[9]
q[10] <= a_dpfifo_o231:dpfifo.q[10]
q[11] <= a_dpfifo_o231:dpfifo.q[11]
q[12] <= a_dpfifo_o231:dpfifo.q[12]
q[13] <= a_dpfifo_o231:dpfifo.q[13]
q[14] <= a_dpfifo_o231:dpfifo.q[14]
q[15] <= a_dpfifo_o231:dpfifo.q[15]
q[16] <= a_dpfifo_o231:dpfifo.q[16]
q[17] <= a_dpfifo_o231:dpfifo.q[17]
q[18] <= a_dpfifo_o231:dpfifo.q[18]
q[19] <= a_dpfifo_o231:dpfifo.q[19]
q[20] <= a_dpfifo_o231:dpfifo.q[20]
q[21] <= a_dpfifo_o231:dpfifo.q[21]
q[22] <= a_dpfifo_o231:dpfifo.q[22]
q[23] <= a_dpfifo_o231:dpfifo.q[23]
q[24] <= a_dpfifo_o231:dpfifo.q[24]
q[25] <= a_dpfifo_o231:dpfifo.q[25]
q[26] <= a_dpfifo_o231:dpfifo.q[26]
q[27] <= a_dpfifo_o231:dpfifo.q[27]
q[28] <= a_dpfifo_o231:dpfifo.q[28]
q[29] <= a_dpfifo_o231:dpfifo.q[29]
q[30] <= a_dpfifo_o231:dpfifo.q[30]
q[31] <= a_dpfifo_o231:dpfifo.q[31]
q[32] <= a_dpfifo_o231:dpfifo.q[32]
q[33] <= a_dpfifo_o231:dpfifo.q[33]
q[34] <= a_dpfifo_o231:dpfifo.q[34]
q[35] <= a_dpfifo_o231:dpfifo.q[35]
rdreq => a_dpfifo_o231:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_o231:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_o231:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[7].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_2ob:rd_ptr_msb.aclr
aclr => cntr_fo7:usedw_counter.aclr
aclr => cntr_3ob:wr_ptr.aclr
clock => altsyncram_62e1:FIFOram.clock0
clock => altsyncram_62e1:FIFOram.clock1
clock => cntr_2ob:rd_ptr_msb.clock
clock => cntr_fo7:usedw_counter.clock
clock => cntr_3ob:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_62e1:FIFOram.data_a[0]
data[1] => altsyncram_62e1:FIFOram.data_a[1]
data[2] => altsyncram_62e1:FIFOram.data_a[2]
data[3] => altsyncram_62e1:FIFOram.data_a[3]
data[4] => altsyncram_62e1:FIFOram.data_a[4]
data[5] => altsyncram_62e1:FIFOram.data_a[5]
data[6] => altsyncram_62e1:FIFOram.data_a[6]
data[7] => altsyncram_62e1:FIFOram.data_a[7]
data[8] => altsyncram_62e1:FIFOram.data_a[8]
data[9] => altsyncram_62e1:FIFOram.data_a[9]
data[10] => altsyncram_62e1:FIFOram.data_a[10]
data[11] => altsyncram_62e1:FIFOram.data_a[11]
data[12] => altsyncram_62e1:FIFOram.data_a[12]
data[13] => altsyncram_62e1:FIFOram.data_a[13]
data[14] => altsyncram_62e1:FIFOram.data_a[14]
data[15] => altsyncram_62e1:FIFOram.data_a[15]
data[16] => altsyncram_62e1:FIFOram.data_a[16]
data[17] => altsyncram_62e1:FIFOram.data_a[17]
data[18] => altsyncram_62e1:FIFOram.data_a[18]
data[19] => altsyncram_62e1:FIFOram.data_a[19]
data[20] => altsyncram_62e1:FIFOram.data_a[20]
data[21] => altsyncram_62e1:FIFOram.data_a[21]
data[22] => altsyncram_62e1:FIFOram.data_a[22]
data[23] => altsyncram_62e1:FIFOram.data_a[23]
data[24] => altsyncram_62e1:FIFOram.data_a[24]
data[25] => altsyncram_62e1:FIFOram.data_a[25]
data[26] => altsyncram_62e1:FIFOram.data_a[26]
data[27] => altsyncram_62e1:FIFOram.data_a[27]
data[28] => altsyncram_62e1:FIFOram.data_a[28]
data[29] => altsyncram_62e1:FIFOram.data_a[29]
data[30] => altsyncram_62e1:FIFOram.data_a[30]
data[31] => altsyncram_62e1:FIFOram.data_a[31]
data[32] => altsyncram_62e1:FIFOram.data_a[32]
data[33] => altsyncram_62e1:FIFOram.data_a[33]
data[34] => altsyncram_62e1:FIFOram.data_a[34]
data[35] => altsyncram_62e1:FIFOram.data_a[35]
q[0] <= altsyncram_62e1:FIFOram.q_b[0]
q[1] <= altsyncram_62e1:FIFOram.q_b[1]
q[2] <= altsyncram_62e1:FIFOram.q_b[2]
q[3] <= altsyncram_62e1:FIFOram.q_b[3]
q[4] <= altsyncram_62e1:FIFOram.q_b[4]
q[5] <= altsyncram_62e1:FIFOram.q_b[5]
q[6] <= altsyncram_62e1:FIFOram.q_b[6]
q[7] <= altsyncram_62e1:FIFOram.q_b[7]
q[8] <= altsyncram_62e1:FIFOram.q_b[8]
q[9] <= altsyncram_62e1:FIFOram.q_b[9]
q[10] <= altsyncram_62e1:FIFOram.q_b[10]
q[11] <= altsyncram_62e1:FIFOram.q_b[11]
q[12] <= altsyncram_62e1:FIFOram.q_b[12]
q[13] <= altsyncram_62e1:FIFOram.q_b[13]
q[14] <= altsyncram_62e1:FIFOram.q_b[14]
q[15] <= altsyncram_62e1:FIFOram.q_b[15]
q[16] <= altsyncram_62e1:FIFOram.q_b[16]
q[17] <= altsyncram_62e1:FIFOram.q_b[17]
q[18] <= altsyncram_62e1:FIFOram.q_b[18]
q[19] <= altsyncram_62e1:FIFOram.q_b[19]
q[20] <= altsyncram_62e1:FIFOram.q_b[20]
q[21] <= altsyncram_62e1:FIFOram.q_b[21]
q[22] <= altsyncram_62e1:FIFOram.q_b[22]
q[23] <= altsyncram_62e1:FIFOram.q_b[23]
q[24] <= altsyncram_62e1:FIFOram.q_b[24]
q[25] <= altsyncram_62e1:FIFOram.q_b[25]
q[26] <= altsyncram_62e1:FIFOram.q_b[26]
q[27] <= altsyncram_62e1:FIFOram.q_b[27]
q[28] <= altsyncram_62e1:FIFOram.q_b[28]
q[29] <= altsyncram_62e1:FIFOram.q_b[29]
q[30] <= altsyncram_62e1:FIFOram.q_b[30]
q[31] <= altsyncram_62e1:FIFOram.q_b[31]
q[32] <= altsyncram_62e1:FIFOram.q_b[32]
q[33] <= altsyncram_62e1:FIFOram.q_b[33]
q[34] <= altsyncram_62e1:FIFOram.q_b[34]
q[35] <= altsyncram_62e1:FIFOram.q_b[35]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_62e1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_2ob:rd_ptr_msb.sclr
sclr => cntr_fo7:usedw_counter.sclr
sclr => cntr_3ob:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_fo7:usedw_counter.q[0]
usedw[1] <= cntr_fo7:usedw_counter.q[1]
usedw[2] <= cntr_fo7:usedw_counter.q[2]
usedw[3] <= cntr_fo7:usedw_counter.q[3]
usedw[4] <= cntr_fo7:usedw_counter.q[4]
usedw[5] <= cntr_fo7:usedw_counter.q[5]
usedw[6] <= cntr_fo7:usedw_counter.q[6]
usedw[7] <= cntr_fo7:usedw_counter.q[7]
wreq => altsyncram_62e1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_fo7:usedw_counter.updown
wreq => cntr_3ob:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|altsyncram_62e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cmpr_ls8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cmpr_ls8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_2ob:rd_ptr_msb
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_fo7:usedw_counter
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_qb61:auto_generated|a_dpfifo_o231:dpfifo|cntr_3ob:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst
ctl_clk => buf_col_addr[2].CLK
ctl_clk => buf_col_addr[3].CLK
ctl_clk => buf_col_addr[4].CLK
ctl_clk => buf_col_addr[5].CLK
ctl_clk => buf_col_addr[6].CLK
ctl_clk => buf_col_addr[7].CLK
ctl_clk => buf_col_addr[8].CLK
ctl_clk => buf_col_addr[9].CLK
ctl_clk => buf_row_addr[0].CLK
ctl_clk => buf_row_addr[1].CLK
ctl_clk => buf_row_addr[2].CLK
ctl_clk => buf_row_addr[3].CLK
ctl_clk => buf_row_addr[4].CLK
ctl_clk => buf_row_addr[5].CLK
ctl_clk => buf_row_addr[6].CLK
ctl_clk => buf_row_addr[7].CLK
ctl_clk => buf_row_addr[8].CLK
ctl_clk => buf_row_addr[9].CLK
ctl_clk => buf_row_addr[10].CLK
ctl_clk => buf_row_addr[11].CLK
ctl_clk => buf_row_addr[12].CLK
ctl_clk => buf_bank_addr[0].CLK
ctl_clk => buf_bank_addr[1].CLK
ctl_clk => buf_bank_addr[2].CLK
ctl_clk => buf_cs_addr[0].CLK
ctl_clk => buf_size[0].CLK
ctl_clk => buf_size[1].CLK
ctl_clk => buf_size[2].CLK
ctl_clk => buf_multicast.CLK
ctl_clk => buf_autopch_req.CLK
ctl_clk => buf_write_req.CLK
ctl_clk => buf_read_req.CLK
ctl_clk => pass_write.CLK
ctl_clk => generating.CLK
ctl_clk => registered.CLK
ctl_clk => hold_ready.CLK
ctl_reset_n => buf_col_addr[2].ACLR
ctl_reset_n => buf_col_addr[3].ACLR
ctl_reset_n => buf_col_addr[4].ACLR
ctl_reset_n => buf_col_addr[5].ACLR
ctl_reset_n => buf_col_addr[6].ACLR
ctl_reset_n => buf_col_addr[7].ACLR
ctl_reset_n => buf_col_addr[8].ACLR
ctl_reset_n => buf_col_addr[9].ACLR
ctl_reset_n => buf_row_addr[0].ACLR
ctl_reset_n => buf_row_addr[1].ACLR
ctl_reset_n => buf_row_addr[2].ACLR
ctl_reset_n => buf_row_addr[3].ACLR
ctl_reset_n => buf_row_addr[4].ACLR
ctl_reset_n => buf_row_addr[5].ACLR
ctl_reset_n => buf_row_addr[6].ACLR
ctl_reset_n => buf_row_addr[7].ACLR
ctl_reset_n => buf_row_addr[8].ACLR
ctl_reset_n => buf_row_addr[9].ACLR
ctl_reset_n => buf_row_addr[10].ACLR
ctl_reset_n => buf_row_addr[11].ACLR
ctl_reset_n => buf_row_addr[12].ACLR
ctl_reset_n => buf_bank_addr[0].ACLR
ctl_reset_n => buf_bank_addr[1].ACLR
ctl_reset_n => buf_bank_addr[2].ACLR
ctl_reset_n => buf_cs_addr[0].ACLR
ctl_reset_n => hold_ready.ACLR
ctl_reset_n => registered.ACLR
ctl_reset_n => generating.ACLR
ctl_reset_n => pass_write.ACLR
ctl_reset_n => buf_multicast.ACLR
ctl_reset_n => buf_autopch_req.ACLR
ctl_reset_n => buf_write_req.ACLR
ctl_reset_n => buf_read_req.ACLR
ctl_reset_n => buf_size[0].ACLR
ctl_reset_n => buf_size[1].ACLR
ctl_reset_n => buf_size[2].ACLR
local_read_req => copy.IN0
local_read_req => read_req.DATAB
local_read_req => buf_read_req.DATAIN
local_write_req => write_req.IN0
local_write_req => always9.IN1
local_write_req => always13.IN1
local_write_req => buf_write_req.DATAIN
processed_write_req => copy.IN1
processed_write_req => write_req.DATAB
local_size[0] => LessThan5.IN6
local_size[0] => LessThan7.IN6
local_size[0] => Add69.IN5
local_size[1] => LessThan5.IN5
local_size[1] => LessThan7.IN5
local_size[1] => Add69.IN4
local_size[2] => LessThan5.IN4
local_size[2] => LessThan7.IN4
local_size[2] => Add69.IN3
local_autopch_req => autopch_req.DATAB
local_autopch_req => buf_autopch_req.DATAIN
local_addr[0] => Mux0.IN36
local_addr[0] => Mux1.IN36
local_addr[0] => Mux2.IN36
local_addr[0] => Mux3.IN36
local_addr[0] => Mux4.IN36
local_addr[0] => Mux5.IN36
local_addr[0] => Mux6.IN36
local_addr[0] => Mux7.IN36
local_addr[0] => Mux8.IN36
local_addr[0] => Mux9.IN36
local_addr[0] => Mux10.IN36
local_addr[0] => Mux11.IN36
local_addr[0] => Mux12.IN36
local_addr[0] => Mux13.IN36
local_addr[0] => Mux14.IN36
local_addr[0] => Mux15.IN36
local_addr[0] => Mux16.IN36
local_addr[0] => Mux17.IN36
local_addr[0] => Mux18.IN36
local_addr[0] => Mux19.IN36
local_addr[0] => Mux20.IN36
local_addr[0] => Mux21.IN36
local_addr[0] => Mux22.IN36
local_addr[0] => Mux23.IN36
local_addr[0] => Mux25.IN36
local_addr[0] => Mux26.IN36
local_addr[0] => Mux27.IN36
local_addr[0] => Mux28.IN36
local_addr[0] => Mux29.IN36
local_addr[0] => col_addr.DATAB
local_addr[0] => require_gen.IN1
local_addr[0] => always9.IN1
local_addr[0] => Add69.IN6
local_addr[0] => Mux24.IN20
local_addr[0] => always7.IN1
local_addr[0] => always9.IN1
local_addr[1] => Mux0.IN35
local_addr[1] => Mux1.IN35
local_addr[1] => Mux2.IN35
local_addr[1] => Mux3.IN35
local_addr[1] => Mux4.IN35
local_addr[1] => Mux5.IN35
local_addr[1] => Mux6.IN35
local_addr[1] => Mux7.IN35
local_addr[1] => Mux8.IN35
local_addr[1] => Mux9.IN35
local_addr[1] => Mux10.IN35
local_addr[1] => Mux11.IN35
local_addr[1] => Mux12.IN35
local_addr[1] => Mux13.IN35
local_addr[1] => Mux14.IN35
local_addr[1] => Mux15.IN35
local_addr[1] => Mux16.IN35
local_addr[1] => Mux17.IN35
local_addr[1] => Mux18.IN35
local_addr[1] => Mux19.IN35
local_addr[1] => Mux20.IN35
local_addr[1] => Mux21.IN35
local_addr[1] => Mux22.IN35
local_addr[1] => Mux23.IN35
local_addr[1] => Mux25.IN35
local_addr[1] => Mux26.IN35
local_addr[1] => Mux27.IN35
local_addr[1] => Mux28.IN35
local_addr[1] => Mux29.IN35
local_addr[1] => col_addr.DATAB
local_addr[1] => buf_col_addr.DATAB
local_addr[1] => Mux24.IN19
local_addr[2] => Mux0.IN34
local_addr[2] => Mux1.IN34
local_addr[2] => Mux2.IN34
local_addr[2] => Mux3.IN34
local_addr[2] => Mux4.IN34
local_addr[2] => Mux5.IN34
local_addr[2] => Mux6.IN34
local_addr[2] => Mux7.IN34
local_addr[2] => Mux8.IN34
local_addr[2] => Mux9.IN34
local_addr[2] => Mux10.IN34
local_addr[2] => Mux11.IN34
local_addr[2] => Mux12.IN34
local_addr[2] => Mux13.IN34
local_addr[2] => Mux14.IN34
local_addr[2] => Mux15.IN34
local_addr[2] => Mux16.IN34
local_addr[2] => Mux17.IN34
local_addr[2] => Mux18.IN34
local_addr[2] => Mux19.IN34
local_addr[2] => Mux20.IN34
local_addr[2] => Mux21.IN34
local_addr[2] => Mux22.IN34
local_addr[2] => Mux23.IN34
local_addr[2] => Mux25.IN34
local_addr[2] => Mux26.IN34
local_addr[2] => Mux27.IN34
local_addr[2] => Mux28.IN34
local_addr[2] => Mux29.IN34
local_addr[2] => col_addr.DATAB
local_addr[2] => buf_col_addr.DATAB
local_addr[2] => Mux24.IN18
local_addr[3] => Mux0.IN33
local_addr[3] => Mux1.IN33
local_addr[3] => Mux2.IN33
local_addr[3] => Mux3.IN33
local_addr[3] => Mux4.IN33
local_addr[3] => Mux5.IN33
local_addr[3] => Mux6.IN33
local_addr[3] => Mux7.IN33
local_addr[3] => Mux8.IN33
local_addr[3] => Mux9.IN33
local_addr[3] => Mux10.IN33
local_addr[3] => Mux11.IN33
local_addr[3] => Mux12.IN33
local_addr[3] => Mux13.IN33
local_addr[3] => Mux14.IN33
local_addr[3] => Mux15.IN33
local_addr[3] => Mux16.IN33
local_addr[3] => Mux17.IN33
local_addr[3] => Mux18.IN33
local_addr[3] => Mux19.IN33
local_addr[3] => Mux20.IN33
local_addr[3] => Mux21.IN33
local_addr[3] => Mux22.IN33
local_addr[3] => Mux23.IN33
local_addr[3] => Mux25.IN33
local_addr[3] => Mux26.IN33
local_addr[3] => Mux27.IN33
local_addr[3] => Mux28.IN33
local_addr[3] => Mux29.IN33
local_addr[3] => col_addr.DATAB
local_addr[3] => buf_col_addr.DATAB
local_addr[3] => Mux24.IN17
local_addr[4] => Mux0.IN32
local_addr[4] => Mux1.IN32
local_addr[4] => Mux2.IN32
local_addr[4] => Mux3.IN32
local_addr[4] => Mux4.IN32
local_addr[4] => Mux5.IN32
local_addr[4] => Mux6.IN32
local_addr[4] => Mux7.IN32
local_addr[4] => Mux8.IN32
local_addr[4] => Mux9.IN32
local_addr[4] => Mux10.IN32
local_addr[4] => Mux11.IN32
local_addr[4] => Mux12.IN32
local_addr[4] => Mux13.IN32
local_addr[4] => Mux14.IN32
local_addr[4] => Mux15.IN32
local_addr[4] => Mux16.IN32
local_addr[4] => Mux17.IN32
local_addr[4] => Mux18.IN32
local_addr[4] => Mux19.IN32
local_addr[4] => Mux20.IN32
local_addr[4] => Mux21.IN32
local_addr[4] => Mux22.IN32
local_addr[4] => Mux23.IN32
local_addr[4] => Mux25.IN32
local_addr[4] => Mux26.IN32
local_addr[4] => Mux27.IN32
local_addr[4] => Mux28.IN32
local_addr[4] => Mux29.IN32
local_addr[4] => col_addr.DATAB
local_addr[4] => buf_col_addr.DATAB
local_addr[4] => Mux24.IN16
local_addr[5] => Mux0.IN31
local_addr[5] => Mux1.IN31
local_addr[5] => Mux2.IN31
local_addr[5] => Mux3.IN31
local_addr[5] => Mux4.IN31
local_addr[5] => Mux5.IN31
local_addr[5] => Mux6.IN31
local_addr[5] => Mux7.IN31
local_addr[5] => Mux8.IN31
local_addr[5] => Mux9.IN31
local_addr[5] => Mux10.IN31
local_addr[5] => Mux11.IN31
local_addr[5] => Mux12.IN31
local_addr[5] => Mux13.IN31
local_addr[5] => Mux14.IN31
local_addr[5] => Mux15.IN31
local_addr[5] => Mux16.IN31
local_addr[5] => Mux17.IN31
local_addr[5] => Mux18.IN31
local_addr[5] => Mux19.IN31
local_addr[5] => Mux20.IN31
local_addr[5] => Mux21.IN31
local_addr[5] => Mux22.IN31
local_addr[5] => Mux23.IN31
local_addr[5] => Mux25.IN31
local_addr[5] => Mux26.IN31
local_addr[5] => Mux27.IN31
local_addr[5] => Mux28.IN31
local_addr[5] => Mux29.IN31
local_addr[5] => col_addr.DATAB
local_addr[5] => buf_col_addr.DATAB
local_addr[5] => Mux24.IN15
local_addr[6] => Mux0.IN30
local_addr[6] => Mux1.IN30
local_addr[6] => Mux2.IN30
local_addr[6] => Mux3.IN30
local_addr[6] => Mux4.IN30
local_addr[6] => Mux5.IN30
local_addr[6] => Mux6.IN30
local_addr[6] => Mux7.IN30
local_addr[6] => Mux8.IN30
local_addr[6] => Mux9.IN30
local_addr[6] => Mux10.IN30
local_addr[6] => Mux11.IN30
local_addr[6] => Mux12.IN30
local_addr[6] => Mux13.IN30
local_addr[6] => Mux14.IN30
local_addr[6] => Mux15.IN30
local_addr[6] => Mux16.IN30
local_addr[6] => Mux17.IN30
local_addr[6] => Mux18.IN30
local_addr[6] => Mux19.IN30
local_addr[6] => Mux20.IN30
local_addr[6] => Mux21.IN30
local_addr[6] => Mux22.IN30
local_addr[6] => Mux23.IN30
local_addr[6] => Mux25.IN30
local_addr[6] => Mux26.IN30
local_addr[6] => Mux27.IN30
local_addr[6] => Mux28.IN30
local_addr[6] => Mux29.IN30
local_addr[6] => col_addr.DATAB
local_addr[6] => buf_col_addr.DATAB
local_addr[6] => Mux24.IN14
local_addr[7] => int_col_addr[8].DATAB
local_addr[7] => Mux0.IN29
local_addr[7] => Mux1.IN29
local_addr[7] => Mux2.IN29
local_addr[7] => Mux3.IN29
local_addr[7] => Mux4.IN29
local_addr[7] => Mux5.IN29
local_addr[7] => Mux6.IN29
local_addr[7] => Mux7.IN29
local_addr[7] => Mux8.IN29
local_addr[7] => Mux9.IN29
local_addr[7] => Mux10.IN29
local_addr[7] => Mux11.IN29
local_addr[7] => Mux12.IN29
local_addr[7] => Mux13.IN29
local_addr[7] => Mux14.IN29
local_addr[7] => Mux15.IN29
local_addr[7] => Mux16.IN29
local_addr[7] => Mux17.IN29
local_addr[7] => Mux18.IN29
local_addr[7] => Mux19.IN29
local_addr[7] => Mux20.IN29
local_addr[7] => Mux21.IN29
local_addr[7] => Mux22.IN29
local_addr[7] => Mux23.IN29
local_addr[7] => Mux25.IN29
local_addr[7] => Mux26.IN29
local_addr[7] => Mux27.IN29
local_addr[7] => Mux28.IN29
local_addr[7] => Mux29.IN29
local_addr[7] => Mux24.IN13
local_addr[8] => int_col_addr[9].DATAB
local_addr[8] => Mux0.IN28
local_addr[8] => Mux1.IN28
local_addr[8] => Mux2.IN28
local_addr[8] => Mux3.IN28
local_addr[8] => Mux4.IN28
local_addr[8] => Mux5.IN28
local_addr[8] => Mux6.IN28
local_addr[8] => Mux7.IN28
local_addr[8] => Mux8.IN28
local_addr[8] => Mux9.IN28
local_addr[8] => Mux10.IN28
local_addr[8] => Mux11.IN28
local_addr[8] => Mux12.IN28
local_addr[8] => Mux13.IN28
local_addr[8] => Mux14.IN28
local_addr[8] => Mux15.IN28
local_addr[8] => Mux16.IN28
local_addr[8] => Mux17.IN28
local_addr[8] => Mux18.IN28
local_addr[8] => Mux19.IN28
local_addr[8] => Mux20.IN28
local_addr[8] => Mux21.IN28
local_addr[8] => Mux22.IN28
local_addr[8] => Mux23.IN28
local_addr[8] => Mux25.IN28
local_addr[8] => Mux26.IN28
local_addr[8] => Mux27.IN28
local_addr[8] => Mux28.IN28
local_addr[8] => Mux29.IN28
local_addr[8] => Mux24.IN12
local_addr[9] => Mux0.IN27
local_addr[9] => Mux1.IN27
local_addr[9] => Mux2.IN27
local_addr[9] => Mux3.IN27
local_addr[9] => Mux4.IN27
local_addr[9] => Mux5.IN27
local_addr[9] => Mux6.IN27
local_addr[9] => Mux7.IN27
local_addr[9] => Mux8.IN27
local_addr[9] => Mux9.IN27
local_addr[9] => Mux10.IN27
local_addr[9] => Mux11.IN27
local_addr[9] => Mux12.IN27
local_addr[9] => Mux13.IN27
local_addr[9] => Mux14.IN27
local_addr[9] => Mux15.IN27
local_addr[9] => Mux16.IN27
local_addr[9] => Mux17.IN27
local_addr[9] => Mux18.IN27
local_addr[9] => Mux19.IN27
local_addr[9] => Mux20.IN27
local_addr[9] => Mux21.IN27
local_addr[9] => Mux22.IN27
local_addr[9] => Mux23.IN27
local_addr[9] => Mux25.IN27
local_addr[9] => Mux26.IN27
local_addr[9] => Mux27.IN27
local_addr[9] => Mux28.IN27
local_addr[9] => Mux29.IN27
local_addr[9] => Mux24.IN6
local_addr[10] => Mux0.IN26
local_addr[10] => Mux1.IN26
local_addr[10] => Mux2.IN26
local_addr[10] => Mux3.IN26
local_addr[10] => Mux4.IN26
local_addr[10] => Mux5.IN26
local_addr[10] => Mux6.IN26
local_addr[10] => Mux7.IN26
local_addr[10] => Mux8.IN26
local_addr[10] => Mux9.IN26
local_addr[10] => Mux10.IN26
local_addr[10] => Mux11.IN26
local_addr[10] => Mux12.IN26
local_addr[10] => Mux13.IN26
local_addr[10] => Mux14.IN26
local_addr[10] => Mux15.IN26
local_addr[10] => Mux16.IN26
local_addr[10] => Mux17.IN26
local_addr[10] => Mux18.IN26
local_addr[10] => Mux19.IN26
local_addr[10] => Mux20.IN26
local_addr[10] => Mux21.IN26
local_addr[10] => Mux22.IN26
local_addr[10] => Mux23.IN26
local_addr[10] => Mux25.IN26
local_addr[10] => Mux26.IN26
local_addr[10] => Mux27.IN26
local_addr[10] => Mux28.IN26
local_addr[10] => Mux29.IN26
local_addr[10] => Mux24.IN5
local_addr[11] => Mux0.IN25
local_addr[11] => Mux1.IN25
local_addr[11] => Mux2.IN25
local_addr[11] => Mux3.IN25
local_addr[11] => Mux4.IN25
local_addr[11] => Mux5.IN25
local_addr[11] => Mux6.IN25
local_addr[11] => Mux7.IN25
local_addr[11] => Mux8.IN25
local_addr[11] => Mux9.IN25
local_addr[11] => Mux10.IN25
local_addr[11] => Mux11.IN25
local_addr[11] => Mux12.IN25
local_addr[11] => Mux13.IN25
local_addr[11] => Mux14.IN25
local_addr[11] => Mux15.IN25
local_addr[11] => Mux16.IN25
local_addr[11] => Mux17.IN25
local_addr[11] => Mux18.IN25
local_addr[11] => Mux19.IN25
local_addr[11] => Mux20.IN25
local_addr[11] => Mux21.IN25
local_addr[11] => Mux22.IN25
local_addr[11] => Mux23.IN25
local_addr[11] => Mux25.IN25
local_addr[11] => Mux26.IN25
local_addr[11] => Mux27.IN25
local_addr[11] => Mux28.IN25
local_addr[11] => Mux29.IN25
local_addr[11] => Mux24.IN4
local_addr[12] => Mux0.IN24
local_addr[12] => Mux1.IN24
local_addr[12] => Mux2.IN24
local_addr[12] => Mux3.IN24
local_addr[12] => Mux4.IN24
local_addr[12] => Mux5.IN24
local_addr[12] => Mux6.IN24
local_addr[12] => Mux7.IN24
local_addr[12] => Mux8.IN24
local_addr[12] => Mux9.IN24
local_addr[12] => Mux10.IN24
local_addr[12] => Mux11.IN24
local_addr[12] => Mux12.IN24
local_addr[12] => Mux13.IN24
local_addr[12] => Mux14.IN24
local_addr[12] => Mux15.IN24
local_addr[12] => Mux16.IN24
local_addr[12] => Mux17.IN24
local_addr[12] => Mux18.IN24
local_addr[12] => Mux19.IN24
local_addr[12] => Mux20.IN24
local_addr[12] => Mux21.IN24
local_addr[12] => Mux22.IN24
local_addr[12] => Mux23.IN24
local_addr[12] => Mux25.IN24
local_addr[12] => Mux26.IN24
local_addr[12] => Mux27.IN24
local_addr[12] => Mux28.IN24
local_addr[12] => Mux29.IN24
local_addr[12] => Mux24.IN3
local_addr[13] => Mux0.IN23
local_addr[13] => Mux1.IN23
local_addr[13] => Mux2.IN23
local_addr[13] => Mux3.IN23
local_addr[13] => Mux4.IN23
local_addr[13] => Mux5.IN23
local_addr[13] => Mux6.IN23
local_addr[13] => Mux7.IN23
local_addr[13] => Mux8.IN23
local_addr[13] => Mux9.IN23
local_addr[13] => Mux10.IN23
local_addr[13] => Mux11.IN23
local_addr[13] => Mux12.IN23
local_addr[13] => Mux13.IN23
local_addr[13] => Mux14.IN23
local_addr[13] => Mux15.IN23
local_addr[13] => Mux16.IN23
local_addr[13] => Mux17.IN23
local_addr[13] => Mux18.IN23
local_addr[13] => Mux19.IN23
local_addr[13] => Mux20.IN23
local_addr[13] => Mux21.IN23
local_addr[13] => Mux22.IN23
local_addr[13] => Mux23.IN23
local_addr[13] => Mux25.IN23
local_addr[13] => Mux26.IN23
local_addr[13] => Mux27.IN23
local_addr[13] => Mux28.IN23
local_addr[13] => Mux29.IN23
local_addr[13] => Mux24.IN2
local_addr[14] => Mux0.IN22
local_addr[14] => Mux1.IN22
local_addr[14] => Mux2.IN22
local_addr[14] => Mux3.IN22
local_addr[14] => Mux4.IN22
local_addr[14] => Mux5.IN22
local_addr[14] => Mux6.IN22
local_addr[14] => Mux7.IN22
local_addr[14] => Mux8.IN22
local_addr[14] => Mux9.IN22
local_addr[14] => Mux10.IN22
local_addr[14] => Mux11.IN22
local_addr[14] => Mux12.IN22
local_addr[14] => Mux13.IN22
local_addr[14] => Mux14.IN22
local_addr[14] => Mux15.IN22
local_addr[14] => Mux16.IN22
local_addr[14] => Mux17.IN22
local_addr[14] => Mux18.IN22
local_addr[14] => Mux19.IN22
local_addr[14] => Mux20.IN22
local_addr[14] => Mux21.IN22
local_addr[14] => Mux22.IN22
local_addr[14] => Mux23.IN22
local_addr[14] => Mux25.IN22
local_addr[14] => Mux26.IN22
local_addr[14] => Mux27.IN22
local_addr[14] => Mux28.IN22
local_addr[14] => Mux29.IN22
local_addr[14] => Mux24.IN1
local_addr[15] => Mux0.IN21
local_addr[15] => Mux1.IN21
local_addr[15] => Mux2.IN21
local_addr[15] => Mux3.IN21
local_addr[15] => Mux4.IN21
local_addr[15] => Mux5.IN21
local_addr[15] => Mux6.IN21
local_addr[15] => Mux7.IN21
local_addr[15] => Mux8.IN21
local_addr[15] => Mux9.IN21
local_addr[15] => Mux10.IN21
local_addr[15] => Mux11.IN21
local_addr[15] => Mux12.IN21
local_addr[15] => Mux13.IN21
local_addr[15] => Mux14.IN21
local_addr[15] => Mux15.IN21
local_addr[15] => Mux16.IN21
local_addr[15] => Mux17.IN21
local_addr[15] => Mux18.IN21
local_addr[15] => Mux19.IN21
local_addr[15] => Mux20.IN21
local_addr[15] => Mux21.IN21
local_addr[15] => Mux22.IN21
local_addr[15] => Mux23.IN21
local_addr[15] => Mux25.IN21
local_addr[15] => Mux26.IN21
local_addr[15] => Mux27.IN21
local_addr[15] => Mux28.IN21
local_addr[15] => Mux29.IN21
local_addr[15] => Mux24.IN0
local_addr[16] => Mux0.IN20
local_addr[16] => Mux1.IN20
local_addr[16] => Mux2.IN20
local_addr[16] => Mux3.IN20
local_addr[16] => Mux4.IN20
local_addr[16] => Mux5.IN20
local_addr[16] => Mux6.IN20
local_addr[16] => Mux7.IN20
local_addr[16] => Mux8.IN20
local_addr[16] => Mux9.IN20
local_addr[16] => Mux10.IN20
local_addr[16] => Mux11.IN20
local_addr[16] => Mux12.IN20
local_addr[16] => Mux13.IN20
local_addr[16] => Mux14.IN20
local_addr[16] => Mux15.IN20
local_addr[16] => Mux16.IN20
local_addr[16] => Mux17.IN20
local_addr[16] => Mux18.IN20
local_addr[16] => Mux19.IN20
local_addr[16] => Mux20.IN20
local_addr[16] => Mux21.IN20
local_addr[16] => Mux22.IN20
local_addr[16] => Mux23.IN20
local_addr[16] => Mux25.IN20
local_addr[16] => Mux26.IN20
local_addr[16] => Mux27.IN20
local_addr[16] => Mux28.IN20
local_addr[16] => Mux29.IN20
local_addr[16] => Mux24.IN36
local_addr[17] => Mux0.IN19
local_addr[17] => Mux1.IN19
local_addr[17] => Mux2.IN19
local_addr[17] => Mux3.IN19
local_addr[17] => Mux4.IN19
local_addr[17] => Mux5.IN19
local_addr[17] => Mux6.IN19
local_addr[17] => Mux7.IN19
local_addr[17] => Mux8.IN19
local_addr[17] => Mux9.IN19
local_addr[17] => Mux10.IN19
local_addr[17] => Mux11.IN19
local_addr[17] => Mux12.IN19
local_addr[17] => Mux13.IN19
local_addr[17] => Mux14.IN19
local_addr[17] => Mux15.IN19
local_addr[17] => Mux16.IN19
local_addr[17] => Mux17.IN19
local_addr[17] => Mux18.IN19
local_addr[17] => Mux19.IN19
local_addr[17] => Mux20.IN19
local_addr[17] => Mux21.IN19
local_addr[17] => Mux22.IN19
local_addr[17] => Mux23.IN19
local_addr[17] => Mux25.IN19
local_addr[17] => Mux26.IN19
local_addr[17] => Mux27.IN19
local_addr[17] => Mux28.IN19
local_addr[17] => Mux29.IN19
local_addr[17] => Mux24.IN35
local_addr[18] => Mux0.IN18
local_addr[18] => Mux1.IN18
local_addr[18] => Mux2.IN18
local_addr[18] => Mux3.IN18
local_addr[18] => Mux4.IN18
local_addr[18] => Mux5.IN18
local_addr[18] => Mux6.IN18
local_addr[18] => Mux7.IN18
local_addr[18] => Mux8.IN18
local_addr[18] => Mux9.IN18
local_addr[18] => Mux10.IN18
local_addr[18] => Mux11.IN18
local_addr[18] => Mux12.IN18
local_addr[18] => Mux13.IN18
local_addr[18] => Mux14.IN18
local_addr[18] => Mux15.IN18
local_addr[18] => Mux16.IN18
local_addr[18] => Mux17.IN18
local_addr[18] => Mux18.IN18
local_addr[18] => Mux19.IN18
local_addr[18] => Mux20.IN18
local_addr[18] => Mux21.IN18
local_addr[18] => Mux22.IN18
local_addr[18] => Mux23.IN18
local_addr[18] => Mux25.IN18
local_addr[18] => Mux26.IN18
local_addr[18] => Mux27.IN18
local_addr[18] => Mux28.IN18
local_addr[18] => Mux29.IN18
local_addr[18] => Mux24.IN34
local_addr[19] => Mux0.IN17
local_addr[19] => Mux1.IN17
local_addr[19] => Mux2.IN17
local_addr[19] => Mux3.IN17
local_addr[19] => Mux4.IN17
local_addr[19] => Mux5.IN17
local_addr[19] => Mux6.IN17
local_addr[19] => Mux7.IN17
local_addr[19] => Mux8.IN17
local_addr[19] => Mux9.IN17
local_addr[19] => Mux10.IN17
local_addr[19] => Mux11.IN17
local_addr[19] => Mux12.IN17
local_addr[19] => Mux13.IN17
local_addr[19] => Mux14.IN17
local_addr[19] => Mux15.IN17
local_addr[19] => Mux16.IN17
local_addr[19] => Mux17.IN17
local_addr[19] => Mux18.IN17
local_addr[19] => Mux19.IN17
local_addr[19] => Mux20.IN17
local_addr[19] => Mux21.IN17
local_addr[19] => Mux22.IN17
local_addr[19] => Mux23.IN17
local_addr[19] => Mux25.IN17
local_addr[19] => Mux26.IN17
local_addr[19] => Mux27.IN17
local_addr[19] => Mux28.IN17
local_addr[19] => Mux29.IN17
local_addr[19] => Mux24.IN33
local_addr[20] => Mux0.IN16
local_addr[20] => Mux1.IN16
local_addr[20] => Mux2.IN16
local_addr[20] => Mux3.IN16
local_addr[20] => Mux4.IN16
local_addr[20] => Mux5.IN16
local_addr[20] => Mux6.IN16
local_addr[20] => Mux7.IN16
local_addr[20] => Mux8.IN16
local_addr[20] => Mux9.IN16
local_addr[20] => Mux10.IN16
local_addr[20] => Mux11.IN16
local_addr[20] => Mux12.IN16
local_addr[20] => Mux13.IN16
local_addr[20] => Mux14.IN16
local_addr[20] => Mux15.IN16
local_addr[20] => Mux16.IN16
local_addr[20] => Mux17.IN16
local_addr[20] => Mux18.IN16
local_addr[20] => Mux19.IN16
local_addr[20] => Mux20.IN16
local_addr[20] => Mux21.IN16
local_addr[20] => Mux22.IN16
local_addr[20] => Mux23.IN16
local_addr[20] => Mux25.IN16
local_addr[20] => Mux26.IN16
local_addr[20] => Mux27.IN16
local_addr[20] => Mux28.IN16
local_addr[20] => Mux29.IN16
local_addr[20] => Mux24.IN32
local_addr[21] => Mux0.IN15
local_addr[21] => Mux1.IN15
local_addr[21] => Mux2.IN15
local_addr[21] => Mux3.IN15
local_addr[21] => Mux4.IN15
local_addr[21] => Mux5.IN15
local_addr[21] => Mux6.IN15
local_addr[21] => Mux7.IN15
local_addr[21] => Mux8.IN15
local_addr[21] => Mux9.IN15
local_addr[21] => Mux10.IN15
local_addr[21] => Mux11.IN15
local_addr[21] => Mux12.IN15
local_addr[21] => Mux13.IN15
local_addr[21] => Mux14.IN15
local_addr[21] => Mux15.IN15
local_addr[21] => Mux16.IN15
local_addr[21] => Mux17.IN15
local_addr[21] => Mux18.IN15
local_addr[21] => Mux19.IN15
local_addr[21] => Mux20.IN15
local_addr[21] => Mux21.IN15
local_addr[21] => Mux22.IN15
local_addr[21] => Mux23.IN15
local_addr[21] => Mux25.IN15
local_addr[21] => Mux26.IN15
local_addr[21] => Mux27.IN15
local_addr[21] => Mux28.IN15
local_addr[21] => Mux29.IN15
local_addr[21] => Mux24.IN31
local_addr[22] => Mux0.IN14
local_addr[22] => Mux1.IN14
local_addr[22] => Mux2.IN14
local_addr[22] => Mux3.IN14
local_addr[22] => Mux4.IN14
local_addr[22] => Mux5.IN14
local_addr[22] => Mux6.IN14
local_addr[22] => Mux7.IN14
local_addr[22] => Mux8.IN14
local_addr[22] => Mux9.IN14
local_addr[22] => Mux10.IN14
local_addr[22] => Mux11.IN14
local_addr[22] => Mux12.IN14
local_addr[22] => Mux13.IN14
local_addr[22] => Mux14.IN14
local_addr[22] => Mux15.IN14
local_addr[22] => Mux16.IN14
local_addr[22] => Mux17.IN14
local_addr[22] => Mux18.IN14
local_addr[22] => Mux19.IN14
local_addr[22] => Mux20.IN14
local_addr[22] => Mux21.IN14
local_addr[22] => Mux22.IN14
local_addr[22] => Mux23.IN14
local_addr[22] => Mux25.IN14
local_addr[22] => Mux26.IN14
local_addr[22] => Mux27.IN14
local_addr[22] => Mux28.IN14
local_addr[22] => Mux29.IN14
local_addr[22] => Mux24.IN30
local_addr[23] => Mux0.IN13
local_addr[23] => Mux1.IN13
local_addr[23] => Mux2.IN13
local_addr[23] => Mux3.IN13
local_addr[23] => Mux4.IN13
local_addr[23] => Mux5.IN13
local_addr[23] => Mux6.IN13
local_addr[23] => Mux7.IN13
local_addr[23] => Mux8.IN13
local_addr[23] => Mux9.IN13
local_addr[23] => Mux10.IN13
local_addr[23] => Mux11.IN13
local_addr[23] => Mux12.IN13
local_addr[23] => Mux13.IN13
local_addr[23] => Mux14.IN13
local_addr[23] => Mux15.IN13
local_addr[23] => Mux16.IN13
local_addr[23] => Mux17.IN13
local_addr[23] => Mux18.IN13
local_addr[23] => Mux19.IN13
local_addr[23] => Mux20.IN13
local_addr[23] => Mux21.IN13
local_addr[23] => Mux22.IN13
local_addr[23] => Mux23.IN13
local_addr[23] => Mux25.IN13
local_addr[23] => Mux26.IN13
local_addr[23] => Mux27.IN13
local_addr[23] => Mux28.IN13
local_addr[23] => Mux29.IN13
local_addr[23] => Mux24.IN29
local_addr[24] => Mux0.IN12
local_addr[24] => Mux1.IN12
local_addr[24] => Mux2.IN12
local_addr[24] => Mux3.IN12
local_addr[24] => Mux4.IN12
local_addr[24] => Mux5.IN12
local_addr[24] => Mux6.IN12
local_addr[24] => Mux7.IN12
local_addr[24] => Mux8.IN12
local_addr[24] => Mux9.IN12
local_addr[24] => Mux10.IN12
local_addr[24] => Mux11.IN12
local_addr[24] => Mux12.IN12
local_addr[24] => Mux13.IN12
local_addr[24] => Mux14.IN12
local_addr[24] => Mux15.IN12
local_addr[24] => Mux16.IN12
local_addr[24] => Mux17.IN12
local_addr[24] => Mux18.IN12
local_addr[24] => Mux19.IN12
local_addr[24] => Mux20.IN12
local_addr[24] => Mux21.IN12
local_addr[24] => Mux22.IN12
local_addr[24] => Mux23.IN12
local_addr[24] => Mux25.IN12
local_addr[24] => Mux26.IN12
local_addr[24] => Mux27.IN12
local_addr[24] => Mux28.IN12
local_addr[24] => Mux29.IN12
local_addr[24] => Mux24.IN28
local_multicast => multicast.DATAB
local_multicast => buf_multicast.DATAIN
addr_order[0] => Equal0.IN0
addr_order[0] => Equal2.IN0
addr_order[1] => Equal0.IN1
addr_order[1] => Equal2.IN31
col_width_from_csr[0] => Add0.IN6
col_width_from_csr[0] => Add2.IN8
col_width_from_csr[0] => Add4.IN7
col_width_from_csr[0] => Add8.IN8
col_width_from_csr[0] => Add11.IN10
col_width_from_csr[0] => Add12.IN6
col_width_from_csr[0] => Add16.IN8
col_width_from_csr[0] => Add19.IN10
col_width_from_csr[0] => Add20.IN7
col_width_from_csr[0] => Add24.IN8
col_width_from_csr[0] => Add27.IN10
col_width_from_csr[0] => Add28.IN6
col_width_from_csr[0] => Add33.IN8
col_width_from_csr[0] => Add36.IN10
col_width_from_csr[0] => Add38.IN7
col_width_from_csr[0] => Add43.IN8
col_width_from_csr[0] => Add46.IN10
col_width_from_csr[0] => Add47.IN6
col_width_from_csr[0] => Add49.IN5
col_width_from_csr[0] => Add51.IN8
col_width_from_csr[0] => Add53.IN12
col_width_from_csr[0] => Add58.IN11
col_width_from_csr[0] => Add61.IN10
col_width_from_csr[0] => Add63.IN12
col_width_from_csr[0] => ShiftLeft3.IN36
col_width_from_csr[0] => Add6.IN1
col_width_from_csr[0] => Add14.IN1
col_width_from_csr[0] => Add22.IN2
col_width_from_csr[0] => Add30.IN1
col_width_from_csr[0] => Add40.IN2
col_width_from_csr[0] => Add55.IN0
col_width_from_csr[1] => Add0.IN5
col_width_from_csr[1] => Add2.IN7
col_width_from_csr[1] => Add4.IN6
col_width_from_csr[1] => Add8.IN7
col_width_from_csr[1] => Add11.IN9
col_width_from_csr[1] => Add12.IN5
col_width_from_csr[1] => Add16.IN7
col_width_from_csr[1] => Add20.IN6
col_width_from_csr[1] => Add24.IN7
col_width_from_csr[1] => Add27.IN9
col_width_from_csr[1] => Add28.IN5
col_width_from_csr[1] => Add33.IN7
col_width_from_csr[1] => Add38.IN6
col_width_from_csr[1] => Add43.IN7
col_width_from_csr[1] => Add46.IN9
col_width_from_csr[1] => Add47.IN5
col_width_from_csr[1] => Add49.IN4
col_width_from_csr[1] => Add51.IN7
col_width_from_csr[1] => Add53.IN11
col_width_from_csr[1] => Add58.IN10
col_width_from_csr[1] => Add63.IN11
col_width_from_csr[1] => ShiftLeft3.IN35
col_width_from_csr[1] => Add6.IN0
col_width_from_csr[1] => Add14.IN4
col_width_from_csr[1] => Add18.IN1
col_width_from_csr[1] => Add22.IN1
col_width_from_csr[1] => Add30.IN4
col_width_from_csr[1] => Add35.IN1
col_width_from_csr[1] => Add40.IN1
col_width_from_csr[1] => Add55.IN4
col_width_from_csr[1] => Add60.IN0
col_width_from_csr[2] => Add0.IN4
col_width_from_csr[2] => Add2.IN6
col_width_from_csr[2] => Add4.IN5
col_width_from_csr[2] => Add8.IN6
col_width_from_csr[2] => Add12.IN4
col_width_from_csr[2] => Add16.IN6
col_width_from_csr[2] => Add20.IN5
col_width_from_csr[2] => Add24.IN6
col_width_from_csr[2] => Add27.IN8
col_width_from_csr[2] => Add28.IN4
col_width_from_csr[2] => Add33.IN6
col_width_from_csr[2] => Add38.IN5
col_width_from_csr[2] => Add43.IN6
col_width_from_csr[2] => Add47.IN4
col_width_from_csr[2] => Add49.IN3
col_width_from_csr[2] => Add51.IN6
col_width_from_csr[2] => Add53.IN10
col_width_from_csr[2] => Add58.IN9
col_width_from_csr[2] => Add63.IN10
col_width_from_csr[2] => ShiftLeft3.IN34
col_width_from_csr[2] => Add6.IN4
col_width_from_csr[2] => Add10.IN0
col_width_from_csr[2] => Add14.IN0
col_width_from_csr[2] => Add18.IN0
col_width_from_csr[2] => Add22.IN0
col_width_from_csr[2] => Add30.IN3
col_width_from_csr[2] => Add35.IN3
col_width_from_csr[2] => Add40.IN4
col_width_from_csr[2] => Add45.IN1
col_width_from_csr[2] => Add55.IN3
col_width_from_csr[2] => Add60.IN3
col_width_from_csr[3] => Add0.IN3
col_width_from_csr[3] => Add2.IN5
col_width_from_csr[3] => Add4.IN4
col_width_from_csr[3] => Add8.IN5
col_width_from_csr[3] => Add12.IN3
col_width_from_csr[3] => Add16.IN5
col_width_from_csr[3] => Add20.IN4
col_width_from_csr[3] => Add24.IN5
col_width_from_csr[3] => Add28.IN3
col_width_from_csr[3] => Add33.IN5
col_width_from_csr[3] => Add38.IN4
col_width_from_csr[3] => Add43.IN5
col_width_from_csr[3] => Add47.IN3
col_width_from_csr[3] => Add49.IN2
col_width_from_csr[3] => Add51.IN5
col_width_from_csr[3] => Add53.IN9
col_width_from_csr[3] => Add58.IN8
col_width_from_csr[3] => Add63.IN9
col_width_from_csr[3] => ShiftLeft3.IN33
col_width_from_csr[3] => Add6.IN3
col_width_from_csr[3] => Add10.IN2
col_width_from_csr[3] => Add14.IN3
col_width_from_csr[3] => Add18.IN3
col_width_from_csr[3] => Add22.IN4
col_width_from_csr[3] => Add26.IN0
col_width_from_csr[3] => Add30.IN0
col_width_from_csr[3] => Add35.IN0
col_width_from_csr[3] => Add40.IN0
col_width_from_csr[3] => Add45.IN0
col_width_from_csr[3] => Add55.IN2
col_width_from_csr[3] => Add60.IN2
row_width_from_csr[0] => LessThan2.IN10
row_width_from_csr[0] => Add49.IN10
row_width_from_csr[0] => Add58.IN12
row_width_from_csr[0] => Add62.IN8
row_width_from_csr[0] => ShiftLeft2.IN37
row_width_from_csr[0] => Add52.IN0
row_width_from_csr[1] => LessThan2.IN9
row_width_from_csr[1] => Add49.IN9
row_width_from_csr[1] => Add62.IN7
row_width_from_csr[1] => ShiftLeft2.IN36
row_width_from_csr[1] => Add52.IN5
row_width_from_csr[1] => Add57.IN0
row_width_from_csr[2] => LessThan2.IN8
row_width_from_csr[2] => Add49.IN8
row_width_from_csr[2] => Add62.IN6
row_width_from_csr[2] => ShiftLeft2.IN35
row_width_from_csr[2] => Add52.IN4
row_width_from_csr[2] => Add57.IN4
row_width_from_csr[3] => LessThan2.IN7
row_width_from_csr[3] => Add49.IN7
row_width_from_csr[3] => Add62.IN5
row_width_from_csr[3] => ShiftLeft2.IN34
row_width_from_csr[3] => Add52.IN3
row_width_from_csr[3] => Add57.IN3
row_width_from_csr[4] => LessThan2.IN6
row_width_from_csr[4] => Add49.IN6
row_width_from_csr[4] => Add62.IN4
row_width_from_csr[4] => ShiftLeft2.IN33
row_width_from_csr[4] => Add52.IN2
row_width_from_csr[4] => Add57.IN2
bank_width_from_csr[0] => Add0.IN8
bank_width_from_csr[0] => Add4.IN8
bank_width_from_csr[0] => Add12.IN8
bank_width_from_csr[0] => Add20.IN8
bank_width_from_csr[0] => Add28.IN8
bank_width_from_csr[0] => Add38.IN8
bank_width_from_csr[0] => Add47.IN8
bank_width_from_csr[0] => LessThan3.IN4
bank_width_from_csr[0] => Add62.IN10
bank_width_from_csr[0] => ShiftLeft1.IN34
bank_width_from_csr[0] => Add32.IN0
bank_width_from_csr[0] => Add42.IN1
bank_width_from_csr[1] => Add0.IN7
bank_width_from_csr[1] => Add12.IN7
bank_width_from_csr[1] => Add28.IN7
bank_width_from_csr[1] => Add47.IN7
bank_width_from_csr[1] => LessThan3.IN3
bank_width_from_csr[1] => Add62.IN9
bank_width_from_csr[1] => ShiftLeft1.IN33
bank_width_from_csr[1] => Add32.IN2
bank_width_from_csr[1] => Add37.IN0
bank_width_from_csr[1] => Add42.IN0
cs_width_from_csr[0] => LessThan4.IN4
cs_width_from_csr[0] => ShiftLeft0.IN34
cs_width_from_csr[1] => LessThan4.IN3
cs_width_from_csr[1] => ShiftLeft0.IN33
ready_out <= ready_out.DB_MAX_OUTPUT_PORT_TYPE
ready_in => ready_out.IN1
ready_in => copy.IN1
ready_in => always4.IN1
ready_in => read_req.IN1
ready_in => write_req.IN1
ready_in => always11.IN1
ready_in => always11.IN1
ready_in => always13.IN1
read_req <= read_req.DB_MAX_OUTPUT_PORT_TYPE
write_req <= write_req.DB_MAX_OUTPUT_PORT_TYPE
size[0] <= size.DB_MAX_OUTPUT_PORT_TYPE
size[1] <= size.DB_MAX_OUTPUT_PORT_TYPE
autopch_req <= autopch_req.DB_MAX_OUTPUT_PORT_TYPE
cs_addr[0] <= cs_addr.DB_MAX_OUTPUT_PORT_TYPE
bank_addr[0] <= bank_addr.DB_MAX_OUTPUT_PORT_TYPE
bank_addr[1] <= bank_addr.DB_MAX_OUTPUT_PORT_TYPE
bank_addr[2] <= bank_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[0] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[1] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[2] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[3] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[4] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[5] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[6] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[7] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[8] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[9] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[10] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[11] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
row_addr[12] <= row_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[0] <= <GND>
col_addr[1] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[2] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[3] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[4] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[5] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[6] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[7] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[8] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
col_addr[9] <= col_addr.DB_MAX_OUTPUT_PORT_TYPE
multicast <= multicast.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst
ctl_clk => pipe[0][0].CLK
ctl_clk => pipe[0][1].CLK
ctl_clk => pipe[0][2].CLK
ctl_clk => pipe[0][3].CLK
ctl_clk => pipe[0][4].CLK
ctl_clk => pipe[0][5].CLK
ctl_clk => pipe[0][6].CLK
ctl_clk => pipe[0][7].CLK
ctl_clk => pipe[0][8].CLK
ctl_clk => pipe[0][9].CLK
ctl_clk => pipe[0][10].CLK
ctl_clk => pipe[0][11].CLK
ctl_clk => pipe[0][12].CLK
ctl_clk => pipe[0][13].CLK
ctl_clk => pipe[0][14].CLK
ctl_clk => pipe[0][15].CLK
ctl_clk => pipe[0][16].CLK
ctl_clk => pipe[0][17].CLK
ctl_clk => pipe[0][18].CLK
ctl_clk => pipe[0][19].CLK
ctl_clk => pipe[0][20].CLK
ctl_clk => pipe[0][21].CLK
ctl_clk => pipe[0][22].CLK
ctl_clk => pipe[0][23].CLK
ctl_clk => pipe[0][24].CLK
ctl_clk => pipe[0][25].CLK
ctl_clk => pipe[0][26].CLK
ctl_clk => pipe[0][27].CLK
ctl_clk => pipe[0][28].CLK
ctl_clk => pipe[0][29].CLK
ctl_clk => pipe[0][30].CLK
ctl_clk => pipe[0][31].CLK
ctl_clk => pipe[0][32].CLK
ctl_clk => pipe[1][0].CLK
ctl_clk => pipe[1][1].CLK
ctl_clk => pipe[1][2].CLK
ctl_clk => pipe[1][3].CLK
ctl_clk => pipe[1][4].CLK
ctl_clk => pipe[1][5].CLK
ctl_clk => pipe[1][6].CLK
ctl_clk => pipe[1][7].CLK
ctl_clk => pipe[1][8].CLK
ctl_clk => pipe[1][9].CLK
ctl_clk => pipe[1][10].CLK
ctl_clk => pipe[1][11].CLK
ctl_clk => pipe[1][12].CLK
ctl_clk => pipe[1][13].CLK
ctl_clk => pipe[1][14].CLK
ctl_clk => pipe[1][15].CLK
ctl_clk => pipe[1][16].CLK
ctl_clk => pipe[1][17].CLK
ctl_clk => pipe[1][18].CLK
ctl_clk => pipe[1][19].CLK
ctl_clk => pipe[1][20].CLK
ctl_clk => pipe[1][21].CLK
ctl_clk => pipe[1][22].CLK
ctl_clk => pipe[1][23].CLK
ctl_clk => pipe[1][24].CLK
ctl_clk => pipe[1][25].CLK
ctl_clk => pipe[1][26].CLK
ctl_clk => pipe[1][27].CLK
ctl_clk => pipe[1][28].CLK
ctl_clk => pipe[1][29].CLK
ctl_clk => pipe[1][30].CLK
ctl_clk => pipe[1][31].CLK
ctl_clk => pipe[1][32].CLK
ctl_clk => pipe[2][0].CLK
ctl_clk => pipe[2][1].CLK
ctl_clk => pipe[2][2].CLK
ctl_clk => pipe[2][3].CLK
ctl_clk => pipe[2][4].CLK
ctl_clk => pipe[2][5].CLK
ctl_clk => pipe[2][6].CLK
ctl_clk => pipe[2][7].CLK
ctl_clk => pipe[2][8].CLK
ctl_clk => pipe[2][9].CLK
ctl_clk => pipe[2][10].CLK
ctl_clk => pipe[2][11].CLK
ctl_clk => pipe[2][12].CLK
ctl_clk => pipe[2][13].CLK
ctl_clk => pipe[2][14].CLK
ctl_clk => pipe[2][15].CLK
ctl_clk => pipe[2][16].CLK
ctl_clk => pipe[2][17].CLK
ctl_clk => pipe[2][18].CLK
ctl_clk => pipe[2][19].CLK
ctl_clk => pipe[2][20].CLK
ctl_clk => pipe[2][21].CLK
ctl_clk => pipe[2][22].CLK
ctl_clk => pipe[2][23].CLK
ctl_clk => pipe[2][24].CLK
ctl_clk => pipe[2][25].CLK
ctl_clk => pipe[2][26].CLK
ctl_clk => pipe[2][27].CLK
ctl_clk => pipe[2][28].CLK
ctl_clk => pipe[2][29].CLK
ctl_clk => pipe[2][30].CLK
ctl_clk => pipe[2][31].CLK
ctl_clk => pipe[2][32].CLK
ctl_clk => pipe[3][0].CLK
ctl_clk => pipe[3][1].CLK
ctl_clk => pipe[3][2].CLK
ctl_clk => pipe[3][3].CLK
ctl_clk => pipe[3][4].CLK
ctl_clk => pipe[3][5].CLK
ctl_clk => pipe[3][6].CLK
ctl_clk => pipe[3][7].CLK
ctl_clk => pipe[3][8].CLK
ctl_clk => pipe[3][9].CLK
ctl_clk => pipe[3][10].CLK
ctl_clk => pipe[3][11].CLK
ctl_clk => pipe[3][12].CLK
ctl_clk => pipe[3][13].CLK
ctl_clk => pipe[3][14].CLK
ctl_clk => pipe[3][15].CLK
ctl_clk => pipe[3][16].CLK
ctl_clk => pipe[3][17].CLK
ctl_clk => pipe[3][18].CLK
ctl_clk => pipe[3][19].CLK
ctl_clk => pipe[3][20].CLK
ctl_clk => pipe[3][21].CLK
ctl_clk => pipe[3][22].CLK
ctl_clk => pipe[3][23].CLK
ctl_clk => pipe[3][24].CLK
ctl_clk => pipe[3][25].CLK
ctl_clk => pipe[3][26].CLK
ctl_clk => pipe[3][27].CLK
ctl_clk => pipe[3][28].CLK
ctl_clk => pipe[3][29].CLK
ctl_clk => pipe[3][30].CLK
ctl_clk => pipe[3][31].CLK
ctl_clk => pipe[3][32].CLK
ctl_clk => pipe[4][0].CLK
ctl_clk => pipe[4][1].CLK
ctl_clk => pipe[4][2].CLK
ctl_clk => pipe[4][3].CLK
ctl_clk => pipe[4][4].CLK
ctl_clk => pipe[4][5].CLK
ctl_clk => pipe[4][6].CLK
ctl_clk => pipe[4][7].CLK
ctl_clk => pipe[4][8].CLK
ctl_clk => pipe[4][9].CLK
ctl_clk => pipe[4][10].CLK
ctl_clk => pipe[4][11].CLK
ctl_clk => pipe[4][12].CLK
ctl_clk => pipe[4][13].CLK
ctl_clk => pipe[4][14].CLK
ctl_clk => pipe[4][15].CLK
ctl_clk => pipe[4][16].CLK
ctl_clk => pipe[4][17].CLK
ctl_clk => pipe[4][18].CLK
ctl_clk => pipe[4][19].CLK
ctl_clk => pipe[4][20].CLK
ctl_clk => pipe[4][21].CLK
ctl_clk => pipe[4][22].CLK
ctl_clk => pipe[4][23].CLK
ctl_clk => pipe[4][24].CLK
ctl_clk => pipe[4][25].CLK
ctl_clk => pipe[4][26].CLK
ctl_clk => pipe[4][27].CLK
ctl_clk => pipe[4][28].CLK
ctl_clk => pipe[4][29].CLK
ctl_clk => pipe[4][30].CLK
ctl_clk => pipe[4][31].CLK
ctl_clk => pipe[4][32].CLK
ctl_clk => pipe[5][0].CLK
ctl_clk => pipe[5][1].CLK
ctl_clk => pipe[5][2].CLK
ctl_clk => pipe[5][3].CLK
ctl_clk => pipe[5][4].CLK
ctl_clk => pipe[5][5].CLK
ctl_clk => pipe[5][6].CLK
ctl_clk => pipe[5][7].CLK
ctl_clk => pipe[5][8].CLK
ctl_clk => pipe[5][9].CLK
ctl_clk => pipe[5][10].CLK
ctl_clk => pipe[5][11].CLK
ctl_clk => pipe[5][12].CLK
ctl_clk => pipe[5][13].CLK
ctl_clk => pipe[5][14].CLK
ctl_clk => pipe[5][15].CLK
ctl_clk => pipe[5][16].CLK
ctl_clk => pipe[5][17].CLK
ctl_clk => pipe[5][18].CLK
ctl_clk => pipe[5][19].CLK
ctl_clk => pipe[5][20].CLK
ctl_clk => pipe[5][21].CLK
ctl_clk => pipe[5][22].CLK
ctl_clk => pipe[5][23].CLK
ctl_clk => pipe[5][24].CLK
ctl_clk => pipe[5][25].CLK
ctl_clk => pipe[5][26].CLK
ctl_clk => pipe[5][27].CLK
ctl_clk => pipe[5][28].CLK
ctl_clk => pipe[5][29].CLK
ctl_clk => pipe[5][30].CLK
ctl_clk => pipe[5][31].CLK
ctl_clk => pipe[5][32].CLK
ctl_clk => pipe[6][0].CLK
ctl_clk => pipe[6][1].CLK
ctl_clk => pipe[6][2].CLK
ctl_clk => pipe[6][3].CLK
ctl_clk => pipe[6][4].CLK
ctl_clk => pipe[6][5].CLK
ctl_clk => pipe[6][6].CLK
ctl_clk => pipe[6][7].CLK
ctl_clk => pipe[6][8].CLK
ctl_clk => pipe[6][9].CLK
ctl_clk => pipe[6][10].CLK
ctl_clk => pipe[6][11].CLK
ctl_clk => pipe[6][12].CLK
ctl_clk => pipe[6][13].CLK
ctl_clk => pipe[6][14].CLK
ctl_clk => pipe[6][15].CLK
ctl_clk => pipe[6][16].CLK
ctl_clk => pipe[6][17].CLK
ctl_clk => pipe[6][18].CLK
ctl_clk => pipe[6][19].CLK
ctl_clk => pipe[6][20].CLK
ctl_clk => pipe[6][21].CLK
ctl_clk => pipe[6][22].CLK
ctl_clk => pipe[6][23].CLK
ctl_clk => pipe[6][24].CLK
ctl_clk => pipe[6][25].CLK
ctl_clk => pipe[6][26].CLK
ctl_clk => pipe[6][27].CLK
ctl_clk => pipe[6][28].CLK
ctl_clk => pipe[6][29].CLK
ctl_clk => pipe[6][30].CLK
ctl_clk => pipe[6][31].CLK
ctl_clk => pipe[6][32].CLK
ctl_clk => pipe[7][0].CLK
ctl_clk => pipe[7][1].CLK
ctl_clk => pipe[7][2].CLK
ctl_clk => pipe[7][3].CLK
ctl_clk => pipe[7][4].CLK
ctl_clk => pipe[7][5].CLK
ctl_clk => pipe[7][6].CLK
ctl_clk => pipe[7][7].CLK
ctl_clk => pipe[7][8].CLK
ctl_clk => pipe[7][9].CLK
ctl_clk => pipe[7][10].CLK
ctl_clk => pipe[7][11].CLK
ctl_clk => pipe[7][12].CLK
ctl_clk => pipe[7][13].CLK
ctl_clk => pipe[7][14].CLK
ctl_clk => pipe[7][15].CLK
ctl_clk => pipe[7][16].CLK
ctl_clk => pipe[7][17].CLK
ctl_clk => pipe[7][18].CLK
ctl_clk => pipe[7][19].CLK
ctl_clk => pipe[7][20].CLK
ctl_clk => pipe[7][21].CLK
ctl_clk => pipe[7][22].CLK
ctl_clk => pipe[7][23].CLK
ctl_clk => pipe[7][24].CLK
ctl_clk => pipe[7][25].CLK
ctl_clk => pipe[7][26].CLK
ctl_clk => pipe[7][27].CLK
ctl_clk => pipe[7][28].CLK
ctl_clk => pipe[7][29].CLK
ctl_clk => pipe[7][30].CLK
ctl_clk => pipe[7][31].CLK
ctl_clk => pipe[7][32].CLK
ctl_clk => pipefull[0].CLK
ctl_clk => pipefull[1].CLK
ctl_clk => pipefull[2].CLK
ctl_clk => pipefull[3].CLK
ctl_clk => pipefull[4].CLK
ctl_clk => pipefull[5].CLK
ctl_clk => pipefull[6].CLK
ctl_clk => pipefull[7].CLK
ctl_reset_n => pipe[0][0].ACLR
ctl_reset_n => pipe[0][1].ACLR
ctl_reset_n => pipe[0][2].ACLR
ctl_reset_n => pipe[0][3].ACLR
ctl_reset_n => pipe[0][4].ACLR
ctl_reset_n => pipe[0][5].ACLR
ctl_reset_n => pipe[0][6].ACLR
ctl_reset_n => pipe[0][7].ACLR
ctl_reset_n => pipe[0][8].ACLR
ctl_reset_n => pipe[0][9].ACLR
ctl_reset_n => pipe[0][10].ACLR
ctl_reset_n => pipe[0][11].ACLR
ctl_reset_n => pipe[0][12].ACLR
ctl_reset_n => pipe[0][13].ACLR
ctl_reset_n => pipe[0][14].ACLR
ctl_reset_n => pipe[0][15].ACLR
ctl_reset_n => pipe[0][16].ACLR
ctl_reset_n => pipe[0][17].ACLR
ctl_reset_n => pipe[0][18].ACLR
ctl_reset_n => pipe[0][19].ACLR
ctl_reset_n => pipe[0][20].ACLR
ctl_reset_n => pipe[0][21].ACLR
ctl_reset_n => pipe[0][22].ACLR
ctl_reset_n => pipe[0][23].ACLR
ctl_reset_n => pipe[0][24].ACLR
ctl_reset_n => pipe[0][25].ACLR
ctl_reset_n => pipe[0][26].ACLR
ctl_reset_n => pipe[0][27].ACLR
ctl_reset_n => pipe[0][28].ACLR
ctl_reset_n => pipe[0][29].ACLR
ctl_reset_n => pipe[0][30].ACLR
ctl_reset_n => pipe[0][31].ACLR
ctl_reset_n => pipe[0][32].ACLR
ctl_reset_n => pipe[1][0].ACLR
ctl_reset_n => pipe[1][1].ACLR
ctl_reset_n => pipe[1][2].ACLR
ctl_reset_n => pipe[1][3].ACLR
ctl_reset_n => pipe[1][4].ACLR
ctl_reset_n => pipe[1][5].ACLR
ctl_reset_n => pipe[1][6].ACLR
ctl_reset_n => pipe[1][7].ACLR
ctl_reset_n => pipe[1][8].ACLR
ctl_reset_n => pipe[1][9].ACLR
ctl_reset_n => pipe[1][10].ACLR
ctl_reset_n => pipe[1][11].ACLR
ctl_reset_n => pipe[1][12].ACLR
ctl_reset_n => pipe[1][13].ACLR
ctl_reset_n => pipe[1][14].ACLR
ctl_reset_n => pipe[1][15].ACLR
ctl_reset_n => pipe[1][16].ACLR
ctl_reset_n => pipe[1][17].ACLR
ctl_reset_n => pipe[1][18].ACLR
ctl_reset_n => pipe[1][19].ACLR
ctl_reset_n => pipe[1][20].ACLR
ctl_reset_n => pipe[1][21].ACLR
ctl_reset_n => pipe[1][22].ACLR
ctl_reset_n => pipe[1][23].ACLR
ctl_reset_n => pipe[1][24].ACLR
ctl_reset_n => pipe[1][25].ACLR
ctl_reset_n => pipe[1][26].ACLR
ctl_reset_n => pipe[1][27].ACLR
ctl_reset_n => pipe[1][28].ACLR
ctl_reset_n => pipe[1][29].ACLR
ctl_reset_n => pipe[1][30].ACLR
ctl_reset_n => pipe[1][31].ACLR
ctl_reset_n => pipe[1][32].ACLR
ctl_reset_n => pipe[2][0].ACLR
ctl_reset_n => pipe[2][1].ACLR
ctl_reset_n => pipe[2][2].ACLR
ctl_reset_n => pipe[2][3].ACLR
ctl_reset_n => pipe[2][4].ACLR
ctl_reset_n => pipe[2][5].ACLR
ctl_reset_n => pipe[2][6].ACLR
ctl_reset_n => pipe[2][7].ACLR
ctl_reset_n => pipe[2][8].ACLR
ctl_reset_n => pipe[2][9].ACLR
ctl_reset_n => pipe[2][10].ACLR
ctl_reset_n => pipe[2][11].ACLR
ctl_reset_n => pipe[2][12].ACLR
ctl_reset_n => pipe[2][13].ACLR
ctl_reset_n => pipe[2][14].ACLR
ctl_reset_n => pipe[2][15].ACLR
ctl_reset_n => pipe[2][16].ACLR
ctl_reset_n => pipe[2][17].ACLR
ctl_reset_n => pipe[2][18].ACLR
ctl_reset_n => pipe[2][19].ACLR
ctl_reset_n => pipe[2][20].ACLR
ctl_reset_n => pipe[2][21].ACLR
ctl_reset_n => pipe[2][22].ACLR
ctl_reset_n => pipe[2][23].ACLR
ctl_reset_n => pipe[2][24].ACLR
ctl_reset_n => pipe[2][25].ACLR
ctl_reset_n => pipe[2][26].ACLR
ctl_reset_n => pipe[2][27].ACLR
ctl_reset_n => pipe[2][28].ACLR
ctl_reset_n => pipe[2][29].ACLR
ctl_reset_n => pipe[2][30].ACLR
ctl_reset_n => pipe[2][31].ACLR
ctl_reset_n => pipe[2][32].ACLR
ctl_reset_n => pipe[3][0].ACLR
ctl_reset_n => pipe[3][1].ACLR
ctl_reset_n => pipe[3][2].ACLR
ctl_reset_n => pipe[3][3].ACLR
ctl_reset_n => pipe[3][4].ACLR
ctl_reset_n => pipe[3][5].ACLR
ctl_reset_n => pipe[3][6].ACLR
ctl_reset_n => pipe[3][7].ACLR
ctl_reset_n => pipe[3][8].ACLR
ctl_reset_n => pipe[3][9].ACLR
ctl_reset_n => pipe[3][10].ACLR
ctl_reset_n => pipe[3][11].ACLR
ctl_reset_n => pipe[3][12].ACLR
ctl_reset_n => pipe[3][13].ACLR
ctl_reset_n => pipe[3][14].ACLR
ctl_reset_n => pipe[3][15].ACLR
ctl_reset_n => pipe[3][16].ACLR
ctl_reset_n => pipe[3][17].ACLR
ctl_reset_n => pipe[3][18].ACLR
ctl_reset_n => pipe[3][19].ACLR
ctl_reset_n => pipe[3][20].ACLR
ctl_reset_n => pipe[3][21].ACLR
ctl_reset_n => pipe[3][22].ACLR
ctl_reset_n => pipe[3][23].ACLR
ctl_reset_n => pipe[3][24].ACLR
ctl_reset_n => pipe[3][25].ACLR
ctl_reset_n => pipe[3][26].ACLR
ctl_reset_n => pipe[3][27].ACLR
ctl_reset_n => pipe[3][28].ACLR
ctl_reset_n => pipe[3][29].ACLR
ctl_reset_n => pipe[3][30].ACLR
ctl_reset_n => pipe[3][31].ACLR
ctl_reset_n => pipe[3][32].ACLR
ctl_reset_n => pipe[4][0].ACLR
ctl_reset_n => pipe[4][1].ACLR
ctl_reset_n => pipe[4][2].ACLR
ctl_reset_n => pipe[4][3].ACLR
ctl_reset_n => pipe[4][4].ACLR
ctl_reset_n => pipe[4][5].ACLR
ctl_reset_n => pipe[4][6].ACLR
ctl_reset_n => pipe[4][7].ACLR
ctl_reset_n => pipe[4][8].ACLR
ctl_reset_n => pipe[4][9].ACLR
ctl_reset_n => pipe[4][10].ACLR
ctl_reset_n => pipe[4][11].ACLR
ctl_reset_n => pipe[4][12].ACLR
ctl_reset_n => pipe[4][13].ACLR
ctl_reset_n => pipe[4][14].ACLR
ctl_reset_n => pipe[4][15].ACLR
ctl_reset_n => pipe[4][16].ACLR
ctl_reset_n => pipe[4][17].ACLR
ctl_reset_n => pipe[4][18].ACLR
ctl_reset_n => pipe[4][19].ACLR
ctl_reset_n => pipe[4][20].ACLR
ctl_reset_n => pipe[4][21].ACLR
ctl_reset_n => pipe[4][22].ACLR
ctl_reset_n => pipe[4][23].ACLR
ctl_reset_n => pipe[4][24].ACLR
ctl_reset_n => pipe[4][25].ACLR
ctl_reset_n => pipe[4][26].ACLR
ctl_reset_n => pipe[4][27].ACLR
ctl_reset_n => pipe[4][28].ACLR
ctl_reset_n => pipe[4][29].ACLR
ctl_reset_n => pipe[4][30].ACLR
ctl_reset_n => pipe[4][31].ACLR
ctl_reset_n => pipe[4][32].ACLR
ctl_reset_n => pipe[5][0].ACLR
ctl_reset_n => pipe[5][1].ACLR
ctl_reset_n => pipe[5][2].ACLR
ctl_reset_n => pipe[5][3].ACLR
ctl_reset_n => pipe[5][4].ACLR
ctl_reset_n => pipe[5][5].ACLR
ctl_reset_n => pipe[5][6].ACLR
ctl_reset_n => pipe[5][7].ACLR
ctl_reset_n => pipe[5][8].ACLR
ctl_reset_n => pipe[5][9].ACLR
ctl_reset_n => pipe[5][10].ACLR
ctl_reset_n => pipe[5][11].ACLR
ctl_reset_n => pipe[5][12].ACLR
ctl_reset_n => pipe[5][13].ACLR
ctl_reset_n => pipe[5][14].ACLR
ctl_reset_n => pipe[5][15].ACLR
ctl_reset_n => pipe[5][16].ACLR
ctl_reset_n => pipe[5][17].ACLR
ctl_reset_n => pipe[5][18].ACLR
ctl_reset_n => pipe[5][19].ACLR
ctl_reset_n => pipe[5][20].ACLR
ctl_reset_n => pipe[5][21].ACLR
ctl_reset_n => pipe[5][22].ACLR
ctl_reset_n => pipe[5][23].ACLR
ctl_reset_n => pipe[5][24].ACLR
ctl_reset_n => pipe[5][25].ACLR
ctl_reset_n => pipe[5][26].ACLR
ctl_reset_n => pipe[5][27].ACLR
ctl_reset_n => pipe[5][28].ACLR
ctl_reset_n => pipe[5][29].ACLR
ctl_reset_n => pipe[5][30].ACLR
ctl_reset_n => pipe[5][31].ACLR
ctl_reset_n => pipe[5][32].ACLR
ctl_reset_n => pipe[6][0].ACLR
ctl_reset_n => pipe[6][1].ACLR
ctl_reset_n => pipe[6][2].ACLR
ctl_reset_n => pipe[6][3].ACLR
ctl_reset_n => pipe[6][4].ACLR
ctl_reset_n => pipe[6][5].ACLR
ctl_reset_n => pipe[6][6].ACLR
ctl_reset_n => pipe[6][7].ACLR
ctl_reset_n => pipe[6][8].ACLR
ctl_reset_n => pipe[6][9].ACLR
ctl_reset_n => pipe[6][10].ACLR
ctl_reset_n => pipe[6][11].ACLR
ctl_reset_n => pipe[6][12].ACLR
ctl_reset_n => pipe[6][13].ACLR
ctl_reset_n => pipe[6][14].ACLR
ctl_reset_n => pipe[6][15].ACLR
ctl_reset_n => pipe[6][16].ACLR
ctl_reset_n => pipe[6][17].ACLR
ctl_reset_n => pipe[6][18].ACLR
ctl_reset_n => pipe[6][19].ACLR
ctl_reset_n => pipe[6][20].ACLR
ctl_reset_n => pipe[6][21].ACLR
ctl_reset_n => pipe[6][22].ACLR
ctl_reset_n => pipe[6][23].ACLR
ctl_reset_n => pipe[6][24].ACLR
ctl_reset_n => pipe[6][25].ACLR
ctl_reset_n => pipe[6][26].ACLR
ctl_reset_n => pipe[6][27].ACLR
ctl_reset_n => pipe[6][28].ACLR
ctl_reset_n => pipe[6][29].ACLR
ctl_reset_n => pipe[6][30].ACLR
ctl_reset_n => pipe[6][31].ACLR
ctl_reset_n => pipe[6][32].ACLR
ctl_reset_n => pipe[7][0].ACLR
ctl_reset_n => pipe[7][1].ACLR
ctl_reset_n => pipe[7][2].ACLR
ctl_reset_n => pipe[7][3].ACLR
ctl_reset_n => pipe[7][4].ACLR
ctl_reset_n => pipe[7][5].ACLR
ctl_reset_n => pipe[7][6].ACLR
ctl_reset_n => pipe[7][7].ACLR
ctl_reset_n => pipe[7][8].ACLR
ctl_reset_n => pipe[7][9].ACLR
ctl_reset_n => pipe[7][10].ACLR
ctl_reset_n => pipe[7][11].ACLR
ctl_reset_n => pipe[7][12].ACLR
ctl_reset_n => pipe[7][13].ACLR
ctl_reset_n => pipe[7][14].ACLR
ctl_reset_n => pipe[7][15].ACLR
ctl_reset_n => pipe[7][16].ACLR
ctl_reset_n => pipe[7][17].ACLR
ctl_reset_n => pipe[7][18].ACLR
ctl_reset_n => pipe[7][19].ACLR
ctl_reset_n => pipe[7][20].ACLR
ctl_reset_n => pipe[7][21].ACLR
ctl_reset_n => pipe[7][22].ACLR
ctl_reset_n => pipe[7][23].ACLR
ctl_reset_n => pipe[7][24].ACLR
ctl_reset_n => pipe[7][25].ACLR
ctl_reset_n => pipe[7][26].ACLR
ctl_reset_n => pipe[7][27].ACLR
ctl_reset_n => pipe[7][28].ACLR
ctl_reset_n => pipe[7][29].ACLR
ctl_reset_n => pipe[7][30].ACLR
ctl_reset_n => pipe[7][31].ACLR
ctl_reset_n => pipe[7][32].ACLR
ctl_reset_n => pipefull[0].ACLR
ctl_reset_n => pipefull[1].ACLR
ctl_reset_n => pipefull[2].ACLR
ctl_reset_n => pipefull[3].ACLR
ctl_reset_n => pipefull[4].ACLR
ctl_reset_n => pipefull[5].ACLR
ctl_reset_n => pipefull[6].ACLR
ctl_reset_n => pipefull[7].ACLR
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.IN1
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => pipe.DATAB
read_req_to_cmd_queue => wreq_to_fifo.IN0
read_req_to_cmd_queue => cmd_fifo_wren.IN0
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.IN1
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => pipe.DATAB
write_req_to_cmd_queue => local_multicast_gated.IN0
write_req_to_cmd_queue => wreq_to_fifo.IN1
write_req_to_cmd_queue => cmd_fifo_wren.IN1
local_size[0] => pipe.DATAB
local_size[0] => pipe.IN1
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[0] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.IN1
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_size[1] => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.IN1
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_autopch_req => pipe.DATAB
local_multicast => local_multicast_gated.IN1
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.IN1
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_cs_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.IN1
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[0] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.IN1
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[1] => pipe.DATAB
local_bank_addr[2] => pipe.DATAB
local_bank_addr[2] => pipe.DATAB
local_bank_addr[2] => pipe.DATAB
local_bank_addr[2] => pipe.DATAB
local_bank_addr[2] => pipe.IN1
local_bank_addr[2] => pipe.DATAB
local_bank_addr[2] => pipe.DATAB
local_bank_addr[2] => pipe.DATAB
local_bank_addr[2] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.IN1
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[0] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.IN1
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[1] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.IN1
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[2] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.IN1
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[3] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.IN1
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[4] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.IN1
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[5] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.IN1
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[6] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.IN1
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[7] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.IN1
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[8] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.IN1
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[9] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.IN1
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[10] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.IN1
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[11] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.IN1
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_row_addr[12] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.IN1
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[0] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.IN1
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[1] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.IN1
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[2] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.IN1
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[3] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.IN1
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[4] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.IN1
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[5] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.IN1
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[6] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.IN1
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[7] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.IN1
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[8] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.IN1
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
local_col_addr[9] => pipe.DATAB
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipefull.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
fetch => pipe.OUTPUTSELECT
cmd_fifo_empty <= pipefull[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_fifo_full <= pipefull[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_fifo_wren <= cmd_fifo_wren.DB_MAX_OUTPUT_PORT_TYPE
cmd0_is_a_read <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
cmd0_is_a_write <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
cmd0_autopch_req <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
cmd0_burstcount[0] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
cmd0_burstcount[1] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
cmd0_chip_addr[0] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[0] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[1] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[2] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[3] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[4] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[5] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[6] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[7] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[8] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[9] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[10] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[11] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
cmd0_row_addr[12] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
cmd0_bank_addr[0] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
cmd0_bank_addr[1] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
cmd0_bank_addr[2] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
cmd0_col_addr[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
cmd0_is_valid <= pipefull[0].DB_MAX_OUTPUT_PORT_TYPE
cmd0_multicast_req <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
cmd1_is_a_read <= pipe[1][32].DB_MAX_OUTPUT_PORT_TYPE
cmd1_is_a_write <= pipe[1][31].DB_MAX_OUTPUT_PORT_TYPE
cmd1_chip_addr[0] <= pipe[1][26].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[0] <= pipe[1][13].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[1] <= pipe[1][14].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[2] <= pipe[1][15].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[3] <= pipe[1][16].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[4] <= pipe[1][17].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[5] <= pipe[1][18].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[6] <= pipe[1][19].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[7] <= pipe[1][20].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[8] <= pipe[1][21].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[9] <= pipe[1][22].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[10] <= pipe[1][23].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[11] <= pipe[1][24].DB_MAX_OUTPUT_PORT_TYPE
cmd1_row_addr[12] <= pipe[1][25].DB_MAX_OUTPUT_PORT_TYPE
cmd1_bank_addr[0] <= pipe[1][10].DB_MAX_OUTPUT_PORT_TYPE
cmd1_bank_addr[1] <= pipe[1][11].DB_MAX_OUTPUT_PORT_TYPE
cmd1_bank_addr[2] <= pipe[1][12].DB_MAX_OUTPUT_PORT_TYPE
cmd1_is_valid <= pipefull[1].DB_MAX_OUTPUT_PORT_TYPE
cmd1_multicast_req <= pipe[1][30].DB_MAX_OUTPUT_PORT_TYPE
cmd2_is_a_read <= pipe[2][32].DB_MAX_OUTPUT_PORT_TYPE
cmd2_is_a_write <= pipe[2][31].DB_MAX_OUTPUT_PORT_TYPE
cmd2_chip_addr[0] <= pipe[2][26].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[0] <= pipe[2][13].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[1] <= pipe[2][14].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[2] <= pipe[2][15].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[3] <= pipe[2][16].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[4] <= pipe[2][17].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[5] <= pipe[2][18].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[6] <= pipe[2][19].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[7] <= pipe[2][20].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[8] <= pipe[2][21].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[9] <= pipe[2][22].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[10] <= pipe[2][23].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[11] <= pipe[2][24].DB_MAX_OUTPUT_PORT_TYPE
cmd2_row_addr[12] <= pipe[2][25].DB_MAX_OUTPUT_PORT_TYPE
cmd2_bank_addr[0] <= pipe[2][10].DB_MAX_OUTPUT_PORT_TYPE
cmd2_bank_addr[1] <= pipe[2][11].DB_MAX_OUTPUT_PORT_TYPE
cmd2_bank_addr[2] <= pipe[2][12].DB_MAX_OUTPUT_PORT_TYPE
cmd2_is_valid <= pipefull[2].DB_MAX_OUTPUT_PORT_TYPE
cmd2_multicast_req <= pipe[2][30].DB_MAX_OUTPUT_PORT_TYPE
cmd3_is_a_read <= pipe[3][32].DB_MAX_OUTPUT_PORT_TYPE
cmd3_is_a_write <= pipe[3][31].DB_MAX_OUTPUT_PORT_TYPE
cmd3_chip_addr[0] <= pipe[3][26].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[0] <= pipe[3][13].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[1] <= pipe[3][14].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[2] <= pipe[3][15].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[3] <= pipe[3][16].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[4] <= pipe[3][17].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[5] <= pipe[3][18].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[6] <= pipe[3][19].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[7] <= pipe[3][20].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[8] <= pipe[3][21].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[9] <= pipe[3][22].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[10] <= pipe[3][23].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[11] <= pipe[3][24].DB_MAX_OUTPUT_PORT_TYPE
cmd3_row_addr[12] <= pipe[3][25].DB_MAX_OUTPUT_PORT_TYPE
cmd3_bank_addr[0] <= pipe[3][10].DB_MAX_OUTPUT_PORT_TYPE
cmd3_bank_addr[1] <= pipe[3][11].DB_MAX_OUTPUT_PORT_TYPE
cmd3_bank_addr[2] <= pipe[3][12].DB_MAX_OUTPUT_PORT_TYPE
cmd3_is_valid <= pipefull[3].DB_MAX_OUTPUT_PORT_TYPE
cmd3_multicast_req <= pipe[3][30].DB_MAX_OUTPUT_PORT_TYPE
cmd4_is_a_read <= <GND>
cmd4_is_a_write <= <GND>
cmd4_is_valid <= <GND>
cmd4_chip_addr[0] <= <GND>
cmd4_row_addr[0] <= <GND>
cmd4_row_addr[1] <= <GND>
cmd4_row_addr[2] <= <GND>
cmd4_row_addr[3] <= <GND>
cmd4_row_addr[4] <= <GND>
cmd4_row_addr[5] <= <GND>
cmd4_row_addr[6] <= <GND>
cmd4_row_addr[7] <= <GND>
cmd4_row_addr[8] <= <GND>
cmd4_row_addr[9] <= <GND>
cmd4_row_addr[10] <= <GND>
cmd4_row_addr[11] <= <GND>
cmd4_row_addr[12] <= <GND>
cmd4_bank_addr[0] <= <GND>
cmd4_bank_addr[1] <= <GND>
cmd4_bank_addr[2] <= <GND>
cmd4_multicast_req <= <GND>
cmd5_is_a_read <= <GND>
cmd5_is_a_write <= <GND>
cmd5_is_valid <= <GND>
cmd5_chip_addr[0] <= <GND>
cmd5_row_addr[0] <= <GND>
cmd5_row_addr[1] <= <GND>
cmd5_row_addr[2] <= <GND>
cmd5_row_addr[3] <= <GND>
cmd5_row_addr[4] <= <GND>
cmd5_row_addr[5] <= <GND>
cmd5_row_addr[6] <= <GND>
cmd5_row_addr[7] <= <GND>
cmd5_row_addr[8] <= <GND>
cmd5_row_addr[9] <= <GND>
cmd5_row_addr[10] <= <GND>
cmd5_row_addr[11] <= <GND>
cmd5_row_addr[12] <= <GND>
cmd5_bank_addr[0] <= <GND>
cmd5_bank_addr[1] <= <GND>
cmd5_bank_addr[2] <= <GND>
cmd5_multicast_req <= <GND>
cmd6_is_a_read <= <GND>
cmd6_is_a_write <= <GND>
cmd6_is_valid <= <GND>
cmd6_chip_addr[0] <= <GND>
cmd6_row_addr[0] <= <GND>
cmd6_row_addr[1] <= <GND>
cmd6_row_addr[2] <= <GND>
cmd6_row_addr[3] <= <GND>
cmd6_row_addr[4] <= <GND>
cmd6_row_addr[5] <= <GND>
cmd6_row_addr[6] <= <GND>
cmd6_row_addr[7] <= <GND>
cmd6_row_addr[8] <= <GND>
cmd6_row_addr[9] <= <GND>
cmd6_row_addr[10] <= <GND>
cmd6_row_addr[11] <= <GND>
cmd6_row_addr[12] <= <GND>
cmd6_bank_addr[0] <= <GND>
cmd6_bank_addr[1] <= <GND>
cmd6_bank_addr[2] <= <GND>
cmd6_multicast_req <= <GND>
cmd7_is_a_read <= <GND>
cmd7_is_a_write <= <GND>
cmd7_is_valid <= <GND>
cmd7_chip_addr[0] <= <GND>
cmd7_row_addr[0] <= <GND>
cmd7_row_addr[1] <= <GND>
cmd7_row_addr[2] <= <GND>
cmd7_row_addr[3] <= <GND>
cmd7_row_addr[4] <= <GND>
cmd7_row_addr[5] <= <GND>
cmd7_row_addr[6] <= <GND>
cmd7_row_addr[7] <= <GND>
cmd7_row_addr[8] <= <GND>
cmd7_row_addr[9] <= <GND>
cmd7_row_addr[10] <= <GND>
cmd7_row_addr[11] <= <GND>
cmd7_row_addr[12] <= <GND>
cmd7_bank_addr[0] <= <GND>
cmd7_bank_addr[1] <= <GND>
cmd7_bank_addr[2] <= <GND>
cmd7_multicast_req <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst
ctl_clk => ~NO_FANOUT~
ctl_reset_n => ~NO_FANOUT~
ctl_half_clk => ~NO_FANOUT~
ctl_half_clk_reset_n => ~NO_FANOUT~
local_write_req => avalon_write_req.IN0
local_wdata[0] => avalon_wdata[0].DATAIN
local_wdata[1] => avalon_wdata[1].DATAIN
local_wdata[2] => avalon_wdata[2].DATAIN
local_wdata[3] => avalon_wdata[3].DATAIN
local_wdata[4] => avalon_wdata[4].DATAIN
local_wdata[5] => avalon_wdata[5].DATAIN
local_wdata[6] => avalon_wdata[6].DATAIN
local_wdata[7] => avalon_wdata[7].DATAIN
local_wdata[8] => avalon_wdata[8].DATAIN
local_wdata[9] => avalon_wdata[9].DATAIN
local_wdata[10] => avalon_wdata[10].DATAIN
local_wdata[11] => avalon_wdata[11].DATAIN
local_wdata[12] => avalon_wdata[12].DATAIN
local_wdata[13] => avalon_wdata[13].DATAIN
local_wdata[14] => avalon_wdata[14].DATAIN
local_wdata[15] => avalon_wdata[15].DATAIN
local_wdata[16] => avalon_wdata[16].DATAIN
local_wdata[17] => avalon_wdata[17].DATAIN
local_wdata[18] => avalon_wdata[18].DATAIN
local_wdata[19] => avalon_wdata[19].DATAIN
local_wdata[20] => avalon_wdata[20].DATAIN
local_wdata[21] => avalon_wdata[21].DATAIN
local_wdata[22] => avalon_wdata[22].DATAIN
local_wdata[23] => avalon_wdata[23].DATAIN
local_wdata[24] => avalon_wdata[24].DATAIN
local_wdata[25] => avalon_wdata[25].DATAIN
local_wdata[26] => avalon_wdata[26].DATAIN
local_wdata[27] => avalon_wdata[27].DATAIN
local_wdata[28] => avalon_wdata[28].DATAIN
local_wdata[29] => avalon_wdata[29].DATAIN
local_wdata[30] => avalon_wdata[30].DATAIN
local_wdata[31] => avalon_wdata[31].DATAIN
local_be[0] => avalon_be[0].DATAIN
local_be[1] => avalon_be[1].DATAIN
local_be[2] => avalon_be[2].DATAIN
local_be[3] => avalon_be[3].DATAIN
local_addr[0] => avalon_addr[0].DATAIN
local_addr[1] => avalon_addr[1].DATAIN
local_addr[2] => avalon_addr[2].DATAIN
local_addr[3] => avalon_addr[3].DATAIN
local_addr[4] => avalon_addr[4].DATAIN
local_addr[5] => avalon_addr[5].DATAIN
local_addr[6] => avalon_addr[6].DATAIN
local_addr[7] => avalon_addr[7].DATAIN
local_addr[8] => avalon_addr[8].DATAIN
local_addr[9] => avalon_addr[9].DATAIN
local_addr[10] => avalon_addr[10].DATAIN
local_addr[11] => avalon_addr[11].DATAIN
local_addr[12] => avalon_addr[12].DATAIN
local_addr[13] => avalon_addr[13].DATAIN
local_addr[14] => avalon_addr[14].DATAIN
local_addr[15] => avalon_addr[15].DATAIN
local_addr[16] => avalon_addr[16].DATAIN
local_addr[17] => avalon_addr[17].DATAIN
local_addr[18] => avalon_addr[18].DATAIN
local_addr[19] => avalon_addr[19].DATAIN
local_addr[20] => avalon_addr[20].DATAIN
local_addr[21] => avalon_addr[21].DATAIN
local_addr[22] => avalon_addr[22].DATAIN
local_addr[23] => avalon_addr[23].DATAIN
local_addr[24] => avalon_addr[24].DATAIN
internal_ready => avalon_write_req.IN1
internal_ready => avalon_read_req.IN0
internal_ready => local_ready.DATAIN
local_read_req => avalon_read_req.IN1
local_size[0] => avalon_size[0].DATAIN
local_size[1] => avalon_size[1].DATAIN
local_size[2] => avalon_size[2].DATAIN
local_burstbegin => avalon_burstbegin.DATAIN
ecc_rdata[0] => local_rdata[0].DATAIN
ecc_rdata[1] => local_rdata[1].DATAIN
ecc_rdata[2] => local_rdata[2].DATAIN
ecc_rdata[3] => local_rdata[3].DATAIN
ecc_rdata[4] => local_rdata[4].DATAIN
ecc_rdata[5] => local_rdata[5].DATAIN
ecc_rdata[6] => local_rdata[6].DATAIN
ecc_rdata[7] => local_rdata[7].DATAIN
ecc_rdata[8] => local_rdata[8].DATAIN
ecc_rdata[9] => local_rdata[9].DATAIN
ecc_rdata[10] => local_rdata[10].DATAIN
ecc_rdata[11] => local_rdata[11].DATAIN
ecc_rdata[12] => local_rdata[12].DATAIN
ecc_rdata[13] => local_rdata[13].DATAIN
ecc_rdata[14] => local_rdata[14].DATAIN
ecc_rdata[15] => local_rdata[15].DATAIN
ecc_rdata[16] => local_rdata[16].DATAIN
ecc_rdata[17] => local_rdata[17].DATAIN
ecc_rdata[18] => local_rdata[18].DATAIN
ecc_rdata[19] => local_rdata[19].DATAIN
ecc_rdata[20] => local_rdata[20].DATAIN
ecc_rdata[21] => local_rdata[21].DATAIN
ecc_rdata[22] => local_rdata[22].DATAIN
ecc_rdata[23] => local_rdata[23].DATAIN
ecc_rdata[24] => local_rdata[24].DATAIN
ecc_rdata[25] => local_rdata[25].DATAIN
ecc_rdata[26] => local_rdata[26].DATAIN
ecc_rdata[27] => local_rdata[27].DATAIN
ecc_rdata[28] => local_rdata[28].DATAIN
ecc_rdata[29] => local_rdata[29].DATAIN
ecc_rdata[30] => local_rdata[30].DATAIN
ecc_rdata[31] => local_rdata[31].DATAIN
ecc_rdata_valid[0] => local_rdata_valid.DATAIN
ecc_rdata_error => local_rdata_error.DATAIN
local_multicast => avalon_multicast.DATAIN
local_autopch_req => avalon_autopch_req.DATAIN
avalon_wdata[0] <= local_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[1] <= local_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[2] <= local_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[3] <= local_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[4] <= local_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[5] <= local_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[6] <= local_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[7] <= local_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[8] <= local_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[9] <= local_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[10] <= local_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[11] <= local_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[12] <= local_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[13] <= local_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[14] <= local_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[15] <= local_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[16] <= local_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[17] <= local_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[18] <= local_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[19] <= local_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[20] <= local_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[21] <= local_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[22] <= local_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[23] <= local_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[24] <= local_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[25] <= local_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[26] <= local_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[27] <= local_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[28] <= local_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[29] <= local_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[30] <= local_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
avalon_wdata[31] <= local_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
avalon_be[0] <= local_be[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_be[1] <= local_be[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_be[2] <= local_be[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_be[3] <= local_be[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[0] <= local_addr[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[1] <= local_addr[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[2] <= local_addr[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[3] <= local_addr[3].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[4] <= local_addr[4].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[5] <= local_addr[5].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[6] <= local_addr[6].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[7] <= local_addr[7].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[8] <= local_addr[8].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[9] <= local_addr[9].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[10] <= local_addr[10].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[11] <= local_addr[11].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[12] <= local_addr[12].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[13] <= local_addr[13].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[14] <= local_addr[14].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[15] <= local_addr[15].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[16] <= local_addr[16].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[17] <= local_addr[17].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[18] <= local_addr[18].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[19] <= local_addr[19].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[20] <= local_addr[20].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[21] <= local_addr[21].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[22] <= local_addr[22].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[23] <= local_addr[23].DB_MAX_OUTPUT_PORT_TYPE
avalon_addr[24] <= local_addr[24].DB_MAX_OUTPUT_PORT_TYPE
avalon_write_req <= avalon_write_req.DB_MAX_OUTPUT_PORT_TYPE
avalon_read_req <= avalon_read_req.DB_MAX_OUTPUT_PORT_TYPE
avalon_size[0] <= local_size[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_size[1] <= local_size[1].DB_MAX_OUTPUT_PORT_TYPE
avalon_size[2] <= local_size[2].DB_MAX_OUTPUT_PORT_TYPE
avalon_burstbegin <= local_burstbegin.DB_MAX_OUTPUT_PORT_TYPE
local_ready <= internal_ready.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[0] <= ecc_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[1] <= ecc_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[2] <= ecc_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[3] <= ecc_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[4] <= ecc_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[5] <= ecc_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[6] <= ecc_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[7] <= ecc_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[8] <= ecc_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[9] <= ecc_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[10] <= ecc_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[11] <= ecc_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[12] <= ecc_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[13] <= ecc_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[14] <= ecc_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[15] <= ecc_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[16] <= ecc_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[17] <= ecc_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[18] <= ecc_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[19] <= ecc_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[20] <= ecc_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[21] <= ecc_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[22] <= ecc_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[23] <= ecc_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[24] <= ecc_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[25] <= ecc_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[26] <= ecc_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[27] <= ecc_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[28] <= ecc_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[29] <= ecc_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[30] <= ecc_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[31] <= ecc_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
local_rdata_error <= ecc_rdata_error.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_valid <= ecc_rdata_valid[0].DB_MAX_OUTPUT_PORT_TYPE
avalon_multicast <= local_multicast.DB_MAX_OUTPUT_PORT_TYPE
avalon_autopch_req <= local_autopch_req.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst
ctl_clk => ctl_clk.IN5
ctl_reset_n[0] => ctl_reset_n[0].IN1
ctl_reset_n[1] => ctl_reset_n[1].IN1
ctl_reset_n[2] => ctl_reset_n[2].IN1
ctl_reset_n[3] => ctl_reset_n[3].IN1
ctl_reset_n[4] => ctl_reset_n[4].IN1
ctl_reset_n[5] => fetch_r1.ACLR
ctl_reset_n[5] => prev_chip_addr[0].ACLR
ctl_reset_n[5] => prev_multicast_req.ACLR
cmd0_is_valid => cmd_is_valid[1].IN1
cmd0_chip_addr[0] => cmd_chip_addr[1].IN2
cmd0_bank_addr[0] => cmd_bank_addr[3].IN2
cmd0_bank_addr[1] => cmd_bank_addr[4].IN2
cmd0_bank_addr[2] => cmd_bank_addr[5].IN2
cmd0_row_addr[0] => cmd_row_addr[13].IN2
cmd0_row_addr[1] => cmd_row_addr[14].IN2
cmd0_row_addr[2] => cmd_row_addr[15].IN2
cmd0_row_addr[3] => cmd_row_addr[16].IN2
cmd0_row_addr[4] => cmd_row_addr[17].IN2
cmd0_row_addr[5] => cmd_row_addr[18].IN2
cmd0_row_addr[6] => cmd_row_addr[19].IN2
cmd0_row_addr[7] => cmd_row_addr[20].IN2
cmd0_row_addr[8] => cmd_row_addr[21].IN2
cmd0_row_addr[9] => cmd_row_addr[22].IN2
cmd0_row_addr[10] => cmd_row_addr[23].IN2
cmd0_row_addr[11] => cmd_row_addr[24].IN2
cmd0_row_addr[12] => cmd_row_addr[25].IN2
cmd0_multicast_req => cmd_multicast_req[1].IN2
cmd1_is_valid => cmd_is_valid[2].IN1
cmd1_chip_addr[0] => cmd_chip_addr[2].IN2
cmd1_bank_addr[0] => cmd_bank_addr[6].IN2
cmd1_bank_addr[1] => cmd_bank_addr[7].IN2
cmd1_bank_addr[2] => cmd_bank_addr[8].IN2
cmd1_row_addr[0] => cmd_row_addr[26].IN2
cmd1_row_addr[1] => cmd_row_addr[27].IN2
cmd1_row_addr[2] => cmd_row_addr[28].IN2
cmd1_row_addr[3] => cmd_row_addr[29].IN2
cmd1_row_addr[4] => cmd_row_addr[30].IN2
cmd1_row_addr[5] => cmd_row_addr[31].IN2
cmd1_row_addr[6] => cmd_row_addr[32].IN2
cmd1_row_addr[7] => cmd_row_addr[33].IN2
cmd1_row_addr[8] => cmd_row_addr[34].IN2
cmd1_row_addr[9] => cmd_row_addr[35].IN2
cmd1_row_addr[10] => cmd_row_addr[36].IN2
cmd1_row_addr[11] => cmd_row_addr[37].IN2
cmd1_row_addr[12] => cmd_row_addr[38].IN2
cmd1_multicast_req => cmd_multicast_req[2].IN2
cmd2_is_valid => cmd_is_valid[3].IN1
cmd2_chip_addr[0] => cmd_chip_addr[3].IN2
cmd2_bank_addr[0] => cmd_bank_addr[9].IN2
cmd2_bank_addr[1] => cmd_bank_addr[10].IN2
cmd2_bank_addr[2] => cmd_bank_addr[11].IN2
cmd2_row_addr[0] => cmd_row_addr[39].IN2
cmd2_row_addr[1] => cmd_row_addr[40].IN2
cmd2_row_addr[2] => cmd_row_addr[41].IN2
cmd2_row_addr[3] => cmd_row_addr[42].IN2
cmd2_row_addr[4] => cmd_row_addr[43].IN2
cmd2_row_addr[5] => cmd_row_addr[44].IN2
cmd2_row_addr[6] => cmd_row_addr[45].IN2
cmd2_row_addr[7] => cmd_row_addr[46].IN2
cmd2_row_addr[8] => cmd_row_addr[47].IN2
cmd2_row_addr[9] => cmd_row_addr[48].IN2
cmd2_row_addr[10] => cmd_row_addr[49].IN2
cmd2_row_addr[11] => cmd_row_addr[50].IN2
cmd2_row_addr[12] => cmd_row_addr[51].IN2
cmd2_multicast_req => cmd_multicast_req[3].IN2
cmd3_is_valid => cmd_is_valid[4].IN1
cmd3_chip_addr[0] => cmd_chip_addr[4].IN2
cmd3_bank_addr[0] => cmd_bank_addr[12].IN2
cmd3_bank_addr[1] => cmd_bank_addr[13].IN2
cmd3_bank_addr[2] => cmd_bank_addr[14].IN2
cmd3_row_addr[0] => cmd_row_addr[52].IN2
cmd3_row_addr[1] => cmd_row_addr[53].IN2
cmd3_row_addr[2] => cmd_row_addr[54].IN2
cmd3_row_addr[3] => cmd_row_addr[55].IN2
cmd3_row_addr[4] => cmd_row_addr[56].IN2
cmd3_row_addr[5] => cmd_row_addr[57].IN2
cmd3_row_addr[6] => cmd_row_addr[58].IN2
cmd3_row_addr[7] => cmd_row_addr[59].IN2
cmd3_row_addr[8] => cmd_row_addr[60].IN2
cmd3_row_addr[9] => cmd_row_addr[61].IN2
cmd3_row_addr[10] => cmd_row_addr[62].IN2
cmd3_row_addr[11] => cmd_row_addr[63].IN2
cmd3_row_addr[12] => cmd_row_addr[64].IN2
cmd3_multicast_req => cmd_multicast_req[4].IN2
cmd4_is_valid => cmd_is_valid[5].IN1
cmd4_chip_addr[0] => cmd_chip_addr[5].IN2
cmd4_bank_addr[0] => cmd_bank_addr[15].IN2
cmd4_bank_addr[1] => cmd_bank_addr[16].IN2
cmd4_bank_addr[2] => cmd_bank_addr[17].IN2
cmd4_row_addr[0] => cmd_row_addr[65].IN2
cmd4_row_addr[1] => cmd_row_addr[66].IN2
cmd4_row_addr[2] => cmd_row_addr[67].IN2
cmd4_row_addr[3] => cmd_row_addr[68].IN2
cmd4_row_addr[4] => cmd_row_addr[69].IN2
cmd4_row_addr[5] => cmd_row_addr[70].IN2
cmd4_row_addr[6] => cmd_row_addr[71].IN2
cmd4_row_addr[7] => cmd_row_addr[72].IN2
cmd4_row_addr[8] => cmd_row_addr[73].IN2
cmd4_row_addr[9] => cmd_row_addr[74].IN2
cmd4_row_addr[10] => cmd_row_addr[75].IN2
cmd4_row_addr[11] => cmd_row_addr[76].IN2
cmd4_row_addr[12] => cmd_row_addr[77].IN2
cmd4_multicast_req => cmd_multicast_req[5].IN2
cmd5_is_valid => cmd_is_valid[6].IN1
cmd5_chip_addr[0] => cmd_chip_addr[6].IN2
cmd5_bank_addr[0] => cmd_bank_addr[18].IN2
cmd5_bank_addr[1] => cmd_bank_addr[19].IN2
cmd5_bank_addr[2] => cmd_bank_addr[20].IN2
cmd5_row_addr[0] => cmd_row_addr[78].IN2
cmd5_row_addr[1] => cmd_row_addr[79].IN2
cmd5_row_addr[2] => cmd_row_addr[80].IN2
cmd5_row_addr[3] => cmd_row_addr[81].IN2
cmd5_row_addr[4] => cmd_row_addr[82].IN2
cmd5_row_addr[5] => cmd_row_addr[83].IN2
cmd5_row_addr[6] => cmd_row_addr[84].IN2
cmd5_row_addr[7] => cmd_row_addr[85].IN2
cmd5_row_addr[8] => cmd_row_addr[86].IN2
cmd5_row_addr[9] => cmd_row_addr[87].IN2
cmd5_row_addr[10] => cmd_row_addr[88].IN2
cmd5_row_addr[11] => cmd_row_addr[89].IN2
cmd5_row_addr[12] => cmd_row_addr[90].IN2
cmd5_multicast_req => cmd_multicast_req[6].IN2
cmd6_is_valid => cmd_is_valid[7].IN1
cmd6_chip_addr[0] => cmd_chip_addr[7].IN2
cmd6_bank_addr[0] => cmd_bank_addr[21].IN2
cmd6_bank_addr[1] => cmd_bank_addr[22].IN2
cmd6_bank_addr[2] => cmd_bank_addr[23].IN2
cmd6_row_addr[0] => cmd_row_addr[91].IN2
cmd6_row_addr[1] => cmd_row_addr[92].IN2
cmd6_row_addr[2] => cmd_row_addr[93].IN2
cmd6_row_addr[3] => cmd_row_addr[94].IN2
cmd6_row_addr[4] => cmd_row_addr[95].IN2
cmd6_row_addr[5] => cmd_row_addr[96].IN2
cmd6_row_addr[6] => cmd_row_addr[97].IN2
cmd6_row_addr[7] => cmd_row_addr[98].IN2
cmd6_row_addr[8] => cmd_row_addr[99].IN2
cmd6_row_addr[9] => cmd_row_addr[100].IN2
cmd6_row_addr[10] => cmd_row_addr[101].IN2
cmd6_row_addr[11] => cmd_row_addr[102].IN2
cmd6_row_addr[12] => cmd_row_addr[103].IN2
cmd6_multicast_req => cmd_multicast_req[7].IN2
cmd7_is_valid => cmd_is_valid[8].IN1
cmd7_chip_addr[0] => cmd_chip_addr[8].IN2
cmd7_bank_addr[0] => cmd_bank_addr[24].IN2
cmd7_bank_addr[1] => cmd_bank_addr[25].IN2
cmd7_bank_addr[2] => cmd_bank_addr[26].IN2
cmd7_row_addr[0] => cmd_row_addr[104].IN2
cmd7_row_addr[1] => cmd_row_addr[105].IN2
cmd7_row_addr[2] => cmd_row_addr[106].IN2
cmd7_row_addr[3] => cmd_row_addr[107].IN2
cmd7_row_addr[4] => cmd_row_addr[108].IN2
cmd7_row_addr[5] => cmd_row_addr[109].IN2
cmd7_row_addr[6] => cmd_row_addr[110].IN2
cmd7_row_addr[7] => cmd_row_addr[111].IN2
cmd7_row_addr[8] => cmd_row_addr[112].IN2
cmd7_row_addr[9] => cmd_row_addr[113].IN2
cmd7_row_addr[10] => cmd_row_addr[114].IN2
cmd7_row_addr[11] => cmd_row_addr[115].IN2
cmd7_row_addr[12] => cmd_row_addr[116].IN2
cmd7_multicast_req => cmd_multicast_req[8].IN2
current_chip_addr[0] => cmd_chip_addr[0].IN2
current_bank_addr[0] => cmd_bank_addr[0].IN2
current_bank_addr[1] => cmd_bank_addr[1].IN2
current_bank_addr[2] => cmd_bank_addr[2].IN2
current_row_addr[0] => cmd_row_addr[0].IN2
current_row_addr[1] => cmd_row_addr[1].IN2
current_row_addr[2] => cmd_row_addr[2].IN2
current_row_addr[3] => cmd_row_addr[3].IN2
current_row_addr[4] => cmd_row_addr[4].IN2
current_row_addr[5] => cmd_row_addr[5].IN2
current_row_addr[6] => cmd_row_addr[6].IN2
current_row_addr[7] => cmd_row_addr[7].IN2
current_row_addr[8] => cmd_row_addr[8].IN2
current_row_addr[9] => cmd_row_addr[9].IN2
current_row_addr[10] => cmd_row_addr[10].IN2
current_row_addr[11] => cmd_row_addr[11].IN2
current_row_addr[12] => cmd_row_addr[12].IN2
current_multicast_req => cmd_multicast_req[0].IN2
do_write => do_write.IN3
do_read => do_read.IN3
do_burst_chop => do_burst_chop.IN3
do_auto_precharge => do_auto_precharge.IN3
do_activate => do_activate.IN3
do_precharge => do_precharge.IN3
do_precharge_all => do_precharge_all.IN3
do_refresh => do_refresh.IN3
do_power_down => do_power_down.IN3
do_self_rfsh => do_self_rfsh.IN3
to_chip[0] => to_chip[0].IN3
to_bank_addr[0] => to_bank_addr[0].IN3
to_bank_addr[1] => to_bank_addr[1].IN3
to_bank_addr[2] => to_bank_addr[2].IN3
to_row_addr[0] => to_row_addr[0].IN2
to_row_addr[1] => to_row_addr[1].IN2
to_row_addr[2] => to_row_addr[2].IN2
to_row_addr[3] => to_row_addr[3].IN2
to_row_addr[4] => to_row_addr[4].IN2
to_row_addr[5] => to_row_addr[5].IN2
to_row_addr[6] => to_row_addr[6].IN2
to_row_addr[7] => to_row_addr[7].IN2
to_row_addr[8] => to_row_addr[8].IN2
to_row_addr[9] => to_row_addr[9].IN2
to_row_addr[10] => to_row_addr[10].IN2
to_row_addr[11] => to_row_addr[11].IN2
to_row_addr[12] => to_row_addr[12].IN2
fetch => fetch.IN2
ecc_fetch_error_addr => ecc_fetch_error_addr.IN1
local_init_done => no_command.IN0
cmd_fifo_empty => no_command.IN1
mem_cas_wr_lat[0] => mem_cas_wr_lat[0].IN1
mem_cas_wr_lat[1] => mem_cas_wr_lat[1].IN1
mem_cas_wr_lat[2] => mem_cas_wr_lat[2].IN1
mem_cas_wr_lat[3] => mem_cas_wr_lat[3].IN1
mem_add_lat[0] => mem_add_lat[0].IN1
mem_add_lat[1] => mem_add_lat[1].IN1
mem_add_lat[2] => mem_add_lat[2].IN1
mem_tcl[0] => mem_tcl[0].IN1
mem_tcl[1] => mem_tcl[1].IN1
mem_tcl[2] => mem_tcl[2].IN1
mem_tcl[3] => mem_tcl[3].IN1
mem_trrd[0] => mem_trrd[0].IN1
mem_trrd[1] => mem_trrd[1].IN1
mem_trrd[2] => mem_trrd[2].IN1
mem_trrd[3] => mem_trrd[3].IN1
mem_tfaw[0] => mem_tfaw[0].IN1
mem_tfaw[1] => mem_tfaw[1].IN1
mem_tfaw[2] => mem_tfaw[2].IN1
mem_tfaw[3] => mem_tfaw[3].IN1
mem_tfaw[4] => mem_tfaw[4].IN1
mem_tfaw[5] => mem_tfaw[5].IN1
mem_trfc[0] => mem_trfc[0].IN1
mem_trfc[1] => mem_trfc[1].IN1
mem_trfc[2] => mem_trfc[2].IN1
mem_trfc[3] => mem_trfc[3].IN1
mem_trfc[4] => mem_trfc[4].IN1
mem_trfc[5] => mem_trfc[5].IN1
mem_trfc[6] => mem_trfc[6].IN1
mem_trfc[7] => mem_trfc[7].IN1
mem_trefi[0] => mem_trefi[0].IN1
mem_trefi[1] => mem_trefi[1].IN1
mem_trefi[2] => mem_trefi[2].IN1
mem_trefi[3] => mem_trefi[3].IN1
mem_trefi[4] => mem_trefi[4].IN1
mem_trefi[5] => mem_trefi[5].IN1
mem_trefi[6] => mem_trefi[6].IN1
mem_trefi[7] => mem_trefi[7].IN1
mem_trefi[8] => mem_trefi[8].IN1
mem_trefi[9] => mem_trefi[9].IN1
mem_trefi[10] => mem_trefi[10].IN1
mem_trefi[11] => mem_trefi[11].IN1
mem_trefi[12] => mem_trefi[12].IN1
mem_trcd[0] => mem_trcd[0].IN1
mem_trcd[1] => mem_trcd[1].IN1
mem_trcd[2] => mem_trcd[2].IN1
mem_trcd[3] => mem_trcd[3].IN1
mem_trp[0] => mem_trp[0].IN1
mem_trp[1] => mem_trp[1].IN1
mem_trp[2] => mem_trp[2].IN1
mem_trp[3] => mem_trp[3].IN1
mem_twr[0] => mem_twr[0].IN1
mem_twr[1] => mem_twr[1].IN1
mem_twr[2] => mem_twr[2].IN1
mem_twr[3] => mem_twr[3].IN1
mem_twtr[0] => mem_twtr[0].IN1
mem_twtr[1] => mem_twtr[1].IN1
mem_twtr[2] => mem_twtr[2].IN1
mem_twtr[3] => mem_twtr[3].IN1
mem_trtp[0] => mem_trtp[0].IN1
mem_trtp[1] => mem_trtp[1].IN1
mem_trtp[2] => mem_trtp[2].IN1
mem_trtp[3] => mem_trtp[3].IN1
mem_tras[0] => mem_tras[0].IN1
mem_tras[1] => mem_tras[1].IN1
mem_tras[2] => mem_tras[2].IN1
mem_tras[3] => mem_tras[3].IN1
mem_tras[4] => mem_tras[4].IN1
mem_trc[0] => mem_trc[0].IN1
mem_trc[1] => mem_trc[1].IN1
mem_trc[2] => mem_trc[2].IN1
mem_trc[3] => mem_trc[3].IN1
mem_trc[4] => mem_trc[4].IN1
mem_trc[5] => mem_trc[5].IN1
mem_auto_pd_cycles[0] => mem_auto_pd_cycles[0].IN1
mem_auto_pd_cycles[1] => mem_auto_pd_cycles[1].IN1
mem_auto_pd_cycles[2] => mem_auto_pd_cycles[2].IN1
mem_auto_pd_cycles[3] => mem_auto_pd_cycles[3].IN1
mem_auto_pd_cycles[4] => mem_auto_pd_cycles[4].IN1
mem_auto_pd_cycles[5] => mem_auto_pd_cycles[5].IN1
mem_auto_pd_cycles[6] => mem_auto_pd_cycles[6].IN1
mem_auto_pd_cycles[7] => mem_auto_pd_cycles[7].IN1
mem_auto_pd_cycles[8] => mem_auto_pd_cycles[8].IN1
mem_auto_pd_cycles[9] => mem_auto_pd_cycles[9].IN1
mem_auto_pd_cycles[10] => mem_auto_pd_cycles[10].IN1
mem_auto_pd_cycles[11] => mem_auto_pd_cycles[11].IN1
mem_auto_pd_cycles[12] => mem_auto_pd_cycles[12].IN1
mem_auto_pd_cycles[13] => mem_auto_pd_cycles[13].IN1
mem_auto_pd_cycles[14] => mem_auto_pd_cycles[14].IN1
mem_auto_pd_cycles[15] => mem_auto_pd_cycles[15].IN1
all_banks_closed[0] <= alt_ddrx_bypass:bypass_inst.out_cs_all_banks_closed
current_bank_is_open <= alt_ddrx_bypass:bypass_inst.out_cmd_bank_is_open
current_row_is_open <= alt_ddrx_bypass:bypass_inst.out_cmd_row_is_open
current_bank_info_valid <= alt_ddrx_bypass:bypass_inst.out_cmd_info_valid
bank_is_open[0] <= alt_ddrx_bypass:bypass_inst.out_cmd_bank_is_open
bank_is_open[1] <= alt_ddrx_bypass:bypass_inst.out_cmd_bank_is_open
bank_is_open[2] <= alt_ddrx_bypass:bypass_inst.out_cmd_bank_is_open
bank_is_open[3] <= alt_ddrx_bypass:bypass_inst.out_cmd_bank_is_open
row_is_open[0] <= alt_ddrx_bypass:bypass_inst.out_cmd_row_is_open
row_is_open[1] <= alt_ddrx_bypass:bypass_inst.out_cmd_row_is_open
row_is_open[2] <= alt_ddrx_bypass:bypass_inst.out_cmd_row_is_open
row_is_open[3] <= alt_ddrx_bypass:bypass_inst.out_cmd_row_is_open
bank_info_valid[0] <= alt_ddrx_bypass:bypass_inst.out_cmd_info_valid
bank_info_valid[1] <= alt_ddrx_bypass:bypass_inst.out_cmd_info_valid
bank_info_valid[2] <= alt_ddrx_bypass:bypass_inst.out_cmd_info_valid
bank_info_valid[3] <= alt_ddrx_bypass:bypass_inst.out_cmd_info_valid
can_read_current <= alt_ddrx_bypass:bypass_inst.out_cmd_can_read
can_write_current <= alt_ddrx_bypass:bypass_inst.out_cmd_can_write
can_activate_current <= alt_ddrx_bypass:bypass_inst.out_cmd_can_activate
can_precharge_current <= alt_ddrx_bypass:bypass_inst.out_cmd_can_precharge
can_activate[0] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_activate
can_activate[1] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_activate
can_activate[2] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_activate
can_activate[3] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_activate
can_precharge[0] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_precharge
can_precharge[1] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_precharge
can_precharge[2] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_precharge
can_precharge[3] <= alt_ddrx_bypass:bypass_inst.out_cmd_can_precharge
can_precharge_all[0] <= alt_ddrx_bypass:bypass_inst.out_cs_can_precharge_all
can_refresh[0] <= alt_ddrx_bypass:bypass_inst.out_cs_can_refresh
auto_refresh_req <= alt_ddrx_bypass:bypass_inst.out_cs_refresh_req
auto_refresh_chip[0] <= alt_ddrx_bypass:bypass_inst.out_cs_refresh_req
can_enter_power_down[0] <= alt_ddrx_bypass:bypass_inst.out_cs_can_power_down
can_self_rfsh[0] <= alt_ddrx_bypass:bypass_inst.out_cs_can_self_refresh
can_exit_power_saving_mode[0] <= alt_ddrx_bypass:bypass_inst.out_cs_can_exit_power_saving_mode
power_down_req <= alt_ddrx_bypass:bypass_inst.out_cs_power_down_req
zq_cal_req <= alt_ddrx_bypass:bypass_inst.out_cs_zq_cal_req
can_al_activate_write <= alt_ddrx_bank_timer:bank_timer_inst.can_al_activate_write
can_al_activate_read <= alt_ddrx_bank_timer:bank_timer_inst.can_al_activate_read
add_lat_on <= alt_ddrx_timing_param:timing_param_inst.add_lat_on
cam_full <= alt_ddrx_bank_timer:bank_timer_inst.cam_full


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst
ctl_clk => ctl_clk.IN8
ctl_reset_n => ctl_reset_n.IN8
cmd_chip_addr[0] => ~NO_FANOUT~
cmd_chip_addr[1] => ~NO_FANOUT~
cmd_chip_addr[2] => ~NO_FANOUT~
cmd_chip_addr[3] => ~NO_FANOUT~
cmd_chip_addr[4] => ~NO_FANOUT~
cmd_chip_addr[5] => ~NO_FANOUT~
cmd_chip_addr[6] => ~NO_FANOUT~
cmd_chip_addr[7] => ~NO_FANOUT~
cmd_chip_addr[8] => ~NO_FANOUT~
cmd_bank_addr[0] => Mux5.IN10
cmd_bank_addr[0] => Mux6.IN10
cmd_bank_addr[0] => Mux7.IN10
cmd_bank_addr[0] => Mux0.IN10
cmd_bank_addr[1] => Mux5.IN9
cmd_bank_addr[1] => Mux6.IN9
cmd_bank_addr[1] => Mux7.IN9
cmd_bank_addr[1] => Mux0.IN9
cmd_bank_addr[2] => Mux5.IN8
cmd_bank_addr[2] => Mux6.IN8
cmd_bank_addr[2] => Mux7.IN8
cmd_bank_addr[2] => Mux0.IN8
cmd_bank_addr[3] => Mux8.IN10
cmd_bank_addr[3] => Mux9.IN10
cmd_bank_addr[3] => Mux10.IN10
cmd_bank_addr[3] => Mux1.IN10
cmd_bank_addr[4] => Mux8.IN9
cmd_bank_addr[4] => Mux9.IN9
cmd_bank_addr[4] => Mux10.IN9
cmd_bank_addr[4] => Mux1.IN9
cmd_bank_addr[5] => Mux8.IN8
cmd_bank_addr[5] => Mux9.IN8
cmd_bank_addr[5] => Mux10.IN8
cmd_bank_addr[5] => Mux1.IN8
cmd_bank_addr[6] => Mux11.IN10
cmd_bank_addr[6] => Mux12.IN10
cmd_bank_addr[6] => Mux13.IN10
cmd_bank_addr[6] => Mux2.IN10
cmd_bank_addr[7] => Mux11.IN9
cmd_bank_addr[7] => Mux12.IN9
cmd_bank_addr[7] => Mux13.IN9
cmd_bank_addr[7] => Mux2.IN9
cmd_bank_addr[8] => Mux11.IN8
cmd_bank_addr[8] => Mux12.IN8
cmd_bank_addr[8] => Mux13.IN8
cmd_bank_addr[8] => Mux2.IN8
cmd_bank_addr[9] => Mux14.IN10
cmd_bank_addr[9] => Mux15.IN10
cmd_bank_addr[9] => Mux16.IN10
cmd_bank_addr[9] => Mux3.IN10
cmd_bank_addr[10] => Mux14.IN9
cmd_bank_addr[10] => Mux15.IN9
cmd_bank_addr[10] => Mux16.IN9
cmd_bank_addr[10] => Mux3.IN9
cmd_bank_addr[11] => Mux14.IN8
cmd_bank_addr[11] => Mux15.IN8
cmd_bank_addr[11] => Mux16.IN8
cmd_bank_addr[11] => Mux3.IN8
cmd_bank_addr[12] => Mux17.IN10
cmd_bank_addr[12] => Mux18.IN10
cmd_bank_addr[12] => Mux19.IN10
cmd_bank_addr[12] => Mux4.IN10
cmd_bank_addr[13] => Mux17.IN9
cmd_bank_addr[13] => Mux18.IN9
cmd_bank_addr[13] => Mux19.IN9
cmd_bank_addr[13] => Mux4.IN9
cmd_bank_addr[14] => Mux17.IN8
cmd_bank_addr[14] => Mux18.IN8
cmd_bank_addr[14] => Mux19.IN8
cmd_bank_addr[14] => Mux4.IN8
cmd_bank_addr[15] => ~NO_FANOUT~
cmd_bank_addr[16] => ~NO_FANOUT~
cmd_bank_addr[17] => ~NO_FANOUT~
cmd_bank_addr[18] => ~NO_FANOUT~
cmd_bank_addr[19] => ~NO_FANOUT~
cmd_bank_addr[20] => ~NO_FANOUT~
cmd_bank_addr[21] => ~NO_FANOUT~
cmd_bank_addr[22] => ~NO_FANOUT~
cmd_bank_addr[23] => ~NO_FANOUT~
cmd_bank_addr[24] => ~NO_FANOUT~
cmd_bank_addr[25] => ~NO_FANOUT~
cmd_bank_addr[26] => ~NO_FANOUT~
cmd_row_addr[0] => ~NO_FANOUT~
cmd_row_addr[1] => ~NO_FANOUT~
cmd_row_addr[2] => ~NO_FANOUT~
cmd_row_addr[3] => ~NO_FANOUT~
cmd_row_addr[4] => ~NO_FANOUT~
cmd_row_addr[5] => ~NO_FANOUT~
cmd_row_addr[6] => ~NO_FANOUT~
cmd_row_addr[7] => ~NO_FANOUT~
cmd_row_addr[8] => ~NO_FANOUT~
cmd_row_addr[9] => ~NO_FANOUT~
cmd_row_addr[10] => ~NO_FANOUT~
cmd_row_addr[11] => ~NO_FANOUT~
cmd_row_addr[12] => ~NO_FANOUT~
cmd_row_addr[13] => ~NO_FANOUT~
cmd_row_addr[14] => ~NO_FANOUT~
cmd_row_addr[15] => ~NO_FANOUT~
cmd_row_addr[16] => ~NO_FANOUT~
cmd_row_addr[17] => ~NO_FANOUT~
cmd_row_addr[18] => ~NO_FANOUT~
cmd_row_addr[19] => ~NO_FANOUT~
cmd_row_addr[20] => ~NO_FANOUT~
cmd_row_addr[21] => ~NO_FANOUT~
cmd_row_addr[22] => ~NO_FANOUT~
cmd_row_addr[23] => ~NO_FANOUT~
cmd_row_addr[24] => ~NO_FANOUT~
cmd_row_addr[25] => ~NO_FANOUT~
cmd_row_addr[26] => ~NO_FANOUT~
cmd_row_addr[27] => ~NO_FANOUT~
cmd_row_addr[28] => ~NO_FANOUT~
cmd_row_addr[29] => ~NO_FANOUT~
cmd_row_addr[30] => ~NO_FANOUT~
cmd_row_addr[31] => ~NO_FANOUT~
cmd_row_addr[32] => ~NO_FANOUT~
cmd_row_addr[33] => ~NO_FANOUT~
cmd_row_addr[34] => ~NO_FANOUT~
cmd_row_addr[35] => ~NO_FANOUT~
cmd_row_addr[36] => ~NO_FANOUT~
cmd_row_addr[37] => ~NO_FANOUT~
cmd_row_addr[38] => ~NO_FANOUT~
cmd_row_addr[39] => ~NO_FANOUT~
cmd_row_addr[40] => ~NO_FANOUT~
cmd_row_addr[41] => ~NO_FANOUT~
cmd_row_addr[42] => ~NO_FANOUT~
cmd_row_addr[43] => ~NO_FANOUT~
cmd_row_addr[44] => ~NO_FANOUT~
cmd_row_addr[45] => ~NO_FANOUT~
cmd_row_addr[46] => ~NO_FANOUT~
cmd_row_addr[47] => ~NO_FANOUT~
cmd_row_addr[48] => ~NO_FANOUT~
cmd_row_addr[49] => ~NO_FANOUT~
cmd_row_addr[50] => ~NO_FANOUT~
cmd_row_addr[51] => ~NO_FANOUT~
cmd_row_addr[52] => ~NO_FANOUT~
cmd_row_addr[53] => ~NO_FANOUT~
cmd_row_addr[54] => ~NO_FANOUT~
cmd_row_addr[55] => ~NO_FANOUT~
cmd_row_addr[56] => ~NO_FANOUT~
cmd_row_addr[57] => ~NO_FANOUT~
cmd_row_addr[58] => ~NO_FANOUT~
cmd_row_addr[59] => ~NO_FANOUT~
cmd_row_addr[60] => ~NO_FANOUT~
cmd_row_addr[61] => ~NO_FANOUT~
cmd_row_addr[62] => ~NO_FANOUT~
cmd_row_addr[63] => ~NO_FANOUT~
cmd_row_addr[64] => ~NO_FANOUT~
cmd_row_addr[65] => ~NO_FANOUT~
cmd_row_addr[66] => ~NO_FANOUT~
cmd_row_addr[67] => ~NO_FANOUT~
cmd_row_addr[68] => ~NO_FANOUT~
cmd_row_addr[69] => ~NO_FANOUT~
cmd_row_addr[70] => ~NO_FANOUT~
cmd_row_addr[71] => ~NO_FANOUT~
cmd_row_addr[72] => ~NO_FANOUT~
cmd_row_addr[73] => ~NO_FANOUT~
cmd_row_addr[74] => ~NO_FANOUT~
cmd_row_addr[75] => ~NO_FANOUT~
cmd_row_addr[76] => ~NO_FANOUT~
cmd_row_addr[77] => ~NO_FANOUT~
cmd_row_addr[78] => ~NO_FANOUT~
cmd_row_addr[79] => ~NO_FANOUT~
cmd_row_addr[80] => ~NO_FANOUT~
cmd_row_addr[81] => ~NO_FANOUT~
cmd_row_addr[82] => ~NO_FANOUT~
cmd_row_addr[83] => ~NO_FANOUT~
cmd_row_addr[84] => ~NO_FANOUT~
cmd_row_addr[85] => ~NO_FANOUT~
cmd_row_addr[86] => ~NO_FANOUT~
cmd_row_addr[87] => ~NO_FANOUT~
cmd_row_addr[88] => ~NO_FANOUT~
cmd_row_addr[89] => ~NO_FANOUT~
cmd_row_addr[90] => ~NO_FANOUT~
cmd_row_addr[91] => ~NO_FANOUT~
cmd_row_addr[92] => ~NO_FANOUT~
cmd_row_addr[93] => ~NO_FANOUT~
cmd_row_addr[94] => ~NO_FANOUT~
cmd_row_addr[95] => ~NO_FANOUT~
cmd_row_addr[96] => ~NO_FANOUT~
cmd_row_addr[97] => ~NO_FANOUT~
cmd_row_addr[98] => ~NO_FANOUT~
cmd_row_addr[99] => ~NO_FANOUT~
cmd_row_addr[100] => ~NO_FANOUT~
cmd_row_addr[101] => ~NO_FANOUT~
cmd_row_addr[102] => ~NO_FANOUT~
cmd_row_addr[103] => ~NO_FANOUT~
cmd_row_addr[104] => ~NO_FANOUT~
cmd_row_addr[105] => ~NO_FANOUT~
cmd_row_addr[106] => ~NO_FANOUT~
cmd_row_addr[107] => ~NO_FANOUT~
cmd_row_addr[108] => ~NO_FANOUT~
cmd_row_addr[109] => ~NO_FANOUT~
cmd_row_addr[110] => ~NO_FANOUT~
cmd_row_addr[111] => ~NO_FANOUT~
cmd_row_addr[112] => ~NO_FANOUT~
cmd_row_addr[113] => ~NO_FANOUT~
cmd_row_addr[114] => ~NO_FANOUT~
cmd_row_addr[115] => ~NO_FANOUT~
cmd_row_addr[116] => ~NO_FANOUT~
cmd_multicast_req[0] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[0] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[0] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[1] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[1] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[1] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[2] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[2] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[2] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[3] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[3] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[3] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[4] => cmd_can_write.OUTPUTSELECT
cmd_multicast_req[4] => cmd_can_activate.OUTPUTSELECT
cmd_multicast_req[4] => cmd_can_precharge.OUTPUTSELECT
cmd_multicast_req[5] => ~NO_FANOUT~
cmd_multicast_req[6] => ~NO_FANOUT~
cmd_multicast_req[7] => ~NO_FANOUT~
cmd_multicast_req[8] => ~NO_FANOUT~
do_write => always41.IN0
do_write => always44.IN0
do_write => always49.IN0
do_write => always54.IN0
do_write => always59.IN0
do_write => always64.IN0
do_write => always69.IN0
do_write => always74.IN0
do_write => always79.IN0
do_read => always41.IN0
do_read => always45.IN0
do_read => always50.IN0
do_read => always55.IN0
do_read => always60.IN0
do_read => always65.IN0
do_read => always70.IN0
do_read => always75.IN0
do_read => always80.IN0
do_burst_chop => ~NO_FANOUT~
do_auto_precharge => always43.IN0
do_auto_precharge => always48.IN0
do_auto_precharge => always53.IN0
do_auto_precharge => always58.IN0
do_auto_precharge => always63.IN0
do_auto_precharge => always68.IN0
do_auto_precharge => always73.IN0
do_auto_precharge => always78.IN0
do_activate => always42.IN0
do_activate => always47.IN0
do_activate => always52.IN0
do_activate => always57.IN0
do_activate => always62.IN0
do_activate => always67.IN0
do_activate => always72.IN0
do_activate => always77.IN0
do_precharge => always43.IN1
do_precharge => always48.IN1
do_precharge => always53.IN1
do_precharge => always58.IN1
do_precharge => always63.IN1
do_precharge => always68.IN1
do_precharge => always73.IN1
do_precharge => always78.IN1
do_precharge_all => always43.IN0
do_precharge_all => always48.IN0
do_precharge_all => always53.IN0
do_precharge_all => always58.IN0
do_precharge_all => always63.IN0
do_precharge_all => always68.IN0
do_precharge_all => always73.IN0
do_precharge_all => always78.IN0
do_refresh => ~NO_FANOUT~
do_power_down => ~NO_FANOUT~
do_self_rfsh => ~NO_FANOUT~
to_chip[0] => always42.IN1
to_chip[0] => always43.IN1
to_chip[0] => always43.IN1
to_chip[0] => always44.IN1
to_chip[0] => always45.IN1
to_chip[0] => always47.IN1
to_chip[0] => always48.IN1
to_chip[0] => always48.IN1
to_chip[0] => always49.IN1
to_chip[0] => always50.IN1
to_chip[0] => always52.IN1
to_chip[0] => always53.IN1
to_chip[0] => always53.IN1
to_chip[0] => always54.IN1
to_chip[0] => always55.IN1
to_chip[0] => always57.IN1
to_chip[0] => always58.IN1
to_chip[0] => always58.IN1
to_chip[0] => always59.IN1
to_chip[0] => always60.IN1
to_chip[0] => always62.IN1
to_chip[0] => always63.IN1
to_chip[0] => always63.IN1
to_chip[0] => always64.IN1
to_chip[0] => always65.IN1
to_chip[0] => always67.IN1
to_chip[0] => always68.IN1
to_chip[0] => always68.IN1
to_chip[0] => always69.IN1
to_chip[0] => always70.IN1
to_chip[0] => always72.IN1
to_chip[0] => always73.IN1
to_chip[0] => always73.IN1
to_chip[0] => always74.IN1
to_chip[0] => always75.IN1
to_chip[0] => always77.IN1
to_chip[0] => always78.IN1
to_chip[0] => always78.IN1
to_chip[0] => always79.IN1
to_chip[0] => always80.IN1
to_bank_addr[0] => Equal0.IN31
to_bank_addr[0] => Equal1.IN31
to_bank_addr[0] => Equal2.IN31
to_bank_addr[0] => Equal3.IN31
to_bank_addr[0] => Equal4.IN0
to_bank_addr[0] => Equal5.IN0
to_bank_addr[0] => Equal6.IN0
to_bank_addr[0] => Equal7.IN0
to_bank_addr[0] => Equal8.IN31
to_bank_addr[0] => Equal9.IN31
to_bank_addr[0] => Equal10.IN31
to_bank_addr[0] => Equal11.IN31
to_bank_addr[0] => Equal12.IN1
to_bank_addr[0] => Equal13.IN1
to_bank_addr[0] => Equal14.IN1
to_bank_addr[0] => Equal15.IN1
to_bank_addr[0] => Equal16.IN31
to_bank_addr[0] => Equal17.IN31
to_bank_addr[0] => Equal18.IN31
to_bank_addr[0] => Equal19.IN31
to_bank_addr[0] => Equal20.IN1
to_bank_addr[0] => Equal21.IN1
to_bank_addr[0] => Equal22.IN1
to_bank_addr[0] => Equal23.IN1
to_bank_addr[0] => Equal24.IN31
to_bank_addr[0] => Equal25.IN31
to_bank_addr[0] => Equal26.IN31
to_bank_addr[0] => Equal27.IN31
to_bank_addr[0] => Equal28.IN2
to_bank_addr[0] => Equal29.IN2
to_bank_addr[0] => Equal30.IN2
to_bank_addr[0] => Equal31.IN2
to_bank_addr[1] => Equal0.IN30
to_bank_addr[1] => Equal1.IN30
to_bank_addr[1] => Equal2.IN30
to_bank_addr[1] => Equal3.IN30
to_bank_addr[1] => Equal4.IN31
to_bank_addr[1] => Equal5.IN31
to_bank_addr[1] => Equal6.IN31
to_bank_addr[1] => Equal7.IN31
to_bank_addr[1] => Equal8.IN0
to_bank_addr[1] => Equal9.IN0
to_bank_addr[1] => Equal10.IN0
to_bank_addr[1] => Equal11.IN0
to_bank_addr[1] => Equal12.IN0
to_bank_addr[1] => Equal13.IN0
to_bank_addr[1] => Equal14.IN0
to_bank_addr[1] => Equal15.IN0
to_bank_addr[1] => Equal16.IN30
to_bank_addr[1] => Equal17.IN30
to_bank_addr[1] => Equal18.IN30
to_bank_addr[1] => Equal19.IN30
to_bank_addr[1] => Equal20.IN31
to_bank_addr[1] => Equal21.IN31
to_bank_addr[1] => Equal22.IN31
to_bank_addr[1] => Equal23.IN31
to_bank_addr[1] => Equal24.IN1
to_bank_addr[1] => Equal25.IN1
to_bank_addr[1] => Equal26.IN1
to_bank_addr[1] => Equal27.IN1
to_bank_addr[1] => Equal28.IN1
to_bank_addr[1] => Equal29.IN1
to_bank_addr[1] => Equal30.IN1
to_bank_addr[1] => Equal31.IN1
to_bank_addr[2] => Equal0.IN29
to_bank_addr[2] => Equal1.IN29
to_bank_addr[2] => Equal2.IN29
to_bank_addr[2] => Equal3.IN29
to_bank_addr[2] => Equal4.IN30
to_bank_addr[2] => Equal5.IN30
to_bank_addr[2] => Equal6.IN30
to_bank_addr[2] => Equal7.IN30
to_bank_addr[2] => Equal8.IN30
to_bank_addr[2] => Equal9.IN30
to_bank_addr[2] => Equal10.IN30
to_bank_addr[2] => Equal11.IN30
to_bank_addr[2] => Equal12.IN31
to_bank_addr[2] => Equal13.IN31
to_bank_addr[2] => Equal14.IN31
to_bank_addr[2] => Equal15.IN31
to_bank_addr[2] => Equal16.IN0
to_bank_addr[2] => Equal17.IN0
to_bank_addr[2] => Equal18.IN0
to_bank_addr[2] => Equal19.IN0
to_bank_addr[2] => Equal20.IN0
to_bank_addr[2] => Equal21.IN0
to_bank_addr[2] => Equal22.IN0
to_bank_addr[2] => Equal23.IN0
to_bank_addr[2] => Equal24.IN0
to_bank_addr[2] => Equal25.IN0
to_bank_addr[2] => Equal26.IN0
to_bank_addr[2] => Equal27.IN0
to_bank_addr[2] => Equal28.IN0
to_bank_addr[2] => Equal29.IN0
to_bank_addr[2] => Equal30.IN0
to_bank_addr[2] => Equal31.IN0
to_row_addr[0] => ~NO_FANOUT~
to_row_addr[1] => ~NO_FANOUT~
to_row_addr[2] => ~NO_FANOUT~
to_row_addr[3] => ~NO_FANOUT~
to_row_addr[4] => ~NO_FANOUT~
to_row_addr[5] => ~NO_FANOUT~
to_row_addr[6] => ~NO_FANOUT~
to_row_addr[7] => ~NO_FANOUT~
to_row_addr[8] => ~NO_FANOUT~
to_row_addr[9] => ~NO_FANOUT~
to_row_addr[10] => ~NO_FANOUT~
to_row_addr[11] => ~NO_FANOUT~
to_row_addr[12] => ~NO_FANOUT~
act_to_rdwr[0] => act_to_rdwr[0].IN8
act_to_rdwr[1] => act_to_rdwr[1].IN8
act_to_rdwr[2] => act_to_rdwr[2].IN8
act_to_rdwr[3] => act_to_rdwr[3].IN8
act_to_pch[0] => act_to_pch[0].IN8
act_to_pch[1] => act_to_pch[1].IN8
act_to_pch[2] => act_to_pch[2].IN8
act_to_pch[3] => act_to_pch[3].IN8
act_to_pch[4] => act_to_pch[4].IN8
act_to_act[0] => act_to_act[0].IN8
act_to_act[1] => act_to_act[1].IN8
act_to_act[2] => act_to_act[2].IN8
act_to_act[3] => act_to_act[3].IN8
act_to_act[4] => act_to_act[4].IN8
act_to_act[5] => act_to_act[5].IN8
rd_to_rd[0] => ~NO_FANOUT~
rd_to_rd[1] => ~NO_FANOUT~
rd_to_rd[2] => ~NO_FANOUT~
rd_to_wr[0] => ~NO_FANOUT~
rd_to_wr[1] => ~NO_FANOUT~
rd_to_wr[2] => ~NO_FANOUT~
rd_to_wr[3] => ~NO_FANOUT~
rd_to_wr[4] => ~NO_FANOUT~
rd_to_wr_bc[0] => ~NO_FANOUT~
rd_to_wr_bc[1] => ~NO_FANOUT~
rd_to_wr_bc[2] => ~NO_FANOUT~
rd_to_wr_bc[3] => ~NO_FANOUT~
rd_to_pch[0] => rd_to_pch[0].IN8
rd_to_pch[1] => rd_to_pch[1].IN8
rd_to_pch[2] => rd_to_pch[2].IN8
rd_to_pch[3] => rd_to_pch[3].IN8
wr_to_wr[0] => ~NO_FANOUT~
wr_to_wr[1] => ~NO_FANOUT~
wr_to_wr[2] => ~NO_FANOUT~
wr_to_rd[0] => ~NO_FANOUT~
wr_to_rd[1] => ~NO_FANOUT~
wr_to_rd[2] => ~NO_FANOUT~
wr_to_rd[3] => ~NO_FANOUT~
wr_to_rd[4] => ~NO_FANOUT~
wr_to_rd_diff_chips[0] => ~NO_FANOUT~
wr_to_rd_diff_chips[1] => ~NO_FANOUT~
wr_to_rd_diff_chips[2] => ~NO_FANOUT~
wr_to_rd_diff_chips[3] => ~NO_FANOUT~
wr_to_rd_diff_chips[4] => ~NO_FANOUT~
wr_to_pch[0] => wr_to_pch[0].IN8
wr_to_pch[1] => wr_to_pch[1].IN8
wr_to_pch[2] => wr_to_pch[2].IN8
wr_to_pch[3] => wr_to_pch[3].IN8
wr_to_pch[4] => wr_to_pch[4].IN8
rd_ap_to_act[0] => rd_ap_to_act[0].IN8
rd_ap_to_act[1] => rd_ap_to_act[1].IN8
rd_ap_to_act[2] => rd_ap_to_act[2].IN8
rd_ap_to_act[3] => rd_ap_to_act[3].IN8
rd_ap_to_act[4] => rd_ap_to_act[4].IN8
wr_ap_to_act[0] => wr_ap_to_act[0].IN8
wr_ap_to_act[1] => wr_ap_to_act[1].IN8
wr_ap_to_act[2] => wr_ap_to_act[2].IN8
wr_ap_to_act[3] => wr_ap_to_act[3].IN8
wr_ap_to_act[4] => wr_ap_to_act[4].IN8
wr_ap_to_act[5] => wr_ap_to_act[5].IN8
pch_to_act[0] => pch_to_act[0].IN8
pch_to_act[1] => pch_to_act[1].IN8
pch_to_act[2] => pch_to_act[2].IN8
pch_to_act[3] => pch_to_act[3].IN8
pch_all_to_valid[0] => ~NO_FANOUT~
pch_all_to_valid[1] => ~NO_FANOUT~
pch_all_to_valid[2] => ~NO_FANOUT~
pch_all_to_valid[3] => ~NO_FANOUT~
arf_to_valid[0] => ~NO_FANOUT~
arf_to_valid[1] => ~NO_FANOUT~
arf_to_valid[2] => ~NO_FANOUT~
arf_to_valid[3] => ~NO_FANOUT~
arf_to_valid[4] => ~NO_FANOUT~
arf_to_valid[5] => ~NO_FANOUT~
arf_to_valid[6] => ~NO_FANOUT~
arf_to_valid[7] => ~NO_FANOUT~
pdn_to_valid[0] => ~NO_FANOUT~
pdn_to_valid[1] => ~NO_FANOUT~
srf_to_valid[0] => ~NO_FANOUT~
srf_to_valid[1] => ~NO_FANOUT~
srf_to_valid[2] => ~NO_FANOUT~
srf_to_valid[3] => ~NO_FANOUT~
srf_to_valid[4] => ~NO_FANOUT~
srf_to_valid[5] => ~NO_FANOUT~
srf_to_valid[6] => ~NO_FANOUT~
srf_to_valid[7] => ~NO_FANOUT~
srf_to_valid[8] => ~NO_FANOUT~
srf_to_valid[9] => ~NO_FANOUT~
srf_to_zq[0] => ~NO_FANOUT~
srf_to_zq[1] => ~NO_FANOUT~
srf_to_zq[2] => ~NO_FANOUT~
srf_to_zq[3] => ~NO_FANOUT~
srf_to_zq[4] => ~NO_FANOUT~
srf_to_zq[5] => ~NO_FANOUT~
srf_to_zq[6] => ~NO_FANOUT~
srf_to_zq[7] => ~NO_FANOUT~
srf_to_zq[8] => ~NO_FANOUT~
srf_to_zq[9] => ~NO_FANOUT~
arf_period[0] => ~NO_FANOUT~
arf_period[1] => ~NO_FANOUT~
arf_period[2] => ~NO_FANOUT~
arf_period[3] => ~NO_FANOUT~
arf_period[4] => ~NO_FANOUT~
arf_period[5] => ~NO_FANOUT~
arf_period[6] => ~NO_FANOUT~
arf_period[7] => ~NO_FANOUT~
arf_period[8] => ~NO_FANOUT~
arf_period[9] => ~NO_FANOUT~
arf_period[10] => ~NO_FANOUT~
arf_period[11] => ~NO_FANOUT~
arf_period[12] => ~NO_FANOUT~
pdn_period[0] => ~NO_FANOUT~
pdn_period[1] => ~NO_FANOUT~
pdn_period[2] => ~NO_FANOUT~
pdn_period[3] => ~NO_FANOUT~
pdn_period[4] => ~NO_FANOUT~
pdn_period[5] => ~NO_FANOUT~
pdn_period[6] => ~NO_FANOUT~
pdn_period[7] => ~NO_FANOUT~
pdn_period[8] => ~NO_FANOUT~
pdn_period[9] => ~NO_FANOUT~
pdn_period[10] => ~NO_FANOUT~
pdn_period[11] => ~NO_FANOUT~
pdn_period[12] => ~NO_FANOUT~
pdn_period[13] => ~NO_FANOUT~
pdn_period[14] => ~NO_FANOUT~
pdn_period[15] => ~NO_FANOUT~
act_to_act_diff_bank[0] => ~NO_FANOUT~
act_to_act_diff_bank[1] => ~NO_FANOUT~
act_to_act_diff_bank[2] => ~NO_FANOUT~
act_to_act_diff_bank[3] => ~NO_FANOUT~
four_act_to_act[0] => ~NO_FANOUT~
four_act_to_act[1] => ~NO_FANOUT~
four_act_to_act[2] => ~NO_FANOUT~
four_act_to_act[3] => ~NO_FANOUT~
four_act_to_act[4] => ~NO_FANOUT~
four_act_to_act[5] => ~NO_FANOUT~
more_than_x1_act_to_rdwr => ~NO_FANOUT~
more_than_x1_act_to_pch => ~NO_FANOUT~
more_than_x1_act_to_act => ~NO_FANOUT~
more_than_x1_rd_to_rd => ~NO_FANOUT~
more_than_x1_rd_to_wr => ~NO_FANOUT~
more_than_x1_rd_to_wr_bc => ~NO_FANOUT~
more_than_x1_rd_to_pch => ~NO_FANOUT~
more_than_x1_wr_to_wr => ~NO_FANOUT~
more_than_x1_wr_to_rd => ~NO_FANOUT~
more_than_x1_wr_to_pch => ~NO_FANOUT~
more_than_x1_rd_ap_to_act => ~NO_FANOUT~
more_than_x1_wr_ap_to_act => ~NO_FANOUT~
more_than_x1_pch_to_act => ~NO_FANOUT~
more_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x1_four_act_to_act => ~NO_FANOUT~
less_than_x1_act_to_rdwr => ~NO_FANOUT~
less_than_x1_act_to_pch => ~NO_FANOUT~
less_than_x1_act_to_act => ~NO_FANOUT~
less_than_x1_rd_to_rd => ~NO_FANOUT~
less_than_x1_rd_to_wr => ~NO_FANOUT~
less_than_x1_rd_to_wr_bc => ~NO_FANOUT~
less_than_x1_rd_to_pch => ~NO_FANOUT~
less_than_x1_wr_to_wr => ~NO_FANOUT~
less_than_x1_wr_to_rd => ~NO_FANOUT~
less_than_x1_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x1_wr_to_pch => ~NO_FANOUT~
less_than_x1_rd_ap_to_act => ~NO_FANOUT~
less_than_x1_wr_ap_to_act => ~NO_FANOUT~
less_than_x1_pch_to_act => ~NO_FANOUT~
less_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x1_four_act_to_act => ~NO_FANOUT~
more_than_x2_act_to_rdwr => ~NO_FANOUT~
more_than_x2_act_to_pch => ~NO_FANOUT~
more_than_x2_act_to_act => ~NO_FANOUT~
more_than_x2_rd_to_rd => ~NO_FANOUT~
more_than_x2_rd_to_wr => always41.IN1
more_than_x2_rd_to_wr_bc => ~NO_FANOUT~
more_than_x2_rd_to_pch => ~NO_FANOUT~
more_than_x2_wr_to_wr => ~NO_FANOUT~
more_than_x2_wr_to_rd => always41.IN1
more_than_x2_wr_to_pch => ~NO_FANOUT~
more_than_x2_rd_ap_to_act => ~NO_FANOUT~
more_than_x2_wr_ap_to_act => ~NO_FANOUT~
more_than_x2_pch_to_act => ~NO_FANOUT~
more_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x2_four_act_to_act => ~NO_FANOUT~
less_than_x2_act_to_rdwr => less_than_x2_act_to_rdwr.IN8
less_than_x2_act_to_pch => ~NO_FANOUT~
less_than_x2_act_to_act => ~NO_FANOUT~
less_than_x2_rd_to_rd => ~NO_FANOUT~
less_than_x2_rd_to_wr => ~NO_FANOUT~
less_than_x2_rd_to_wr_bc => ~NO_FANOUT~
less_than_x2_rd_to_pch => ~NO_FANOUT~
less_than_x2_wr_to_wr => ~NO_FANOUT~
less_than_x2_wr_to_rd => ~NO_FANOUT~
less_than_x2_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x2_wr_to_pch => ~NO_FANOUT~
less_than_x2_rd_ap_to_act => ~NO_FANOUT~
less_than_x2_wr_ap_to_act => ~NO_FANOUT~
less_than_x2_pch_to_act => ~NO_FANOUT~
less_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x2_four_act_to_act => ~NO_FANOUT~
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_tfaw_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
act_trrd_ready[0] => cmd_can_activate.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => cmd_can_read.IN1
read_dqs_ready => can_al_activate_read.IN0
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => cmd_can_write.IN1
write_dqs_ready => can_al_activate_write.DATAA
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => cmd_can_read.IN1
write_to_read_finish_twtr[0] => can_al_activate_read.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_activate.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cmd_can_precharge.IN1
power_saving_enter_ready[0] => cs_can_precharge_all.IN1
power_saving_enter_ready[0] => cs_can_refresh.IN1
power_saving_enter_ready[0] => cs_can_self_refresh.IN1
power_saving_exit_ready[0] => cs_can_exit_power_saving_mode[0].DATAIN
cs_all_banks_closed[0] <= cs_all_banks_closed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd_bank_is_open[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cmd_bank_is_open[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
cmd_bank_is_open[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
cmd_bank_is_open[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
cmd_bank_is_open[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
cmd_row_is_open[0] <= <VCC>
cmd_row_is_open[1] <= <VCC>
cmd_row_is_open[2] <= <VCC>
cmd_row_is_open[3] <= <VCC>
cmd_row_is_open[4] <= <VCC>
cs_can_precharge_all[0] <= cs_can_precharge_all.DB_MAX_OUTPUT_PORT_TYPE
cs_can_refresh[0] <= cs_can_refresh.DB_MAX_OUTPUT_PORT_TYPE
cs_can_self_refresh[0] <= cs_can_self_refresh.DB_MAX_OUTPUT_PORT_TYPE
cs_can_power_down[0] <= cs_can_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_can_exit_power_saving_mode[0] <= power_saving_exit_ready[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_can_write[0] <= cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_write[1] <= cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_write[2] <= cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_write[3] <= cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_write[4] <= cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_read[0] <= cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_read[1] <= cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_read[2] <= cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_read[3] <= cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_read[4] <= cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_activate[0] <= cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_activate[1] <= cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_activate[2] <= cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_activate[3] <= cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_activate[4] <= cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_precharge[0] <= cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_precharge[1] <= cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_precharge[2] <= cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_precharge[3] <= cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
cmd_can_precharge[4] <= cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
can_al_activate_read <= can_al_activate_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
can_al_activate_write <= can_al_activate_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
cam_full <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst
ctl_clk => int_act_to_pch_ready.CLK
ctl_clk => int_rdwr_to_valid_ready.CLK
ctl_clk => int_act_to_act_ready.CLK
ctl_clk => rdwr_ready~reg0.CLK
ctl_clk => current_state~reg0.CLK
ctl_clk => doing_precharge.CLK
ctl_clk => doing_auto_precharge.CLK
ctl_clk => doing_read.CLK
ctl_clk => general_counter[0].CLK
ctl_clk => general_counter[1].CLK
ctl_clk => general_counter[2].CLK
ctl_clk => general_counter[3].CLK
ctl_clk => general_counter[4].CLK
ctl_clk => general_counter[5].CLK
ctl_clk => act_counter[0].CLK
ctl_clk => act_counter[1].CLK
ctl_clk => act_counter[2].CLK
ctl_clk => act_counter[3].CLK
ctl_clk => act_counter[4].CLK
ctl_clk => act_counter[5].CLK
ctl_reset_n => act_counter[0].ACLR
ctl_reset_n => act_counter[1].ACLR
ctl_reset_n => act_counter[2].ACLR
ctl_reset_n => act_counter[3].ACLR
ctl_reset_n => act_counter[4].ACLR
ctl_reset_n => act_counter[5].ACLR
ctl_reset_n => current_state~reg0.ACLR
ctl_reset_n => rdwr_ready~reg0.ACLR
ctl_reset_n => general_counter[0].ACLR
ctl_reset_n => general_counter[1].ACLR
ctl_reset_n => general_counter[2].ACLR
ctl_reset_n => general_counter[3].ACLR
ctl_reset_n => general_counter[4].ACLR
ctl_reset_n => general_counter[5].ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_precharge.ACLR
ctl_reset_n => doing_auto_precharge.ACLR
ctl_reset_n => int_act_to_pch_ready.ACLR
ctl_reset_n => int_act_to_act_ready.PRESET
ctl_reset_n => int_rdwr_to_valid_ready.ACLR
act_to_rdwr[0] => LessThan0.IN6
act_to_rdwr[1] => LessThan0.IN5
act_to_rdwr[2] => LessThan0.IN4
act_to_rdwr[3] => LessThan0.IN3
act_to_act[0] => LessThan1.IN6
act_to_act[1] => LessThan1.IN5
act_to_act[2] => LessThan1.IN4
act_to_act[3] => LessThan1.IN3
act_to_act[4] => LessThan1.IN2
act_to_act[5] => LessThan1.IN1
act_to_pch[0] => LessThan7.IN6
act_to_pch[1] => LessThan7.IN5
act_to_pch[2] => LessThan7.IN4
act_to_pch[3] => LessThan7.IN3
act_to_pch[4] => LessThan7.IN2
rd_to_pch[0] => LessThan6.IN6
rd_to_pch[1] => LessThan6.IN5
rd_to_pch[2] => LessThan6.IN4
rd_to_pch[3] => LessThan6.IN3
wr_to_pch[0] => LessThan5.IN6
wr_to_pch[1] => LessThan5.IN5
wr_to_pch[2] => LessThan5.IN4
wr_to_pch[3] => LessThan5.IN3
wr_to_pch[4] => LessThan5.IN2
rd_ap_to_act[0] => LessThan4.IN6
rd_ap_to_act[1] => LessThan4.IN5
rd_ap_to_act[2] => LessThan4.IN4
rd_ap_to_act[3] => LessThan4.IN3
rd_ap_to_act[4] => LessThan4.IN2
wr_ap_to_act[0] => LessThan3.IN6
wr_ap_to_act[1] => LessThan3.IN5
wr_ap_to_act[2] => LessThan3.IN4
wr_ap_to_act[3] => LessThan3.IN3
wr_ap_to_act[4] => LessThan3.IN2
wr_ap_to_act[5] => LessThan3.IN1
pch_to_act[0] => LessThan2.IN6
pch_to_act[1] => LessThan2.IN5
pch_to_act[2] => LessThan2.IN4
pch_to_act[3] => LessThan2.IN3
less_than_x2_act_to_rdwr => always5.IN0
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => act_counter.OUTPUTSELECT
open => doing_auto_precharge.OUTPUTSELECT
open => doing_precharge.OUTPUTSELECT
open => current_state.OUTPUTSELECT
open => always5.IN1
open => int_act_to_act_ready.OUTPUTSELECT
open => int_act_to_pch_ready.OUTPUTSELECT
close => always1.IN1
close => doing_auto_precharge.OUTPUTSELECT
close => doing_precharge.OUTPUTSELECT
close => current_state.OUTPUTSELECT
close => rdwr_ready.OUTPUTSELECT
close => int_rdwr_to_valid_ready.OUTPUTSELECT
read => always1.IN0
read => doing_read.OUTPUTSELECT
write => always1.IN1
write => doing_read.OUTPUTSELECT
row_addr[0] => ~NO_FANOUT~
row_addr[1] => ~NO_FANOUT~
row_addr[2] => ~NO_FANOUT~
row_addr[3] => ~NO_FANOUT~
row_addr[4] => ~NO_FANOUT~
row_addr[5] => ~NO_FANOUT~
row_addr[6] => ~NO_FANOUT~
row_addr[7] => ~NO_FANOUT~
row_addr[8] => ~NO_FANOUT~
row_addr[9] => ~NO_FANOUT~
row_addr[10] => ~NO_FANOUT~
row_addr[11] => ~NO_FANOUT~
row_addr[12] => ~NO_FANOUT~
current_state <= current_state~reg0.DB_MAX_OUTPUT_PORT_TYPE
current_row[0] <= <GND>
current_row[1] <= <GND>
current_row[2] <= <GND>
current_row[3] <= <GND>
current_row[4] <= <GND>
current_row[5] <= <GND>
current_row[6] <= <GND>
current_row[7] <= <GND>
current_row[8] <= <GND>
current_row[9] <= <GND>
current_row[10] <= <GND>
current_row[11] <= <GND>
current_row[12] <= <GND>
rdwr_ready <= rdwr_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_ready <= act_ready.DB_MAX_OUTPUT_PORT_TYPE
pch_ready <= pch_ready.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst
ctl_clk => int_power_down_req.CLK
ctl_clk => power_down_cnt[0].CLK
ctl_clk => power_down_cnt[1].CLK
ctl_clk => power_down_cnt[2].CLK
ctl_clk => power_down_cnt[3].CLK
ctl_clk => power_down_cnt[4].CLK
ctl_clk => power_down_cnt[5].CLK
ctl_clk => power_down_cnt[6].CLK
ctl_clk => power_down_cnt[7].CLK
ctl_clk => power_down_cnt[8].CLK
ctl_clk => power_down_cnt[9].CLK
ctl_clk => power_down_cnt[10].CLK
ctl_clk => power_down_cnt[11].CLK
ctl_clk => power_down_cnt[12].CLK
ctl_clk => power_down_cnt[13].CLK
ctl_clk => power_down_cnt[14].CLK
ctl_clk => power_down_cnt[15].CLK
ctl_clk => no_command_r1.CLK
ctl_clk => auto_refresh_logic_per_chip[0].int_refresh_req.CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[0].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[1].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[2].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[3].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[4].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[5].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[6].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[7].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[8].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[9].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[10].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[11].CLK
ctl_clk => auto_refresh_logic_per_chip[0].refresh_cnt[12].CLK
ctl_clk => power_saving_logic_per_chip[0].int_zq_cal_req.CLK
ctl_clk => power_saving_logic_per_chip[0].int_enter_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[5].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[6].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[7].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[8].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[9].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[10].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[11].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[12].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[13].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[14].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[15].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[16].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[17].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[18].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[19].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[20].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[21].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[22].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[23].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[24].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[25].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[26].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[27].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[28].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[29].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[30].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_state[31].CLK
ctl_clk => power_saving_logic_per_chip[0].int_exit_power_saving_ready.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_self_rfsh_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].int_do_power_down_r1.CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[0].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[1].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[2].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[3].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[4].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[5].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[6].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[7].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[8].CLK
ctl_clk => power_saving_logic_per_chip[0].power_saving_cnt[9].CLK
ctl_clk => write_to_read_finish_twtr[0]~reg0.CLK
ctl_clk => twtr_cnt[0][0].CLK
ctl_clk => twtr_cnt[0][1].CLK
ctl_clk => twtr_cnt[0][2].CLK
ctl_clk => twtr_cnt[0][3].CLK
ctl_clk => twtr_cnt[0][4].CLK
ctl_clk => write_dqs_ready~reg0.CLK
ctl_clk => read_dqs_ready~reg0.CLK
ctl_clk => doing_burst_chop.CLK
ctl_clk => rdwr_cnt[0].CLK
ctl_clk => rdwr_cnt[1].CLK
ctl_clk => rdwr_cnt[2].CLK
ctl_clk => rdwr_cnt[3].CLK
ctl_clk => rdwr_cnt[4].CLK
ctl_clk => rdwr_cnt[5].CLK
ctl_clk => rdwr_cnt[6].CLK
ctl_clk => act_trrd_ready[0]~reg0.CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[0].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[1].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[2].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[3].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[4].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_trrd_cnt[5].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_cmd_cnt[0].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_cmd_cnt[1].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_cmd_cnt[2].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[31].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[30].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[29].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[28].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[27].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[26].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[25].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[24].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[23].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[22].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[21].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[20].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[19].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[18].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[17].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[16].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[15].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[14].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[13].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[12].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[11].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[10].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[9].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[8].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[7].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[6].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[5].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[4].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[3].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[2].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[1].CLK
ctl_clk => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[0].CLK
ctl_clk => rdwr_state~4.DATAIN
ctl_reset_n => power_saving_logic_per_chip[0].int_zq_cal_req.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_enter_power_saving_ready.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[0].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[2].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[6].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[8].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[9].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[10].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[11].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[12].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[13].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[14].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[15].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[16].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[17].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[18].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[19].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[20].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[21].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[22].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[23].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[24].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[25].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[26].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[27].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[28].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[29].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[30].PRESET
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_state[31].ACLR
ctl_reset_n => write_dqs_ready~reg0.ACLR
ctl_reset_n => read_dqs_ready~reg0.ACLR
ctl_reset_n => act_trrd_ready[0]~reg0.ACLR
ctl_reset_n => write_to_read_finish_twtr[0]~reg0.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_exit_power_saving_ready.ACLR
ctl_reset_n => int_power_down_req.ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].int_refresh_req.ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[0].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[1].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[2].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[3].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[4].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[5].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[6].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[7].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[8].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[9].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[10].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[11].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[12].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[13].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[14].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[15].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[16].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[17].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[18].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[19].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[20].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[21].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[22].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[23].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[24].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[25].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[26].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[27].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[28].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[29].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[30].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_tfaw_shift_reg[31].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_cmd_cnt[0].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_cmd_cnt[1].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_cmd_cnt[2].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[0].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[1].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[2].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[3].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[4].ACLR
ctl_reset_n => act_cmd_monitor_per_chip[0].act_trrd_cnt[5].ACLR
ctl_reset_n => rdwr_cnt[0].ACLR
ctl_reset_n => rdwr_cnt[1].ACLR
ctl_reset_n => rdwr_cnt[2].ACLR
ctl_reset_n => rdwr_cnt[3].ACLR
ctl_reset_n => rdwr_cnt[4].ACLR
ctl_reset_n => rdwr_cnt[5].ACLR
ctl_reset_n => rdwr_cnt[6].ACLR
ctl_reset_n => doing_burst_chop.ACLR
ctl_reset_n => twtr_cnt[0][0].ACLR
ctl_reset_n => twtr_cnt[0][1].ACLR
ctl_reset_n => twtr_cnt[0][2].ACLR
ctl_reset_n => twtr_cnt[0][3].ACLR
ctl_reset_n => twtr_cnt[0][4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[0].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[1].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[2].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[3].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[4].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[5].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[6].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[7].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[8].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].power_saving_cnt[9].ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_power_down_r1.ACLR
ctl_reset_n => power_saving_logic_per_chip[0].int_do_self_rfsh_r1.ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[0].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[1].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[2].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[3].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[4].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[5].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[6].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[7].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[8].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[9].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[10].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[11].ACLR
ctl_reset_n => auto_refresh_logic_per_chip[0].refresh_cnt[12].ACLR
ctl_reset_n => no_command_r1.ACLR
ctl_reset_n => power_down_cnt[0].ACLR
ctl_reset_n => power_down_cnt[1].ACLR
ctl_reset_n => power_down_cnt[2].ACLR
ctl_reset_n => power_down_cnt[3].ACLR
ctl_reset_n => power_down_cnt[4].ACLR
ctl_reset_n => power_down_cnt[5].ACLR
ctl_reset_n => power_down_cnt[6].ACLR
ctl_reset_n => power_down_cnt[7].ACLR
ctl_reset_n => power_down_cnt[8].ACLR
ctl_reset_n => power_down_cnt[9].ACLR
ctl_reset_n => power_down_cnt[10].ACLR
ctl_reset_n => power_down_cnt[11].ACLR
ctl_reset_n => power_down_cnt[12].ACLR
ctl_reset_n => power_down_cnt[13].ACLR
ctl_reset_n => power_down_cnt[14].ACLR
ctl_reset_n => power_down_cnt[15].ACLR
ctl_reset_n => rdwr_state~6.DATAIN
do_write => always36.IN0
do_write => rdwr_state.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => read_dqs_ready.OUTPUTSELECT
do_write => write_dqs_ready.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => rdwr_state.OUTPUTSELECT
do_write => read_dqs_ready.OUTPUTSELECT
do_write => write_dqs_ready.OUTPUTSELECT
do_write => read_dqs_ready.OUTPUTSELECT
do_write => write_dqs_ready.OUTPUTSELECT
do_write => always39.IN0
do_write => Selector1.IN0
do_read => always36.IN1
do_read => read_dqs_ready.OUTPUTSELECT
do_read => write_dqs_ready.OUTPUTSELECT
do_read => rdwr_state.OUTPUTSELECT
do_read => rdwr_state.OUTPUTSELECT
do_read => rdwr_state.OUTPUTSELECT
do_read => read_dqs_ready.OUTPUTSELECT
do_read => write_dqs_ready.OUTPUTSELECT
do_read => read_dqs_ready.OUTPUTSELECT
do_read => write_dqs_ready.OUTPUTSELECT
do_read => rdwr_state.DATAA
do_read => rdwr_state.DATAA
do_burst_chop => write_dqs_ready.OUTPUTSELECT
do_burst_chop => doing_burst_chop.DATAIN
do_auto_precharge => ~NO_FANOUT~
do_activate => always33.IN0
do_precharge => ~NO_FANOUT~
do_precharge_all => always41.IN0
do_precharge_all => always47.IN0
do_refresh => always41.IN1
do_refresh => always47.IN0
do_power_down => always41.IN1
do_power_down => power_saving_logic_per_chip[0].int_do_power_down.IN0
do_self_rfsh => always41.IN1
do_self_rfsh => power_saving_logic_per_chip[0].int_do_self_rfsh.IN0
to_chip[0] => always33.IN1
to_chip[0] => always39.IN1
to_chip[0] => always41.IN1
to_chip[0] => always47.IN1
to_chip[0] => always47.IN1
to_chip[0] => power_saving_logic_per_chip[0].int_do_self_rfsh.IN1
to_chip[0] => power_saving_logic_per_chip[0].int_do_power_down.IN1
to_bank_addr[0] => ~NO_FANOUT~
to_bank_addr[1] => ~NO_FANOUT~
to_bank_addr[2] => ~NO_FANOUT~
act_to_rdwr[0] => ~NO_FANOUT~
act_to_rdwr[1] => ~NO_FANOUT~
act_to_rdwr[2] => ~NO_FANOUT~
act_to_rdwr[3] => ~NO_FANOUT~
act_to_pch[0] => ~NO_FANOUT~
act_to_pch[1] => ~NO_FANOUT~
act_to_pch[2] => ~NO_FANOUT~
act_to_pch[3] => ~NO_FANOUT~
act_to_pch[4] => ~NO_FANOUT~
act_to_act[0] => ~NO_FANOUT~
act_to_act[1] => ~NO_FANOUT~
act_to_act[2] => ~NO_FANOUT~
act_to_act[3] => ~NO_FANOUT~
act_to_act[4] => ~NO_FANOUT~
act_to_act[5] => ~NO_FANOUT~
rd_to_rd[0] => LessThan5.IN7
rd_to_rd[1] => LessThan5.IN6
rd_to_rd[2] => LessThan5.IN5
rd_to_wr[0] => LessThan6.IN7
rd_to_wr[1] => LessThan6.IN6
rd_to_wr[2] => LessThan6.IN5
rd_to_wr[3] => LessThan6.IN4
rd_to_wr[4] => LessThan6.IN3
rd_to_wr_bc[0] => LessThan7.IN7
rd_to_wr_bc[1] => LessThan7.IN6
rd_to_wr_bc[2] => LessThan7.IN5
rd_to_wr_bc[3] => LessThan7.IN4
rd_to_pch[0] => ~NO_FANOUT~
rd_to_pch[1] => ~NO_FANOUT~
rd_to_pch[2] => ~NO_FANOUT~
rd_to_pch[3] => ~NO_FANOUT~
wr_to_wr[0] => LessThan4.IN7
wr_to_wr[1] => LessThan4.IN6
wr_to_wr[2] => LessThan4.IN5
wr_to_rd[0] => LessThan3.IN7
wr_to_rd[0] => LessThan8.IN5
wr_to_rd[1] => LessThan3.IN6
wr_to_rd[1] => LessThan8.IN4
wr_to_rd[2] => LessThan3.IN5
wr_to_rd[2] => LessThan8.IN3
wr_to_rd[3] => LessThan3.IN4
wr_to_rd[3] => LessThan8.IN2
wr_to_rd[4] => LessThan3.IN3
wr_to_rd[4] => LessThan8.IN1
wr_to_rd_diff_chips[0] => LessThan2.IN7
wr_to_rd_diff_chips[1] => LessThan2.IN6
wr_to_rd_diff_chips[2] => LessThan2.IN5
wr_to_rd_diff_chips[3] => LessThan2.IN4
wr_to_rd_diff_chips[4] => LessThan2.IN3
wr_to_pch[0] => ~NO_FANOUT~
wr_to_pch[1] => ~NO_FANOUT~
wr_to_pch[2] => ~NO_FANOUT~
wr_to_pch[3] => ~NO_FANOUT~
wr_to_pch[4] => ~NO_FANOUT~
rd_ap_to_act[0] => ~NO_FANOUT~
rd_ap_to_act[1] => ~NO_FANOUT~
rd_ap_to_act[2] => ~NO_FANOUT~
rd_ap_to_act[3] => ~NO_FANOUT~
rd_ap_to_act[4] => ~NO_FANOUT~
wr_ap_to_act[0] => ~NO_FANOUT~
wr_ap_to_act[1] => ~NO_FANOUT~
wr_ap_to_act[2] => ~NO_FANOUT~
wr_ap_to_act[3] => ~NO_FANOUT~
wr_ap_to_act[4] => ~NO_FANOUT~
wr_ap_to_act[5] => ~NO_FANOUT~
pch_to_act[0] => ~NO_FANOUT~
pch_to_act[1] => ~NO_FANOUT~
pch_to_act[2] => ~NO_FANOUT~
pch_to_act[3] => ~NO_FANOUT~
pch_all_to_valid[0] => LessThan9.IN10
pch_all_to_valid[1] => LessThan9.IN9
pch_all_to_valid[2] => LessThan9.IN8
pch_all_to_valid[3] => LessThan9.IN7
arf_to_valid[0] => LessThan10.IN10
arf_to_valid[1] => LessThan10.IN9
arf_to_valid[2] => LessThan10.IN8
arf_to_valid[3] => LessThan10.IN7
arf_to_valid[4] => LessThan10.IN6
arf_to_valid[5] => LessThan10.IN5
arf_to_valid[6] => LessThan10.IN4
arf_to_valid[7] => LessThan10.IN3
pdn_to_valid[0] => ~NO_FANOUT~
pdn_to_valid[1] => ~NO_FANOUT~
srf_to_valid[0] => LessThan11.IN10
srf_to_valid[1] => LessThan11.IN9
srf_to_valid[2] => LessThan11.IN8
srf_to_valid[3] => LessThan11.IN7
srf_to_valid[4] => LessThan11.IN6
srf_to_valid[5] => LessThan11.IN5
srf_to_valid[6] => LessThan11.IN4
srf_to_valid[7] => LessThan11.IN3
srf_to_valid[8] => LessThan11.IN2
srf_to_valid[9] => LessThan11.IN1
srf_to_zq[0] => Equal5.IN9
srf_to_zq[1] => Equal5.IN8
srf_to_zq[2] => Equal5.IN7
srf_to_zq[3] => Equal5.IN6
srf_to_zq[4] => Equal5.IN5
srf_to_zq[5] => Equal5.IN4
srf_to_zq[6] => Equal5.IN3
srf_to_zq[7] => Equal5.IN2
srf_to_zq[8] => Equal5.IN1
srf_to_zq[9] => Equal5.IN0
arf_period[0] => LessThan12.IN13
arf_period[1] => LessThan12.IN12
arf_period[2] => LessThan12.IN11
arf_period[3] => LessThan12.IN10
arf_period[4] => LessThan12.IN9
arf_period[5] => LessThan12.IN8
arf_period[6] => LessThan12.IN7
arf_period[7] => LessThan12.IN6
arf_period[8] => LessThan12.IN5
arf_period[9] => LessThan12.IN4
arf_period[10] => LessThan12.IN3
arf_period[11] => LessThan12.IN2
arf_period[12] => LessThan12.IN1
pdn_period[0] => LessThan13.IN16
pdn_period[0] => Equal12.IN31
pdn_period[1] => LessThan13.IN15
pdn_period[1] => Equal12.IN30
pdn_period[2] => LessThan13.IN14
pdn_period[2] => Equal12.IN29
pdn_period[3] => LessThan13.IN13
pdn_period[3] => Equal12.IN28
pdn_period[4] => LessThan13.IN12
pdn_period[4] => Equal12.IN27
pdn_period[5] => LessThan13.IN11
pdn_period[5] => Equal12.IN26
pdn_period[6] => LessThan13.IN10
pdn_period[6] => Equal12.IN25
pdn_period[7] => LessThan13.IN9
pdn_period[7] => Equal12.IN24
pdn_period[8] => LessThan13.IN8
pdn_period[8] => Equal12.IN23
pdn_period[9] => LessThan13.IN7
pdn_period[9] => Equal12.IN22
pdn_period[10] => LessThan13.IN6
pdn_period[10] => Equal12.IN21
pdn_period[11] => LessThan13.IN5
pdn_period[11] => Equal12.IN20
pdn_period[12] => LessThan13.IN4
pdn_period[12] => Equal12.IN19
pdn_period[13] => LessThan13.IN3
pdn_period[13] => Equal12.IN18
pdn_period[14] => LessThan13.IN2
pdn_period[14] => Equal12.IN17
pdn_period[15] => LessThan13.IN1
pdn_period[15] => Equal12.IN16
act_to_act_diff_bank[0] => LessThan1.IN6
act_to_act_diff_bank[1] => LessThan1.IN5
act_to_act_diff_bank[2] => LessThan1.IN4
act_to_act_diff_bank[3] => LessThan1.IN3
four_act_to_act[0] => Mux0.IN4
four_act_to_act[1] => Mux0.IN3
four_act_to_act[2] => Mux0.IN2
four_act_to_act[3] => Mux0.IN1
four_act_to_act[4] => Mux0.IN0
four_act_to_act[5] => ~NO_FANOUT~
more_than_x1_act_to_rdwr => ~NO_FANOUT~
more_than_x1_act_to_pch => ~NO_FANOUT~
more_than_x1_act_to_act => ~NO_FANOUT~
more_than_x1_rd_to_rd => ~NO_FANOUT~
more_than_x1_rd_to_wr => ~NO_FANOUT~
more_than_x1_rd_to_wr_bc => ~NO_FANOUT~
more_than_x1_rd_to_pch => ~NO_FANOUT~
more_than_x1_wr_to_wr => ~NO_FANOUT~
more_than_x1_wr_to_rd => ~NO_FANOUT~
more_than_x1_wr_to_pch => ~NO_FANOUT~
more_than_x1_rd_ap_to_act => ~NO_FANOUT~
more_than_x1_wr_ap_to_act => ~NO_FANOUT~
more_than_x1_pch_to_act => ~NO_FANOUT~
more_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x1_four_act_to_act => ~NO_FANOUT~
less_than_x1_act_to_rdwr => ~NO_FANOUT~
less_than_x1_act_to_pch => ~NO_FANOUT~
less_than_x1_act_to_act => ~NO_FANOUT~
less_than_x1_rd_to_rd => ~NO_FANOUT~
less_than_x1_rd_to_wr => ~NO_FANOUT~
less_than_x1_rd_to_wr_bc => ~NO_FANOUT~
less_than_x1_rd_to_pch => ~NO_FANOUT~
less_than_x1_wr_to_wr => ~NO_FANOUT~
less_than_x1_wr_to_rd => ~NO_FANOUT~
less_than_x1_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x1_wr_to_pch => ~NO_FANOUT~
less_than_x1_rd_ap_to_act => ~NO_FANOUT~
less_than_x1_wr_ap_to_act => ~NO_FANOUT~
less_than_x1_pch_to_act => ~NO_FANOUT~
less_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x1_four_act_to_act => ~NO_FANOUT~
more_than_x2_act_to_rdwr => ~NO_FANOUT~
more_than_x2_act_to_pch => ~NO_FANOUT~
more_than_x2_act_to_act => ~NO_FANOUT~
more_than_x2_rd_to_rd => ~NO_FANOUT~
more_than_x2_rd_to_wr => ~NO_FANOUT~
more_than_x2_rd_to_wr_bc => ~NO_FANOUT~
more_than_x2_rd_to_pch => ~NO_FANOUT~
more_than_x2_wr_to_wr => ~NO_FANOUT~
more_than_x2_wr_to_rd => ~NO_FANOUT~
more_than_x2_wr_to_pch => ~NO_FANOUT~
more_than_x2_rd_ap_to_act => ~NO_FANOUT~
more_than_x2_wr_ap_to_act => ~NO_FANOUT~
more_than_x2_pch_to_act => ~NO_FANOUT~
more_than_x2_act_to_act_diff_bank => act_trrd_ready.DATAB
more_than_x2_four_act_to_act => ~NO_FANOUT~
less_than_x2_act_to_rdwr => ~NO_FANOUT~
less_than_x2_act_to_pch => ~NO_FANOUT~
less_than_x2_act_to_act => ~NO_FANOUT~
less_than_x2_rd_to_rd => read_dqs_ready.DATAB
less_than_x2_rd_to_rd => read_dqs_ready.DATAB
less_than_x2_rd_to_rd => read_dqs_ready.DATAB
less_than_x2_rd_to_wr => write_dqs_ready.DATAA
less_than_x2_rd_to_wr_bc => write_dqs_ready.DATAB
less_than_x2_rd_to_pch => ~NO_FANOUT~
less_than_x2_wr_to_wr => write_dqs_ready.DATAB
less_than_x2_wr_to_wr => write_dqs_ready.DATAB
less_than_x2_wr_to_wr => write_dqs_ready.DATAB
less_than_x2_wr_to_rd => read_dqs_ready.DATAB
less_than_x2_wr_to_rd => read_dqs_ready.DATAA
less_than_x2_wr_to_rd_diff_chips => always38.IN0
less_than_x2_wr_to_pch => ~NO_FANOUT~
less_than_x2_rd_ap_to_act => ~NO_FANOUT~
less_than_x2_wr_ap_to_act => ~NO_FANOUT~
less_than_x2_pch_to_act => ~NO_FANOUT~
less_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x2_four_act_to_act => ~NO_FANOUT~
no_command => always51.IN1
no_command => no_command_r1.DATAIN
no_command => int_power_down_req.OUTPUTSELECT
no_command => always51.IN1
chip_change => always38.IN1
chip_change => read_dqs_ready.OUTPUTSELECT
act_tfaw_ready[0] <= act_tfaw_ready.DB_MAX_OUTPUT_PORT_TYPE
act_trrd_ready[0] <= act_trrd_ready[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_dqs_ready <= read_dqs_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_dqs_ready <= write_dqs_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_to_read_finish_twtr[0] <= write_to_read_finish_twtr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_saving_enter_ready[0] <= power_saving_logic_per_chip[0].int_enter_power_saving_ready.DB_MAX_OUTPUT_PORT_TYPE
power_saving_exit_ready[0] <= power_saving_logic_per_chip[0].int_exit_power_saving_ready.DB_MAX_OUTPUT_PORT_TYPE
cs_zq_cal_req[0] <= power_saving_logic_per_chip[0].int_zq_cal_req.DB_MAX_OUTPUT_PORT_TYPE
cs_power_down_req[0] <= int_power_down_req.DB_MAX_OUTPUT_PORT_TYPE
cs_refresh_req[0] <= auto_refresh_logic_per_chip[0].int_refresh_req.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_cache:cache_inst
ctl_clk => int_current_info_valid_r1.CLK
ctl_clk => ecc_fetch_error_addr_r1.CLK
ctl_clk => fetch_r1.CLK
ctl_reset_n => int_current_info_valid_r1.ACLR
ctl_reset_n => ecc_fetch_error_addr_r1.ACLR
ctl_reset_n => fetch_r1.ACLR
fetch => int_cmd_info_valid[0].OUTPUTSELECT
fetch => fetch_r1.DATAIN
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_bank_is_open.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_write.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_read.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_activate.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_can_precharge.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => out_cmd_info_valid.OUTPUTSELECT
fetch => always2.IN1
ecc_fetch_error_addr => int_cmd_info_valid.OUTPUTSELECT
ecc_fetch_error_addr => ecc_fetch_error_addr_r1.DATAIN
cmd_is_valid[0] => ~NO_FANOUT~
cmd_is_valid[1] => out_cmd_info_valid.DATAA
cmd_is_valid[1] => out_cmd_info_valid.DATAB
cmd_is_valid[2] => out_cmd_info_valid.DATAA
cmd_is_valid[2] => out_cmd_info_valid.DATAB
cmd_is_valid[3] => out_cmd_info_valid.DATAA
cmd_is_valid[3] => out_cmd_info_valid.DATAB
cmd_is_valid[4] => out_cmd_info_valid.DATAA
cmd_is_valid[4] => out_cmd_info_valid.DATAB
cmd_is_valid[5] => ~NO_FANOUT~
cmd_is_valid[6] => ~NO_FANOUT~
cmd_is_valid[7] => ~NO_FANOUT~
cmd_is_valid[8] => ~NO_FANOUT~
in_cs_all_banks_closed[0] => out_cs_all_banks_closed[0].DATAIN
in_cs_can_precharge_all[0] => out_cs_can_precharge_all[0].DATAIN
in_cs_can_refresh[0] => out_cs_can_refresh[0].DATAIN
in_cs_can_self_refresh[0] => out_cs_can_self_refresh[0].DATAIN
in_cs_can_power_down[0] => out_cs_can_power_down[0].DATAIN
in_cs_can_exit_power_saving_mode[0] => out_cs_can_exit_power_saving_mode[0].DATAIN
in_cs_zq_cal_req[0] => out_cs_zq_cal_req[0].DATAIN
in_cs_power_down_req[0] => out_cs_power_down_req[0].DATAIN
in_cs_refresh_req[0] => out_cs_refresh_req[0].DATAIN
in_cmd_bank_is_open[0] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[1] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[1] => out_cmd_bank_is_open.DATAB
in_cmd_bank_is_open[2] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[2] => out_cmd_bank_is_open.DATAB
in_cmd_bank_is_open[3] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[3] => out_cmd_bank_is_open.DATAB
in_cmd_bank_is_open[4] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[4] => out_cmd_bank_is_open.DATAB
in_cmd_row_is_open[0] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[1] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[1] => out_cmd_row_is_open.DATAB
in_cmd_row_is_open[2] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[2] => out_cmd_row_is_open.DATAB
in_cmd_row_is_open[3] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[3] => out_cmd_row_is_open.DATAB
in_cmd_row_is_open[4] => out_cmd_row_is_open.DATAA
in_cmd_row_is_open[4] => out_cmd_row_is_open.DATAB
in_cmd_can_write[0] => out_cmd_can_write.DATAA
in_cmd_can_write[1] => out_cmd_can_write.DATAA
in_cmd_can_write[1] => out_cmd_can_write.DATAB
in_cmd_can_write[2] => out_cmd_can_write.DATAA
in_cmd_can_write[2] => out_cmd_can_write.DATAB
in_cmd_can_write[3] => out_cmd_can_write.DATAA
in_cmd_can_write[3] => out_cmd_can_write.DATAB
in_cmd_can_write[4] => out_cmd_can_write.DATAA
in_cmd_can_write[4] => out_cmd_can_write.DATAB
in_cmd_can_read[0] => out_cmd_can_read.DATAA
in_cmd_can_read[1] => out_cmd_can_read.DATAA
in_cmd_can_read[1] => out_cmd_can_read.DATAB
in_cmd_can_read[2] => out_cmd_can_read.DATAA
in_cmd_can_read[2] => out_cmd_can_read.DATAB
in_cmd_can_read[3] => out_cmd_can_read.DATAA
in_cmd_can_read[3] => out_cmd_can_read.DATAB
in_cmd_can_read[4] => out_cmd_can_read.DATAA
in_cmd_can_read[4] => out_cmd_can_read.DATAB
in_cmd_can_activate[0] => out_cmd_can_activate.DATAA
in_cmd_can_activate[1] => out_cmd_can_activate.DATAA
in_cmd_can_activate[1] => out_cmd_can_activate.DATAB
in_cmd_can_activate[2] => out_cmd_can_activate.DATAA
in_cmd_can_activate[2] => out_cmd_can_activate.DATAB
in_cmd_can_activate[3] => out_cmd_can_activate.DATAA
in_cmd_can_activate[3] => out_cmd_can_activate.DATAB
in_cmd_can_activate[4] => out_cmd_can_activate.DATAA
in_cmd_can_activate[4] => out_cmd_can_activate.DATAB
in_cmd_can_precharge[0] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[1] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[1] => out_cmd_can_precharge.DATAB
in_cmd_can_precharge[2] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[2] => out_cmd_can_precharge.DATAB
in_cmd_can_precharge[3] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[3] => out_cmd_can_precharge.DATAB
in_cmd_can_precharge[4] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[4] => out_cmd_can_precharge.DATAB
out_cs_all_banks_closed[0] <= in_cs_all_banks_closed[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_precharge_all[0] <= in_cs_can_precharge_all[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_refresh[0] <= in_cs_can_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_self_refresh[0] <= in_cs_can_self_refresh[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_power_down[0] <= in_cs_can_power_down[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_exit_power_saving_mode[0] <= in_cs_can_exit_power_saving_mode[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_zq_cal_req[0] <= in_cs_zq_cal_req[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_power_down_req[0] <= in_cs_power_down_req[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_refresh_req[0] <= in_cs_refresh_req[0].DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[0] <= out_cmd_bank_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[1] <= out_cmd_bank_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[2] <= out_cmd_bank_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[3] <= out_cmd_bank_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[4] <= out_cmd_bank_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_row_is_open[0] <= out_cmd_row_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_row_is_open[1] <= out_cmd_row_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_row_is_open[2] <= out_cmd_row_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_row_is_open[3] <= out_cmd_row_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_row_is_open[4] <= out_cmd_row_is_open.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[0] <= out_cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[1] <= out_cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[2] <= out_cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[3] <= out_cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[4] <= out_cmd_can_write.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[0] <= out_cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[1] <= out_cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[2] <= out_cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[3] <= out_cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[4] <= out_cmd_can_read.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[0] <= out_cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[1] <= out_cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[2] <= out_cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[3] <= out_cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[4] <= out_cmd_can_activate.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[0] <= out_cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[1] <= out_cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[2] <= out_cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[3] <= out_cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[4] <= out_cmd_can_precharge.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[0] <= out_cmd_info_valid.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[1] <= out_cmd_info_valid.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[2] <= out_cmd_info_valid.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[3] <= out_cmd_info_valid.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[4] <= out_cmd_info_valid.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst
ctl_clk => out_cs_all_banks_closed[0]~reg0.CLK
ctl_clk => out_cs_can_exit_power_saving_mode[0]~reg0.CLK
ctl_clk => out_cs_can_power_down[0]~reg0.CLK
ctl_clk => out_cs_can_self_refresh[0]~reg0.CLK
ctl_clk => out_cs_can_refresh[0]~reg0.CLK
ctl_clk => out_cs_can_precharge_all[0]~reg0.CLK
ctl_clk => out_cmd_info_valid[4]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[4]~reg0.CLK
ctl_clk => out_cmd_can_precharge[4]~reg0.CLK
ctl_clk => out_cmd_can_activate[4]~reg0.CLK
ctl_clk => out_cmd_can_read[4]~reg0.CLK
ctl_clk => out_cmd_can_write[4]~reg0.CLK
ctl_clk => out_cmd_info_valid[3]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[3]~reg0.CLK
ctl_clk => out_cmd_can_precharge[3]~reg0.CLK
ctl_clk => out_cmd_can_activate[3]~reg0.CLK
ctl_clk => out_cmd_can_read[3]~reg0.CLK
ctl_clk => out_cmd_can_write[3]~reg0.CLK
ctl_clk => out_cmd_info_valid[2]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[2]~reg0.CLK
ctl_clk => out_cmd_can_precharge[2]~reg0.CLK
ctl_clk => out_cmd_can_activate[2]~reg0.CLK
ctl_clk => out_cmd_can_read[2]~reg0.CLK
ctl_clk => out_cmd_can_write[2]~reg0.CLK
ctl_clk => out_cmd_info_valid[1]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[1]~reg0.CLK
ctl_clk => out_cmd_can_precharge[1]~reg0.CLK
ctl_clk => out_cmd_can_activate[1]~reg0.CLK
ctl_clk => out_cmd_can_read[1]~reg0.CLK
ctl_clk => out_cmd_can_write[1]~reg0.CLK
ctl_clk => out_cmd_info_valid[0]~reg0.CLK
ctl_clk => out_cmd_bank_is_open[0]~reg0.CLK
ctl_clk => out_cmd_can_precharge[0]~reg0.CLK
ctl_clk => out_cmd_can_activate[0]~reg0.CLK
ctl_clk => out_cmd_can_read[0]~reg0.CLK
ctl_clk => out_cmd_can_write[0]~reg0.CLK
ctl_clk => cache_r1.CLK
ctl_clk => int_cmd_close_r1[4].CLK
ctl_clk => int_cmd_write_r1[4].CLK
ctl_clk => int_cmd_read_r1[4].CLK
ctl_clk => int_cmd_open_r1[4].CLK
ctl_clk => int_cmd_close_r1[3].CLK
ctl_clk => int_cmd_write_r1[3].CLK
ctl_clk => int_cmd_read_r1[3].CLK
ctl_clk => int_cmd_open_r1[3].CLK
ctl_clk => int_cmd_close_r1[2].CLK
ctl_clk => int_cmd_write_r1[2].CLK
ctl_clk => int_cmd_read_r1[2].CLK
ctl_clk => int_cmd_open_r1[2].CLK
ctl_clk => int_cmd_close_r1[1].CLK
ctl_clk => int_cmd_write_r1[1].CLK
ctl_clk => int_cmd_read_r1[1].CLK
ctl_clk => int_cmd_open_r1[1].CLK
ctl_clk => int_cmd_close_r1[0].CLK
ctl_clk => int_cmd_write_r1[0].CLK
ctl_clk => int_cmd_read_r1[0].CLK
ctl_clk => int_cmd_open_r1[0].CLK
ctl_clk => to_chip_r1[0].CLK
ctl_clk => do_refresh_r1.CLK
ctl_clk => do_precharge_all_r1.CLK
ctl_clk => do_auto_precharge_r1.CLK
ctl_clk => do_activate_r1.CLK
ctl_clk => do_read_r1.CLK
ctl_clk => do_write_r1.CLK
ctl_reset_n => out_cs_all_banks_closed[0]~reg0.ACLR
ctl_reset_n => out_cs_can_precharge_all[0]~reg0.ACLR
ctl_reset_n => out_cs_can_refresh[0]~reg0.ACLR
ctl_reset_n => out_cs_can_self_refresh[0]~reg0.ACLR
ctl_reset_n => out_cs_can_power_down[0]~reg0.ACLR
ctl_reset_n => out_cs_can_exit_power_saving_mode[0]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[4]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[3]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[2]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[1]~reg0.ACLR
ctl_reset_n => out_cmd_bank_is_open[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_write[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_read[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_activate[0]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[4]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[3]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[2]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[1]~reg0.ACLR
ctl_reset_n => out_cmd_can_precharge[0]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[4]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[3]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[2]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[1]~reg0.ACLR
ctl_reset_n => out_cmd_info_valid[0]~reg0.ACLR
ctl_reset_n => do_refresh_r1.ACLR
ctl_reset_n => do_precharge_all_r1.ACLR
ctl_reset_n => do_auto_precharge_r1.ACLR
ctl_reset_n => do_activate_r1.ACLR
ctl_reset_n => do_read_r1.ACLR
ctl_reset_n => do_write_r1.ACLR
ctl_reset_n => to_chip_r1[0].ACLR
ctl_reset_n => int_cmd_close_r1[0].ACLR
ctl_reset_n => int_cmd_write_r1[0].ACLR
ctl_reset_n => int_cmd_read_r1[0].ACLR
ctl_reset_n => int_cmd_open_r1[0].ACLR
ctl_reset_n => int_cmd_close_r1[1].ACLR
ctl_reset_n => int_cmd_write_r1[1].ACLR
ctl_reset_n => int_cmd_read_r1[1].ACLR
ctl_reset_n => int_cmd_open_r1[1].ACLR
ctl_reset_n => int_cmd_close_r1[2].ACLR
ctl_reset_n => int_cmd_write_r1[2].ACLR
ctl_reset_n => int_cmd_read_r1[2].ACLR
ctl_reset_n => int_cmd_open_r1[2].ACLR
ctl_reset_n => int_cmd_close_r1[3].ACLR
ctl_reset_n => int_cmd_write_r1[3].ACLR
ctl_reset_n => int_cmd_read_r1[3].ACLR
ctl_reset_n => int_cmd_open_r1[3].ACLR
ctl_reset_n => int_cmd_close_r1[4].ACLR
ctl_reset_n => int_cmd_write_r1[4].ACLR
ctl_reset_n => int_cmd_read_r1[4].ACLR
ctl_reset_n => int_cmd_open_r1[4].ACLR
ctl_reset_n => cache_r1.ACLR
cmd_chip_addr[0] => ~NO_FANOUT~
cmd_chip_addr[1] => ~NO_FANOUT~
cmd_chip_addr[2] => ~NO_FANOUT~
cmd_chip_addr[3] => ~NO_FANOUT~
cmd_chip_addr[4] => ~NO_FANOUT~
cmd_chip_addr[5] => ~NO_FANOUT~
cmd_chip_addr[6] => ~NO_FANOUT~
cmd_chip_addr[7] => ~NO_FANOUT~
cmd_chip_addr[8] => ~NO_FANOUT~
cmd_bank_addr[0] => Equal0.IN5
cmd_bank_addr[1] => Equal0.IN4
cmd_bank_addr[2] => Equal0.IN3
cmd_bank_addr[3] => Equal1.IN5
cmd_bank_addr[4] => Equal1.IN4
cmd_bank_addr[5] => Equal1.IN3
cmd_bank_addr[6] => Equal2.IN5
cmd_bank_addr[7] => Equal2.IN4
cmd_bank_addr[8] => Equal2.IN3
cmd_bank_addr[9] => Equal3.IN5
cmd_bank_addr[10] => Equal3.IN4
cmd_bank_addr[11] => Equal3.IN3
cmd_bank_addr[12] => Equal4.IN5
cmd_bank_addr[13] => Equal4.IN4
cmd_bank_addr[14] => Equal4.IN3
cmd_bank_addr[15] => ~NO_FANOUT~
cmd_bank_addr[16] => ~NO_FANOUT~
cmd_bank_addr[17] => ~NO_FANOUT~
cmd_bank_addr[18] => ~NO_FANOUT~
cmd_bank_addr[19] => ~NO_FANOUT~
cmd_bank_addr[20] => ~NO_FANOUT~
cmd_bank_addr[21] => ~NO_FANOUT~
cmd_bank_addr[22] => ~NO_FANOUT~
cmd_bank_addr[23] => ~NO_FANOUT~
cmd_bank_addr[24] => ~NO_FANOUT~
cmd_bank_addr[25] => ~NO_FANOUT~
cmd_bank_addr[26] => ~NO_FANOUT~
cmd_row_addr[0] => ~NO_FANOUT~
cmd_row_addr[1] => ~NO_FANOUT~
cmd_row_addr[2] => ~NO_FANOUT~
cmd_row_addr[3] => ~NO_FANOUT~
cmd_row_addr[4] => ~NO_FANOUT~
cmd_row_addr[5] => ~NO_FANOUT~
cmd_row_addr[6] => ~NO_FANOUT~
cmd_row_addr[7] => ~NO_FANOUT~
cmd_row_addr[8] => ~NO_FANOUT~
cmd_row_addr[9] => ~NO_FANOUT~
cmd_row_addr[10] => ~NO_FANOUT~
cmd_row_addr[11] => ~NO_FANOUT~
cmd_row_addr[12] => ~NO_FANOUT~
cmd_row_addr[13] => ~NO_FANOUT~
cmd_row_addr[14] => ~NO_FANOUT~
cmd_row_addr[15] => ~NO_FANOUT~
cmd_row_addr[16] => ~NO_FANOUT~
cmd_row_addr[17] => ~NO_FANOUT~
cmd_row_addr[18] => ~NO_FANOUT~
cmd_row_addr[19] => ~NO_FANOUT~
cmd_row_addr[20] => ~NO_FANOUT~
cmd_row_addr[21] => ~NO_FANOUT~
cmd_row_addr[22] => ~NO_FANOUT~
cmd_row_addr[23] => ~NO_FANOUT~
cmd_row_addr[24] => ~NO_FANOUT~
cmd_row_addr[25] => ~NO_FANOUT~
cmd_row_addr[26] => ~NO_FANOUT~
cmd_row_addr[27] => ~NO_FANOUT~
cmd_row_addr[28] => ~NO_FANOUT~
cmd_row_addr[29] => ~NO_FANOUT~
cmd_row_addr[30] => ~NO_FANOUT~
cmd_row_addr[31] => ~NO_FANOUT~
cmd_row_addr[32] => ~NO_FANOUT~
cmd_row_addr[33] => ~NO_FANOUT~
cmd_row_addr[34] => ~NO_FANOUT~
cmd_row_addr[35] => ~NO_FANOUT~
cmd_row_addr[36] => ~NO_FANOUT~
cmd_row_addr[37] => ~NO_FANOUT~
cmd_row_addr[38] => ~NO_FANOUT~
cmd_row_addr[39] => ~NO_FANOUT~
cmd_row_addr[40] => ~NO_FANOUT~
cmd_row_addr[41] => ~NO_FANOUT~
cmd_row_addr[42] => ~NO_FANOUT~
cmd_row_addr[43] => ~NO_FANOUT~
cmd_row_addr[44] => ~NO_FANOUT~
cmd_row_addr[45] => ~NO_FANOUT~
cmd_row_addr[46] => ~NO_FANOUT~
cmd_row_addr[47] => ~NO_FANOUT~
cmd_row_addr[48] => ~NO_FANOUT~
cmd_row_addr[49] => ~NO_FANOUT~
cmd_row_addr[50] => ~NO_FANOUT~
cmd_row_addr[51] => ~NO_FANOUT~
cmd_row_addr[52] => ~NO_FANOUT~
cmd_row_addr[53] => ~NO_FANOUT~
cmd_row_addr[54] => ~NO_FANOUT~
cmd_row_addr[55] => ~NO_FANOUT~
cmd_row_addr[56] => ~NO_FANOUT~
cmd_row_addr[57] => ~NO_FANOUT~
cmd_row_addr[58] => ~NO_FANOUT~
cmd_row_addr[59] => ~NO_FANOUT~
cmd_row_addr[60] => ~NO_FANOUT~
cmd_row_addr[61] => ~NO_FANOUT~
cmd_row_addr[62] => ~NO_FANOUT~
cmd_row_addr[63] => ~NO_FANOUT~
cmd_row_addr[64] => ~NO_FANOUT~
cmd_row_addr[65] => ~NO_FANOUT~
cmd_row_addr[66] => ~NO_FANOUT~
cmd_row_addr[67] => ~NO_FANOUT~
cmd_row_addr[68] => ~NO_FANOUT~
cmd_row_addr[69] => ~NO_FANOUT~
cmd_row_addr[70] => ~NO_FANOUT~
cmd_row_addr[71] => ~NO_FANOUT~
cmd_row_addr[72] => ~NO_FANOUT~
cmd_row_addr[73] => ~NO_FANOUT~
cmd_row_addr[74] => ~NO_FANOUT~
cmd_row_addr[75] => ~NO_FANOUT~
cmd_row_addr[76] => ~NO_FANOUT~
cmd_row_addr[77] => ~NO_FANOUT~
cmd_row_addr[78] => ~NO_FANOUT~
cmd_row_addr[79] => ~NO_FANOUT~
cmd_row_addr[80] => ~NO_FANOUT~
cmd_row_addr[81] => ~NO_FANOUT~
cmd_row_addr[82] => ~NO_FANOUT~
cmd_row_addr[83] => ~NO_FANOUT~
cmd_row_addr[84] => ~NO_FANOUT~
cmd_row_addr[85] => ~NO_FANOUT~
cmd_row_addr[86] => ~NO_FANOUT~
cmd_row_addr[87] => ~NO_FANOUT~
cmd_row_addr[88] => ~NO_FANOUT~
cmd_row_addr[89] => ~NO_FANOUT~
cmd_row_addr[90] => ~NO_FANOUT~
cmd_row_addr[91] => ~NO_FANOUT~
cmd_row_addr[92] => ~NO_FANOUT~
cmd_row_addr[93] => ~NO_FANOUT~
cmd_row_addr[94] => ~NO_FANOUT~
cmd_row_addr[95] => ~NO_FANOUT~
cmd_row_addr[96] => ~NO_FANOUT~
cmd_row_addr[97] => ~NO_FANOUT~
cmd_row_addr[98] => ~NO_FANOUT~
cmd_row_addr[99] => ~NO_FANOUT~
cmd_row_addr[100] => ~NO_FANOUT~
cmd_row_addr[101] => ~NO_FANOUT~
cmd_row_addr[102] => ~NO_FANOUT~
cmd_row_addr[103] => ~NO_FANOUT~
cmd_row_addr[104] => ~NO_FANOUT~
cmd_row_addr[105] => ~NO_FANOUT~
cmd_row_addr[106] => ~NO_FANOUT~
cmd_row_addr[107] => ~NO_FANOUT~
cmd_row_addr[108] => ~NO_FANOUT~
cmd_row_addr[109] => ~NO_FANOUT~
cmd_row_addr[110] => ~NO_FANOUT~
cmd_row_addr[111] => ~NO_FANOUT~
cmd_row_addr[112] => ~NO_FANOUT~
cmd_row_addr[113] => ~NO_FANOUT~
cmd_row_addr[114] => ~NO_FANOUT~
cmd_row_addr[115] => ~NO_FANOUT~
cmd_row_addr[116] => ~NO_FANOUT~
cmd_multicast_req[0] => int_cmd_open[0].OUTPUTSELECT
cmd_multicast_req[0] => int_cmd_close[0].OUTPUTSELECT
cmd_multicast_req[0] => cmd_read[0].OUTPUTSELECT
cmd_multicast_req[0] => cmd_write[0].OUTPUTSELECT
cmd_multicast_req[1] => int_cmd_open[1].OUTPUTSELECT
cmd_multicast_req[1] => int_cmd_close[1].OUTPUTSELECT
cmd_multicast_req[1] => cmd_read[1].OUTPUTSELECT
cmd_multicast_req[1] => cmd_write[1].OUTPUTSELECT
cmd_multicast_req[2] => int_cmd_open[2].OUTPUTSELECT
cmd_multicast_req[2] => int_cmd_close[2].OUTPUTSELECT
cmd_multicast_req[2] => cmd_read[2].OUTPUTSELECT
cmd_multicast_req[2] => cmd_write[2].OUTPUTSELECT
cmd_multicast_req[3] => int_cmd_open[3].OUTPUTSELECT
cmd_multicast_req[3] => int_cmd_close[3].OUTPUTSELECT
cmd_multicast_req[3] => cmd_read[3].OUTPUTSELECT
cmd_multicast_req[3] => cmd_write[3].OUTPUTSELECT
cmd_multicast_req[4] => int_cmd_open[4].OUTPUTSELECT
cmd_multicast_req[4] => int_cmd_close[4].OUTPUTSELECT
cmd_multicast_req[4] => cmd_read[4].OUTPUTSELECT
cmd_multicast_req[4] => cmd_write[4].OUTPUTSELECT
cmd_multicast_req[5] => ~NO_FANOUT~
cmd_multicast_req[6] => ~NO_FANOUT~
cmd_multicast_req[7] => ~NO_FANOUT~
cmd_multicast_req[8] => ~NO_FANOUT~
do_write => always7.IN1
do_write => always15.IN1
do_write => always23.IN1
do_write => always31.IN1
do_write => always39.IN1
do_write => always39.IN0
do_write => always73.IN0
do_write => always74.IN0
do_write => always80.IN0
do_write => do_write_r1.DATAIN
do_read => always6.IN1
do_read => always14.IN1
do_read => always22.IN1
do_read => always30.IN1
do_read => always38.IN1
do_read => always38.IN0
do_read => always73.IN0
do_read => always73.IN0
do_read => always74.IN0
do_read => always80.IN1
do_read => do_read_r1.DATAIN
do_burst_chop => always73.IN1
do_burst_chop => always73.IN1
do_auto_precharge => always37.IN0
do_auto_precharge => always81.IN0
do_auto_precharge => do_auto_precharge_r1.DATAIN
do_activate => always4.IN1
do_activate => always12.IN1
do_activate => always20.IN1
do_activate => always28.IN1
do_activate => always36.IN1
do_activate => always75.IN0
do_activate => always85.IN0
do_activate => do_activate_r1.DATAIN
do_precharge => always37.IN1
do_precharge_all => always5.IN1
do_precharge_all => always13.IN1
do_precharge_all => always21.IN1
do_precharge_all => always29.IN1
do_precharge_all => always37.IN1
do_precharge_all => always81.IN1
do_precharge_all => always85.IN0
do_precharge_all => do_precharge_all_r1.DATAIN
do_refresh => always81.IN0
do_refresh => do_refresh_r1.DATAIN
do_power_down => ~NO_FANOUT~
do_self_rfsh => ~NO_FANOUT~
to_chip[0] => always37.IN1
to_chip[0] => always38.IN1
to_chip[0] => always39.IN1
to_chip[0] => always80.IN1
to_chip[0] => always81.IN1
to_chip[0] => always81.IN1
to_chip[0] => always85.IN1
to_chip[0] => always85.IN1
to_chip[0] => to_chip_r1[0].DATAIN
to_bank_addr[0] => Equal0.IN2
to_bank_addr[0] => Equal1.IN2
to_bank_addr[0] => Equal2.IN2
to_bank_addr[0] => Equal3.IN2
to_bank_addr[0] => Equal4.IN2
to_bank_addr[1] => Equal0.IN1
to_bank_addr[1] => Equal1.IN1
to_bank_addr[1] => Equal2.IN1
to_bank_addr[1] => Equal3.IN1
to_bank_addr[1] => Equal4.IN1
to_bank_addr[2] => Equal0.IN0
to_bank_addr[2] => Equal1.IN0
to_bank_addr[2] => Equal2.IN0
to_bank_addr[2] => Equal3.IN0
to_bank_addr[2] => Equal4.IN0
to_row_addr[0] => ~NO_FANOUT~
to_row_addr[1] => ~NO_FANOUT~
to_row_addr[2] => ~NO_FANOUT~
to_row_addr[3] => ~NO_FANOUT~
to_row_addr[4] => ~NO_FANOUT~
to_row_addr[5] => ~NO_FANOUT~
to_row_addr[6] => ~NO_FANOUT~
to_row_addr[7] => ~NO_FANOUT~
to_row_addr[8] => ~NO_FANOUT~
to_row_addr[9] => ~NO_FANOUT~
to_row_addr[10] => ~NO_FANOUT~
to_row_addr[11] => ~NO_FANOUT~
to_row_addr[12] => ~NO_FANOUT~
fetch => cache_r1.DATAIN
fetch => cmd_open[4].OUTPUTSELECT
fetch => cmd_open[3].OUTPUTSELECT
fetch => cmd_open[2].OUTPUTSELECT
fetch => cmd_open[1].OUTPUTSELECT
fetch => cmd_open[0].OUTPUTSELECT
fetch => cmd_open_r1[4].OUTPUTSELECT
fetch => cmd_open_r1[3].OUTPUTSELECT
fetch => cmd_open_r1[2].OUTPUTSELECT
fetch => cmd_open_r1[1].OUTPUTSELECT
fetch => cmd_open_r1[0].OUTPUTSELECT
fetch => cmd_read_r1[4].OUTPUTSELECT
fetch => cmd_read_r1[3].OUTPUTSELECT
fetch => cmd_read_r1[2].OUTPUTSELECT
fetch => cmd_read_r1[1].OUTPUTSELECT
fetch => cmd_read_r1[0].OUTPUTSELECT
fetch => cmd_write_r1[4].OUTPUTSELECT
fetch => cmd_write_r1[3].OUTPUTSELECT
fetch => cmd_write_r1[2].OUTPUTSELECT
fetch => cmd_write_r1[1].OUTPUTSELECT
fetch => cmd_write_r1[0].OUTPUTSELECT
fetch => cmd_close[4].OUTPUTSELECT
fetch => cmd_close[3].OUTPUTSELECT
fetch => cmd_close[2].OUTPUTSELECT
fetch => cmd_close[1].OUTPUTSELECT
fetch => cmd_close[0].OUTPUTSELECT
fetch => cmd_close_r1[4].OUTPUTSELECT
fetch => cmd_close_r1[3].OUTPUTSELECT
fetch => cmd_close_r1[2].OUTPUTSELECT
fetch => cmd_close_r1[1].OUTPUTSELECT
fetch => cmd_close_r1[0].OUTPUTSELECT
more_than_x0_act_to_rdwr => ~NO_FANOUT~
more_than_x0_act_to_pch => ~NO_FANOUT~
more_than_x0_act_to_act => ~NO_FANOUT~
more_than_x0_rd_to_rd => ~NO_FANOUT~
more_than_x0_rd_to_wr => ~NO_FANOUT~
more_than_x0_rd_to_wr_bc => ~NO_FANOUT~
more_than_x0_rd_to_pch => ~NO_FANOUT~
more_than_x0_wr_to_wr => ~NO_FANOUT~
more_than_x0_wr_to_rd => ~NO_FANOUT~
more_than_x0_wr_to_pch => ~NO_FANOUT~
more_than_x0_rd_ap_to_act => ~NO_FANOUT~
more_than_x0_wr_ap_to_act => ~NO_FANOUT~
more_than_x0_pch_to_act => ~NO_FANOUT~
more_than_x0_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x0_four_act_to_act => ~NO_FANOUT~
less_than_x0_act_to_rdwr => always45.IN1
less_than_x0_act_to_rdwr => always52.IN1
less_than_x0_act_to_rdwr => always59.IN1
less_than_x0_act_to_rdwr => always66.IN1
less_than_x0_act_to_rdwr => always73.IN1
less_than_x0_act_to_pch => ~NO_FANOUT~
less_than_x0_act_to_act => ~NO_FANOUT~
less_than_x0_rd_to_rd => ~NO_FANOUT~
less_than_x0_rd_to_wr => ~NO_FANOUT~
less_than_x0_rd_to_wr_bc => ~NO_FANOUT~
less_than_x0_rd_to_pch => ~NO_FANOUT~
less_than_x0_wr_to_wr => ~NO_FANOUT~
less_than_x0_wr_to_rd => ~NO_FANOUT~
less_than_x0_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x0_wr_to_pch => ~NO_FANOUT~
less_than_x0_rd_ap_to_act => ~NO_FANOUT~
less_than_x0_wr_ap_to_act => ~NO_FANOUT~
less_than_x0_pch_to_act => ~NO_FANOUT~
less_than_x0_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x0_four_act_to_act => ~NO_FANOUT~
more_than_x1_act_to_rdwr => always45.IN1
more_than_x1_act_to_rdwr => always52.IN1
more_than_x1_act_to_rdwr => always59.IN1
more_than_x1_act_to_rdwr => always66.IN1
more_than_x1_act_to_rdwr => always73.IN1
more_than_x1_act_to_pch => ~NO_FANOUT~
more_than_x1_act_to_act => ~NO_FANOUT~
more_than_x1_rd_to_rd => ~NO_FANOUT~
more_than_x1_rd_to_wr => ~NO_FANOUT~
more_than_x1_rd_to_wr_bc => ~NO_FANOUT~
more_than_x1_rd_to_pch => always48.IN1
more_than_x1_rd_to_pch => always55.IN1
more_than_x1_rd_to_pch => always62.IN1
more_than_x1_rd_to_pch => always69.IN1
more_than_x1_rd_to_pch => always76.IN1
more_than_x1_wr_to_wr => ~NO_FANOUT~
more_than_x1_wr_to_rd => ~NO_FANOUT~
more_than_x1_wr_to_pch => always48.IN1
more_than_x1_wr_to_pch => always55.IN1
more_than_x1_wr_to_pch => always62.IN1
more_than_x1_wr_to_pch => always69.IN1
more_than_x1_wr_to_pch => always76.IN1
more_than_x1_rd_ap_to_act => ~NO_FANOUT~
more_than_x1_wr_ap_to_act => ~NO_FANOUT~
more_than_x1_pch_to_act => ~NO_FANOUT~
more_than_x1_act_to_act_diff_bank => always75.IN1
more_than_x1_four_act_to_act => ~NO_FANOUT~
less_than_x1_act_to_rdwr => always45.IN1
less_than_x1_act_to_rdwr => always52.IN1
less_than_x1_act_to_rdwr => always59.IN1
less_than_x1_act_to_rdwr => always66.IN1
less_than_x1_act_to_rdwr => always73.IN1
less_than_x1_act_to_pch => ~NO_FANOUT~
less_than_x1_act_to_act => ~NO_FANOUT~
less_than_x1_rd_to_rd => ~NO_FANOUT~
less_than_x1_rd_to_wr => ~NO_FANOUT~
less_than_x1_rd_to_wr_bc => ~NO_FANOUT~
less_than_x1_rd_to_pch => ~NO_FANOUT~
less_than_x1_wr_to_wr => ~NO_FANOUT~
less_than_x1_wr_to_rd => ~NO_FANOUT~
less_than_x1_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x1_wr_to_pch => ~NO_FANOUT~
less_than_x1_rd_ap_to_act => ~NO_FANOUT~
less_than_x1_wr_ap_to_act => ~NO_FANOUT~
less_than_x1_pch_to_act => ~NO_FANOUT~
less_than_x1_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x1_four_act_to_act => ~NO_FANOUT~
more_than_x2_act_to_rdwr => always45.IN1
more_than_x2_act_to_rdwr => always52.IN1
more_than_x2_act_to_rdwr => always59.IN1
more_than_x2_act_to_rdwr => always66.IN1
more_than_x2_act_to_rdwr => always73.IN1
more_than_x2_act_to_pch => ~NO_FANOUT~
more_than_x2_act_to_act => ~NO_FANOUT~
more_than_x2_rd_to_rd => always74.IN1
more_than_x2_rd_to_wr => always73.IN1
more_than_x2_rd_to_wr_bc => always73.IN1
more_than_x2_rd_to_pch => always48.IN1
more_than_x2_rd_to_pch => always55.IN1
more_than_x2_rd_to_pch => always62.IN1
more_than_x2_rd_to_pch => always69.IN1
more_than_x2_rd_to_pch => always76.IN1
more_than_x2_wr_to_wr => always73.IN1
more_than_x2_wr_to_rd => always74.IN1
more_than_x2_wr_to_pch => always48.IN1
more_than_x2_wr_to_pch => always55.IN1
more_than_x2_wr_to_pch => always62.IN1
more_than_x2_wr_to_pch => always69.IN1
more_than_x2_wr_to_pch => always76.IN1
more_than_x2_rd_ap_to_act => ~NO_FANOUT~
more_than_x2_wr_ap_to_act => ~NO_FANOUT~
more_than_x2_pch_to_act => ~NO_FANOUT~
more_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
more_than_x2_four_act_to_act => ~NO_FANOUT~
less_than_x2_act_to_rdwr => ~NO_FANOUT~
less_than_x2_act_to_pch => ~NO_FANOUT~
less_than_x2_act_to_act => ~NO_FANOUT~
less_than_x2_rd_to_rd => ~NO_FANOUT~
less_than_x2_rd_to_wr => ~NO_FANOUT~
less_than_x2_rd_to_wr_bc => ~NO_FANOUT~
less_than_x2_rd_to_pch => ~NO_FANOUT~
less_than_x2_wr_to_wr => ~NO_FANOUT~
less_than_x2_wr_to_rd => ~NO_FANOUT~
less_than_x2_wr_to_rd_diff_chips => ~NO_FANOUT~
less_than_x2_wr_to_pch => ~NO_FANOUT~
less_than_x2_rd_ap_to_act => ~NO_FANOUT~
less_than_x2_wr_ap_to_act => ~NO_FANOUT~
less_than_x2_pch_to_act => ~NO_FANOUT~
less_than_x2_act_to_act_diff_bank => ~NO_FANOUT~
less_than_x2_four_act_to_act => ~NO_FANOUT~
read_dqs_ready => out_cmd_can_read.IN0
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_dqs_ready => out_cmd_can_write.DATAB
write_to_read_finish_twtr[0] => out_cmd_can_read.IN1
in_cs_all_banks_closed[0] => out_cs_all_banks_closed.DATAA
in_cs_can_precharge_all[0] => out_cs_can_precharge_all.DATAA
in_cs_can_refresh[0] => out_cs_can_refresh.DATAA
in_cs_can_self_refresh[0] => out_cs_can_self_refresh.DATAA
in_cs_can_power_down[0] => out_cs_can_power_down.DATAA
in_cs_can_exit_power_saving_mode[0] => out_cs_can_exit_power_saving_mode[0]~reg0.DATAIN
in_cs_zq_cal_req[0] => out_cs_zq_cal_req[0].DATAIN
in_cs_power_down_req[0] => out_cs_power_down_req[0].DATAIN
in_cs_refresh_req[0] => out_cs_refresh_req[0].DATAIN
in_cmd_bank_is_open[0] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[1] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[2] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[3] => out_cmd_bank_is_open.DATAA
in_cmd_bank_is_open[4] => out_cmd_bank_is_open.DATAA
in_cmd_row_is_open[0] => ~NO_FANOUT~
in_cmd_row_is_open[1] => ~NO_FANOUT~
in_cmd_row_is_open[2] => ~NO_FANOUT~
in_cmd_row_is_open[3] => ~NO_FANOUT~
in_cmd_row_is_open[4] => ~NO_FANOUT~
in_cmd_can_write[0] => out_cmd_can_write.DATAA
in_cmd_can_write[1] => out_cmd_can_write.DATAA
in_cmd_can_write[2] => out_cmd_can_write.DATAA
in_cmd_can_write[3] => out_cmd_can_write.DATAA
in_cmd_can_write[4] => out_cmd_can_write.DATAA
in_cmd_can_read[0] => out_cmd_can_read.DATAA
in_cmd_can_read[1] => out_cmd_can_read.DATAA
in_cmd_can_read[2] => out_cmd_can_read.DATAA
in_cmd_can_read[3] => out_cmd_can_read.DATAA
in_cmd_can_read[4] => out_cmd_can_read.DATAA
in_cmd_can_activate[0] => out_cmd_can_activate.DATAA
in_cmd_can_activate[1] => out_cmd_can_activate.DATAA
in_cmd_can_activate[2] => out_cmd_can_activate.DATAA
in_cmd_can_activate[3] => out_cmd_can_activate.DATAA
in_cmd_can_activate[4] => out_cmd_can_activate.DATAA
in_cmd_can_precharge[0] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[1] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[2] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[3] => out_cmd_can_precharge.DATAA
in_cmd_can_precharge[4] => out_cmd_can_precharge.DATAA
in_cmd_info_valid[0] => out_cmd_info_valid[0]~reg0.DATAIN
in_cmd_info_valid[1] => out_cmd_info_valid[1]~reg0.DATAIN
in_cmd_info_valid[2] => out_cmd_info_valid[2]~reg0.DATAIN
in_cmd_info_valid[3] => out_cmd_info_valid[3]~reg0.DATAIN
in_cmd_info_valid[4] => out_cmd_info_valid[4]~reg0.DATAIN
out_cs_all_banks_closed[0] <= out_cs_all_banks_closed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_precharge_all[0] <= out_cs_can_precharge_all[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_refresh[0] <= out_cs_can_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_self_refresh[0] <= out_cs_can_self_refresh[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_power_down[0] <= out_cs_can_power_down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cs_can_exit_power_saving_mode[0] <= out_cs_can_exit_power_saving_mode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cs_zq_cal_req[0] <= in_cs_zq_cal_req[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_power_down_req[0] <= in_cs_power_down_req[0].DB_MAX_OUTPUT_PORT_TYPE
out_cs_refresh_req[0] <= in_cs_refresh_req[0].DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[0] <= out_cmd_bank_is_open[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[1] <= out_cmd_bank_is_open[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[2] <= out_cmd_bank_is_open[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[3] <= out_cmd_bank_is_open[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_bank_is_open[4] <= out_cmd_bank_is_open[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_row_is_open[0] <= <VCC>
out_cmd_row_is_open[1] <= <VCC>
out_cmd_row_is_open[2] <= <VCC>
out_cmd_row_is_open[3] <= <VCC>
out_cmd_row_is_open[4] <= <VCC>
out_cmd_can_write[0] <= out_cmd_can_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[1] <= out_cmd_can_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[2] <= out_cmd_can_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[3] <= out_cmd_can_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_write[4] <= out_cmd_can_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[0] <= out_cmd_can_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[1] <= out_cmd_can_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[2] <= out_cmd_can_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[3] <= out_cmd_can_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_read[4] <= out_cmd_can_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[0] <= out_cmd_can_activate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[1] <= out_cmd_can_activate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[2] <= out_cmd_can_activate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[3] <= out_cmd_can_activate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_activate[4] <= out_cmd_can_activate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[0] <= out_cmd_can_precharge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[1] <= out_cmd_can_precharge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[2] <= out_cmd_can_precharge[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[3] <= out_cmd_can_precharge[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_can_precharge[4] <= out_cmd_can_precharge[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[0] <= out_cmd_info_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[1] <= out_cmd_info_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[2] <= out_cmd_info_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[3] <= out_cmd_info_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_cmd_info_valid[4] <= out_cmd_info_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst
ctl_clk => less_than_5_four_act_to_act~reg0.CLK
ctl_clk => less_than_5_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_5_pch_to_act~reg0.CLK
ctl_clk => less_than_5_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_5_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_5_wr_to_pch~reg0.CLK
ctl_clk => less_than_5_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_5_wr_to_rd~reg0.CLK
ctl_clk => less_than_5_wr_to_wr~reg0.CLK
ctl_clk => less_than_5_rd_to_pch~reg0.CLK
ctl_clk => less_than_5_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_5_rd_to_wr~reg0.CLK
ctl_clk => less_than_5_rd_to_rd~reg0.CLK
ctl_clk => less_than_5_act_to_act~reg0.CLK
ctl_clk => less_than_5_act_to_pch~reg0.CLK
ctl_clk => less_than_5_act_to_rdwr~reg0.CLK
ctl_clk => more_than_5_four_act_to_act~reg0.CLK
ctl_clk => more_than_5_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_5_pch_to_act~reg0.CLK
ctl_clk => more_than_5_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_5_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_5_wr_to_pch~reg0.CLK
ctl_clk => more_than_5_wr_to_rd~reg0.CLK
ctl_clk => more_than_5_wr_to_wr~reg0.CLK
ctl_clk => more_than_5_rd_to_pch~reg0.CLK
ctl_clk => more_than_5_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_5_rd_to_wr~reg0.CLK
ctl_clk => more_than_5_rd_to_rd~reg0.CLK
ctl_clk => more_than_5_act_to_act~reg0.CLK
ctl_clk => more_than_5_act_to_pch~reg0.CLK
ctl_clk => more_than_5_act_to_rdwr~reg0.CLK
ctl_clk => less_than_4_four_act_to_act~reg0.CLK
ctl_clk => less_than_4_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_4_pch_to_act~reg0.CLK
ctl_clk => less_than_4_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_4_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_4_wr_to_pch~reg0.CLK
ctl_clk => less_than_4_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_4_wr_to_rd~reg0.CLK
ctl_clk => less_than_4_wr_to_wr~reg0.CLK
ctl_clk => less_than_4_rd_to_pch~reg0.CLK
ctl_clk => less_than_4_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_4_rd_to_wr~reg0.CLK
ctl_clk => less_than_4_rd_to_rd~reg0.CLK
ctl_clk => less_than_4_act_to_act~reg0.CLK
ctl_clk => less_than_4_act_to_pch~reg0.CLK
ctl_clk => less_than_4_act_to_rdwr~reg0.CLK
ctl_clk => more_than_4_four_act_to_act~reg0.CLK
ctl_clk => more_than_4_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_4_pch_to_act~reg0.CLK
ctl_clk => more_than_4_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_4_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_4_wr_to_pch~reg0.CLK
ctl_clk => more_than_4_wr_to_rd~reg0.CLK
ctl_clk => more_than_4_wr_to_wr~reg0.CLK
ctl_clk => more_than_4_rd_to_pch~reg0.CLK
ctl_clk => more_than_4_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_4_rd_to_wr~reg0.CLK
ctl_clk => more_than_4_rd_to_rd~reg0.CLK
ctl_clk => more_than_4_act_to_act~reg0.CLK
ctl_clk => more_than_4_act_to_pch~reg0.CLK
ctl_clk => more_than_4_act_to_rdwr~reg0.CLK
ctl_clk => less_than_3_four_act_to_act~reg0.CLK
ctl_clk => less_than_3_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_3_pch_to_act~reg0.CLK
ctl_clk => less_than_3_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_3_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_3_wr_to_pch~reg0.CLK
ctl_clk => less_than_3_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_3_wr_to_rd~reg0.CLK
ctl_clk => less_than_3_wr_to_wr~reg0.CLK
ctl_clk => less_than_3_rd_to_pch~reg0.CLK
ctl_clk => less_than_3_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_3_rd_to_wr~reg0.CLK
ctl_clk => less_than_3_rd_to_rd~reg0.CLK
ctl_clk => less_than_3_act_to_act~reg0.CLK
ctl_clk => less_than_3_act_to_pch~reg0.CLK
ctl_clk => less_than_3_act_to_rdwr~reg0.CLK
ctl_clk => more_than_3_four_act_to_act~reg0.CLK
ctl_clk => more_than_3_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_3_pch_to_act~reg0.CLK
ctl_clk => more_than_3_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_3_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_3_wr_to_pch~reg0.CLK
ctl_clk => more_than_3_wr_to_rd~reg0.CLK
ctl_clk => more_than_3_wr_to_wr~reg0.CLK
ctl_clk => more_than_3_rd_to_pch~reg0.CLK
ctl_clk => more_than_3_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_3_rd_to_wr~reg0.CLK
ctl_clk => more_than_3_rd_to_rd~reg0.CLK
ctl_clk => more_than_3_act_to_act~reg0.CLK
ctl_clk => more_than_3_act_to_pch~reg0.CLK
ctl_clk => more_than_3_act_to_rdwr~reg0.CLK
ctl_clk => less_than_2_four_act_to_act~reg0.CLK
ctl_clk => less_than_2_act_to_act_diff_bank~reg0.CLK
ctl_clk => less_than_2_pch_to_act~reg0.CLK
ctl_clk => less_than_2_wr_ap_to_act~reg0.CLK
ctl_clk => less_than_2_rd_ap_to_act~reg0.CLK
ctl_clk => less_than_2_wr_to_pch~reg0.CLK
ctl_clk => less_than_2_wr_to_rd_diff_chips~reg0.CLK
ctl_clk => less_than_2_wr_to_rd~reg0.CLK
ctl_clk => less_than_2_wr_to_wr~reg0.CLK
ctl_clk => less_than_2_rd_to_pch~reg0.CLK
ctl_clk => less_than_2_rd_to_wr_bc~reg0.CLK
ctl_clk => less_than_2_rd_to_wr~reg0.CLK
ctl_clk => less_than_2_rd_to_rd~reg0.CLK
ctl_clk => less_than_2_act_to_act~reg0.CLK
ctl_clk => less_than_2_act_to_pch~reg0.CLK
ctl_clk => less_than_2_act_to_rdwr~reg0.CLK
ctl_clk => more_than_2_four_act_to_act~reg0.CLK
ctl_clk => more_than_2_act_to_act_diff_bank~reg0.CLK
ctl_clk => more_than_2_pch_to_act~reg0.CLK
ctl_clk => more_than_2_wr_ap_to_act~reg0.CLK
ctl_clk => more_than_2_rd_ap_to_act~reg0.CLK
ctl_clk => more_than_2_wr_to_pch~reg0.CLK
ctl_clk => more_than_2_wr_to_rd~reg0.CLK
ctl_clk => more_than_2_wr_to_wr~reg0.CLK
ctl_clk => more_than_2_rd_to_pch~reg0.CLK
ctl_clk => more_than_2_rd_to_wr_bc~reg0.CLK
ctl_clk => more_than_2_rd_to_wr~reg0.CLK
ctl_clk => more_than_2_rd_to_rd~reg0.CLK
ctl_clk => more_than_2_act_to_act~reg0.CLK
ctl_clk => more_than_2_act_to_pch~reg0.CLK
ctl_clk => more_than_2_act_to_rdwr~reg0.CLK
ctl_clk => add_lat_on~reg0.CLK
ctl_clk => pch_all_to_valid[0]~reg0.CLK
ctl_clk => pch_all_to_valid[1]~reg0.CLK
ctl_clk => pch_all_to_valid[2]~reg0.CLK
ctl_clk => pch_all_to_valid[3]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[0]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[1]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[2]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[3]~reg0.CLK
ctl_clk => wr_to_rd_diff_chips[4]~reg0.CLK
ctl_clk => wr_ap_to_act[0]~reg0.CLK
ctl_clk => wr_ap_to_act[1]~reg0.CLK
ctl_clk => wr_ap_to_act[2]~reg0.CLK
ctl_clk => wr_ap_to_act[3]~reg0.CLK
ctl_clk => wr_ap_to_act[4]~reg0.CLK
ctl_clk => wr_ap_to_act[5]~reg0.CLK
ctl_clk => wr_to_pch[0]~reg0.CLK
ctl_clk => wr_to_pch[1]~reg0.CLK
ctl_clk => wr_to_pch[2]~reg0.CLK
ctl_clk => wr_to_pch[3]~reg0.CLK
ctl_clk => wr_to_pch[4]~reg0.CLK
ctl_clk => wr_to_rd[0]~reg0.CLK
ctl_clk => wr_to_rd[1]~reg0.CLK
ctl_clk => wr_to_rd[2]~reg0.CLK
ctl_clk => wr_to_rd[3]~reg0.CLK
ctl_clk => wr_to_rd[4]~reg0.CLK
ctl_clk => wr_to_wr[0]~reg0.CLK
ctl_clk => wr_to_wr[1]~reg0.CLK
ctl_clk => wr_to_wr[2]~reg0.CLK
ctl_clk => rd_ap_to_act[0]~reg0.CLK
ctl_clk => rd_ap_to_act[1]~reg0.CLK
ctl_clk => rd_ap_to_act[2]~reg0.CLK
ctl_clk => rd_ap_to_act[3]~reg0.CLK
ctl_clk => rd_ap_to_act[4]~reg0.CLK
ctl_clk => rd_to_pch[0]~reg0.CLK
ctl_clk => rd_to_pch[1]~reg0.CLK
ctl_clk => rd_to_pch[2]~reg0.CLK
ctl_clk => rd_to_pch[3]~reg0.CLK
ctl_clk => rd_to_wr[0]~reg0.CLK
ctl_clk => rd_to_wr[1]~reg0.CLK
ctl_clk => rd_to_wr[2]~reg0.CLK
ctl_clk => rd_to_wr[3]~reg0.CLK
ctl_clk => rd_to_wr[4]~reg0.CLK
ctl_clk => rd_to_rd[0]~reg0.CLK
ctl_clk => rd_to_rd[1]~reg0.CLK
ctl_clk => rd_to_rd[2]~reg0.CLK
ctl_clk => temp_four_act_to_act[0].CLK
ctl_clk => temp_four_act_to_act[1].CLK
ctl_clk => temp_four_act_to_act[2].CLK
ctl_clk => temp_four_act_to_act[3].CLK
ctl_clk => temp_four_act_to_act[4].CLK
ctl_clk => temp_four_act_to_act[5].CLK
ctl_clk => pch_to_act[0]~reg0.CLK
ctl_clk => pch_to_act[1]~reg0.CLK
ctl_clk => pch_to_act[2]~reg0.CLK
ctl_clk => pch_to_act[3]~reg0.CLK
ctl_clk => four_act_to_act[0]~reg0.CLK
ctl_clk => four_act_to_act[1]~reg0.CLK
ctl_clk => four_act_to_act[2]~reg0.CLK
ctl_clk => four_act_to_act[3]~reg0.CLK
ctl_clk => four_act_to_act[4]~reg0.CLK
ctl_clk => four_act_to_act[5]~reg0.CLK
ctl_clk => act_to_act_diff_bank[0]~reg0.CLK
ctl_clk => act_to_act_diff_bank[1]~reg0.CLK
ctl_clk => act_to_act_diff_bank[2]~reg0.CLK
ctl_clk => act_to_act_diff_bank[3]~reg0.CLK
ctl_clk => pdn_period[0]~reg0.CLK
ctl_clk => pdn_period[1]~reg0.CLK
ctl_clk => pdn_period[2]~reg0.CLK
ctl_clk => pdn_period[3]~reg0.CLK
ctl_clk => pdn_period[4]~reg0.CLK
ctl_clk => pdn_period[5]~reg0.CLK
ctl_clk => pdn_period[6]~reg0.CLK
ctl_clk => pdn_period[7]~reg0.CLK
ctl_clk => pdn_period[8]~reg0.CLK
ctl_clk => pdn_period[9]~reg0.CLK
ctl_clk => pdn_period[10]~reg0.CLK
ctl_clk => pdn_period[11]~reg0.CLK
ctl_clk => pdn_period[12]~reg0.CLK
ctl_clk => pdn_period[13]~reg0.CLK
ctl_clk => pdn_period[14]~reg0.CLK
ctl_clk => pdn_period[15]~reg0.CLK
ctl_clk => arf_period[0]~reg0.CLK
ctl_clk => arf_period[1]~reg0.CLK
ctl_clk => arf_period[2]~reg0.CLK
ctl_clk => arf_period[3]~reg0.CLK
ctl_clk => arf_period[4]~reg0.CLK
ctl_clk => arf_period[5]~reg0.CLK
ctl_clk => arf_period[6]~reg0.CLK
ctl_clk => arf_period[7]~reg0.CLK
ctl_clk => arf_period[8]~reg0.CLK
ctl_clk => arf_period[9]~reg0.CLK
ctl_clk => arf_period[10]~reg0.CLK
ctl_clk => arf_period[11]~reg0.CLK
ctl_clk => arf_period[12]~reg0.CLK
ctl_clk => srf_to_valid[0]~reg0.CLK
ctl_clk => srf_to_valid[1]~reg0.CLK
ctl_clk => srf_to_valid[2]~reg0.CLK
ctl_clk => srf_to_valid[3]~reg0.CLK
ctl_clk => srf_to_valid[4]~reg0.CLK
ctl_clk => srf_to_valid[5]~reg0.CLK
ctl_clk => srf_to_valid[6]~reg0.CLK
ctl_clk => srf_to_valid[7]~reg0.CLK
ctl_clk => srf_to_valid[8]~reg0.CLK
ctl_clk => srf_to_valid[9]~reg0.CLK
ctl_clk => pdn_to_valid[0]~reg0.CLK
ctl_clk => pdn_to_valid[1]~reg0.CLK
ctl_clk => arf_to_valid[0]~reg0.CLK
ctl_clk => arf_to_valid[1]~reg0.CLK
ctl_clk => arf_to_valid[2]~reg0.CLK
ctl_clk => arf_to_valid[3]~reg0.CLK
ctl_clk => arf_to_valid[4]~reg0.CLK
ctl_clk => arf_to_valid[5]~reg0.CLK
ctl_clk => arf_to_valid[6]~reg0.CLK
ctl_clk => arf_to_valid[7]~reg0.CLK
ctl_clk => act_to_act[0]~reg0.CLK
ctl_clk => act_to_act[1]~reg0.CLK
ctl_clk => act_to_act[2]~reg0.CLK
ctl_clk => act_to_act[3]~reg0.CLK
ctl_clk => act_to_act[4]~reg0.CLK
ctl_clk => act_to_act[5]~reg0.CLK
ctl_clk => act_to_pch[0]~reg0.CLK
ctl_clk => act_to_pch[1]~reg0.CLK
ctl_clk => act_to_pch[2]~reg0.CLK
ctl_clk => act_to_pch[3]~reg0.CLK
ctl_clk => act_to_pch[4]~reg0.CLK
ctl_clk => act_to_rdwr[0]~reg0.CLK
ctl_clk => act_to_rdwr[1]~reg0.CLK
ctl_clk => act_to_rdwr[2]~reg0.CLK
ctl_clk => act_to_rdwr[3]~reg0.CLK
ctl_reset_n => four_act_to_act[0]~reg0.ACLR
ctl_reset_n => four_act_to_act[1]~reg0.ACLR
ctl_reset_n => four_act_to_act[2]~reg0.ACLR
ctl_reset_n => four_act_to_act[3]~reg0.ACLR
ctl_reset_n => four_act_to_act[4]~reg0.ACLR
ctl_reset_n => four_act_to_act[5]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[0]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[1]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[2]~reg0.ACLR
ctl_reset_n => act_to_act_diff_bank[3]~reg0.ACLR
ctl_reset_n => pdn_period[0]~reg0.ACLR
ctl_reset_n => pdn_period[1]~reg0.ACLR
ctl_reset_n => pdn_period[2]~reg0.ACLR
ctl_reset_n => pdn_period[3]~reg0.ACLR
ctl_reset_n => pdn_period[4]~reg0.ACLR
ctl_reset_n => pdn_period[5]~reg0.ACLR
ctl_reset_n => pdn_period[6]~reg0.ACLR
ctl_reset_n => pdn_period[7]~reg0.ACLR
ctl_reset_n => pdn_period[8]~reg0.ACLR
ctl_reset_n => pdn_period[9]~reg0.ACLR
ctl_reset_n => pdn_period[10]~reg0.ACLR
ctl_reset_n => pdn_period[11]~reg0.ACLR
ctl_reset_n => pdn_period[12]~reg0.ACLR
ctl_reset_n => pdn_period[13]~reg0.ACLR
ctl_reset_n => pdn_period[14]~reg0.ACLR
ctl_reset_n => pdn_period[15]~reg0.ACLR
ctl_reset_n => arf_period[0]~reg0.ACLR
ctl_reset_n => arf_period[1]~reg0.ACLR
ctl_reset_n => arf_period[2]~reg0.ACLR
ctl_reset_n => arf_period[3]~reg0.ACLR
ctl_reset_n => arf_period[4]~reg0.ACLR
ctl_reset_n => arf_period[5]~reg0.ACLR
ctl_reset_n => arf_period[6]~reg0.ACLR
ctl_reset_n => arf_period[7]~reg0.ACLR
ctl_reset_n => arf_period[8]~reg0.ACLR
ctl_reset_n => arf_period[9]~reg0.ACLR
ctl_reset_n => arf_period[10]~reg0.ACLR
ctl_reset_n => arf_period[11]~reg0.ACLR
ctl_reset_n => arf_period[12]~reg0.ACLR
ctl_reset_n => srf_to_valid[0]~reg0.ACLR
ctl_reset_n => srf_to_valid[1]~reg0.ACLR
ctl_reset_n => srf_to_valid[2]~reg0.ACLR
ctl_reset_n => srf_to_valid[3]~reg0.ACLR
ctl_reset_n => srf_to_valid[4]~reg0.ACLR
ctl_reset_n => srf_to_valid[5]~reg0.ACLR
ctl_reset_n => srf_to_valid[6]~reg0.ACLR
ctl_reset_n => srf_to_valid[7]~reg0.ACLR
ctl_reset_n => srf_to_valid[8]~reg0.ACLR
ctl_reset_n => srf_to_valid[9]~reg0.ACLR
ctl_reset_n => pdn_to_valid[0]~reg0.ACLR
ctl_reset_n => pdn_to_valid[1]~reg0.ACLR
ctl_reset_n => arf_to_valid[0]~reg0.ACLR
ctl_reset_n => arf_to_valid[1]~reg0.ACLR
ctl_reset_n => arf_to_valid[2]~reg0.ACLR
ctl_reset_n => arf_to_valid[3]~reg0.ACLR
ctl_reset_n => arf_to_valid[4]~reg0.ACLR
ctl_reset_n => arf_to_valid[5]~reg0.ACLR
ctl_reset_n => arf_to_valid[6]~reg0.ACLR
ctl_reset_n => arf_to_valid[7]~reg0.ACLR
ctl_reset_n => act_to_act[0]~reg0.ACLR
ctl_reset_n => act_to_act[1]~reg0.ACLR
ctl_reset_n => act_to_act[2]~reg0.ACLR
ctl_reset_n => act_to_act[3]~reg0.ACLR
ctl_reset_n => act_to_act[4]~reg0.ACLR
ctl_reset_n => act_to_act[5]~reg0.ACLR
ctl_reset_n => act_to_pch[0]~reg0.ACLR
ctl_reset_n => act_to_pch[1]~reg0.ACLR
ctl_reset_n => act_to_pch[2]~reg0.ACLR
ctl_reset_n => act_to_pch[3]~reg0.ACLR
ctl_reset_n => act_to_pch[4]~reg0.ACLR
ctl_reset_n => act_to_rdwr[0]~reg0.ACLR
ctl_reset_n => act_to_rdwr[1]~reg0.ACLR
ctl_reset_n => act_to_rdwr[2]~reg0.ACLR
ctl_reset_n => act_to_rdwr[3]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[0]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[1]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[2]~reg0.ACLR
ctl_reset_n => pch_all_to_valid[3]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[0]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[1]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[2]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[3]~reg0.ACLR
ctl_reset_n => wr_to_rd_diff_chips[4]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[0]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[1]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[2]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[3]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[4]~reg0.ACLR
ctl_reset_n => wr_ap_to_act[5]~reg0.ACLR
ctl_reset_n => wr_to_pch[0]~reg0.ACLR
ctl_reset_n => wr_to_pch[1]~reg0.ACLR
ctl_reset_n => wr_to_pch[2]~reg0.ACLR
ctl_reset_n => wr_to_pch[3]~reg0.ACLR
ctl_reset_n => wr_to_pch[4]~reg0.ACLR
ctl_reset_n => wr_to_rd[0]~reg0.ACLR
ctl_reset_n => wr_to_rd[1]~reg0.ACLR
ctl_reset_n => wr_to_rd[2]~reg0.ACLR
ctl_reset_n => wr_to_rd[3]~reg0.ACLR
ctl_reset_n => wr_to_rd[4]~reg0.ACLR
ctl_reset_n => wr_to_wr[0]~reg0.ACLR
ctl_reset_n => wr_to_wr[1]~reg0.ACLR
ctl_reset_n => wr_to_wr[2]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[0]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[1]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[2]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[3]~reg0.ACLR
ctl_reset_n => rd_ap_to_act[4]~reg0.ACLR
ctl_reset_n => rd_to_pch[0]~reg0.ACLR
ctl_reset_n => rd_to_pch[1]~reg0.ACLR
ctl_reset_n => rd_to_pch[2]~reg0.ACLR
ctl_reset_n => rd_to_pch[3]~reg0.ACLR
ctl_reset_n => rd_to_wr[0]~reg0.ACLR
ctl_reset_n => rd_to_wr[1]~reg0.ACLR
ctl_reset_n => rd_to_wr[2]~reg0.ACLR
ctl_reset_n => rd_to_wr[3]~reg0.ACLR
ctl_reset_n => rd_to_wr[4]~reg0.ACLR
ctl_reset_n => rd_to_rd[0]~reg0.ACLR
ctl_reset_n => rd_to_rd[1]~reg0.ACLR
ctl_reset_n => rd_to_rd[2]~reg0.ACLR
ctl_reset_n => more_than_2_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_2_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_2_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_2_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_2_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_2_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_2_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_2_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_2_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_2_act_to_act~reg0.ACLR
ctl_reset_n => more_than_2_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_2_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_2_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_2_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_2_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_2_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_2_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_2_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_2_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_2_act_to_act~reg0.ACLR
ctl_reset_n => less_than_2_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_2_act_to_rdwr~reg0.ACLR
ctl_reset_n => more_than_3_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_3_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_3_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_3_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_3_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_3_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_3_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_3_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_3_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_3_act_to_act~reg0.ACLR
ctl_reset_n => more_than_3_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_3_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_3_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_3_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_3_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_3_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_3_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_3_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_3_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_3_act_to_act~reg0.ACLR
ctl_reset_n => less_than_3_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_3_act_to_rdwr~reg0.ACLR
ctl_reset_n => more_than_4_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_4_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_4_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_4_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_4_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_4_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_4_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_4_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_4_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_4_act_to_act~reg0.ACLR
ctl_reset_n => more_than_4_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_4_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_4_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_4_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_4_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_4_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_4_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_4_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_4_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_4_act_to_act~reg0.ACLR
ctl_reset_n => less_than_4_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_4_act_to_rdwr~reg0.ACLR
ctl_reset_n => more_than_5_four_act_to_act~reg0.ACLR
ctl_reset_n => more_than_5_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => more_than_5_pch_to_act~reg0.ACLR
ctl_reset_n => more_than_5_wr_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_5_rd_ap_to_act~reg0.ACLR
ctl_reset_n => more_than_5_wr_to_pch~reg0.ACLR
ctl_reset_n => more_than_5_wr_to_rd~reg0.ACLR
ctl_reset_n => more_than_5_wr_to_wr~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_pch~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_wr~reg0.ACLR
ctl_reset_n => more_than_5_rd_to_rd~reg0.ACLR
ctl_reset_n => more_than_5_act_to_act~reg0.ACLR
ctl_reset_n => more_than_5_act_to_pch~reg0.ACLR
ctl_reset_n => more_than_5_act_to_rdwr~reg0.ACLR
ctl_reset_n => less_than_5_four_act_to_act~reg0.ACLR
ctl_reset_n => less_than_5_act_to_act_diff_bank~reg0.ACLR
ctl_reset_n => less_than_5_pch_to_act~reg0.ACLR
ctl_reset_n => less_than_5_wr_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_5_rd_ap_to_act~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_pch~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_rd_diff_chips~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_rd~reg0.ACLR
ctl_reset_n => less_than_5_wr_to_wr~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_pch~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_wr_bc~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_wr~reg0.ACLR
ctl_reset_n => less_than_5_rd_to_rd~reg0.ACLR
ctl_reset_n => less_than_5_act_to_act~reg0.ACLR
ctl_reset_n => less_than_5_act_to_pch~reg0.ACLR
ctl_reset_n => less_than_5_act_to_rdwr~reg0.ACLR
ctl_reset_n => add_lat_on~reg0.ACLR
ctl_reset_n => pch_to_act[3]~reg0.ENA
ctl_reset_n => pch_to_act[2]~reg0.ENA
ctl_reset_n => pch_to_act[1]~reg0.ENA
ctl_reset_n => pch_to_act[0]~reg0.ENA
ctl_reset_n => temp_four_act_to_act[5].ENA
ctl_reset_n => temp_four_act_to_act[4].ENA
ctl_reset_n => temp_four_act_to_act[3].ENA
ctl_reset_n => temp_four_act_to_act[2].ENA
ctl_reset_n => temp_four_act_to_act[1].ENA
ctl_reset_n => temp_four_act_to_act[0].ENA
mem_cas_wr_lat[0] => ~NO_FANOUT~
mem_cas_wr_lat[1] => ~NO_FANOUT~
mem_cas_wr_lat[2] => ~NO_FANOUT~
mem_cas_wr_lat[3] => ~NO_FANOUT~
mem_add_lat[0] => LessThan0.IN64
mem_add_lat[0] => Add6.IN6
mem_add_lat[0] => Add15.IN4
mem_add_lat[0] => LessThan3.IN64
mem_add_lat[0] => Add1.IN4
mem_add_lat[0] => Equal0.IN31
mem_add_lat[1] => LessThan0.IN63
mem_add_lat[1] => Add6.IN5
mem_add_lat[1] => Add15.IN3
mem_add_lat[1] => LessThan3.IN63
mem_add_lat[1] => Add1.IN3
mem_add_lat[1] => Equal0.IN30
mem_add_lat[2] => LessThan0.IN62
mem_add_lat[2] => Add6.IN4
mem_add_lat[2] => Add15.IN2
mem_add_lat[2] => LessThan3.IN62
mem_add_lat[2] => Add1.IN2
mem_add_lat[2] => Equal0.IN29
mem_tcl[0] => Add11.IN8
mem_tcl[0] => Add15.IN8
mem_tcl[1] => Add11.IN7
mem_tcl[1] => Add15.IN7
mem_tcl[2] => Add11.IN6
mem_tcl[2] => Add15.IN6
mem_tcl[3] => Add11.IN5
mem_tcl[3] => Add15.IN5
mem_trrd[0] => act_to_act_diff_bank[0]~reg0.DATAIN
mem_trrd[1] => act_to_act_diff_bank[1]~reg0.DATAIN
mem_trrd[2] => act_to_act_diff_bank[2]~reg0.DATAIN
mem_trrd[3] => act_to_act_diff_bank[3]~reg0.DATAIN
mem_tfaw[0] => temp_four_act_to_act[0].DATAIN
mem_tfaw[1] => temp_four_act_to_act[1].DATAIN
mem_tfaw[2] => temp_four_act_to_act[2].DATAIN
mem_tfaw[3] => temp_four_act_to_act[3].DATAIN
mem_tfaw[4] => temp_four_act_to_act[4].DATAIN
mem_tfaw[5] => temp_four_act_to_act[5].DATAIN
mem_trfc[0] => arf_to_valid[0]~reg0.DATAIN
mem_trfc[1] => arf_to_valid[1]~reg0.DATAIN
mem_trfc[2] => arf_to_valid[2]~reg0.DATAIN
mem_trfc[3] => arf_to_valid[3]~reg0.DATAIN
mem_trfc[4] => arf_to_valid[4]~reg0.DATAIN
mem_trfc[5] => arf_to_valid[5]~reg0.DATAIN
mem_trfc[6] => arf_to_valid[6]~reg0.DATAIN
mem_trfc[7] => arf_to_valid[7]~reg0.DATAIN
mem_trefi[0] => arf_period[0]~reg0.DATAIN
mem_trefi[1] => arf_period[1]~reg0.DATAIN
mem_trefi[2] => arf_period[2]~reg0.DATAIN
mem_trefi[3] => arf_period[3]~reg0.DATAIN
mem_trefi[4] => arf_period[4]~reg0.DATAIN
mem_trefi[5] => arf_period[5]~reg0.DATAIN
mem_trefi[6] => arf_period[6]~reg0.DATAIN
mem_trefi[7] => arf_period[7]~reg0.DATAIN
mem_trefi[8] => arf_period[8]~reg0.DATAIN
mem_trefi[9] => arf_period[9]~reg0.DATAIN
mem_trefi[10] => arf_period[10]~reg0.DATAIN
mem_trefi[11] => arf_period[11]~reg0.DATAIN
mem_trefi[12] => arf_period[12]~reg0.DATAIN
mem_trcd[0] => Add0.IN8
mem_trcd[0] => Add1.IN8
mem_trcd[1] => Add0.IN7
mem_trcd[1] => Add1.IN7
mem_trcd[2] => Add0.IN6
mem_trcd[2] => Add1.IN6
mem_trcd[3] => Add0.IN5
mem_trcd[3] => Add1.IN5
mem_trp[0] => Add10.IN64
mem_trp[0] => Add21.IN64
mem_trp[0] => Add24.IN8
mem_trp[0] => pch_to_act[0]~reg0.DATAIN
mem_trp[1] => Add10.IN63
mem_trp[1] => Add21.IN63
mem_trp[1] => Add24.IN7
mem_trp[1] => pch_to_act[1]~reg0.DATAIN
mem_trp[2] => Add10.IN62
mem_trp[2] => Add21.IN62
mem_trp[2] => Add24.IN6
mem_trp[2] => pch_to_act[2]~reg0.DATAIN
mem_trp[3] => Add10.IN61
mem_trp[3] => Add21.IN61
mem_trp[3] => Add24.IN5
mem_trp[3] => pch_to_act[3]~reg0.DATAIN
mem_twr[0] => Add18.IN64
mem_twr[0] => Add20.IN64
mem_twr[1] => Add18.IN63
mem_twr[1] => Add20.IN63
mem_twr[2] => Add18.IN62
mem_twr[2] => Add20.IN62
mem_twr[3] => Add18.IN61
mem_twr[3] => Add20.IN61
mem_twtr[0] => Add13.IN64
mem_twtr[1] => Add13.IN63
mem_twtr[2] => Add13.IN62
mem_twtr[3] => Add13.IN61
mem_trtp[0] => LessThan2.IN8
mem_trtp[0] => max.DATAB
mem_trtp[1] => LessThan2.IN7
mem_trtp[1] => max.DATAB
mem_trtp[2] => LessThan2.IN6
mem_trtp[2] => max.DATAB
mem_trtp[3] => LessThan2.IN5
mem_trtp[3] => max.DATAB
mem_tras[0] => act_to_pch[0]~reg0.DATAIN
mem_tras[1] => act_to_pch[1]~reg0.DATAIN
mem_tras[2] => act_to_pch[2]~reg0.DATAIN
mem_tras[3] => act_to_pch[3]~reg0.DATAIN
mem_tras[4] => act_to_pch[4]~reg0.DATAIN
mem_trc[0] => act_to_act[0]~reg0.DATAIN
mem_trc[1] => act_to_act[1]~reg0.DATAIN
mem_trc[2] => act_to_act[2]~reg0.DATAIN
mem_trc[3] => act_to_act[3]~reg0.DATAIN
mem_trc[4] => act_to_act[4]~reg0.DATAIN
mem_trc[5] => act_to_act[5]~reg0.DATAIN
mem_auto_pd_cycles[0] => pdn_period[0]~reg0.DATAIN
mem_auto_pd_cycles[1] => pdn_period[1]~reg0.DATAIN
mem_auto_pd_cycles[2] => pdn_period[2]~reg0.DATAIN
mem_auto_pd_cycles[3] => pdn_period[3]~reg0.DATAIN
mem_auto_pd_cycles[4] => pdn_period[4]~reg0.DATAIN
mem_auto_pd_cycles[5] => pdn_period[5]~reg0.DATAIN
mem_auto_pd_cycles[6] => pdn_period[6]~reg0.DATAIN
mem_auto_pd_cycles[7] => pdn_period[7]~reg0.DATAIN
mem_auto_pd_cycles[8] => pdn_period[8]~reg0.DATAIN
mem_auto_pd_cycles[9] => pdn_period[9]~reg0.DATAIN
mem_auto_pd_cycles[10] => pdn_period[10]~reg0.DATAIN
mem_auto_pd_cycles[11] => pdn_period[11]~reg0.DATAIN
mem_auto_pd_cycles[12] => pdn_period[12]~reg0.DATAIN
mem_auto_pd_cycles[13] => pdn_period[13]~reg0.DATAIN
mem_auto_pd_cycles[14] => pdn_period[14]~reg0.DATAIN
mem_auto_pd_cycles[15] => pdn_period[15]~reg0.DATAIN
mem_burst_length[0] <= <GND>
mem_burst_length[1] <= <GND>
mem_burst_length[2] <= <VCC>
mem_burst_length[3] <= <GND>
mem_self_rfsh_exit_cycles[0] <= <GND>
mem_self_rfsh_exit_cycles[1] <= <VCC>
mem_self_rfsh_exit_cycles[2] <= <GND>
mem_self_rfsh_exit_cycles[3] <= <GND>
mem_self_rfsh_exit_cycles[4] <= <VCC>
mem_self_rfsh_exit_cycles[5] <= <GND>
mem_self_rfsh_exit_cycles[6] <= <VCC>
mem_self_rfsh_exit_cycles[7] <= <VCC>
mem_self_rfsh_exit_cycles[8] <= <GND>
mem_self_rfsh_exit_cycles[9] <= <GND>
mem_rd_to_wr_turnaround_oct[0] <= <VCC>
mem_rd_to_wr_turnaround_oct[1] <= <VCC>
mem_rd_to_wr_turnaround_oct[2] <= <GND>
mem_rd_to_wr_turnaround_oct[3] <= <GND>
mem_rd_to_wr_turnaround_oct[4] <= <GND>
mem_wr_to_rd_turnaround_oct[0] <= <GND>
mem_wr_to_rd_turnaround_oct[1] <= <GND>
mem_wr_to_rd_turnaround_oct[2] <= <GND>
mem_wr_to_rd_turnaround_oct[3] <= <GND>
mem_wr_to_rd_turnaround_oct[4] <= <GND>
act_to_rdwr[0] <= act_to_rdwr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_rdwr[1] <= act_to_rdwr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_rdwr[2] <= act_to_rdwr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_rdwr[3] <= act_to_rdwr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_pch[0] <= act_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_pch[1] <= act_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_pch[2] <= act_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_pch[3] <= act_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_pch[4] <= act_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act[0] <= act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act[1] <= act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act[2] <= act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act[3] <= act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act[4] <= act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act[5] <= act_to_act[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_rd[0] <= rd_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_rd[1] <= rd_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_rd[2] <= rd_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_wr[0] <= rd_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_wr[1] <= rd_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_wr[2] <= rd_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_wr[3] <= rd_to_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_wr[4] <= rd_to_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_wr_bc[0] <= <GND>
rd_to_wr_bc[1] <= <GND>
rd_to_wr_bc[2] <= <GND>
rd_to_wr_bc[3] <= <GND>
rd_to_pch[0] <= rd_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_pch[1] <= rd_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_pch[2] <= rd_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_to_pch[3] <= rd_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_wr[0] <= wr_to_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_wr[1] <= wr_to_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_wr[2] <= wr_to_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd[0] <= wr_to_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd[1] <= wr_to_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd[2] <= wr_to_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd[3] <= wr_to_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd[4] <= wr_to_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd_diff_chips[0] <= wr_to_rd_diff_chips[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd_diff_chips[1] <= wr_to_rd_diff_chips[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd_diff_chips[2] <= wr_to_rd_diff_chips[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd_diff_chips[3] <= wr_to_rd_diff_chips[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_rd_diff_chips[4] <= wr_to_rd_diff_chips[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_pch[0] <= wr_to_pch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_pch[1] <= wr_to_pch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_pch[2] <= wr_to_pch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_pch[3] <= wr_to_pch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_to_pch[4] <= wr_to_pch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ap_to_act[0] <= rd_ap_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ap_to_act[1] <= rd_ap_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ap_to_act[2] <= rd_ap_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ap_to_act[3] <= rd_ap_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ap_to_act[4] <= rd_ap_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ap_to_act[0] <= wr_ap_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ap_to_act[1] <= wr_ap_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ap_to_act[2] <= wr_ap_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ap_to_act[3] <= wr_ap_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ap_to_act[4] <= wr_ap_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ap_to_act[5] <= wr_ap_to_act[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_to_act[0] <= pch_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_to_act[1] <= pch_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_to_act[2] <= pch_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_to_act[3] <= pch_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_all_to_valid[0] <= pch_all_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_all_to_valid[1] <= pch_all_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_all_to_valid[2] <= pch_all_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pch_all_to_valid[3] <= pch_all_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[0] <= arf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[1] <= arf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[2] <= arf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[3] <= arf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[4] <= arf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[5] <= arf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[6] <= arf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_to_valid[7] <= arf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_to_valid[0] <= pdn_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_to_valid[1] <= pdn_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[0] <= srf_to_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[1] <= srf_to_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[2] <= srf_to_valid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[3] <= srf_to_valid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[4] <= srf_to_valid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[5] <= srf_to_valid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[6] <= srf_to_valid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[7] <= srf_to_valid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[8] <= srf_to_valid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_valid[9] <= srf_to_valid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
srf_to_zq[0] <= <GND>
srf_to_zq[1] <= <GND>
srf_to_zq[2] <= <GND>
srf_to_zq[3] <= <GND>
srf_to_zq[4] <= <GND>
srf_to_zq[5] <= <GND>
srf_to_zq[6] <= <GND>
srf_to_zq[7] <= <GND>
srf_to_zq[8] <= <GND>
srf_to_zq[9] <= <GND>
arf_period[0] <= arf_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[1] <= arf_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[2] <= arf_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[3] <= arf_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[4] <= arf_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[5] <= arf_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[6] <= arf_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[7] <= arf_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[8] <= arf_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[9] <= arf_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[10] <= arf_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[11] <= arf_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
arf_period[12] <= arf_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[0] <= pdn_period[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[1] <= pdn_period[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[2] <= pdn_period[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[3] <= pdn_period[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[4] <= pdn_period[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[5] <= pdn_period[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[6] <= pdn_period[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[7] <= pdn_period[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[8] <= pdn_period[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[9] <= pdn_period[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[10] <= pdn_period[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[11] <= pdn_period[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[12] <= pdn_period[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[13] <= pdn_period[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[14] <= pdn_period[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pdn_period[15] <= pdn_period[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act_diff_bank[0] <= act_to_act_diff_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act_diff_bank[1] <= act_to_act_diff_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act_diff_bank[2] <= act_to_act_diff_bank[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
act_to_act_diff_bank[3] <= act_to_act_diff_bank[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
four_act_to_act[0] <= four_act_to_act[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
four_act_to_act[1] <= four_act_to_act[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
four_act_to_act[2] <= four_act_to_act[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
four_act_to_act[3] <= four_act_to_act[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
four_act_to_act[4] <= four_act_to_act[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
four_act_to_act[5] <= four_act_to_act[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_act_to_rdwr <= more_than_2_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_act_to_pch <= more_than_2_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_act_to_act <= more_than_2_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_rd_to_rd <= more_than_2_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_rd_to_wr <= more_than_2_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_rd_to_wr_bc <= more_than_2_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_rd_to_pch <= more_than_2_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_wr_to_wr <= more_than_2_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_wr_to_rd <= more_than_2_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_wr_to_pch <= more_than_2_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_rd_ap_to_act <= more_than_2_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_wr_ap_to_act <= more_than_2_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_pch_to_act <= more_than_2_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_act_to_act_diff_bank <= more_than_2_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_2_four_act_to_act <= more_than_2_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_act_to_rdwr <= less_than_2_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_act_to_pch <= less_than_2_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_act_to_act <= less_than_2_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_rd_to_rd <= less_than_2_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_rd_to_wr <= less_than_2_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_rd_to_wr_bc <= less_than_2_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_rd_to_pch <= less_than_2_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_wr_to_wr <= less_than_2_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_wr_to_rd <= less_than_2_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_wr_to_rd_diff_chips <= less_than_2_wr_to_rd_diff_chips~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_wr_to_pch <= less_than_2_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_rd_ap_to_act <= less_than_2_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_wr_ap_to_act <= less_than_2_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_pch_to_act <= less_than_2_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_act_to_act_diff_bank <= less_than_2_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_2_four_act_to_act <= less_than_2_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_act_to_rdwr <= more_than_3_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_act_to_pch <= more_than_3_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_act_to_act <= more_than_3_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_rd_to_rd <= more_than_3_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_rd_to_wr <= more_than_3_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_rd_to_wr_bc <= more_than_3_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_rd_to_pch <= more_than_3_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_wr_to_wr <= more_than_3_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_wr_to_rd <= more_than_3_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_wr_to_pch <= more_than_3_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_rd_ap_to_act <= more_than_3_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_wr_ap_to_act <= more_than_3_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_pch_to_act <= more_than_3_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_act_to_act_diff_bank <= more_than_3_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_3_four_act_to_act <= more_than_3_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_act_to_rdwr <= less_than_3_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_act_to_pch <= less_than_3_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_act_to_act <= less_than_3_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_rd_to_rd <= less_than_3_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_rd_to_wr <= less_than_3_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_rd_to_wr_bc <= less_than_3_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_rd_to_pch <= less_than_3_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_wr_to_wr <= less_than_3_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_wr_to_rd <= less_than_3_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_wr_to_rd_diff_chips <= less_than_3_wr_to_rd_diff_chips~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_wr_to_pch <= less_than_3_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_rd_ap_to_act <= less_than_3_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_wr_ap_to_act <= less_than_3_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_pch_to_act <= less_than_3_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_act_to_act_diff_bank <= less_than_3_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_3_four_act_to_act <= less_than_3_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_act_to_rdwr <= more_than_4_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_act_to_pch <= more_than_4_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_act_to_act <= more_than_4_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_rd_to_rd <= more_than_4_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_rd_to_wr <= more_than_4_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_rd_to_wr_bc <= more_than_4_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_rd_to_pch <= more_than_4_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_wr_to_wr <= more_than_4_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_wr_to_rd <= more_than_4_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_wr_to_pch <= more_than_4_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_rd_ap_to_act <= more_than_4_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_wr_ap_to_act <= more_than_4_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_pch_to_act <= more_than_4_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_act_to_act_diff_bank <= more_than_4_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_4_four_act_to_act <= more_than_4_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_act_to_rdwr <= less_than_4_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_act_to_pch <= less_than_4_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_act_to_act <= less_than_4_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_rd_to_rd <= less_than_4_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_rd_to_wr <= less_than_4_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_rd_to_wr_bc <= less_than_4_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_rd_to_pch <= less_than_4_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_wr_to_wr <= less_than_4_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_wr_to_rd <= less_than_4_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_wr_to_rd_diff_chips <= less_than_4_wr_to_rd_diff_chips~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_wr_to_pch <= less_than_4_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_rd_ap_to_act <= less_than_4_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_wr_ap_to_act <= less_than_4_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_pch_to_act <= less_than_4_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_act_to_act_diff_bank <= less_than_4_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_4_four_act_to_act <= less_than_4_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_act_to_rdwr <= more_than_5_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_act_to_pch <= more_than_5_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_act_to_act <= more_than_5_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_rd_to_rd <= more_than_5_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_rd_to_wr <= more_than_5_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_rd_to_wr_bc <= more_than_5_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_rd_to_pch <= more_than_5_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_wr_to_wr <= more_than_5_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_wr_to_rd <= more_than_5_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_wr_to_pch <= more_than_5_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_rd_ap_to_act <= more_than_5_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_wr_ap_to_act <= more_than_5_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_pch_to_act <= more_than_5_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_act_to_act_diff_bank <= more_than_5_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_5_four_act_to_act <= more_than_5_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_act_to_rdwr <= less_than_5_act_to_rdwr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_act_to_pch <= less_than_5_act_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_act_to_act <= less_than_5_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_rd_to_rd <= less_than_5_rd_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_rd_to_wr <= less_than_5_rd_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_rd_to_wr_bc <= less_than_5_rd_to_wr_bc~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_rd_to_pch <= less_than_5_rd_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_wr_to_wr <= less_than_5_wr_to_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_wr_to_rd <= less_than_5_wr_to_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_wr_to_rd_diff_chips <= less_than_5_wr_to_rd_diff_chips~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_wr_to_pch <= less_than_5_wr_to_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_rd_ap_to_act <= less_than_5_rd_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_wr_ap_to_act <= less_than_5_wr_ap_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_pch_to_act <= less_than_5_pch_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_act_to_act_diff_bank <= less_than_5_act_to_act_diff_bank~reg0.DB_MAX_OUTPUT_PORT_TYPE
less_than_5_four_act_to_act <= less_than_5_four_act_to_act~reg0.DB_MAX_OUTPUT_PORT_TYPE
add_lat_on <= add_lat_on~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst
ctl_clk => ecc_crrctn_ready.CLK
ctl_clk => zq_cal_req_r.CLK
ctl_clk => for_chip_self_rfsh_saved[0].CLK
ctl_clk => int_refresh_ack.CLK
ctl_clk => for_chip_saved[0].CLK
ctl_clk => for_chip[0].CLK
ctl_clk => for_chip_power_down_req.CLK
ctl_clk => for_chip_self_rfsh_req.CLK
ctl_clk => for_chip_refresh_req.CLK
ctl_clk => partial_write_read.CLK
ctl_clk => ecc_internal_fetch.CLK
ctl_clk => ecc_dummy_fetch.CLK
ctl_clk => ecc_fetch_r.CLK
ctl_clk => ecc_fetch.CLK
ctl_clk => do_partial~reg0.CLK
ctl_clk => do_ecc~reg0.CLK
ctl_clk => start_burst.CLK
ctl_clk => just_did_precharge.CLK
ctl_clk => just_did_activate.CLK
ctl_clk => fetch~reg0.CLK
ctl_clk => is_diff_chip_r.CLK
ctl_clk => write_burst_length_gen.CLK
ctl_clk => start_write_burst_r.CLK
ctl_clk => bl_write_counter[0].CLK
ctl_clk => bl_write_counter[1].CLK
ctl_clk => burst_length_gen.CLK
ctl_clk => start_burst_r.CLK
ctl_clk => bl_counter[0].CLK
ctl_clk => bl_counter[1].CLK
ctl_clk => current_burstcount_counter[0].CLK
ctl_clk => current_burstcount_counter[1].CLK
ctl_clk => current_burstcount_counter_temp[0].CLK
ctl_clk => current_burstcount_counter_temp[1].CLK
ctl_clk => current_copy_burst_delay.CLK
ctl_clk => current_copy_col[2].CLK
ctl_clk => current_copy_col[3].CLK
ctl_clk => current_copy_col[4].CLK
ctl_clk => current_copy_col[5].CLK
ctl_clk => current_copy_col[6].CLK
ctl_clk => current_copy_col[7].CLK
ctl_clk => current_copy_col[8].CLK
ctl_clk => current_copy_col[9].CLK
ctl_clk => current_copy_row[0].CLK
ctl_clk => current_copy_row[1].CLK
ctl_clk => current_copy_row[2].CLK
ctl_clk => current_copy_row[3].CLK
ctl_clk => current_copy_row[4].CLK
ctl_clk => current_copy_row[5].CLK
ctl_clk => current_copy_row[6].CLK
ctl_clk => current_copy_row[7].CLK
ctl_clk => current_copy_row[8].CLK
ctl_clk => current_copy_row[9].CLK
ctl_clk => current_copy_row[10].CLK
ctl_clk => current_copy_row[11].CLK
ctl_clk => current_copy_row[12].CLK
ctl_clk => current_copy_bank[0].CLK
ctl_clk => current_copy_bank[1].CLK
ctl_clk => current_copy_bank[2].CLK
ctl_clk => current_copy_chip[0].CLK
ctl_clk => current_copy_burstcount_counter[0].CLK
ctl_clk => current_copy_burstcount_counter[1].CLK
ctl_clk => current_copy_diff_cs.CLK
ctl_clk => current_copy_multicast_req.CLK
ctl_clk => burst_delay.CLK
ctl_clk => burst_delay_temp.CLK
ctl_clk => current_col[2].CLK
ctl_clk => current_col[3].CLK
ctl_clk => current_col[4].CLK
ctl_clk => current_col[5].CLK
ctl_clk => current_col[6].CLK
ctl_clk => current_col[7].CLK
ctl_clk => current_col[8].CLK
ctl_clk => current_col[9].CLK
ctl_clk => current_row[0].CLK
ctl_clk => current_row[1].CLK
ctl_clk => current_row[2].CLK
ctl_clk => current_row[3].CLK
ctl_clk => current_row[4].CLK
ctl_clk => current_row[5].CLK
ctl_clk => current_row[6].CLK
ctl_clk => current_row[7].CLK
ctl_clk => current_row[8].CLK
ctl_clk => current_row[9].CLK
ctl_clk => current_row[10].CLK
ctl_clk => current_row[11].CLK
ctl_clk => current_row[12].CLK
ctl_clk => current_bank[0].CLK
ctl_clk => current_bank[1].CLK
ctl_clk => current_bank[2].CLK
ctl_clk => current_chip[0].CLK
ctl_clk => current_is_ecc.CLK
ctl_clk => current_diff_cs.CLK
ctl_clk => current_multicast_req~reg0.CLK
ctl_clk => current_write.CLK
ctl_clk => current_read.CLK
ctl_clk => fetch_r.CLK
ctl_clk => self_rfsh_chip[0].CLK
ctl_clk => int_self_rfsh_req.CLK
ctl_clk => proper_beats_in_fifo[0].CLK
ctl_clk => proper_beats_in_fifo[1].CLK
ctl_clk => proper_beats_in_fifo[2].CLK
ctl_clk => proper_beats_in_fifo[3].CLK
ctl_clk => proper_beats_in_fifo[4].CLK
ctl_clk => proper_beats_in_fifo[5].CLK
ctl_clk => auto_autopch_req.CLK
ctl_clk => lookahead_allowed_to_cmd[3].CLK
ctl_clk => lookahead_allowed_to_cmd[2].CLK
ctl_clk => lookahead_allowed_to_cmd[1].CLK
ctl_clk => lookahead_allowed_to_cmd[0].CLK
ctl_clk => to_col_addr_r[0]~reg0.CLK
ctl_clk => to_col_addr_r[1]~reg0.CLK
ctl_clk => to_col_addr_r[2]~reg0.CLK
ctl_clk => to_col_addr_r[3]~reg0.CLK
ctl_clk => to_col_addr_r[4]~reg0.CLK
ctl_clk => to_col_addr_r[5]~reg0.CLK
ctl_clk => to_col_addr_r[6]~reg0.CLK
ctl_clk => to_col_addr_r[7]~reg0.CLK
ctl_clk => to_col_addr_r[8]~reg0.CLK
ctl_clk => to_col_addr_r[9]~reg0.CLK
ctl_clk => to_row_addr_r[0]~reg0.CLK
ctl_clk => to_row_addr_r[1]~reg0.CLK
ctl_clk => to_row_addr_r[2]~reg0.CLK
ctl_clk => to_row_addr_r[3]~reg0.CLK
ctl_clk => to_row_addr_r[4]~reg0.CLK
ctl_clk => to_row_addr_r[5]~reg0.CLK
ctl_clk => to_row_addr_r[6]~reg0.CLK
ctl_clk => to_row_addr_r[7]~reg0.CLK
ctl_clk => to_row_addr_r[8]~reg0.CLK
ctl_clk => to_row_addr_r[9]~reg0.CLK
ctl_clk => to_row_addr_r[10]~reg0.CLK
ctl_clk => to_row_addr_r[11]~reg0.CLK
ctl_clk => to_row_addr_r[12]~reg0.CLK
ctl_clk => to_bank_addr_r[0]~reg0.CLK
ctl_clk => to_bank_addr_r[1]~reg0.CLK
ctl_clk => to_bank_addr_r[2]~reg0.CLK
ctl_clk => to_chip_r[0]~reg0.CLK
ctl_clk => rdwr_data_valid_r~reg0.CLK
ctl_clk => do_zqcal_r~reg0.CLK
ctl_clk => do_precharge_all_r~reg0.CLK
ctl_clk => do_lmr_r~reg0.CLK
ctl_clk => do_self_rfsh_r~reg0.CLK
ctl_clk => do_power_down_r~reg0.CLK
ctl_clk => do_refresh_r~reg0.CLK
ctl_clk => do_precharge_r~reg0.CLK
ctl_clk => do_activate_r~reg0.CLK
ctl_clk => do_burst_chop_r~reg0.CLK
ctl_clk => do_auto_precharge_r~reg0.CLK
ctl_clk => do_read_r~reg0.CLK
ctl_clk => do_write_r~reg0.CLK
ctl_clk => state~10.DATAIN
ctl_reset_n => ecc_crrctn_ready.ACLR
ctl_reset_n => zq_cal_req_r.ACLR
ctl_reset_n => for_chip_self_rfsh_saved[0].ACLR
ctl_reset_n => int_refresh_ack.ACLR
ctl_reset_n => for_chip_saved[0].ACLR
ctl_reset_n => for_chip[0].ACLR
ctl_reset_n => for_chip_power_down_req.ACLR
ctl_reset_n => for_chip_self_rfsh_req.ACLR
ctl_reset_n => for_chip_refresh_req.ACLR
ctl_reset_n => partial_write_read.ACLR
ctl_reset_n => ecc_internal_fetch.ACLR
ctl_reset_n => ecc_dummy_fetch.ACLR
ctl_reset_n => ecc_fetch_r.ACLR
ctl_reset_n => ecc_fetch.ACLR
ctl_reset_n => do_partial~reg0.ACLR
ctl_reset_n => do_ecc~reg0.ACLR
ctl_reset_n => start_burst.ACLR
ctl_reset_n => just_did_precharge.ACLR
ctl_reset_n => just_did_activate.ACLR
ctl_reset_n => fetch~reg0.ACLR
ctl_reset_n => burst_delay_temp.ACLR
ctl_reset_n => current_col[2].ACLR
ctl_reset_n => current_col[3].ACLR
ctl_reset_n => current_col[4].ACLR
ctl_reset_n => current_col[5].ACLR
ctl_reset_n => current_col[6].ACLR
ctl_reset_n => current_col[7].ACLR
ctl_reset_n => current_col[8].ACLR
ctl_reset_n => current_col[9].ACLR
ctl_reset_n => current_row[0].ACLR
ctl_reset_n => current_row[1].ACLR
ctl_reset_n => current_row[2].ACLR
ctl_reset_n => current_row[3].ACLR
ctl_reset_n => current_row[4].ACLR
ctl_reset_n => current_row[5].ACLR
ctl_reset_n => current_row[6].ACLR
ctl_reset_n => current_row[7].ACLR
ctl_reset_n => current_row[8].ACLR
ctl_reset_n => current_row[9].ACLR
ctl_reset_n => current_row[10].ACLR
ctl_reset_n => current_row[11].ACLR
ctl_reset_n => current_row[12].ACLR
ctl_reset_n => current_bank[0].ACLR
ctl_reset_n => current_bank[1].ACLR
ctl_reset_n => current_bank[2].ACLR
ctl_reset_n => current_chip[0].ACLR
ctl_reset_n => current_is_ecc.ACLR
ctl_reset_n => current_diff_cs.ACLR
ctl_reset_n => current_multicast_req~reg0.ACLR
ctl_reset_n => current_write.ACLR
ctl_reset_n => current_read.ACLR
ctl_reset_n => to_col_addr_r[0]~reg0.ACLR
ctl_reset_n => to_col_addr_r[1]~reg0.ACLR
ctl_reset_n => to_col_addr_r[2]~reg0.ACLR
ctl_reset_n => to_col_addr_r[3]~reg0.ACLR
ctl_reset_n => to_col_addr_r[4]~reg0.ACLR
ctl_reset_n => to_col_addr_r[5]~reg0.ACLR
ctl_reset_n => to_col_addr_r[6]~reg0.ACLR
ctl_reset_n => to_col_addr_r[7]~reg0.ACLR
ctl_reset_n => to_col_addr_r[8]~reg0.ACLR
ctl_reset_n => to_col_addr_r[9]~reg0.ACLR
ctl_reset_n => to_row_addr_r[0]~reg0.ACLR
ctl_reset_n => to_row_addr_r[1]~reg0.ACLR
ctl_reset_n => to_row_addr_r[2]~reg0.ACLR
ctl_reset_n => to_row_addr_r[3]~reg0.ACLR
ctl_reset_n => to_row_addr_r[4]~reg0.ACLR
ctl_reset_n => to_row_addr_r[5]~reg0.ACLR
ctl_reset_n => to_row_addr_r[6]~reg0.ACLR
ctl_reset_n => to_row_addr_r[7]~reg0.ACLR
ctl_reset_n => to_row_addr_r[8]~reg0.ACLR
ctl_reset_n => to_row_addr_r[9]~reg0.ACLR
ctl_reset_n => to_row_addr_r[10]~reg0.ACLR
ctl_reset_n => to_row_addr_r[11]~reg0.ACLR
ctl_reset_n => to_row_addr_r[12]~reg0.ACLR
ctl_reset_n => to_bank_addr_r[0]~reg0.ACLR
ctl_reset_n => to_bank_addr_r[1]~reg0.ACLR
ctl_reset_n => to_bank_addr_r[2]~reg0.ACLR
ctl_reset_n => to_chip_r[0]~reg0.ACLR
ctl_reset_n => rdwr_data_valid_r~reg0.ACLR
ctl_reset_n => do_zqcal_r~reg0.ACLR
ctl_reset_n => do_precharge_all_r~reg0.ACLR
ctl_reset_n => do_lmr_r~reg0.ACLR
ctl_reset_n => do_self_rfsh_r~reg0.ACLR
ctl_reset_n => do_power_down_r~reg0.ACLR
ctl_reset_n => do_refresh_r~reg0.ACLR
ctl_reset_n => do_precharge_r~reg0.ACLR
ctl_reset_n => do_activate_r~reg0.ACLR
ctl_reset_n => do_burst_chop_r~reg0.ACLR
ctl_reset_n => do_auto_precharge_r~reg0.ACLR
ctl_reset_n => do_read_r~reg0.ACLR
ctl_reset_n => do_write_r~reg0.ACLR
ctl_reset_n => lookahead_allowed_to_cmd[0].ACLR
ctl_reset_n => lookahead_allowed_to_cmd[1].ACLR
ctl_reset_n => lookahead_allowed_to_cmd[2].ACLR
ctl_reset_n => lookahead_allowed_to_cmd[3].ACLR
ctl_reset_n => auto_autopch_req.ACLR
ctl_reset_n => proper_beats_in_fifo[0].ACLR
ctl_reset_n => proper_beats_in_fifo[1].ACLR
ctl_reset_n => proper_beats_in_fifo[2].ACLR
ctl_reset_n => proper_beats_in_fifo[3].ACLR
ctl_reset_n => proper_beats_in_fifo[4].ACLR
ctl_reset_n => proper_beats_in_fifo[5].ACLR
ctl_reset_n => self_rfsh_chip[0].ACLR
ctl_reset_n => int_self_rfsh_req.ACLR
ctl_reset_n => fetch_r.ACLR
ctl_reset_n => burst_delay.ACLR
ctl_reset_n => current_copy_burst_delay.ACLR
ctl_reset_n => current_copy_col[2].ACLR
ctl_reset_n => current_copy_col[3].ACLR
ctl_reset_n => current_copy_col[4].ACLR
ctl_reset_n => current_copy_col[5].ACLR
ctl_reset_n => current_copy_col[6].ACLR
ctl_reset_n => current_copy_col[7].ACLR
ctl_reset_n => current_copy_col[8].ACLR
ctl_reset_n => current_copy_col[9].ACLR
ctl_reset_n => current_copy_row[0].ACLR
ctl_reset_n => current_copy_row[1].ACLR
ctl_reset_n => current_copy_row[2].ACLR
ctl_reset_n => current_copy_row[3].ACLR
ctl_reset_n => current_copy_row[4].ACLR
ctl_reset_n => current_copy_row[5].ACLR
ctl_reset_n => current_copy_row[6].ACLR
ctl_reset_n => current_copy_row[7].ACLR
ctl_reset_n => current_copy_row[8].ACLR
ctl_reset_n => current_copy_row[9].ACLR
ctl_reset_n => current_copy_row[10].ACLR
ctl_reset_n => current_copy_row[11].ACLR
ctl_reset_n => current_copy_row[12].ACLR
ctl_reset_n => current_copy_bank[0].ACLR
ctl_reset_n => current_copy_bank[1].ACLR
ctl_reset_n => current_copy_bank[2].ACLR
ctl_reset_n => current_copy_chip[0].ACLR
ctl_reset_n => current_copy_burstcount_counter[0].ACLR
ctl_reset_n => current_copy_burstcount_counter[1].ACLR
ctl_reset_n => current_copy_diff_cs.ACLR
ctl_reset_n => current_copy_multicast_req.ACLR
ctl_reset_n => current_burstcount_counter_temp[0].ACLR
ctl_reset_n => current_burstcount_counter_temp[1].ACLR
ctl_reset_n => current_burstcount_counter[0].ACLR
ctl_reset_n => current_burstcount_counter[1].ACLR
ctl_reset_n => bl_counter[0].ACLR
ctl_reset_n => bl_counter[1].ACLR
ctl_reset_n => start_burst_r.ACLR
ctl_reset_n => burst_length_gen.ACLR
ctl_reset_n => bl_write_counter[0].ACLR
ctl_reset_n => bl_write_counter[1].ACLR
ctl_reset_n => start_write_burst_r.ACLR
ctl_reset_n => write_burst_length_gen.ACLR
ctl_reset_n => is_diff_chip_r.ACLR
ctl_reset_n => state~12.DATAIN
ctl_cal_success => Selector2.IN9
ctl_cal_success => Selector3.IN1
cmd_fifo_empty => always34.IN0
cmd_fifo_wren => always34.IN1
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
write_req_to_wfifo => proper_beats_in_fifo.OUTPUTSELECT
fetch <= fetch~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmd0_is_a_read => current_read.DATAB
cmd0_is_a_write => current_write.DATAB
cmd0_autopch_req => ~NO_FANOUT~
cmd0_multicast_req => always6.IN1
cmd0_multicast_req => always7.IN0
cmd0_multicast_req => always8.IN0
cmd0_multicast_req => always9.IN0
cmd0_multicast_req => always10.IN1
cmd0_multicast_req => always11.IN0
cmd0_multicast_req => always11.IN0
cmd0_multicast_req => always11.IN0
cmd0_multicast_req => current_multicast_req.DATAB
cmd0_multicast_req => to_chip.OUTPUTSELECT
cmd0_multicast_req => always6.IN1
cmd0_multicast_req => always7.IN0
cmd0_multicast_req => always8.IN0
cmd0_multicast_req => always9.IN0
cmd0_burstcount[0] => current_burstcount_counter_temp.DATAB
cmd0_burstcount[1] => current_burstcount_counter_temp.DATAB
cmd0_chip_addr[0] => Equal0.IN4
cmd0_chip_addr[0] => Equal4.IN3
cmd0_chip_addr[0] => Equal8.IN3
cmd0_chip_addr[0] => Equal14.IN3
cmd0_chip_addr[0] => current_diff_cs.IN1
cmd0_chip_addr[0] => current_chip.DATAB
cmd0_chip_addr[0] => Decoder1.IN0
cmd0_bank_addr[0] => Equal0.IN7
cmd0_bank_addr[0] => Equal4.IN6
cmd0_bank_addr[0] => Equal8.IN6
cmd0_bank_addr[0] => Equal14.IN6
cmd0_bank_addr[0] => Equal1.IN5
cmd0_bank_addr[0] => Equal5.IN5
cmd0_bank_addr[0] => Equal9.IN5
cmd0_bank_addr[0] => Equal15.IN5
cmd0_bank_addr[0] => current_bank.DATAB
cmd0_bank_addr[0] => to_addr.DATAB
cmd0_bank_addr[1] => Equal0.IN6
cmd0_bank_addr[1] => Equal4.IN5
cmd0_bank_addr[1] => Equal8.IN5
cmd0_bank_addr[1] => Equal14.IN5
cmd0_bank_addr[1] => Equal1.IN4
cmd0_bank_addr[1] => Equal5.IN4
cmd0_bank_addr[1] => Equal9.IN4
cmd0_bank_addr[1] => Equal15.IN4
cmd0_bank_addr[1] => current_bank.DATAB
cmd0_bank_addr[1] => to_addr.DATAB
cmd0_bank_addr[2] => Equal0.IN5
cmd0_bank_addr[2] => Equal4.IN4
cmd0_bank_addr[2] => Equal8.IN4
cmd0_bank_addr[2] => Equal14.IN4
cmd0_bank_addr[2] => Equal1.IN3
cmd0_bank_addr[2] => Equal5.IN3
cmd0_bank_addr[2] => Equal9.IN3
cmd0_bank_addr[2] => Equal15.IN3
cmd0_bank_addr[2] => current_bank.DATAB
cmd0_bank_addr[2] => to_addr.DATAB
cmd0_row_addr[0] => Equal20.IN12
cmd0_row_addr[0] => Equal24.IN12
cmd0_row_addr[0] => Equal25.IN12
cmd0_row_addr[0] => Equal26.IN12
cmd0_row_addr[0] => current_row.DATAB
cmd0_row_addr[0] => to_addr.DATAB
cmd0_row_addr[1] => Equal20.IN11
cmd0_row_addr[1] => Equal24.IN11
cmd0_row_addr[1] => Equal25.IN11
cmd0_row_addr[1] => Equal26.IN11
cmd0_row_addr[1] => current_row.DATAB
cmd0_row_addr[1] => to_addr.DATAB
cmd0_row_addr[2] => Equal20.IN10
cmd0_row_addr[2] => Equal24.IN10
cmd0_row_addr[2] => Equal25.IN10
cmd0_row_addr[2] => Equal26.IN10
cmd0_row_addr[2] => current_row.DATAB
cmd0_row_addr[2] => to_addr.DATAB
cmd0_row_addr[3] => Equal20.IN9
cmd0_row_addr[3] => Equal24.IN9
cmd0_row_addr[3] => Equal25.IN9
cmd0_row_addr[3] => Equal26.IN9
cmd0_row_addr[3] => current_row.DATAB
cmd0_row_addr[3] => to_addr.DATAB
cmd0_row_addr[4] => Equal20.IN8
cmd0_row_addr[4] => Equal24.IN8
cmd0_row_addr[4] => Equal25.IN8
cmd0_row_addr[4] => Equal26.IN8
cmd0_row_addr[4] => current_row.DATAB
cmd0_row_addr[4] => to_addr.DATAB
cmd0_row_addr[5] => Equal20.IN7
cmd0_row_addr[5] => Equal24.IN7
cmd0_row_addr[5] => Equal25.IN7
cmd0_row_addr[5] => Equal26.IN7
cmd0_row_addr[5] => current_row.DATAB
cmd0_row_addr[5] => to_addr.DATAB
cmd0_row_addr[6] => Equal20.IN6
cmd0_row_addr[6] => Equal24.IN6
cmd0_row_addr[6] => Equal25.IN6
cmd0_row_addr[6] => Equal26.IN6
cmd0_row_addr[6] => current_row.DATAB
cmd0_row_addr[6] => to_addr.DATAB
cmd0_row_addr[7] => Equal20.IN5
cmd0_row_addr[7] => Equal24.IN5
cmd0_row_addr[7] => Equal25.IN5
cmd0_row_addr[7] => Equal26.IN5
cmd0_row_addr[7] => current_row.DATAB
cmd0_row_addr[7] => to_addr.DATAB
cmd0_row_addr[8] => Equal20.IN4
cmd0_row_addr[8] => Equal24.IN4
cmd0_row_addr[8] => Equal25.IN4
cmd0_row_addr[8] => Equal26.IN4
cmd0_row_addr[8] => current_row.DATAB
cmd0_row_addr[8] => to_addr.DATAB
cmd0_row_addr[9] => Equal20.IN3
cmd0_row_addr[9] => Equal24.IN3
cmd0_row_addr[9] => Equal25.IN3
cmd0_row_addr[9] => Equal26.IN3
cmd0_row_addr[9] => current_row.DATAB
cmd0_row_addr[9] => to_addr.DATAB
cmd0_row_addr[10] => Equal20.IN2
cmd0_row_addr[10] => Equal24.IN2
cmd0_row_addr[10] => Equal25.IN2
cmd0_row_addr[10] => Equal26.IN2
cmd0_row_addr[10] => current_row.DATAB
cmd0_row_addr[10] => to_addr.DATAB
cmd0_row_addr[11] => Equal20.IN1
cmd0_row_addr[11] => Equal24.IN1
cmd0_row_addr[11] => Equal25.IN1
cmd0_row_addr[11] => Equal26.IN1
cmd0_row_addr[11] => current_row.DATAB
cmd0_row_addr[11] => to_addr.DATAB
cmd0_row_addr[12] => Equal20.IN0
cmd0_row_addr[12] => Equal24.IN0
cmd0_row_addr[12] => Equal25.IN0
cmd0_row_addr[12] => Equal26.IN0
cmd0_row_addr[12] => current_row.DATAB
cmd0_row_addr[12] => to_addr.DATAB
cmd0_col_addr[0] => ~NO_FANOUT~
cmd0_col_addr[1] => burst_delay_temp.DATAB
cmd0_col_addr[2] => current_col.DATAB
cmd0_col_addr[3] => current_col.DATAB
cmd0_col_addr[4] => current_col.DATAB
cmd0_col_addr[5] => current_col.DATAB
cmd0_col_addr[6] => current_col.DATAB
cmd0_col_addr[7] => current_col.DATAB
cmd0_col_addr[8] => current_col.DATAB
cmd0_col_addr[9] => current_col.DATAB
cmd0_is_valid => always6.IN1
cmd0_is_valid => always10.IN1
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always8.IN0
cmd1_multicast_req => always9.IN0
cmd1_multicast_req => always10.IN1
cmd1_multicast_req => always11.IN1
cmd1_multicast_req => to_chip.OUTPUTSELECT
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always7.IN1
cmd1_multicast_req => always8.IN0
cmd1_multicast_req => always9.IN0
cmd1_chip_addr[0] => Equal2.IN7
cmd1_chip_addr[0] => Equal4.IN7
cmd1_chip_addr[0] => Equal10.IN6
cmd1_chip_addr[0] => Equal16.IN6
cmd1_chip_addr[0] => Decoder2.IN0
cmd1_bank_addr[0] => Equal3.IN2
cmd1_bank_addr[0] => Equal5.IN2
cmd1_bank_addr[0] => Equal11.IN2
cmd1_bank_addr[0] => Equal17.IN2
cmd1_bank_addr[0] => to_addr.DATAB
cmd1_bank_addr[0] => Equal2.IN2
cmd1_bank_addr[0] => Equal4.IN2
cmd1_bank_addr[0] => Equal10.IN2
cmd1_bank_addr[0] => Equal16.IN2
cmd1_bank_addr[1] => Equal3.IN1
cmd1_bank_addr[1] => Equal5.IN1
cmd1_bank_addr[1] => Equal11.IN1
cmd1_bank_addr[1] => Equal17.IN1
cmd1_bank_addr[1] => to_addr.DATAB
cmd1_bank_addr[1] => Equal2.IN1
cmd1_bank_addr[1] => Equal4.IN1
cmd1_bank_addr[1] => Equal10.IN1
cmd1_bank_addr[1] => Equal16.IN1
cmd1_bank_addr[2] => Equal3.IN0
cmd1_bank_addr[2] => Equal5.IN0
cmd1_bank_addr[2] => Equal11.IN0
cmd1_bank_addr[2] => Equal17.IN0
cmd1_bank_addr[2] => to_addr.DATAB
cmd1_bank_addr[2] => Equal2.IN0
cmd1_bank_addr[2] => Equal4.IN0
cmd1_bank_addr[2] => Equal10.IN0
cmd1_bank_addr[2] => Equal16.IN0
cmd1_row_addr[0] => Equal21.IN12
cmd1_row_addr[0] => Equal24.IN25
cmd1_row_addr[0] => to_addr.DATAB
cmd1_row_addr[1] => Equal21.IN11
cmd1_row_addr[1] => Equal24.IN24
cmd1_row_addr[1] => to_addr.DATAB
cmd1_row_addr[2] => Equal21.IN10
cmd1_row_addr[2] => Equal24.IN23
cmd1_row_addr[2] => to_addr.DATAB
cmd1_row_addr[3] => Equal21.IN9
cmd1_row_addr[3] => Equal24.IN22
cmd1_row_addr[3] => to_addr.DATAB
cmd1_row_addr[4] => Equal21.IN8
cmd1_row_addr[4] => Equal24.IN21
cmd1_row_addr[4] => to_addr.DATAB
cmd1_row_addr[5] => Equal21.IN7
cmd1_row_addr[5] => Equal24.IN20
cmd1_row_addr[5] => to_addr.DATAB
cmd1_row_addr[6] => Equal21.IN6
cmd1_row_addr[6] => Equal24.IN19
cmd1_row_addr[6] => to_addr.DATAB
cmd1_row_addr[7] => Equal21.IN5
cmd1_row_addr[7] => Equal24.IN18
cmd1_row_addr[7] => to_addr.DATAB
cmd1_row_addr[8] => Equal21.IN4
cmd1_row_addr[8] => Equal24.IN17
cmd1_row_addr[8] => to_addr.DATAB
cmd1_row_addr[9] => Equal21.IN3
cmd1_row_addr[9] => Equal24.IN16
cmd1_row_addr[9] => to_addr.DATAB
cmd1_row_addr[10] => Equal21.IN2
cmd1_row_addr[10] => Equal24.IN15
cmd1_row_addr[10] => to_addr.DATAB
cmd1_row_addr[11] => Equal21.IN1
cmd1_row_addr[11] => Equal24.IN14
cmd1_row_addr[11] => to_addr.DATAB
cmd1_row_addr[12] => Equal21.IN0
cmd1_row_addr[12] => Equal24.IN13
cmd1_row_addr[12] => to_addr.DATAB
cmd1_is_valid => always7.IN1
cmd1_is_valid => always10.IN1
cmd1_is_valid => always11.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always9.IN0
cmd2_multicast_req => always10.IN1
cmd2_multicast_req => always11.IN1
cmd2_multicast_req => to_chip.OUTPUTSELECT
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always8.IN1
cmd2_multicast_req => always9.IN0
cmd2_chip_addr[0] => Equal6.IN7
cmd2_chip_addr[0] => Equal8.IN7
cmd2_chip_addr[0] => Equal10.IN7
cmd2_chip_addr[0] => Equal18.IN6
cmd2_chip_addr[0] => Decoder3.IN0
cmd2_bank_addr[0] => Equal7.IN2
cmd2_bank_addr[0] => Equal9.IN2
cmd2_bank_addr[0] => Equal11.IN5
cmd2_bank_addr[0] => Equal19.IN2
cmd2_bank_addr[0] => to_addr.DATAB
cmd2_bank_addr[0] => Equal6.IN2
cmd2_bank_addr[0] => Equal8.IN2
cmd2_bank_addr[0] => Equal10.IN5
cmd2_bank_addr[0] => Equal18.IN2
cmd2_bank_addr[1] => Equal7.IN1
cmd2_bank_addr[1] => Equal9.IN1
cmd2_bank_addr[1] => Equal11.IN4
cmd2_bank_addr[1] => Equal19.IN1
cmd2_bank_addr[1] => to_addr.DATAB
cmd2_bank_addr[1] => Equal6.IN1
cmd2_bank_addr[1] => Equal8.IN1
cmd2_bank_addr[1] => Equal10.IN4
cmd2_bank_addr[1] => Equal18.IN1
cmd2_bank_addr[2] => Equal7.IN0
cmd2_bank_addr[2] => Equal9.IN0
cmd2_bank_addr[2] => Equal11.IN3
cmd2_bank_addr[2] => Equal19.IN0
cmd2_bank_addr[2] => to_addr.DATAB
cmd2_bank_addr[2] => Equal6.IN0
cmd2_bank_addr[2] => Equal8.IN0
cmd2_bank_addr[2] => Equal10.IN3
cmd2_bank_addr[2] => Equal18.IN0
cmd2_row_addr[0] => Equal22.IN12
cmd2_row_addr[0] => Equal25.IN25
cmd2_row_addr[0] => to_addr.DATAB
cmd2_row_addr[1] => Equal22.IN11
cmd2_row_addr[1] => Equal25.IN24
cmd2_row_addr[1] => to_addr.DATAB
cmd2_row_addr[2] => Equal22.IN10
cmd2_row_addr[2] => Equal25.IN23
cmd2_row_addr[2] => to_addr.DATAB
cmd2_row_addr[3] => Equal22.IN9
cmd2_row_addr[3] => Equal25.IN22
cmd2_row_addr[3] => to_addr.DATAB
cmd2_row_addr[4] => Equal22.IN8
cmd2_row_addr[4] => Equal25.IN21
cmd2_row_addr[4] => to_addr.DATAB
cmd2_row_addr[5] => Equal22.IN7
cmd2_row_addr[5] => Equal25.IN20
cmd2_row_addr[5] => to_addr.DATAB
cmd2_row_addr[6] => Equal22.IN6
cmd2_row_addr[6] => Equal25.IN19
cmd2_row_addr[6] => to_addr.DATAB
cmd2_row_addr[7] => Equal22.IN5
cmd2_row_addr[7] => Equal25.IN18
cmd2_row_addr[7] => to_addr.DATAB
cmd2_row_addr[8] => Equal22.IN4
cmd2_row_addr[8] => Equal25.IN17
cmd2_row_addr[8] => to_addr.DATAB
cmd2_row_addr[9] => Equal22.IN3
cmd2_row_addr[9] => Equal25.IN16
cmd2_row_addr[9] => to_addr.DATAB
cmd2_row_addr[10] => Equal22.IN2
cmd2_row_addr[10] => Equal25.IN15
cmd2_row_addr[10] => to_addr.DATAB
cmd2_row_addr[11] => Equal22.IN1
cmd2_row_addr[11] => Equal25.IN14
cmd2_row_addr[11] => to_addr.DATAB
cmd2_row_addr[12] => Equal22.IN0
cmd2_row_addr[12] => Equal25.IN13
cmd2_row_addr[12] => to_addr.DATAB
cmd2_is_valid => always8.IN1
cmd2_is_valid => always10.IN1
cmd2_is_valid => always11.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always10.IN1
cmd3_multicast_req => always11.IN1
cmd3_multicast_req => to_chip.OUTPUTSELECT
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_multicast_req => always9.IN1
cmd3_chip_addr[0] => Equal12.IN7
cmd3_chip_addr[0] => Equal14.IN7
cmd3_chip_addr[0] => Equal16.IN7
cmd3_chip_addr[0] => Equal18.IN7
cmd3_chip_addr[0] => Decoder4.IN0
cmd3_bank_addr[0] => Equal13.IN2
cmd3_bank_addr[0] => Equal15.IN2
cmd3_bank_addr[0] => Equal17.IN5
cmd3_bank_addr[0] => Equal19.IN5
cmd3_bank_addr[0] => to_addr.DATAB
cmd3_bank_addr[0] => Equal12.IN2
cmd3_bank_addr[0] => Equal14.IN2
cmd3_bank_addr[0] => Equal16.IN5
cmd3_bank_addr[0] => Equal18.IN5
cmd3_bank_addr[1] => Equal13.IN1
cmd3_bank_addr[1] => Equal15.IN1
cmd3_bank_addr[1] => Equal17.IN4
cmd3_bank_addr[1] => Equal19.IN4
cmd3_bank_addr[1] => to_addr.DATAB
cmd3_bank_addr[1] => Equal12.IN1
cmd3_bank_addr[1] => Equal14.IN1
cmd3_bank_addr[1] => Equal16.IN4
cmd3_bank_addr[1] => Equal18.IN4
cmd3_bank_addr[2] => Equal13.IN0
cmd3_bank_addr[2] => Equal15.IN0
cmd3_bank_addr[2] => Equal17.IN3
cmd3_bank_addr[2] => Equal19.IN3
cmd3_bank_addr[2] => to_addr.DATAB
cmd3_bank_addr[2] => Equal12.IN0
cmd3_bank_addr[2] => Equal14.IN0
cmd3_bank_addr[2] => Equal16.IN3
cmd3_bank_addr[2] => Equal18.IN3
cmd3_row_addr[0] => Equal23.IN12
cmd3_row_addr[0] => Equal26.IN25
cmd3_row_addr[0] => to_addr.DATAB
cmd3_row_addr[1] => Equal23.IN11
cmd3_row_addr[1] => Equal26.IN24
cmd3_row_addr[1] => to_addr.DATAB
cmd3_row_addr[2] => Equal23.IN10
cmd3_row_addr[2] => Equal26.IN23
cmd3_row_addr[2] => to_addr.DATAB
cmd3_row_addr[3] => Equal23.IN9
cmd3_row_addr[3] => Equal26.IN22
cmd3_row_addr[3] => to_addr.DATAB
cmd3_row_addr[4] => Equal23.IN8
cmd3_row_addr[4] => Equal26.IN21
cmd3_row_addr[4] => to_addr.DATAB
cmd3_row_addr[5] => Equal23.IN7
cmd3_row_addr[5] => Equal26.IN20
cmd3_row_addr[5] => to_addr.DATAB
cmd3_row_addr[6] => Equal23.IN6
cmd3_row_addr[6] => Equal26.IN19
cmd3_row_addr[6] => to_addr.DATAB
cmd3_row_addr[7] => Equal23.IN5
cmd3_row_addr[7] => Equal26.IN18
cmd3_row_addr[7] => to_addr.DATAB
cmd3_row_addr[8] => Equal23.IN4
cmd3_row_addr[8] => Equal26.IN17
cmd3_row_addr[8] => to_addr.DATAB
cmd3_row_addr[9] => Equal23.IN3
cmd3_row_addr[9] => Equal26.IN16
cmd3_row_addr[9] => to_addr.DATAB
cmd3_row_addr[10] => Equal23.IN2
cmd3_row_addr[10] => Equal26.IN15
cmd3_row_addr[10] => to_addr.DATAB
cmd3_row_addr[11] => Equal23.IN1
cmd3_row_addr[11] => Equal26.IN14
cmd3_row_addr[11] => to_addr.DATAB
cmd3_row_addr[12] => Equal23.IN0
cmd3_row_addr[12] => Equal26.IN13
cmd3_row_addr[12] => to_addr.DATAB
cmd3_is_valid => always9.IN1
cmd3_is_valid => always10.IN1
cmd3_is_valid => always11.IN1
cmd4_multicast_req => ~NO_FANOUT~
cmd4_chip_addr[0] => ~NO_FANOUT~
cmd4_bank_addr[0] => ~NO_FANOUT~
cmd4_bank_addr[1] => ~NO_FANOUT~
cmd4_bank_addr[2] => ~NO_FANOUT~
cmd4_row_addr[0] => ~NO_FANOUT~
cmd4_row_addr[1] => ~NO_FANOUT~
cmd4_row_addr[2] => ~NO_FANOUT~
cmd4_row_addr[3] => ~NO_FANOUT~
cmd4_row_addr[4] => ~NO_FANOUT~
cmd4_row_addr[5] => ~NO_FANOUT~
cmd4_row_addr[6] => ~NO_FANOUT~
cmd4_row_addr[7] => ~NO_FANOUT~
cmd4_row_addr[8] => ~NO_FANOUT~
cmd4_row_addr[9] => ~NO_FANOUT~
cmd4_row_addr[10] => ~NO_FANOUT~
cmd4_row_addr[11] => ~NO_FANOUT~
cmd4_row_addr[12] => ~NO_FANOUT~
cmd4_is_valid => ~NO_FANOUT~
cmd5_multicast_req => ~NO_FANOUT~
cmd5_chip_addr[0] => ~NO_FANOUT~
cmd5_bank_addr[0] => ~NO_FANOUT~
cmd5_bank_addr[1] => ~NO_FANOUT~
cmd5_bank_addr[2] => ~NO_FANOUT~
cmd5_row_addr[0] => ~NO_FANOUT~
cmd5_row_addr[1] => ~NO_FANOUT~
cmd5_row_addr[2] => ~NO_FANOUT~
cmd5_row_addr[3] => ~NO_FANOUT~
cmd5_row_addr[4] => ~NO_FANOUT~
cmd5_row_addr[5] => ~NO_FANOUT~
cmd5_row_addr[6] => ~NO_FANOUT~
cmd5_row_addr[7] => ~NO_FANOUT~
cmd5_row_addr[8] => ~NO_FANOUT~
cmd5_row_addr[9] => ~NO_FANOUT~
cmd5_row_addr[10] => ~NO_FANOUT~
cmd5_row_addr[11] => ~NO_FANOUT~
cmd5_row_addr[12] => ~NO_FANOUT~
cmd5_is_valid => ~NO_FANOUT~
cmd6_multicast_req => ~NO_FANOUT~
cmd6_chip_addr[0] => ~NO_FANOUT~
cmd6_bank_addr[0] => ~NO_FANOUT~
cmd6_bank_addr[1] => ~NO_FANOUT~
cmd6_bank_addr[2] => ~NO_FANOUT~
cmd6_row_addr[0] => ~NO_FANOUT~
cmd6_row_addr[1] => ~NO_FANOUT~
cmd6_row_addr[2] => ~NO_FANOUT~
cmd6_row_addr[3] => ~NO_FANOUT~
cmd6_row_addr[4] => ~NO_FANOUT~
cmd6_row_addr[5] => ~NO_FANOUT~
cmd6_row_addr[6] => ~NO_FANOUT~
cmd6_row_addr[7] => ~NO_FANOUT~
cmd6_row_addr[8] => ~NO_FANOUT~
cmd6_row_addr[9] => ~NO_FANOUT~
cmd6_row_addr[10] => ~NO_FANOUT~
cmd6_row_addr[11] => ~NO_FANOUT~
cmd6_row_addr[12] => ~NO_FANOUT~
cmd6_is_valid => ~NO_FANOUT~
cmd7_multicast_req => ~NO_FANOUT~
cmd7_chip_addr[0] => ~NO_FANOUT~
cmd7_bank_addr[0] => ~NO_FANOUT~
cmd7_bank_addr[1] => ~NO_FANOUT~
cmd7_bank_addr[2] => ~NO_FANOUT~
cmd7_row_addr[0] => ~NO_FANOUT~
cmd7_row_addr[1] => ~NO_FANOUT~
cmd7_row_addr[2] => ~NO_FANOUT~
cmd7_row_addr[3] => ~NO_FANOUT~
cmd7_row_addr[4] => ~NO_FANOUT~
cmd7_row_addr[5] => ~NO_FANOUT~
cmd7_row_addr[6] => ~NO_FANOUT~
cmd7_row_addr[7] => ~NO_FANOUT~
cmd7_row_addr[8] => ~NO_FANOUT~
cmd7_row_addr[9] => ~NO_FANOUT~
cmd7_row_addr[10] => ~NO_FANOUT~
cmd7_row_addr[11] => ~NO_FANOUT~
cmd7_row_addr[12] => ~NO_FANOUT~
cmd7_is_valid => ~NO_FANOUT~
current_is_a_read <= current_read.DB_MAX_OUTPUT_PORT_TYPE
current_is_a_write <= current_write.DB_MAX_OUTPUT_PORT_TYPE
current_chip_addr[0] <= current_chip[0].DB_MAX_OUTPUT_PORT_TYPE
current_bank_addr[0] <= current_bank[0].DB_MAX_OUTPUT_PORT_TYPE
current_bank_addr[1] <= current_bank[1].DB_MAX_OUTPUT_PORT_TYPE
current_bank_addr[2] <= current_bank[2].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[0] <= current_row[0].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[1] <= current_row[1].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[2] <= current_row[2].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[3] <= current_row[3].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[4] <= current_row[4].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[5] <= current_row[5].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[6] <= current_row[6].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[7] <= current_row[7].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[8] <= current_row[8].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[9] <= current_row[9].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[10] <= current_row[10].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[11] <= current_row[11].DB_MAX_OUTPUT_PORT_TYPE
current_row_addr[12] <= current_row[12].DB_MAX_OUTPUT_PORT_TYPE
current_multicast_req <= current_multicast_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_banks_closed[0] => always34.IN1
all_banks_closed[0] => always34.IN1
all_banks_closed[0] => state.DATAB
all_banks_closed[0] => state.DATAB
all_banks_closed[0] => state.DATAB
all_banks_closed[0] => state.DATAB
bank_info_valid[0] => activate_cmd[0].IN0
bank_info_valid[1] => activate_cmd[1].IN0
bank_info_valid[2] => activate_cmd[2].IN0
bank_info_valid[3] => activate_cmd[3].IN0
bank_is_open[0] => activate_cmd[0].IN1
bank_is_open[1] => activate_cmd[1].IN1
bank_is_open[2] => activate_cmd[2].IN1
bank_is_open[3] => activate_cmd[3].IN1
row_is_open[0] => ~NO_FANOUT~
row_is_open[1] => ~NO_FANOUT~
row_is_open[2] => ~NO_FANOUT~
row_is_open[3] => ~NO_FANOUT~
current_bank_info_valid => current_is_ready.IN0
current_bank_info_valid => activate_current.IN0
current_bank_is_open => current_is_ready.IN1
current_bank_is_open => activate_current.IN1
current_row_is_open => current_is_ready.IN1
zq_cal_req => zq_cal_req_r.OUTPUTSELECT
add_lat_on => always34.IN1
add_lat_on => always35.IN1
add_lat_on => always35.IN1
can_al_activate_write => always34.IN1
can_al_activate_write => always35.IN0
can_al_activate_read => always34.IN1
can_al_activate_read => always35.IN1
can_activate[0] => always35.IN1
can_activate[1] => always35.IN1
can_activate[2] => always35.IN1
can_activate[3] => always35.IN1
can_precharge[0] => ~NO_FANOUT~
can_precharge[1] => ~NO_FANOUT~
can_precharge[2] => ~NO_FANOUT~
can_precharge[3] => ~NO_FANOUT~
can_read_current => always34.IN1
can_read_current => always34.IN1
can_write_current => always34.IN1
can_write_current => always34.IN1
can_activate_current => always34.IN1
can_activate_current => always35.IN1
can_precharge_current => always35.IN1
can_lmr[0] => ~NO_FANOUT~
can_precharge_all[0] => for_chip_and_can_precharge_all_is_same.IN1
can_refresh[0] => for_chip_and_can_refresh_is_same.IN1
can_enter_power_down[0] => always35.IN1
can_exit_power_saving_mode[0] => always35.IN1
can_exit_power_saving_mode[0] => always35.IN0
can_exit_power_saving_mode[0] => always35.IN1
can_self_rfsh[0] => for_chip_and_can_self_rfsh_is_same.IN1
cam_full => ~NO_FANOUT~
auto_refresh_req => always34.IN1
auto_refresh_req => fetch.OUTPUTSELECT
auto_refresh_req => always35.IN1
auto_refresh_chip[0] => refresh_chip[0].DATAA
local_refresh_req => refresh_chip[0].OUTPUTSELECT
local_refresh_chip[0] => refresh_chip[0].DATAB
local_refresh_ack <= int_refresh_ack.DB_MAX_OUTPUT_PORT_TYPE
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => state.OUTPUTSELECT
power_down_req => for_chip.OUTPUTSELECT
power_down_req => for_chip_saved.OUTPUTSELECT
power_down_req => for_chip_refresh_req.OUTPUTSELECT
power_down_req => for_chip_self_rfsh_req.OUTPUTSELECT
power_down_req => for_chip_power_down_req.OUTPUTSELECT
power_down_req => fetch.OUTPUTSELECT
power_down_req => always34.IN1
power_down_req => always34.IN1
power_down_req => always35.IN1
local_power_down_ack <= do_power_down.DB_MAX_OUTPUT_PORT_TYPE
local_self_rfsh_req => int_self_rfsh_req.DATAIN
local_self_rfsh_chip[0] => self_rfsh_chip[0].DATAIN
local_self_rfsh_ack <= do_self_rfsh.DB_MAX_OUTPUT_PORT_TYPE
do_ecc <= do_ecc~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_partial <= do_partial~reg0.DB_MAX_OUTPUT_PORT_TYPE
ecc_fetch_error_addr <= ecc_fetch.DB_MAX_OUTPUT_PORT_TYPE
wdata_is_partial => ~NO_FANOUT~
ecc_single_bit_error => ~NO_FANOUT~
rmw_data_ready => always34.IN1
ecc_error_chip_addr[0] => current_chip.DATAB
ecc_error_bank_addr[0] => current_bank.DATAB
ecc_error_bank_addr[1] => current_bank.DATAB
ecc_error_bank_addr[2] => current_bank.DATAB
ecc_error_row_addr[0] => current_row.DATAB
ecc_error_row_addr[1] => current_row.DATAB
ecc_error_row_addr[2] => current_row.DATAB
ecc_error_row_addr[3] => current_row.DATAB
ecc_error_row_addr[4] => current_row.DATAB
ecc_error_row_addr[5] => current_row.DATAB
ecc_error_row_addr[6] => current_row.DATAB
ecc_error_row_addr[7] => current_row.DATAB
ecc_error_row_addr[8] => current_row.DATAB
ecc_error_row_addr[9] => current_row.DATAB
ecc_error_row_addr[10] => current_row.DATAB
ecc_error_row_addr[11] => current_row.DATAB
ecc_error_row_addr[12] => current_row.DATAB
ecc_error_col_addr[0] => ~NO_FANOUT~
ecc_error_col_addr[1] => ~NO_FANOUT~
ecc_error_col_addr[2] => current_col.DATAB
ecc_error_col_addr[3] => current_col.DATAB
ecc_error_col_addr[4] => current_col.DATAB
ecc_error_col_addr[5] => current_col.DATAB
ecc_error_col_addr[6] => current_col.DATAB
ecc_error_col_addr[7] => current_col.DATAB
ecc_error_col_addr[8] => current_col.DATAB
ecc_error_col_addr[9] => current_col.DATAB
do_write_r <= do_write_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_read_r <= do_read_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_auto_precharge_r <= do_auto_precharge_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_burst_chop_r <= do_burst_chop_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_activate_r <= do_activate_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_precharge_r <= do_precharge_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_refresh_r <= do_refresh_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_power_down_r <= do_power_down_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_self_rfsh_r <= do_self_rfsh_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_lmr_r <= do_lmr_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_precharge_all_r <= do_precharge_all_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_zqcal_r <= do_zqcal_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdwr_data_valid_r <= rdwr_data_valid_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_chip_r[0] <= to_chip_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_bank_addr_r[0] <= to_bank_addr_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_bank_addr_r[1] <= to_bank_addr_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_bank_addr_r[2] <= to_bank_addr_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[0] <= to_row_addr_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[1] <= to_row_addr_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[2] <= to_row_addr_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[3] <= to_row_addr_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[4] <= to_row_addr_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[5] <= to_row_addr_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[6] <= to_row_addr_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[7] <= to_row_addr_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[8] <= to_row_addr_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[9] <= to_row_addr_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[10] <= to_row_addr_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[11] <= to_row_addr_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_r[12] <= to_row_addr_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[0] <= to_col_addr_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[1] <= to_col_addr_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[2] <= to_col_addr_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[3] <= to_col_addr_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[4] <= to_col_addr_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[5] <= to_col_addr_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[6] <= to_col_addr_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[7] <= to_col_addr_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[8] <= to_col_addr_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_r[9] <= to_col_addr_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_write_var_r <= do_write_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_read_var_r <= do_read_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_auto_precharge_var_r <= do_auto_precharge_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_burst_chop_var_r <= do_burst_chop_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_activate_var_r <= do_activate_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_precharge_var_r <= do_precharge_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_refresh_var_r <= do_refresh_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_power_down_var_r <= do_power_down_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_self_rfsh_var_r <= do_self_rfsh_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_lmr_var_r <= do_lmr_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_precharge_all_var_r <= do_precharge_all_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
do_zqcal_var_r <= do_zqcal_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdwr_data_valid_var_r <= rdwr_data_valid_r~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_chip_var_r[0] <= to_chip_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_bank_addr_var_r[0] <= to_bank_addr_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_bank_addr_var_r[1] <= to_bank_addr_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_bank_addr_var_r[2] <= to_bank_addr_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[0] <= to_row_addr_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[1] <= to_row_addr_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[2] <= to_row_addr_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[3] <= to_row_addr_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[4] <= to_row_addr_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[5] <= to_row_addr_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[6] <= to_row_addr_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[7] <= to_row_addr_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[8] <= to_row_addr_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[9] <= to_row_addr_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[10] <= to_row_addr_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[11] <= to_row_addr_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_row_addr_var_r[12] <= to_row_addr_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[0] <= to_col_addr_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[1] <= to_col_addr_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[2] <= to_col_addr_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[3] <= to_col_addr_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[4] <= to_col_addr_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[5] <= to_col_addr_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[6] <= to_col_addr_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[7] <= to_col_addr_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[8] <= to_col_addr_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_col_addr_var_r[9] <= to_col_addr_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_order[0] => ~NO_FANOUT~
addr_order[1] => ~NO_FANOUT~
regdimm_enable => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst
ctl_clk => chip_in_self_rfsh[0].CLK
ctl_reset_n => chip_in_self_rfsh[0].ACLR
ctl_cal_success => combi_cke.OUTPUTSELECT
ctl_cal_success => combi_cs_n.OUTPUTSELECT
ctl_cal_success => combi_ras_n.OUTPUTSELECT
ctl_cal_success => combi_cas_n.OUTPUTSELECT
ctl_cal_success => combi_we_n.OUTPUTSELECT
ctl_cal_success => combi_ba.OUTPUTSELECT
ctl_cal_success => combi_ba.OUTPUTSELECT
ctl_cal_success => combi_ba.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
ctl_cal_success => combi_addr.OUTPUTSELECT
do_write => combi_cs_n.OUTPUTSELECT
do_write => combi_ras_n.OUTPUTSELECT
do_write => combi_cas_n.OUTPUTSELECT
do_write => combi_we_n.OUTPUTSELECT
do_write => combi_ba.OUTPUTSELECT
do_write => combi_ba.OUTPUTSELECT
do_write => combi_ba.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_write => combi_addr.OUTPUTSELECT
do_read => combi_cs_n.OUTPUTSELECT
do_read => combi_ras_n.OUTPUTSELECT
do_read => combi_cas_n.OUTPUTSELECT
do_read => combi_we_n.OUTPUTSELECT
do_read => combi_ba.OUTPUTSELECT
do_read => combi_ba.OUTPUTSELECT
do_read => combi_ba.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_read => combi_addr.OUTPUTSELECT
do_auto_precharge => combi_addr.DATAB
do_auto_precharge => combi_addr.DATAB
do_burst_chop => ~NO_FANOUT~
do_activate => combi_cs_n.OUTPUTSELECT
do_activate => combi_ras_n.OUTPUTSELECT
do_activate => combi_cas_n.OUTPUTSELECT
do_activate => combi_we_n.OUTPUTSELECT
do_activate => combi_ba.OUTPUTSELECT
do_activate => combi_ba.OUTPUTSELECT
do_activate => combi_ba.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_activate => combi_addr.OUTPUTSELECT
do_precharge => combi_cs_n.OUTPUTSELECT
do_precharge => combi_ras_n.OUTPUTSELECT
do_precharge => combi_cas_n.OUTPUTSELECT
do_precharge => combi_we_n.OUTPUTSELECT
do_precharge => combi_ba.OUTPUTSELECT
do_precharge => combi_ba.OUTPUTSELECT
do_precharge => combi_ba.OUTPUTSELECT
do_refresh => combi_cs_n.OUTPUTSELECT
do_refresh => combi_ras_n.DATAA
do_refresh => combi_cas_n.DATAA
do_power_down => combi_cke.OUTPUTSELECT
do_power_down => combi_cs_n.OUTPUTSELECT
do_power_down => combi_ras_n.OUTPUTSELECT
do_power_down => combi_cas_n.OUTPUTSELECT
do_power_down => combi_we_n.OUTPUTSELECT
do_self_rfsh => chip_in_self_rfsh.OUTPUTSELECT
do_self_rfsh => combi_cke.OUTPUTSELECT
do_self_rfsh => combi_cs_n.OUTPUTSELECT
do_self_rfsh => combi_ras_n.OUTPUTSELECT
do_self_rfsh => combi_cas_n.OUTPUTSELECT
do_self_rfsh => combi_we_n.OUTPUTSELECT
do_lmr => ~NO_FANOUT~
do_precharge_all => combi_cs_n.OUTPUTSELECT
do_precharge_all => combi_ras_n.OUTPUTSELECT
do_precharge_all => combi_cas_n.OUTPUTSELECT
do_precharge_all => combi_ba.OUTPUTSELECT
do_precharge_all => combi_ba.OUTPUTSELECT
do_precharge_all => combi_ba.OUTPUTSELECT
do_precharge_all => combi_addr.DATAA
do_precharge_all => combi_we_n.DATAA
do_zqcal => combi_cke.OUTPUTSELECT
do_zqcal => combi_cs_n.OUTPUTSELECT
do_zqcal => combi_ras_n.OUTPUTSELECT
do_zqcal => combi_cas_n.OUTPUTSELECT
do_zqcal => combi_we_n.OUTPUTSELECT
do_zqcal => combi_addr.OUTPUTSELECT
to_chip[0] => chip_in_self_rfsh.DATAB
to_chip[0] => combi_cke.DATAB
to_chip[0] => combi_cke.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.DATAB
to_chip[0] => combi_cs_n.IN1
to_chip[0] => combi_cs_n.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[0] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[1] => combi_ba.DATAB
to_bank_addr[2] => combi_ba.DATAB
to_bank_addr[2] => combi_ba.DATAB
to_bank_addr[2] => combi_ba.DATAB
to_bank_addr[2] => combi_ba.DATAB
to_bank_addr[2] => combi_ba.DATAB
to_row_addr[0] => combi_addr.DATAB
to_row_addr[1] => combi_addr.DATAB
to_row_addr[2] => combi_addr.DATAB
to_row_addr[3] => combi_addr.DATAB
to_row_addr[4] => combi_addr.DATAB
to_row_addr[5] => combi_addr.DATAB
to_row_addr[6] => combi_addr.DATAB
to_row_addr[7] => combi_addr.DATAB
to_row_addr[8] => combi_addr.DATAB
to_row_addr[9] => combi_addr.DATAB
to_row_addr[10] => combi_addr.DATAB
to_row_addr[11] => combi_addr.DATAB
to_row_addr[12] => combi_addr.DATAB
to_col_addr[0] => combi_addr.DATAB
to_col_addr[0] => combi_addr.DATAB
to_col_addr[1] => combi_addr.DATAB
to_col_addr[1] => combi_addr.DATAB
to_col_addr[2] => combi_addr.DATAB
to_col_addr[2] => combi_addr.DATAB
to_col_addr[3] => combi_addr.DATAB
to_col_addr[3] => combi_addr.DATAB
to_col_addr[4] => combi_addr.DATAB
to_col_addr[4] => combi_addr.DATAB
to_col_addr[5] => combi_addr.DATAB
to_col_addr[5] => combi_addr.DATAB
to_col_addr[6] => combi_addr.DATAB
to_col_addr[6] => combi_addr.DATAB
to_col_addr[7] => combi_addr.DATAB
to_col_addr[7] => combi_addr.DATAB
to_col_addr[8] => combi_addr.DATAB
to_col_addr[8] => combi_addr.DATAB
to_col_addr[9] => combi_addr.DATAB
to_col_addr[9] => combi_addr.DATAB
afi_cke[0] <= combi_cke.DB_MAX_OUTPUT_PORT_TYPE
afi_cs_n[0] <= combi_cs_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ras_n[0] <= combi_ras_n.DB_MAX_OUTPUT_PORT_TYPE
afi_cas_n[0] <= combi_cas_n.DB_MAX_OUTPUT_PORT_TYPE
afi_we_n[0] <= combi_we_n.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[0] <= combi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[1] <= combi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_ba[2] <= combi_ba.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[0] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[1] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[2] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[3] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[4] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[5] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[6] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[7] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[8] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[9] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[10] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[11] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_addr[12] <= combi_addr.DB_MAX_OUTPUT_PORT_TYPE
afi_rst_n[0] <= <VCC>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst
ctl_clk => int_dqs_burst.CLK
ctl_clk => int_wdata_valid.CLK
ctl_clk => int_real_wdata_valid.CLK
ctl_clk => ecc_wdata_fifo_read~reg0.CLK
ctl_clk => rdwr_data_valid_pipe[0].CLK
ctl_clk => rdwr_data_valid_pipe[1].CLK
ctl_clk => rdwr_data_valid_pipe[2].CLK
ctl_clk => rdwr_data_valid_pipe[3].CLK
ctl_clk => rdwr_data_valid_pipe[4].CLK
ctl_clk => rdwr_data_valid_pipe[5].CLK
ctl_clk => rdwr_data_valid_pipe[6].CLK
ctl_clk => rdwr_data_valid_pipe[7].CLK
ctl_clk => rdwr_data_valid_pipe[8].CLK
ctl_clk => rdwr_data_valid_pipe[9].CLK
ctl_clk => rdwr_data_valid_pipe[10].CLK
ctl_clk => rdwr_data_valid_pipe[11].CLK
ctl_clk => rdwr_data_valid_pipe[12].CLK
ctl_clk => rdwr_data_valid_pipe[13].CLK
ctl_clk => rdwr_data_valid_pipe[14].CLK
ctl_clk => rdwr_data_valid_pipe[15].CLK
ctl_clk => rdwr_data_valid_pipe[16].CLK
ctl_clk => rdwr_data_valid_pipe[17].CLK
ctl_clk => rdwr_data_valid_pipe[18].CLK
ctl_clk => rdwr_data_valid_pipe[19].CLK
ctl_clk => rdwr_data_valid_pipe[20].CLK
ctl_clk => rdwr_data_valid_pipe[21].CLK
ctl_clk => rdwr_data_valid_pipe[22].CLK
ctl_clk => rdwr_data_valid_pipe[23].CLK
ctl_clk => rdwr_data_valid_pipe[24].CLK
ctl_clk => rdwr_data_valid_pipe[25].CLK
ctl_clk => rdwr_data_valid_pipe[26].CLK
ctl_clk => rdwr_data_valid_pipe[27].CLK
ctl_clk => rdwr_data_valid_pipe[28].CLK
ctl_clk => rdwr_data_valid_pipe[29].CLK
ctl_clk => rdwr_data_valid_pipe[30].CLK
ctl_clk => rdwr_data_valid_pipe[31].CLK
ctl_clk => doing_write_pipe[0].CLK
ctl_clk => doing_write_pipe[1].CLK
ctl_clk => doing_write_pipe[2].CLK
ctl_clk => doing_write_pipe[3].CLK
ctl_clk => doing_write_pipe[4].CLK
ctl_clk => doing_write_pipe[5].CLK
ctl_clk => doing_write_pipe[6].CLK
ctl_clk => doing_write_pipe[7].CLK
ctl_clk => doing_write_pipe[8].CLK
ctl_clk => doing_write_pipe[9].CLK
ctl_clk => doing_write_pipe[10].CLK
ctl_clk => doing_write_pipe[11].CLK
ctl_clk => doing_write_pipe[12].CLK
ctl_clk => doing_write_pipe[13].CLK
ctl_clk => doing_write_pipe[14].CLK
ctl_clk => doing_write_pipe[15].CLK
ctl_clk => doing_write_pipe[16].CLK
ctl_clk => doing_write_pipe[17].CLK
ctl_clk => doing_write_pipe[18].CLK
ctl_clk => doing_write_pipe[19].CLK
ctl_clk => doing_write_pipe[20].CLK
ctl_clk => doing_write_pipe[21].CLK
ctl_clk => doing_write_pipe[22].CLK
ctl_clk => doing_write_pipe[23].CLK
ctl_clk => doing_write_pipe[24].CLK
ctl_clk => doing_write_pipe[25].CLK
ctl_clk => doing_write_pipe[26].CLK
ctl_clk => doing_write_pipe[27].CLK
ctl_clk => doing_write_pipe[28].CLK
ctl_clk => doing_write_pipe[29].CLK
ctl_clk => doing_write_pipe[30].CLK
ctl_clk => doing_write_pipe[31].CLK
ctl_clk => doing_write.CLK
ctl_clk => doing_read.CLK
ctl_clk => afi_wlat_r[0].CLK
ctl_clk => afi_wlat_r[1].CLK
ctl_clk => afi_wlat_r[2].CLK
ctl_clk => afi_wlat_r[3].CLK
ctl_clk => afi_wlat_r[4].CLK
ctl_reset_n => doing_write_pipe[0].ACLR
ctl_reset_n => doing_write_pipe[1].ACLR
ctl_reset_n => doing_write_pipe[2].ACLR
ctl_reset_n => doing_write_pipe[3].ACLR
ctl_reset_n => doing_write_pipe[4].ACLR
ctl_reset_n => doing_write_pipe[5].ACLR
ctl_reset_n => doing_write_pipe[6].ACLR
ctl_reset_n => doing_write_pipe[7].ACLR
ctl_reset_n => doing_write_pipe[8].ACLR
ctl_reset_n => doing_write_pipe[9].ACLR
ctl_reset_n => doing_write_pipe[10].ACLR
ctl_reset_n => doing_write_pipe[11].ACLR
ctl_reset_n => doing_write_pipe[12].ACLR
ctl_reset_n => doing_write_pipe[13].ACLR
ctl_reset_n => doing_write_pipe[14].ACLR
ctl_reset_n => doing_write_pipe[15].ACLR
ctl_reset_n => doing_write_pipe[16].ACLR
ctl_reset_n => doing_write_pipe[17].ACLR
ctl_reset_n => doing_write_pipe[18].ACLR
ctl_reset_n => doing_write_pipe[19].ACLR
ctl_reset_n => doing_write_pipe[20].ACLR
ctl_reset_n => doing_write_pipe[21].ACLR
ctl_reset_n => doing_write_pipe[22].ACLR
ctl_reset_n => doing_write_pipe[23].ACLR
ctl_reset_n => doing_write_pipe[24].ACLR
ctl_reset_n => doing_write_pipe[25].ACLR
ctl_reset_n => doing_write_pipe[26].ACLR
ctl_reset_n => doing_write_pipe[27].ACLR
ctl_reset_n => doing_write_pipe[28].ACLR
ctl_reset_n => doing_write_pipe[29].ACLR
ctl_reset_n => doing_write_pipe[30].ACLR
ctl_reset_n => doing_write_pipe[31].ACLR
ctl_reset_n => afi_wlat_r[0].ACLR
ctl_reset_n => afi_wlat_r[1].ACLR
ctl_reset_n => afi_wlat_r[2].ACLR
ctl_reset_n => afi_wlat_r[3].ACLR
ctl_reset_n => afi_wlat_r[4].ACLR
ctl_reset_n => ecc_wdata_fifo_read~reg0.ACLR
ctl_reset_n => int_dqs_burst.ACLR
ctl_reset_n => int_wdata_valid.ACLR
ctl_reset_n => doing_read.ACLR
ctl_reset_n => doing_write.ACLR
ctl_reset_n => rdwr_data_valid_pipe[0].ACLR
ctl_reset_n => rdwr_data_valid_pipe[1].ACLR
ctl_reset_n => rdwr_data_valid_pipe[2].ACLR
ctl_reset_n => rdwr_data_valid_pipe[3].ACLR
ctl_reset_n => rdwr_data_valid_pipe[4].ACLR
ctl_reset_n => rdwr_data_valid_pipe[5].ACLR
ctl_reset_n => rdwr_data_valid_pipe[6].ACLR
ctl_reset_n => rdwr_data_valid_pipe[7].ACLR
ctl_reset_n => rdwr_data_valid_pipe[8].ACLR
ctl_reset_n => rdwr_data_valid_pipe[9].ACLR
ctl_reset_n => rdwr_data_valid_pipe[10].ACLR
ctl_reset_n => rdwr_data_valid_pipe[11].ACLR
ctl_reset_n => rdwr_data_valid_pipe[12].ACLR
ctl_reset_n => rdwr_data_valid_pipe[13].ACLR
ctl_reset_n => rdwr_data_valid_pipe[14].ACLR
ctl_reset_n => rdwr_data_valid_pipe[15].ACLR
ctl_reset_n => rdwr_data_valid_pipe[16].ACLR
ctl_reset_n => rdwr_data_valid_pipe[17].ACLR
ctl_reset_n => rdwr_data_valid_pipe[18].ACLR
ctl_reset_n => rdwr_data_valid_pipe[19].ACLR
ctl_reset_n => rdwr_data_valid_pipe[20].ACLR
ctl_reset_n => rdwr_data_valid_pipe[21].ACLR
ctl_reset_n => rdwr_data_valid_pipe[22].ACLR
ctl_reset_n => rdwr_data_valid_pipe[23].ACLR
ctl_reset_n => rdwr_data_valid_pipe[24].ACLR
ctl_reset_n => rdwr_data_valid_pipe[25].ACLR
ctl_reset_n => rdwr_data_valid_pipe[26].ACLR
ctl_reset_n => rdwr_data_valid_pipe[27].ACLR
ctl_reset_n => rdwr_data_valid_pipe[28].ACLR
ctl_reset_n => rdwr_data_valid_pipe[29].ACLR
ctl_reset_n => rdwr_data_valid_pipe[30].ACLR
ctl_reset_n => rdwr_data_valid_pipe[31].ACLR
ctl_reset_n => int_real_wdata_valid.ACLR
afi_wlat[0] => afi_wlat_r[0].DATAIN
afi_wlat[1] => afi_wlat_r[1].DATAIN
afi_wlat[2] => afi_wlat_r[2].DATAIN
afi_wlat[3] => afi_wlat_r[3].DATAIN
afi_wlat[4] => afi_wlat_r[4].DATAIN
do_write => doing_write.IN0
do_write => doing_write_pipe.OUTPUTSELECT
do_write => always8.IN0
do_write => always11.IN1
do_write => always12.IN1
do_read => doing_read.IN0
do_read => always2.IN1
do_burst_chop => doing_read.IN1
do_burst_chop => doing_write.IN1
rdwr_data_valid => always2.IN1
rdwr_data_valid => always8.IN1
rdwr_data_valid => always8.IN1
rdwr_data_valid => rdwr_data_valid_pipe[0].DATAIN
ecc_wdata[0] => afi_wdata[0].DATAIN
ecc_wdata[1] => afi_wdata[1].DATAIN
ecc_wdata[2] => afi_wdata[2].DATAIN
ecc_wdata[3] => afi_wdata[3].DATAIN
ecc_wdata[4] => afi_wdata[4].DATAIN
ecc_wdata[5] => afi_wdata[5].DATAIN
ecc_wdata[6] => afi_wdata[6].DATAIN
ecc_wdata[7] => afi_wdata[7].DATAIN
ecc_wdata[8] => afi_wdata[8].DATAIN
ecc_wdata[9] => afi_wdata[9].DATAIN
ecc_wdata[10] => afi_wdata[10].DATAIN
ecc_wdata[11] => afi_wdata[11].DATAIN
ecc_wdata[12] => afi_wdata[12].DATAIN
ecc_wdata[13] => afi_wdata[13].DATAIN
ecc_wdata[14] => afi_wdata[14].DATAIN
ecc_wdata[15] => afi_wdata[15].DATAIN
ecc_wdata[16] => afi_wdata[16].DATAIN
ecc_wdata[17] => afi_wdata[17].DATAIN
ecc_wdata[18] => afi_wdata[18].DATAIN
ecc_wdata[19] => afi_wdata[19].DATAIN
ecc_wdata[20] => afi_wdata[20].DATAIN
ecc_wdata[21] => afi_wdata[21].DATAIN
ecc_wdata[22] => afi_wdata[22].DATAIN
ecc_wdata[23] => afi_wdata[23].DATAIN
ecc_wdata[24] => afi_wdata[24].DATAIN
ecc_wdata[25] => afi_wdata[25].DATAIN
ecc_wdata[26] => afi_wdata[26].DATAIN
ecc_wdata[27] => afi_wdata[27].DATAIN
ecc_wdata[28] => afi_wdata[28].DATAIN
ecc_wdata[29] => afi_wdata[29].DATAIN
ecc_wdata[30] => afi_wdata[30].DATAIN
ecc_wdata[31] => afi_wdata[31].DATAIN
ecc_be[0] => afi_dm.IN1
ecc_be[1] => afi_dm.IN1
ecc_be[2] => afi_dm.IN1
ecc_be[3] => afi_dm.IN1
ecc_wdata_fifo_read <= ecc_wdata_fifo_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[0] <= int_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_dqs_burst[1] <= int_dqs_burst.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[0] <= int_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata_valid[1] <= int_wdata_valid.DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[0] <= ecc_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[1] <= ecc_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[2] <= ecc_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[3] <= ecc_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[4] <= ecc_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[5] <= ecc_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[6] <= ecc_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[7] <= ecc_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[8] <= ecc_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[9] <= ecc_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[10] <= ecc_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[11] <= ecc_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[12] <= ecc_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[13] <= ecc_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[14] <= ecc_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[15] <= ecc_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[16] <= ecc_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[17] <= ecc_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[18] <= ecc_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[19] <= ecc_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[20] <= ecc_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[21] <= ecc_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[22] <= ecc_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[23] <= ecc_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[24] <= ecc_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[25] <= ecc_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[26] <= ecc_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[27] <= ecc_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[28] <= ecc_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[29] <= ecc_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[30] <= ecc_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
afi_wdata[31] <= ecc_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
afi_dm[0] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[1] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[2] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_dm[3] <= afi_dm.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[0] <= always2.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read[1] <= always2.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[0] <= always2.DB_MAX_OUTPUT_PORT_TYPE
afi_doing_read_full[1] <= always2.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst
ctl_clk => ctl_clk.IN1
ctl_reset_n => ctl_reset_n.IN1
mem_tcl[0] => mem_tcl[0].IN1
mem_tcl[1] => mem_tcl[1].IN1
mem_tcl[2] => mem_tcl[2].IN1
mem_tcl[3] => mem_tcl[3].IN1
mem_cas_wr_lat[0] => ~NO_FANOUT~
mem_cas_wr_lat[1] => ~NO_FANOUT~
mem_cas_wr_lat[2] => ~NO_FANOUT~
mem_cas_wr_lat[3] => ~NO_FANOUT~
mem_add_lat[0] => mem_add_lat[0].IN1
mem_add_lat[1] => mem_add_lat[1].IN1
mem_add_lat[2] => mem_add_lat[2].IN1
do_write => write_to_this_chip.IN1
do_read => to_chip_gen[0].OUTPUTSELECT
do_read => read_to_this_chip.IN1
to_chip[0] => to_chip_gen[0].DATAA
afi_odt[0] <= alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst.int_odt_l


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst
ctl_clk => reg_odt_h.CLK
ctl_clk => reg_odt_l.CLK
ctl_clk => do_read_pipe[0].CLK
ctl_clk => do_read_pipe[1].CLK
ctl_clk => do_read_pipe[2].CLK
ctl_clk => do_read_pipe[3].CLK
ctl_clk => do_read_pipe[4].CLK
ctl_clk => do_read_pipe[5].CLK
ctl_clk => do_read_pipe[6].CLK
ctl_clk => do_read_pipe[7].CLK
ctl_clk => do_read_pipe[8].CLK
ctl_clk => do_read_pipe[9].CLK
ctl_clk => do_read_pipe[10].CLK
ctl_clk => do_read_pipe[11].CLK
ctl_clk => do_read_pipe[12].CLK
ctl_clk => do_read_pipe[13].CLK
ctl_clk => do_read_pipe[14].CLK
ctl_clk => do_read_pipe[15].CLK
ctl_clk => do_write_pipe[0].CLK
ctl_clk => do_write_pipe[1].CLK
ctl_clk => do_write_pipe[2].CLK
ctl_clk => do_write_pipe[3].CLK
ctl_clk => do_write_pipe[4].CLK
ctl_clk => do_write_pipe[5].CLK
ctl_clk => do_write_pipe[6].CLK
ctl_clk => do_write_pipe[7].CLK
ctl_clk => do_write_pipe[8].CLK
ctl_clk => do_write_pipe[9].CLK
ctl_clk => do_write_pipe[10].CLK
ctl_clk => do_write_pipe[11].CLK
ctl_clk => do_write_pipe[12].CLK
ctl_clk => do_write_pipe[13].CLK
ctl_clk => do_write_pipe[14].CLK
ctl_clk => do_write_pipe[15].CLK
ctl_clk => int_tcwl[0].CLK
ctl_clk => int_tcwl[1].CLK
ctl_clk => int_tcwl[2].CLK
ctl_clk => int_tcwl[3].CLK
ctl_clk => offset_code~5.DATAIN
ctl_reset_n => do_write_pipe[0].ACLR
ctl_reset_n => do_write_pipe[1].ACLR
ctl_reset_n => do_write_pipe[2].ACLR
ctl_reset_n => do_write_pipe[3].ACLR
ctl_reset_n => do_write_pipe[4].ACLR
ctl_reset_n => do_write_pipe[5].ACLR
ctl_reset_n => do_write_pipe[6].ACLR
ctl_reset_n => do_write_pipe[7].ACLR
ctl_reset_n => do_write_pipe[8].ACLR
ctl_reset_n => do_write_pipe[9].ACLR
ctl_reset_n => do_write_pipe[10].ACLR
ctl_reset_n => do_write_pipe[11].ACLR
ctl_reset_n => do_write_pipe[12].ACLR
ctl_reset_n => do_write_pipe[13].ACLR
ctl_reset_n => do_write_pipe[14].ACLR
ctl_reset_n => do_write_pipe[15].ACLR
ctl_reset_n => reg_odt_h.ACLR
ctl_reset_n => reg_odt_l.ACLR
ctl_reset_n => int_tcwl[0].ACLR
ctl_reset_n => int_tcwl[1].ACLR
ctl_reset_n => int_tcwl[2].ACLR
ctl_reset_n => int_tcwl[3].ACLR
ctl_reset_n => do_read_pipe[0].ACLR
ctl_reset_n => do_read_pipe[1].ACLR
ctl_reset_n => do_read_pipe[2].ACLR
ctl_reset_n => do_read_pipe[3].ACLR
ctl_reset_n => do_read_pipe[4].ACLR
ctl_reset_n => do_read_pipe[5].ACLR
ctl_reset_n => do_read_pipe[6].ACLR
ctl_reset_n => do_read_pipe[7].ACLR
ctl_reset_n => do_read_pipe[8].ACLR
ctl_reset_n => do_read_pipe[9].ACLR
ctl_reset_n => do_read_pipe[10].ACLR
ctl_reset_n => do_read_pipe[11].ACLR
ctl_reset_n => do_read_pipe[12].ACLR
ctl_reset_n => do_read_pipe[13].ACLR
ctl_reset_n => do_read_pipe[14].ACLR
ctl_reset_n => do_read_pipe[15].ACLR
ctl_reset_n => offset_code~7.DATAIN
mem_tcl[0] => Add0.IN5
mem_tcl[1] => Add0.IN4
mem_tcl[2] => Add0.IN3
mem_tcl[3] => Add0.IN2
mem_add_lat[0] => Add0.IN8
mem_add_lat[1] => Add0.IN7
mem_add_lat[2] => Add0.IN6
do_write => start_odt_write.DATAB
do_write => do_write_pipe[0].DATAIN
do_read => start_odt_read.DATAB
do_read => do_read_pipe[0].DATAIN
int_odt_l <= int_odt_l.DB_MAX_OUTPUT_PORT_TYPE
int_odt_h <= reg_odt_h.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_ecc:ecc_inst
ctl_clk => ~NO_FANOUT~
ctl_reset_n => ~NO_FANOUT~
do_read => ~NO_FANOUT~
do_write => ~NO_FANOUT~
do_ecc => ~NO_FANOUT~
do_partial => ~NO_FANOUT~
do_burst_chop => ~NO_FANOUT~
rdwr_data_valid => ~NO_FANOUT~
ecc_fetch_error_addr => ~NO_FANOUT~
to_chip[0] => ~NO_FANOUT~
to_bank_addr[0] => ~NO_FANOUT~
to_bank_addr[1] => ~NO_FANOUT~
to_bank_addr[2] => ~NO_FANOUT~
to_row_addr[0] => ~NO_FANOUT~
to_row_addr[1] => ~NO_FANOUT~
to_row_addr[2] => ~NO_FANOUT~
to_row_addr[3] => ~NO_FANOUT~
to_row_addr[4] => ~NO_FANOUT~
to_row_addr[5] => ~NO_FANOUT~
to_row_addr[6] => ~NO_FANOUT~
to_row_addr[7] => ~NO_FANOUT~
to_row_addr[8] => ~NO_FANOUT~
to_row_addr[9] => ~NO_FANOUT~
to_row_addr[10] => ~NO_FANOUT~
to_row_addr[11] => ~NO_FANOUT~
to_row_addr[12] => ~NO_FANOUT~
to_col_addr[0] => ~NO_FANOUT~
to_col_addr[1] => ~NO_FANOUT~
to_col_addr[2] => ~NO_FANOUT~
to_col_addr[3] => ~NO_FANOUT~
to_col_addr[4] => ~NO_FANOUT~
to_col_addr[5] => ~NO_FANOUT~
to_col_addr[6] => ~NO_FANOUT~
to_col_addr[7] => ~NO_FANOUT~
to_col_addr[8] => ~NO_FANOUT~
to_col_addr[9] => ~NO_FANOUT~
afi_rdata[0] => ecc_rdata[0].DATAIN
afi_rdata[1] => ecc_rdata[1].DATAIN
afi_rdata[2] => ecc_rdata[2].DATAIN
afi_rdata[3] => ecc_rdata[3].DATAIN
afi_rdata[4] => ecc_rdata[4].DATAIN
afi_rdata[5] => ecc_rdata[5].DATAIN
afi_rdata[6] => ecc_rdata[6].DATAIN
afi_rdata[7] => ecc_rdata[7].DATAIN
afi_rdata[8] => ecc_rdata[8].DATAIN
afi_rdata[9] => ecc_rdata[9].DATAIN
afi_rdata[10] => ecc_rdata[10].DATAIN
afi_rdata[11] => ecc_rdata[11].DATAIN
afi_rdata[12] => ecc_rdata[12].DATAIN
afi_rdata[13] => ecc_rdata[13].DATAIN
afi_rdata[14] => ecc_rdata[14].DATAIN
afi_rdata[15] => ecc_rdata[15].DATAIN
afi_rdata[16] => ecc_rdata[16].DATAIN
afi_rdata[17] => ecc_rdata[17].DATAIN
afi_rdata[18] => ecc_rdata[18].DATAIN
afi_rdata[19] => ecc_rdata[19].DATAIN
afi_rdata[20] => ecc_rdata[20].DATAIN
afi_rdata[21] => ecc_rdata[21].DATAIN
afi_rdata[22] => ecc_rdata[22].DATAIN
afi_rdata[23] => ecc_rdata[23].DATAIN
afi_rdata[24] => ecc_rdata[24].DATAIN
afi_rdata[25] => ecc_rdata[25].DATAIN
afi_rdata[26] => ecc_rdata[26].DATAIN
afi_rdata[27] => ecc_rdata[27].DATAIN
afi_rdata[28] => ecc_rdata[28].DATAIN
afi_rdata[29] => ecc_rdata[29].DATAIN
afi_rdata[30] => ecc_rdata[30].DATAIN
afi_rdata[31] => ecc_rdata[31].DATAIN
afi_rdata_valid[0] => ecc_rdata_valid[0].DATAIN
ecc_wdata_fifo_read => wdata_fifo_read.DATAIN
write_req_to_wfifo => ~NO_FANOUT~
be_to_wfifo[0] => ~NO_FANOUT~
be_to_wfifo[1] => ~NO_FANOUT~
be_to_wfifo[2] => ~NO_FANOUT~
be_to_wfifo[3] => ~NO_FANOUT~
wdata_fifo_be[0] => ecc_be[0].DATAIN
wdata_fifo_be[1] => ecc_be[1].DATAIN
wdata_fifo_be[2] => ecc_be[2].DATAIN
wdata_fifo_be[3] => ecc_be[3].DATAIN
wdata_fifo_wdata[0] => ecc_wdata[0].DATAIN
wdata_fifo_wdata[1] => ecc_wdata[1].DATAIN
wdata_fifo_wdata[2] => ecc_wdata[2].DATAIN
wdata_fifo_wdata[3] => ecc_wdata[3].DATAIN
wdata_fifo_wdata[4] => ecc_wdata[4].DATAIN
wdata_fifo_wdata[5] => ecc_wdata[5].DATAIN
wdata_fifo_wdata[6] => ecc_wdata[6].DATAIN
wdata_fifo_wdata[7] => ecc_wdata[7].DATAIN
wdata_fifo_wdata[8] => ecc_wdata[8].DATAIN
wdata_fifo_wdata[9] => ecc_wdata[9].DATAIN
wdata_fifo_wdata[10] => ecc_wdata[10].DATAIN
wdata_fifo_wdata[11] => ecc_wdata[11].DATAIN
wdata_fifo_wdata[12] => ecc_wdata[12].DATAIN
wdata_fifo_wdata[13] => ecc_wdata[13].DATAIN
wdata_fifo_wdata[14] => ecc_wdata[14].DATAIN
wdata_fifo_wdata[15] => ecc_wdata[15].DATAIN
wdata_fifo_wdata[16] => ecc_wdata[16].DATAIN
wdata_fifo_wdata[17] => ecc_wdata[17].DATAIN
wdata_fifo_wdata[18] => ecc_wdata[18].DATAIN
wdata_fifo_wdata[19] => ecc_wdata[19].DATAIN
wdata_fifo_wdata[20] => ecc_wdata[20].DATAIN
wdata_fifo_wdata[21] => ecc_wdata[21].DATAIN
wdata_fifo_wdata[22] => ecc_wdata[22].DATAIN
wdata_fifo_wdata[23] => ecc_wdata[23].DATAIN
wdata_fifo_wdata[24] => ecc_wdata[24].DATAIN
wdata_fifo_wdata[25] => ecc_wdata[25].DATAIN
wdata_fifo_wdata[26] => ecc_wdata[26].DATAIN
wdata_fifo_wdata[27] => ecc_wdata[27].DATAIN
wdata_fifo_wdata[28] => ecc_wdata[28].DATAIN
wdata_fifo_wdata[29] => ecc_wdata[29].DATAIN
wdata_fifo_wdata[30] => ecc_wdata[30].DATAIN
wdata_fifo_wdata[31] => ecc_wdata[31].DATAIN
ecc_enable => ~NO_FANOUT~
ecc_enable_auto_corr => ~NO_FANOUT~
ecc_gen_sbe => ~NO_FANOUT~
ecc_gen_dbe => ~NO_FANOUT~
ecc_enable_intr => ~NO_FANOUT~
ecc_mask_sbe_intr => ~NO_FANOUT~
ecc_mask_dbe_intr => ~NO_FANOUT~
ecc_clear => ~NO_FANOUT~
ecc_single_bit_error <= <GND>
ecc_error_chip_addr[0] <= <GND>
ecc_error_bank_addr[0] <= <GND>
ecc_error_bank_addr[1] <= <GND>
ecc_error_bank_addr[2] <= <GND>
ecc_error_row_addr[0] <= <GND>
ecc_error_row_addr[1] <= <GND>
ecc_error_row_addr[2] <= <GND>
ecc_error_row_addr[3] <= <GND>
ecc_error_row_addr[4] <= <GND>
ecc_error_row_addr[5] <= <GND>
ecc_error_row_addr[6] <= <GND>
ecc_error_row_addr[7] <= <GND>
ecc_error_row_addr[8] <= <GND>
ecc_error_row_addr[9] <= <GND>
ecc_error_row_addr[10] <= <GND>
ecc_error_row_addr[11] <= <GND>
ecc_error_row_addr[12] <= <GND>
ecc_error_col_addr[0] <= <GND>
ecc_error_col_addr[1] <= <GND>
ecc_error_col_addr[2] <= <GND>
ecc_error_col_addr[3] <= <GND>
ecc_error_col_addr[4] <= <GND>
ecc_error_col_addr[5] <= <GND>
ecc_error_col_addr[6] <= <GND>
ecc_error_col_addr[7] <= <GND>
ecc_error_col_addr[8] <= <GND>
ecc_error_col_addr[9] <= <GND>
rmw_data_ready <= <GND>
wdata_is_partial <= <GND>
ecc_interrupt <= <GND>
ecc_rdata_valid[0] <= afi_rdata_valid[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata_error <= <GND>
ecc_rdata[0] <= afi_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[1] <= afi_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[2] <= afi_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[3] <= afi_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[4] <= afi_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[5] <= afi_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[6] <= afi_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[7] <= afi_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[8] <= afi_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[9] <= afi_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[10] <= afi_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[11] <= afi_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[12] <= afi_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[13] <= afi_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[14] <= afi_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[15] <= afi_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[16] <= afi_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[17] <= afi_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[18] <= afi_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[19] <= afi_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[20] <= afi_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[21] <= afi_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[22] <= afi_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[23] <= afi_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[24] <= afi_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[25] <= afi_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[26] <= afi_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[27] <= afi_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[28] <= afi_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[29] <= afi_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[30] <= afi_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
ecc_rdata[31] <= afi_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
ecc_be[0] <= wdata_fifo_be[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_be[1] <= wdata_fifo_be[1].DB_MAX_OUTPUT_PORT_TYPE
ecc_be[2] <= wdata_fifo_be[2].DB_MAX_OUTPUT_PORT_TYPE
ecc_be[3] <= wdata_fifo_be[3].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[0] <= wdata_fifo_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[1] <= wdata_fifo_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[2] <= wdata_fifo_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[3] <= wdata_fifo_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[4] <= wdata_fifo_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[5] <= wdata_fifo_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[6] <= wdata_fifo_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[7] <= wdata_fifo_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[8] <= wdata_fifo_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[9] <= wdata_fifo_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[10] <= wdata_fifo_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[11] <= wdata_fifo_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[12] <= wdata_fifo_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[13] <= wdata_fifo_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[14] <= wdata_fifo_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[15] <= wdata_fifo_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[16] <= wdata_fifo_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[17] <= wdata_fifo_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[18] <= wdata_fifo_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[19] <= wdata_fifo_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[20] <= wdata_fifo_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[21] <= wdata_fifo_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[22] <= wdata_fifo_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[23] <= wdata_fifo_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[24] <= wdata_fifo_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[25] <= wdata_fifo_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[26] <= wdata_fifo_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[27] <= wdata_fifo_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[28] <= wdata_fifo_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[29] <= wdata_fifo_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[30] <= wdata_fifo_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
ecc_wdata[31] <= wdata_fifo_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
wdata_fifo_read <= ecc_wdata_fifo_read.DB_MAX_OUTPUT_PORT_TYPE
ecc_sbe_error <= <GND>
ecc_dbe_error <= <GND>
ecc_sbe_count[0] <= <GND>
ecc_sbe_count[1] <= <GND>
ecc_sbe_count[2] <= <GND>
ecc_sbe_count[3] <= <GND>
ecc_sbe_count[4] <= <GND>
ecc_sbe_count[5] <= <GND>
ecc_sbe_count[6] <= <GND>
ecc_sbe_count[7] <= <GND>
ecc_dbe_count[0] <= <GND>
ecc_dbe_count[1] <= <GND>
ecc_dbe_count[2] <= <GND>
ecc_dbe_count[3] <= <GND>
ecc_dbe_count[4] <= <GND>
ecc_dbe_count[5] <= <GND>
ecc_dbe_count[6] <= <GND>
ecc_dbe_count[7] <= <GND>
ecc_error_addr[0] <= <GND>
ecc_error_addr[1] <= <GND>
ecc_error_addr[2] <= <GND>
ecc_error_addr[3] <= <GND>
ecc_error_addr[4] <= <GND>
ecc_error_addr[5] <= <GND>
ecc_error_addr[6] <= <GND>
ecc_error_addr[7] <= <GND>
ecc_error_addr[8] <= <GND>
ecc_error_addr[9] <= <GND>
ecc_error_addr[10] <= <GND>
ecc_error_addr[11] <= <GND>
ecc_error_addr[12] <= <GND>
ecc_error_addr[13] <= <GND>
ecc_error_addr[14] <= <GND>
ecc_error_addr[15] <= <GND>
ecc_error_addr[16] <= <GND>
ecc_error_addr[17] <= <GND>
ecc_error_addr[18] <= <GND>
ecc_error_addr[19] <= <GND>
ecc_error_addr[20] <= <GND>
ecc_error_addr[21] <= <GND>
ecc_error_addr[22] <= <GND>
ecc_error_addr[23] <= <GND>
ecc_error_addr[24] <= <GND>
ecc_error_addr[25] <= <GND>
ecc_error_addr[26] <= <GND>
ecc_error_addr[27] <= <GND>
ecc_error_addr[28] <= <GND>
ecc_error_addr[29] <= <GND>
ecc_error_addr[30] <= <GND>
ecc_error_addr[31] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_alt_ddrx_controller_wrapper:ram_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_csr:csr_inst
ctl_clk => ~NO_FANOUT~
ctl_reset_n => ~NO_FANOUT~
csr_addr[0] => ~NO_FANOUT~
csr_addr[1] => ~NO_FANOUT~
csr_addr[2] => ~NO_FANOUT~
csr_addr[3] => ~NO_FANOUT~
csr_addr[4] => ~NO_FANOUT~
csr_addr[5] => ~NO_FANOUT~
csr_addr[6] => ~NO_FANOUT~
csr_addr[7] => ~NO_FANOUT~
csr_addr[8] => ~NO_FANOUT~
csr_addr[9] => ~NO_FANOUT~
csr_addr[10] => ~NO_FANOUT~
csr_addr[11] => ~NO_FANOUT~
csr_addr[12] => ~NO_FANOUT~
csr_addr[13] => ~NO_FANOUT~
csr_addr[14] => ~NO_FANOUT~
csr_addr[15] => ~NO_FANOUT~
csr_be[0] => ~NO_FANOUT~
csr_be[1] => ~NO_FANOUT~
csr_be[2] => ~NO_FANOUT~
csr_be[3] => ~NO_FANOUT~
csr_write_req => ~NO_FANOUT~
csr_wdata[0] => ~NO_FANOUT~
csr_wdata[1] => ~NO_FANOUT~
csr_wdata[2] => ~NO_FANOUT~
csr_wdata[3] => ~NO_FANOUT~
csr_wdata[4] => ~NO_FANOUT~
csr_wdata[5] => ~NO_FANOUT~
csr_wdata[6] => ~NO_FANOUT~
csr_wdata[7] => ~NO_FANOUT~
csr_wdata[8] => ~NO_FANOUT~
csr_wdata[9] => ~NO_FANOUT~
csr_wdata[10] => ~NO_FANOUT~
csr_wdata[11] => ~NO_FANOUT~
csr_wdata[12] => ~NO_FANOUT~
csr_wdata[13] => ~NO_FANOUT~
csr_wdata[14] => ~NO_FANOUT~
csr_wdata[15] => ~NO_FANOUT~
csr_wdata[16] => ~NO_FANOUT~
csr_wdata[17] => ~NO_FANOUT~
csr_wdata[18] => ~NO_FANOUT~
csr_wdata[19] => ~NO_FANOUT~
csr_wdata[20] => ~NO_FANOUT~
csr_wdata[21] => ~NO_FANOUT~
csr_wdata[22] => ~NO_FANOUT~
csr_wdata[23] => ~NO_FANOUT~
csr_wdata[24] => ~NO_FANOUT~
csr_wdata[25] => ~NO_FANOUT~
csr_wdata[26] => ~NO_FANOUT~
csr_wdata[27] => ~NO_FANOUT~
csr_wdata[28] => ~NO_FANOUT~
csr_wdata[29] => ~NO_FANOUT~
csr_wdata[30] => ~NO_FANOUT~
csr_wdata[31] => ~NO_FANOUT~
csr_read_req => ~NO_FANOUT~
csr_rdata[0] <= <GND>
csr_rdata[1] <= <GND>
csr_rdata[2] <= <GND>
csr_rdata[3] <= <GND>
csr_rdata[4] <= <GND>
csr_rdata[5] <= <GND>
csr_rdata[6] <= <GND>
csr_rdata[7] <= <GND>
csr_rdata[8] <= <GND>
csr_rdata[9] <= <GND>
csr_rdata[10] <= <GND>
csr_rdata[11] <= <GND>
csr_rdata[12] <= <GND>
csr_rdata[13] <= <GND>
csr_rdata[14] <= <GND>
csr_rdata[15] <= <GND>
csr_rdata[16] <= <GND>
csr_rdata[17] <= <GND>
csr_rdata[18] <= <GND>
csr_rdata[19] <= <GND>
csr_rdata[20] <= <GND>
csr_rdata[21] <= <GND>
csr_rdata[22] <= <GND>
csr_rdata[23] <= <GND>
csr_rdata[24] <= <GND>
csr_rdata[25] <= <GND>
csr_rdata[26] <= <GND>
csr_rdata[27] <= <GND>
csr_rdata[28] <= <GND>
csr_rdata[29] <= <GND>
csr_rdata[30] <= <GND>
csr_rdata[31] <= <GND>
csr_rdata_valid <= <GND>
csr_waitrequest <= <GND>
ctl_cal_success => ~NO_FANOUT~
ctl_cal_fail => ~NO_FANOUT~
local_power_down_ack => ~NO_FANOUT~
local_self_rfsh_ack => ~NO_FANOUT~
ecc_sbe_error => ~NO_FANOUT~
ecc_dbe_error => ~NO_FANOUT~
ecc_sbe_count[0] => ~NO_FANOUT~
ecc_sbe_count[1] => ~NO_FANOUT~
ecc_sbe_count[2] => ~NO_FANOUT~
ecc_sbe_count[3] => ~NO_FANOUT~
ecc_sbe_count[4] => ~NO_FANOUT~
ecc_sbe_count[5] => ~NO_FANOUT~
ecc_sbe_count[6] => ~NO_FANOUT~
ecc_sbe_count[7] => ~NO_FANOUT~
ecc_dbe_count[0] => ~NO_FANOUT~
ecc_dbe_count[1] => ~NO_FANOUT~
ecc_dbe_count[2] => ~NO_FANOUT~
ecc_dbe_count[3] => ~NO_FANOUT~
ecc_dbe_count[4] => ~NO_FANOUT~
ecc_dbe_count[5] => ~NO_FANOUT~
ecc_dbe_count[6] => ~NO_FANOUT~
ecc_dbe_count[7] => ~NO_FANOUT~
ecc_error_addr[0] => ~NO_FANOUT~
ecc_error_addr[1] => ~NO_FANOUT~
ecc_error_addr[2] => ~NO_FANOUT~
ecc_error_addr[3] => ~NO_FANOUT~
ecc_error_addr[4] => ~NO_FANOUT~
ecc_error_addr[5] => ~NO_FANOUT~
ecc_error_addr[6] => ~NO_FANOUT~
ecc_error_addr[7] => ~NO_FANOUT~
ecc_error_addr[8] => ~NO_FANOUT~
ecc_error_addr[9] => ~NO_FANOUT~
ecc_error_addr[10] => ~NO_FANOUT~
ecc_error_addr[11] => ~NO_FANOUT~
ecc_error_addr[12] => ~NO_FANOUT~
ecc_error_addr[13] => ~NO_FANOUT~
ecc_error_addr[14] => ~NO_FANOUT~
ecc_error_addr[15] => ~NO_FANOUT~
ecc_error_addr[16] => ~NO_FANOUT~
ecc_error_addr[17] => ~NO_FANOUT~
ecc_error_addr[18] => ~NO_FANOUT~
ecc_error_addr[19] => ~NO_FANOUT~
ecc_error_addr[20] => ~NO_FANOUT~
ecc_error_addr[21] => ~NO_FANOUT~
ecc_error_addr[22] => ~NO_FANOUT~
ecc_error_addr[23] => ~NO_FANOUT~
ecc_error_addr[24] => ~NO_FANOUT~
ecc_error_addr[25] => ~NO_FANOUT~
ecc_error_addr[26] => ~NO_FANOUT~
ecc_error_addr[27] => ~NO_FANOUT~
ecc_error_addr[28] => ~NO_FANOUT~
ecc_error_addr[29] => ~NO_FANOUT~
ecc_error_addr[30] => ~NO_FANOUT~
ecc_error_addr[31] => ~NO_FANOUT~
ctl_cal_req <= <GND>
ctl_mem_clk_disable[0] <= <GND>
ctl_cal_byte_lane_sel_n[0] <= <GND>
ctl_cal_byte_lane_sel_n[1] <= <GND>
mem_cas_wr_lat[0] <= <VCC>
mem_cas_wr_lat[1] <= <GND>
mem_cas_wr_lat[2] <= <VCC>
mem_cas_wr_lat[3] <= <GND>
mem_add_lat[0] <= <GND>
mem_add_lat[1] <= <GND>
mem_add_lat[2] <= <GND>
mem_tcl[0] <= <VCC>
mem_tcl[1] <= <GND>
mem_tcl[2] <= <VCC>
mem_tcl[3] <= <GND>
mem_trrd[0] <= <GND>
mem_trrd[1] <= <VCC>
mem_trrd[2] <= <GND>
mem_trrd[3] <= <GND>
mem_tfaw[0] <= <VCC>
mem_tfaw[1] <= <VCC>
mem_tfaw[2] <= <VCC>
mem_tfaw[3] <= <GND>
mem_tfaw[4] <= <GND>
mem_tfaw[5] <= <GND>
mem_trfc[0] <= <GND>
mem_trfc[1] <= <VCC>
mem_trfc[2] <= <VCC>
mem_trfc[3] <= <VCC>
mem_trfc[4] <= <GND>
mem_trfc[5] <= <GND>
mem_trfc[6] <= <GND>
mem_trfc[7] <= <GND>
mem_trefi[0] <= <VCC>
mem_trefi[1] <= <VCC>
mem_trefi[2] <= <VCC>
mem_trefi[3] <= <VCC>
mem_trefi[4] <= <GND>
mem_trefi[5] <= <GND>
mem_trefi[6] <= <VCC>
mem_trefi[7] <= <VCC>
mem_trefi[8] <= <VCC>
mem_trefi[9] <= <VCC>
mem_trefi[10] <= <GND>
mem_trefi[11] <= <GND>
mem_trefi[12] <= <GND>
mem_trcd[0] <= <GND>
mem_trcd[1] <= <VCC>
mem_trcd[2] <= <GND>
mem_trcd[3] <= <GND>
mem_trp[0] <= <GND>
mem_trp[1] <= <VCC>
mem_trp[2] <= <GND>
mem_trp[3] <= <GND>
mem_twr[0] <= <GND>
mem_twr[1] <= <VCC>
mem_twr[2] <= <GND>
mem_twr[3] <= <GND>
mem_twtr[0] <= <VCC>
mem_twtr[1] <= <VCC>
mem_twtr[2] <= <GND>
mem_twtr[3] <= <GND>
mem_trtp[0] <= <GND>
mem_trtp[1] <= <VCC>
mem_trtp[2] <= <GND>
mem_trtp[3] <= <GND>
mem_tras[0] <= <VCC>
mem_tras[1] <= <GND>
mem_tras[2] <= <VCC>
mem_tras[3] <= <GND>
mem_tras[4] <= <GND>
mem_trc[0] <= <GND>
mem_trc[1] <= <GND>
mem_trc[2] <= <GND>
mem_trc[3] <= <VCC>
mem_trc[4] <= <GND>
mem_trc[5] <= <GND>
mem_auto_pd_cycles[0] <= <GND>
mem_auto_pd_cycles[1] <= <GND>
mem_auto_pd_cycles[2] <= <GND>
mem_auto_pd_cycles[3] <= <GND>
mem_auto_pd_cycles[4] <= <GND>
mem_auto_pd_cycles[5] <= <GND>
mem_auto_pd_cycles[6] <= <GND>
mem_auto_pd_cycles[7] <= <GND>
mem_auto_pd_cycles[8] <= <GND>
mem_auto_pd_cycles[9] <= <GND>
mem_auto_pd_cycles[10] <= <GND>
mem_auto_pd_cycles[11] <= <GND>
mem_auto_pd_cycles[12] <= <GND>
mem_auto_pd_cycles[13] <= <GND>
mem_auto_pd_cycles[14] <= <GND>
mem_auto_pd_cycles[15] <= <GND>
addr_order[0] <= <GND>
addr_order[1] <= <GND>
col_width_from_csr[0] <= <GND>
col_width_from_csr[1] <= <VCC>
col_width_from_csr[2] <= <GND>
col_width_from_csr[3] <= <VCC>
row_width_from_csr[0] <= <VCC>
row_width_from_csr[1] <= <GND>
row_width_from_csr[2] <= <VCC>
row_width_from_csr[3] <= <VCC>
row_width_from_csr[4] <= <GND>
bank_width_from_csr[0] <= <VCC>
bank_width_from_csr[1] <= <VCC>
cs_width_from_csr[0] <= <GND>
cs_width_from_csr[1] <= <GND>
ecc_enable <= <VCC>
ecc_enable_auto_corr <= <VCC>
ecc_gen_sbe <= <GND>
ecc_gen_dbe <= <GND>
ecc_enable_intr <= <VCC>
ecc_mask_sbe_intr <= <GND>
ecc_mask_dbe_intr <= <GND>
ecc_clear <= <GND>
regdimm_enable <= <VCC>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
ctl_dqs_burst[0] => ctl_dqs_burst[0].IN1
ctl_dqs_burst[1] => ctl_dqs_burst[1].IN1
ctl_wdata_valid[0] => ctl_wdata_valid[0].IN1
ctl_wdata_valid[1] => ctl_wdata_valid[1].IN1
ctl_wdata[0] => ctl_wdata[0].IN1
ctl_wdata[1] => ctl_wdata[1].IN1
ctl_wdata[2] => ctl_wdata[2].IN1
ctl_wdata[3] => ctl_wdata[3].IN1
ctl_wdata[4] => ctl_wdata[4].IN1
ctl_wdata[5] => ctl_wdata[5].IN1
ctl_wdata[6] => ctl_wdata[6].IN1
ctl_wdata[7] => ctl_wdata[7].IN1
ctl_wdata[8] => ctl_wdata[8].IN1
ctl_wdata[9] => ctl_wdata[9].IN1
ctl_wdata[10] => ctl_wdata[10].IN1
ctl_wdata[11] => ctl_wdata[11].IN1
ctl_wdata[12] => ctl_wdata[12].IN1
ctl_wdata[13] => ctl_wdata[13].IN1
ctl_wdata[14] => ctl_wdata[14].IN1
ctl_wdata[15] => ctl_wdata[15].IN1
ctl_wdata[16] => ctl_wdata[16].IN1
ctl_wdata[17] => ctl_wdata[17].IN1
ctl_wdata[18] => ctl_wdata[18].IN1
ctl_wdata[19] => ctl_wdata[19].IN1
ctl_wdata[20] => ctl_wdata[20].IN1
ctl_wdata[21] => ctl_wdata[21].IN1
ctl_wdata[22] => ctl_wdata[22].IN1
ctl_wdata[23] => ctl_wdata[23].IN1
ctl_wdata[24] => ctl_wdata[24].IN1
ctl_wdata[25] => ctl_wdata[25].IN1
ctl_wdata[26] => ctl_wdata[26].IN1
ctl_wdata[27] => ctl_wdata[27].IN1
ctl_wdata[28] => ctl_wdata[28].IN1
ctl_wdata[29] => ctl_wdata[29].IN1
ctl_wdata[30] => ctl_wdata[30].IN1
ctl_wdata[31] => ctl_wdata[31].IN1
ctl_dm[0] => ctl_dm[0].IN1
ctl_dm[1] => ctl_dm[1].IN1
ctl_dm[2] => ctl_dm[2].IN1
ctl_dm[3] => ctl_dm[3].IN1
ctl_addr[0] => ctl_addr[0].IN1
ctl_addr[1] => ctl_addr[1].IN1
ctl_addr[2] => ctl_addr[2].IN1
ctl_addr[3] => ctl_addr[3].IN1
ctl_addr[4] => ctl_addr[4].IN1
ctl_addr[5] => ctl_addr[5].IN1
ctl_addr[6] => ctl_addr[6].IN1
ctl_addr[7] => ctl_addr[7].IN1
ctl_addr[8] => ctl_addr[8].IN1
ctl_addr[9] => ctl_addr[9].IN1
ctl_addr[10] => ctl_addr[10].IN1
ctl_addr[11] => ctl_addr[11].IN1
ctl_addr[12] => ctl_addr[12].IN1
ctl_ba[0] => ctl_ba[0].IN1
ctl_ba[1] => ctl_ba[1].IN1
ctl_ba[2] => ctl_ba[2].IN1
ctl_cas_n[0] => ctl_cas_n[0].IN1
ctl_cke[0] => ctl_cke[0].IN1
ctl_cs_n[0] => ctl_cs_n[0].IN1
ctl_odt[0] => ctl_odt[0].IN1
ctl_ras_n[0] => ctl_ras_n[0].IN1
ctl_we_n[0] => ctl_we_n[0].IN1
ctl_rst_n[0] => ctl_rst_n[0].IN1
ctl_mem_clk_disable[0] => ctl_mem_clk_disable[0].IN1
ctl_doing_rd[0] => ctl_doing_rd[0].IN1
ctl_doing_rd[1] => ctl_doing_rd[1].IN1
ctl_cal_req => ctl_cal_req.IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
reset_request_n <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.reset_request_n
ctl_clk <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_clk
ctl_reset_n <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_reset_n
ctl_wlat[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[1] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[2] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[3] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_wlat
ctl_wlat[4] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_wlat
ctl_rdata[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[1] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[2] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[3] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[4] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[5] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[6] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[7] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[8] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[9] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[10] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[11] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[12] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[13] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[14] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[15] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[16] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[17] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[18] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[19] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[20] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[21] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[22] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[23] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[24] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[25] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[26] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[27] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[28] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[29] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[30] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata[31] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata
ctl_rdata_valid[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rdata_valid
ctl_rlat[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[1] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[2] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[3] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rlat
ctl_rlat[4] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_rlat
ctl_cal_success <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_cal_success
ctl_cal_fail <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_cal_fail
ctl_cal_warning <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.ctl_cal_warning
mem_addr[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[1] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[2] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[3] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[4] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[5] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[6] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[7] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[8] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[9] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[10] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[11] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_addr[12] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_addr
mem_ba[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_ba
mem_ba[1] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_ba
mem_ba[2] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_ba
mem_cas_n <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_cas_n
mem_cke[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_cke
mem_cs_n[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_cs_n
mem_dm[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dm
mem_dm[1] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dm
mem_odt[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_odt
mem_ras_n <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_ras_n
mem_we_n <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_we_n
mem_reset_n <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_reset_n
dbg_rd_data[0] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[1] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[2] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[3] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[4] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[5] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[6] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[7] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[8] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[9] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[10] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[11] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[12] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[13] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[14] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[15] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[16] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[17] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[18] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[19] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[20] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[21] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[22] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[23] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[24] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[25] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[26] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[27] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[28] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[29] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[30] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_rd_data[31] <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_rd_data
dbg_waitrequest <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.dbg_waitrequest
aux_half_rate_clk <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.aux_half_rate_clk
aux_full_rate_clk <= ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.aux_full_rate_clk
mem_clk[0] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_clk
mem_clk_n[0] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_clk_n
mem_dq[0] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[1] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[2] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[3] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[4] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[5] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[6] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[7] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[8] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[9] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[10] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[11] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[12] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[13] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[14] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dq[15] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dq
mem_dqs[0] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dqs
mem_dqs[1] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dqs
mem_dqs_n[0] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dqs_n
mem_dqs_n[1] <> ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst.mem_dqs_n


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
reset_request_n <= ram_phy_alt_mem_phy_clk_reset:clk.reset_request_n
ctl_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
ctl_reset_n <= reset_phy_clk_1x_n.DB_MAX_OUTPUT_PORT_TYPE
ctl_dqs_burst[0] => ctl_dqs_burst[0].IN1
ctl_dqs_burst[1] => ctl_dqs_burst[1].IN1
ctl_wdata_valid[0] => ctl_wdata_valid[0].IN1
ctl_wdata_valid[1] => ctl_wdata_valid[1].IN1
ctl_wdata[0] => ctl_wdata[0].IN1
ctl_wdata[1] => ctl_wdata[1].IN1
ctl_wdata[2] => ctl_wdata[2].IN1
ctl_wdata[3] => ctl_wdata[3].IN1
ctl_wdata[4] => ctl_wdata[4].IN1
ctl_wdata[5] => ctl_wdata[5].IN1
ctl_wdata[6] => ctl_wdata[6].IN1
ctl_wdata[7] => ctl_wdata[7].IN1
ctl_wdata[8] => ctl_wdata[8].IN1
ctl_wdata[9] => ctl_wdata[9].IN1
ctl_wdata[10] => ctl_wdata[10].IN1
ctl_wdata[11] => ctl_wdata[11].IN1
ctl_wdata[12] => ctl_wdata[12].IN1
ctl_wdata[13] => ctl_wdata[13].IN1
ctl_wdata[14] => ctl_wdata[14].IN1
ctl_wdata[15] => ctl_wdata[15].IN1
ctl_wdata[16] => ctl_wdata[16].IN1
ctl_wdata[17] => ctl_wdata[17].IN1
ctl_wdata[18] => ctl_wdata[18].IN1
ctl_wdata[19] => ctl_wdata[19].IN1
ctl_wdata[20] => ctl_wdata[20].IN1
ctl_wdata[21] => ctl_wdata[21].IN1
ctl_wdata[22] => ctl_wdata[22].IN1
ctl_wdata[23] => ctl_wdata[23].IN1
ctl_wdata[24] => ctl_wdata[24].IN1
ctl_wdata[25] => ctl_wdata[25].IN1
ctl_wdata[26] => ctl_wdata[26].IN1
ctl_wdata[27] => ctl_wdata[27].IN1
ctl_wdata[28] => ctl_wdata[28].IN1
ctl_wdata[29] => ctl_wdata[29].IN1
ctl_wdata[30] => ctl_wdata[30].IN1
ctl_wdata[31] => ctl_wdata[31].IN1
ctl_dm[0] => ctl_dm[0].IN1
ctl_dm[1] => ctl_dm[1].IN1
ctl_dm[2] => ctl_dm[2].IN1
ctl_dm[3] => ctl_dm[3].IN1
ctl_wlat[0] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[1] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[2] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[3] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_wlat[4] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_wlat
ctl_addr[0] => ctl_addr[0].IN1
ctl_addr[1] => ctl_addr[1].IN1
ctl_addr[2] => ctl_addr[2].IN1
ctl_addr[3] => ctl_addr[3].IN1
ctl_addr[4] => ctl_addr[4].IN1
ctl_addr[5] => ctl_addr[5].IN1
ctl_addr[6] => ctl_addr[6].IN1
ctl_addr[7] => ctl_addr[7].IN1
ctl_addr[8] => ctl_addr[8].IN1
ctl_addr[9] => ctl_addr[9].IN1
ctl_addr[10] => ctl_addr[10].IN1
ctl_addr[11] => ctl_addr[11].IN1
ctl_addr[12] => ctl_addr[12].IN1
ctl_ba[0] => ctl_ba[0].IN1
ctl_ba[1] => ctl_ba[1].IN1
ctl_ba[2] => ctl_ba[2].IN1
ctl_cas_n[0] => ctl_cas_n[0].IN1
ctl_cke[0] => ctl_cke[0].IN1
ctl_cs_n[0] => ctl_cs_n[0].IN1
ctl_odt[0] => ctl_odt[0].IN1
ctl_ras_n[0] => ctl_ras_n[0].IN1
ctl_we_n[0] => ctl_we_n[0].IN1
ctl_rst_n[0] => ~NO_FANOUT~
ctl_mem_clk_disable[0] => ctl_mem_clk_disable[0].IN1
ctl_doing_rd[0] => ctl_doing_rd[0].IN1
ctl_doing_rd[1] => ctl_doing_rd[1].IN1
ctl_rdata[0] <= ctl_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[1] <= ctl_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[2] <= ctl_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[3] <= ctl_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[4] <= ctl_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[5] <= ctl_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[6] <= ctl_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[7] <= ctl_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[8] <= ctl_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[9] <= ctl_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[10] <= ctl_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[11] <= ctl_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[12] <= ctl_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[13] <= ctl_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[14] <= ctl_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[15] <= ctl_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[16] <= ctl_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[17] <= ctl_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[18] <= ctl_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[19] <= ctl_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[20] <= ctl_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[21] <= ctl_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[22] <= ctl_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[23] <= ctl_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[24] <= ctl_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[25] <= ctl_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[26] <= ctl_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[27] <= ctl_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[28] <= ctl_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[29] <= ctl_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[30] <= ctl_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata[31] <= ctl_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
ctl_rdata_valid[0] <= ram_phy_alt_mem_phy_rdata_valid:rdv_pipe.ctl_rdata_valid
ctl_rlat[0] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[1] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[2] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[3] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_rlat[4] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_rlat
ctl_cal_req => ctl_cal_req.IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
ctl_cal_success <= ctl_cal_success.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_fail <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_cal_fail
ctl_cal_warning <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.ctl_cal_warning
mem_addr[0] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[1] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[2] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[3] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[4] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[5] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[6] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[7] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[8] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[9] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[10] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[11] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_addr[12] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_addr
mem_ba[0] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ba
mem_ba[1] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ba
mem_ba[2] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ba
mem_cas_n <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cas_n
mem_cke[0] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cke
mem_cs_n[0] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_cs_n
mem_dm[0] <= ram_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_dm[1] <= ram_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_odt[0] <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_odt
mem_ras_n <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_ras_n
mem_we_n <= ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc.mem_we_n
mem_clk[0] <> ram_phy_alt_mem_phy_clk_reset:clk.mem_clk
mem_clk_n[0] <> ram_phy_alt_mem_phy_clk_reset:clk.mem_clk_n
mem_reset_n <= ram_phy_alt_mem_phy_clk_reset:clk.mem_reset_n
mem_dq[0] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[1] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[2] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[3] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[4] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[5] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[6] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[7] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[8] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[9] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[10] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[11] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[12] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[13] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[14] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[15] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dqs[0] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs[1] <> ram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs_n[0] <> <UNC>
mem_dqs_n[1] <> <UNC>
aux_half_rate_clk <= ram_phy_alt_mem_phy_clk_reset:clk.half_rate_clk
aux_full_rate_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
dbg_rd_data[0] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[1] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[2] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[3] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[4] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[5] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[6] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[7] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[8] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[9] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[10] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[11] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[12] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[13] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[14] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[15] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[16] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[17] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[18] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[19] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[20] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[21] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[22] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[23] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[24] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[25] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[26] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[27] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[28] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[29] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[30] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_rd_data[31] <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_rd_data
dbg_waitrequest <= ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper.dbg_waitrequest


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio
reset_resync_clk_2x_n => reset_resync_clk_2x.IN16
resync_clk_2x => dq_capture_clk[0].IN16
mem_clk_2x => dqs[0].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[0].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[0].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[0].dqsoe_ddio_oe.CLK
mem_clk_2x => dqs[1].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[1].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[1].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[1].dqsoe_ddio_oe.CLK
write_clk_2x => wdp_wdata_oe_2x_r[15].CLK
write_clk_2x => wdp_wdata_oe_2x_r[14].CLK
write_clk_2x => wdp_wdata_oe_2x_r[13].CLK
write_clk_2x => wdp_wdata_oe_2x_r[12].CLK
write_clk_2x => wdp_wdata_oe_2x_r[11].CLK
write_clk_2x => wdp_wdata_oe_2x_r[10].CLK
write_clk_2x => wdp_wdata_oe_2x_r[9].CLK
write_clk_2x => wdp_wdata_oe_2x_r[8].CLK
write_clk_2x => wdp_wdata_oe_2x_r[7].CLK
write_clk_2x => wdp_wdata_oe_2x_r[6].CLK
write_clk_2x => wdp_wdata_oe_2x_r[5].CLK
write_clk_2x => wdp_wdata_oe_2x_r[4].CLK
write_clk_2x => wdp_wdata_oe_2x_r[3].CLK
write_clk_2x => wdp_wdata_oe_2x_r[2].CLK
write_clk_2x => wdp_wdata_oe_2x_r[1].CLK
write_clk_2x => wdp_wdata_oe_2x_r[0].CLK
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dm[0].dm_ddio_out.CLKHI
write_clk_2x => dm[0].dm_ddio_out.CLKLO
write_clk_2x => dm[0].dm_ddio_out.MUXSEL
write_clk_2x => dm[1].dm_ddio_out.CLKHI
write_clk_2x => dm[1].dm_ddio_out.CLKLO
write_clk_2x => dm[1].dm_ddio_out.MUXSEL
mem_dm[0] <= dm[0].dm_obuf.OUT
mem_dm[1] <= dm[1].dm_obuf.OUT
mem_dq[0] <> dqs_group[0].dq[0].dq_obuf
mem_dq[1] <> dqs_group[0].dq[1].dq_obuf
mem_dq[2] <> dqs_group[0].dq[2].dq_obuf
mem_dq[3] <> dqs_group[0].dq[3].dq_obuf
mem_dq[4] <> dqs_group[0].dq[4].dq_obuf
mem_dq[5] <> dqs_group[0].dq[5].dq_obuf
mem_dq[6] <> dqs_group[0].dq[6].dq_obuf
mem_dq[7] <> dqs_group[0].dq[7].dq_obuf
mem_dq[8] <> dqs_group[1].dq[0].dq_obuf
mem_dq[9] <> dqs_group[1].dq[1].dq_obuf
mem_dq[10] <> dqs_group[1].dq[2].dq_obuf
mem_dq[11] <> dqs_group[1].dq[3].dq_obuf
mem_dq[12] <> dqs_group[1].dq[4].dq_obuf
mem_dq[13] <> dqs_group[1].dq[5].dq_obuf
mem_dq[14] <> dqs_group[1].dq[6].dq_obuf
mem_dq[15] <> dqs_group[1].dq[7].dq_obuf
mem_dqs[0] <> dqs[0].dqs_obuf
mem_dqs[1] <> dqs[1].dqs_obuf
dio_rdata_h_2x[0] <= dio_rdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[1] <= dio_rdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[2] <= dio_rdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[3] <= dio_rdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[4] <= dio_rdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[5] <= dio_rdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[6] <= dio_rdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[7] <= dio_rdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[8] <= dio_rdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[9] <= dio_rdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[10] <= dio_rdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[11] <= dio_rdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[12] <= dio_rdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[13] <= dio_rdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[14] <= dio_rdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[15] <= dio_rdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[0] <= dio_rdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[1] <= dio_rdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[2] <= dio_rdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[3] <= dio_rdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[4] <= dio_rdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[5] <= dio_rdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[6] <= dio_rdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[7] <= dio_rdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[8] <= dio_rdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[9] <= dio_rdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[10] <= dio_rdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[11] <= dio_rdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[12] <= dio_rdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[13] <= dio_rdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[14] <= dio_rdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[15] <= dio_rdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[0] => dm[0].dm_ddio_out.DATAINHI
wdp_dm_h_2x[1] => dm[1].dm_ddio_out.DATAINHI
wdp_dm_l_2x[0] => dm[0].dm_ddio_out.DATAINLO
wdp_dm_l_2x[1] => dm[1].dm_ddio_out.DATAINLO
wdp_wdata_h_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_l_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_oe_2x[0] => wdp_wdata_oe_2x_r[0].DATAIN
wdp_wdata_oe_2x[1] => wdp_wdata_oe_2x_r[1].DATAIN
wdp_wdata_oe_2x[2] => wdp_wdata_oe_2x_r[2].DATAIN
wdp_wdata_oe_2x[3] => wdp_wdata_oe_2x_r[3].DATAIN
wdp_wdata_oe_2x[4] => wdp_wdata_oe_2x_r[4].DATAIN
wdp_wdata_oe_2x[5] => wdp_wdata_oe_2x_r[5].DATAIN
wdp_wdata_oe_2x[6] => wdp_wdata_oe_2x_r[6].DATAIN
wdp_wdata_oe_2x[7] => wdp_wdata_oe_2x_r[7].DATAIN
wdp_wdata_oe_2x[8] => wdp_wdata_oe_2x_r[8].DATAIN
wdp_wdata_oe_2x[9] => wdp_wdata_oe_2x_r[9].DATAIN
wdp_wdata_oe_2x[10] => wdp_wdata_oe_2x_r[10].DATAIN
wdp_wdata_oe_2x[11] => wdp_wdata_oe_2x_r[11].DATAIN
wdp_wdata_oe_2x[12] => wdp_wdata_oe_2x_r[12].DATAIN
wdp_wdata_oe_2x[13] => wdp_wdata_oe_2x_r[13].DATAIN
wdp_wdata_oe_2x[14] => wdp_wdata_oe_2x_r[14].DATAIN
wdp_wdata_oe_2x[15] => wdp_wdata_oe_2x_r[15].DATAIN
wdp_wdqs_2x[0] => dqs[0].dqs_ddio_out.DATAINHI
wdp_wdqs_2x[1] => dqs[1].dqs_ddio_out.DATAINHI
wdp_wdqs_oe_2x[0] => dqs[0].dqsoe_ddio_oe.OE
wdp_wdqs_oe_2x[1] => dqs[1].dqsoe_ddio_oe.OE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
datain[0] => ddio_in_9gd:auto_generated.datain[0]
inclock => ddio_in_9gd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_9gd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_9gd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_9gd:auto_generated.dataout_l[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_9gd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp
phy_clk_1x => phy_clk_1x.IN1
resync_clk_2x => resync_clk_2x.IN1
reset_phy_clk_1x_n => rd_ram_rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[3].ACLR
reset_phy_clk_1x_n => dec_read_lat_sync_r.ACLR
reset_phy_clk_1x_n => inc_read_lat_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync.ACLR
reset_resync_clk_2x_n => dmx_swap_ams.ACLR
reset_resync_clk_2x_n => state.ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[0].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[1].ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[2].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[3].ACLR
seq_rdp_dec_read_lat_1x => rd_addr_double_inc.IN1
seq_rdp_dec_read_lat_1x => dec_read_lat_sync_r.DATAIN
seq_rdp_dmx_swap => dmx_swap_ams.DATAIN
seq_rdp_inc_read_lat_1x => rd_addr_stall.IN1
seq_rdp_inc_read_lat_1x => inc_read_lat_sync_r.DATAIN
dio_rdata_h_2x[0] => rd_data_piped_2x[0].IN1
dio_rdata_h_2x[1] => rd_data_piped_2x[1].IN1
dio_rdata_h_2x[2] => rd_data_piped_2x[2].IN1
dio_rdata_h_2x[3] => rd_data_piped_2x[3].IN1
dio_rdata_h_2x[4] => rd_data_piped_2x[4].IN1
dio_rdata_h_2x[5] => rd_data_piped_2x[5].IN1
dio_rdata_h_2x[6] => rd_data_piped_2x[6].IN1
dio_rdata_h_2x[7] => rd_data_piped_2x[7].IN1
dio_rdata_h_2x[8] => rd_data_piped_2x[16].IN1
dio_rdata_h_2x[9] => rd_data_piped_2x[17].IN1
dio_rdata_h_2x[10] => rd_data_piped_2x[18].IN1
dio_rdata_h_2x[11] => rd_data_piped_2x[19].IN1
dio_rdata_h_2x[12] => rd_data_piped_2x[20].IN1
dio_rdata_h_2x[13] => rd_data_piped_2x[21].IN1
dio_rdata_h_2x[14] => rd_data_piped_2x[22].IN1
dio_rdata_h_2x[15] => rd_data_piped_2x[23].IN1
dio_rdata_l_2x[0] => rd_data_piped_2x[8].IN1
dio_rdata_l_2x[1] => rd_data_piped_2x[9].IN1
dio_rdata_l_2x[2] => rd_data_piped_2x[10].IN1
dio_rdata_l_2x[3] => rd_data_piped_2x[11].IN1
dio_rdata_l_2x[4] => rd_data_piped_2x[12].IN1
dio_rdata_l_2x[5] => rd_data_piped_2x[13].IN1
dio_rdata_l_2x[6] => rd_data_piped_2x[14].IN1
dio_rdata_l_2x[7] => rd_data_piped_2x[15].IN1
dio_rdata_l_2x[8] => rd_data_piped_2x[24].IN1
dio_rdata_l_2x[9] => rd_data_piped_2x[25].IN1
dio_rdata_l_2x[10] => rd_data_piped_2x[26].IN1
dio_rdata_l_2x[11] => rd_data_piped_2x[27].IN1
dio_rdata_l_2x[12] => rd_data_piped_2x[28].IN1
dio_rdata_l_2x[13] => rd_data_piped_2x[29].IN1
dio_rdata_l_2x[14] => rd_data_piped_2x[30].IN1
dio_rdata_l_2x[15] => rd_data_piped_2x[31].IN1
ctl_mem_rdata[0] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[1] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[2] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[3] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[4] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[5] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[6] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[7] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[8] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[9] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[10] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[11] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[12] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[13] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[14] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[15] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[16] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[17] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[18] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[19] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[20] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[21] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[22] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[23] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[24] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[25] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[26] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[27] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[28] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[29] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[30] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[31] <= altsyncram:full_rate_ram_gen.altsyncram_component.q_b


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component
wren_a => altsyncram_ieh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ieh1:auto_generated.data_a[0]
data_a[1] => altsyncram_ieh1:auto_generated.data_a[1]
data_a[2] => altsyncram_ieh1:auto_generated.data_a[2]
data_a[3] => altsyncram_ieh1:auto_generated.data_a[3]
data_a[4] => altsyncram_ieh1:auto_generated.data_a[4]
data_a[5] => altsyncram_ieh1:auto_generated.data_a[5]
data_a[6] => altsyncram_ieh1:auto_generated.data_a[6]
data_a[7] => altsyncram_ieh1:auto_generated.data_a[7]
data_a[8] => altsyncram_ieh1:auto_generated.data_a[8]
data_a[9] => altsyncram_ieh1:auto_generated.data_a[9]
data_a[10] => altsyncram_ieh1:auto_generated.data_a[10]
data_a[11] => altsyncram_ieh1:auto_generated.data_a[11]
data_a[12] => altsyncram_ieh1:auto_generated.data_a[12]
data_a[13] => altsyncram_ieh1:auto_generated.data_a[13]
data_a[14] => altsyncram_ieh1:auto_generated.data_a[14]
data_a[15] => altsyncram_ieh1:auto_generated.data_a[15]
data_a[16] => altsyncram_ieh1:auto_generated.data_a[16]
data_a[17] => altsyncram_ieh1:auto_generated.data_a[17]
data_a[18] => altsyncram_ieh1:auto_generated.data_a[18]
data_a[19] => altsyncram_ieh1:auto_generated.data_a[19]
data_a[20] => altsyncram_ieh1:auto_generated.data_a[20]
data_a[21] => altsyncram_ieh1:auto_generated.data_a[21]
data_a[22] => altsyncram_ieh1:auto_generated.data_a[22]
data_a[23] => altsyncram_ieh1:auto_generated.data_a[23]
data_a[24] => altsyncram_ieh1:auto_generated.data_a[24]
data_a[25] => altsyncram_ieh1:auto_generated.data_a[25]
data_a[26] => altsyncram_ieh1:auto_generated.data_a[26]
data_a[27] => altsyncram_ieh1:auto_generated.data_a[27]
data_a[28] => altsyncram_ieh1:auto_generated.data_a[28]
data_a[29] => altsyncram_ieh1:auto_generated.data_a[29]
data_a[30] => altsyncram_ieh1:auto_generated.data_a[30]
data_a[31] => altsyncram_ieh1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_ieh1:auto_generated.address_a[0]
address_a[1] => altsyncram_ieh1:auto_generated.address_a[1]
address_a[2] => altsyncram_ieh1:auto_generated.address_a[2]
address_a[3] => altsyncram_ieh1:auto_generated.address_a[3]
address_b[0] => altsyncram_ieh1:auto_generated.address_b[0]
address_b[1] => altsyncram_ieh1:auto_generated.address_b[1]
address_b[2] => altsyncram_ieh1:auto_generated.address_b[2]
address_b[3] => altsyncram_ieh1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ieh1:auto_generated.clock0
clock1 => altsyncram_ieh1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_ieh1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ieh1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ieh1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ieh1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ieh1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ieh1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ieh1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ieh1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ieh1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ieh1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ieh1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ieh1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ieh1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ieh1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ieh1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ieh1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ieh1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ieh1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ieh1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ieh1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ieh1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ieh1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ieh1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ieh1:auto_generated.q_b[23]
q_b[24] <= altsyncram_ieh1:auto_generated.q_b[24]
q_b[25] <= altsyncram_ieh1:auto_generated.q_b[25]
q_b[26] <= altsyncram_ieh1:auto_generated.q_b[26]
q_b[27] <= altsyncram_ieh1:auto_generated.q_b[27]
q_b[28] <= altsyncram_ieh1:auto_generated.q_b[28]
q_b[29] <= altsyncram_ieh1:auto_generated.q_b[29]
q_b[30] <= altsyncram_ieh1:auto_generated.q_b[30]
q_b[31] <= altsyncram_ieh1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_read_dp:rdp|altsyncram:full_rate_ram_gen.altsyncram_component|altsyncram_ieh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp
phy_clk_1x => wdp_dm_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_dm_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_dm_l_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[15]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[14]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[13]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[12]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[11]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[10]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[9]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[8]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[7]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[6]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[5]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[4]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[3]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[2]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdata_h_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdata_l_2x[0]~reg0.CLK
phy_clk_1x => dq_oe_2x[2].CLK
phy_clk_1x => dq_oe_2x[3].CLK
phy_clk_1x => dq_oe_2x[0].CLK
phy_clk_1x => dq_oe_2x[1].CLK
phy_clk_1x => wdp_wdqs_oe_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[1]~reg0.CLK
phy_clk_1x => wdp_wdqs_oe_2x[0]~reg0.CLK
phy_clk_1x => wdp_wdqs_2x[0]~reg0.CLK
mem_clk_2x => ~NO_FANOUT~
write_clk_2x => ~NO_FANOUT~
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[1]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_oe_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => wdp_wdqs_2x[0]~reg0.ACLR
reset_phy_clk_1x_n => dq_oe_2x[0].ACLR
reset_phy_clk_1x_n => dq_oe_2x[1].ACLR
reset_phy_clk_1x_n => dq_oe_2x[2].ACLR
reset_phy_clk_1x_n => dq_oe_2x[3].ACLR
reset_mem_clk_2x_n => ~NO_FANOUT~
reset_write_clk_2x_n => ~NO_FANOUT~
ctl_mem_be[0] => mem_be[0].DATAA
ctl_mem_be[1] => mem_be[1].DATAA
ctl_mem_be[2] => mem_be[2].DATAA
ctl_mem_be[3] => mem_be[3].DATAA
ctl_mem_dqs_burst[0] => mem_dqs_burst[0].DATAA
ctl_mem_dqs_burst[1] => ~NO_FANOUT~
ctl_mem_wdata[0] => mem_wdata[0].DATAA
ctl_mem_wdata[1] => mem_wdata[1].DATAA
ctl_mem_wdata[2] => mem_wdata[2].DATAA
ctl_mem_wdata[3] => mem_wdata[3].DATAA
ctl_mem_wdata[4] => mem_wdata[4].DATAA
ctl_mem_wdata[5] => mem_wdata[5].DATAA
ctl_mem_wdata[6] => mem_wdata[6].DATAA
ctl_mem_wdata[7] => mem_wdata[7].DATAA
ctl_mem_wdata[8] => mem_wdata[8].DATAA
ctl_mem_wdata[9] => mem_wdata[9].DATAA
ctl_mem_wdata[10] => mem_wdata[10].DATAA
ctl_mem_wdata[11] => mem_wdata[11].DATAA
ctl_mem_wdata[12] => mem_wdata[12].DATAA
ctl_mem_wdata[13] => mem_wdata[13].DATAA
ctl_mem_wdata[14] => mem_wdata[14].DATAA
ctl_mem_wdata[15] => mem_wdata[15].DATAA
ctl_mem_wdata[16] => mem_wdata[16].DATAA
ctl_mem_wdata[17] => mem_wdata[17].DATAA
ctl_mem_wdata[18] => mem_wdata[18].DATAA
ctl_mem_wdata[19] => mem_wdata[19].DATAA
ctl_mem_wdata[20] => mem_wdata[20].DATAA
ctl_mem_wdata[21] => mem_wdata[21].DATAA
ctl_mem_wdata[22] => mem_wdata[22].DATAA
ctl_mem_wdata[23] => mem_wdata[23].DATAA
ctl_mem_wdata[24] => mem_wdata[24].DATAA
ctl_mem_wdata[25] => mem_wdata[25].DATAA
ctl_mem_wdata[26] => mem_wdata[26].DATAA
ctl_mem_wdata[27] => mem_wdata[27].DATAA
ctl_mem_wdata[28] => mem_wdata[28].DATAA
ctl_mem_wdata[29] => mem_wdata[29].DATAA
ctl_mem_wdata[30] => mem_wdata[30].DATAA
ctl_mem_wdata[31] => mem_wdata[31].DATAA
ctl_mem_wdata_valid[0] => mem_wdata_valid[0].DATAA
ctl_mem_wdata_valid[1] => mem_wdata_valid[1].DATAA
seq_be[0] => mem_be[0].DATAB
seq_be[1] => mem_be[1].DATAB
seq_be[2] => mem_be[2].DATAB
seq_be[3] => mem_be[3].DATAB
seq_dqs_burst[0] => mem_dqs_burst[0].DATAB
seq_dqs_burst[1] => ~NO_FANOUT~
seq_wdata[0] => mem_wdata[0].DATAB
seq_wdata[1] => mem_wdata[1].DATAB
seq_wdata[2] => mem_wdata[2].DATAB
seq_wdata[3] => mem_wdata[3].DATAB
seq_wdata[4] => mem_wdata[4].DATAB
seq_wdata[5] => mem_wdata[5].DATAB
seq_wdata[6] => mem_wdata[6].DATAB
seq_wdata[7] => mem_wdata[7].DATAB
seq_wdata[8] => mem_wdata[8].DATAB
seq_wdata[9] => mem_wdata[9].DATAB
seq_wdata[10] => mem_wdata[10].DATAB
seq_wdata[11] => mem_wdata[11].DATAB
seq_wdata[12] => mem_wdata[12].DATAB
seq_wdata[13] => mem_wdata[13].DATAB
seq_wdata[14] => mem_wdata[14].DATAB
seq_wdata[15] => mem_wdata[15].DATAB
seq_wdata[16] => mem_wdata[16].DATAB
seq_wdata[17] => mem_wdata[17].DATAB
seq_wdata[18] => mem_wdata[18].DATAB
seq_wdata[19] => mem_wdata[19].DATAB
seq_wdata[20] => mem_wdata[20].DATAB
seq_wdata[21] => mem_wdata[21].DATAB
seq_wdata[22] => mem_wdata[22].DATAB
seq_wdata[23] => mem_wdata[23].DATAB
seq_wdata[24] => mem_wdata[24].DATAB
seq_wdata[25] => mem_wdata[25].DATAB
seq_wdata[26] => mem_wdata[26].DATAB
seq_wdata[27] => mem_wdata[27].DATAB
seq_wdata[28] => mem_wdata[28].DATAB
seq_wdata[29] => mem_wdata[29].DATAB
seq_wdata[30] => mem_wdata[30].DATAB
seq_wdata[31] => mem_wdata[31].DATAB
seq_wdata_valid[0] => mem_wdata_valid[0].DATAB
seq_wdata_valid[1] => mem_wdata_valid[1].DATAB
seq_ctl_sel => mem_be[3].OUTPUTSELECT
seq_ctl_sel => mem_be[2].OUTPUTSELECT
seq_ctl_sel => mem_be[1].OUTPUTSELECT
seq_ctl_sel => mem_be[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata[31].OUTPUTSELECT
seq_ctl_sel => mem_wdata[30].OUTPUTSELECT
seq_ctl_sel => mem_wdata[29].OUTPUTSELECT
seq_ctl_sel => mem_wdata[28].OUTPUTSELECT
seq_ctl_sel => mem_wdata[27].OUTPUTSELECT
seq_ctl_sel => mem_wdata[26].OUTPUTSELECT
seq_ctl_sel => mem_wdata[25].OUTPUTSELECT
seq_ctl_sel => mem_wdata[24].OUTPUTSELECT
seq_ctl_sel => mem_wdata[23].OUTPUTSELECT
seq_ctl_sel => mem_wdata[22].OUTPUTSELECT
seq_ctl_sel => mem_wdata[21].OUTPUTSELECT
seq_ctl_sel => mem_wdata[20].OUTPUTSELECT
seq_ctl_sel => mem_wdata[19].OUTPUTSELECT
seq_ctl_sel => mem_wdata[18].OUTPUTSELECT
seq_ctl_sel => mem_wdata[17].OUTPUTSELECT
seq_ctl_sel => mem_wdata[16].OUTPUTSELECT
seq_ctl_sel => mem_wdata[15].OUTPUTSELECT
seq_ctl_sel => mem_wdata[14].OUTPUTSELECT
seq_ctl_sel => mem_wdata[13].OUTPUTSELECT
seq_ctl_sel => mem_wdata[12].OUTPUTSELECT
seq_ctl_sel => mem_wdata[11].OUTPUTSELECT
seq_ctl_sel => mem_wdata[10].OUTPUTSELECT
seq_ctl_sel => mem_wdata[9].OUTPUTSELECT
seq_ctl_sel => mem_wdata[8].OUTPUTSELECT
seq_ctl_sel => mem_wdata[7].OUTPUTSELECT
seq_ctl_sel => mem_wdata[6].OUTPUTSELECT
seq_ctl_sel => mem_wdata[5].OUTPUTSELECT
seq_ctl_sel => mem_wdata[4].OUTPUTSELECT
seq_ctl_sel => mem_wdata[3].OUTPUTSELECT
seq_ctl_sel => mem_wdata[2].OUTPUTSELECT
seq_ctl_sel => mem_wdata[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata[0].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[1].OUTPUTSELECT
seq_ctl_sel => mem_wdata_valid[0].OUTPUTSELECT
seq_ctl_sel => mem_dqs_burst[0].OUTPUTSELECT
wdp_wdata_h_2x[0] <= wdp_wdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[1] <= wdp_wdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[2] <= wdp_wdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[3] <= wdp_wdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[4] <= wdp_wdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[5] <= wdp_wdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[6] <= wdp_wdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[7] <= wdp_wdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[8] <= wdp_wdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[9] <= wdp_wdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[10] <= wdp_wdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[11] <= wdp_wdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[12] <= wdp_wdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[13] <= wdp_wdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[14] <= wdp_wdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[15] <= wdp_wdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[0] <= wdp_wdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[1] <= wdp_wdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[2] <= wdp_wdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[3] <= wdp_wdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[4] <= wdp_wdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[5] <= wdp_wdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[6] <= wdp_wdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[7] <= wdp_wdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[8] <= wdp_wdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[9] <= wdp_wdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[10] <= wdp_wdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[11] <= wdp_wdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[12] <= wdp_wdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[13] <= wdp_wdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[14] <= wdp_wdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[15] <= wdp_wdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[0] <= wdp_wdata_oe_2x_int[0].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[1] <= wdp_wdata_oe_2x_int[1].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[2] <= wdp_wdata_oe_2x_int[2].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[3] <= wdp_wdata_oe_2x_int[3].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[4] <= wdp_wdata_oe_2x_int[4].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[5] <= wdp_wdata_oe_2x_int[5].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[6] <= wdp_wdata_oe_2x_int[6].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[7] <= wdp_wdata_oe_2x_int[7].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[8] <= wdp_wdata_oe_2x_int[8].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[9] <= wdp_wdata_oe_2x_int[9].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[10] <= wdp_wdata_oe_2x_int[10].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[11] <= wdp_wdata_oe_2x_int[11].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[12] <= wdp_wdata_oe_2x_int[12].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[13] <= wdp_wdata_oe_2x_int[13].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[14] <= wdp_wdata_oe_2x_int[14].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[15] <= wdp_wdata_oe_2x_int[15].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[0] <= wdp_wdqs_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[1] <= wdp_wdqs_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[0] <= wdp_wdqs_oe_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[1] <= wdp_wdqs_oe_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[0] <= wdp_dm_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[1] <= wdp_dm_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[0] <= wdp_dm_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[1] <= wdp_dm_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc
ac_clk_2x => ac_clk_2x.IN21
cs_n_clk_2x => cs_n_clk_2x.IN1
phy_clk_1x => phy_clk_1x.IN22
reset_ac_clk_2x_n => reset_ac_clk_2x_n.IN2
reset_cs_n_clk_2x_n => ~NO_FANOUT~
ctl_add_1t_ac_lat => ctl_add_1t_ac_lat.IN21
ctl_add_1t_odt_lat => ctl_add_1t_odt_lat.IN1
ctl_add_intermediate_regs => ctl_add_intermediate_regs.IN22
ctl_negedge_en => ctl_negedge_en.IN22
ctl_mem_addr_h[0] => ctl_mem_addr_h[0].IN1
ctl_mem_addr_h[1] => ctl_mem_addr_h[1].IN1
ctl_mem_addr_h[2] => ctl_mem_addr_h[2].IN1
ctl_mem_addr_h[3] => ctl_mem_addr_h[3].IN1
ctl_mem_addr_h[4] => ctl_mem_addr_h[4].IN1
ctl_mem_addr_h[5] => ctl_mem_addr_h[5].IN1
ctl_mem_addr_h[6] => ctl_mem_addr_h[6].IN1
ctl_mem_addr_h[7] => ctl_mem_addr_h[7].IN1
ctl_mem_addr_h[8] => ctl_mem_addr_h[8].IN1
ctl_mem_addr_h[9] => ctl_mem_addr_h[9].IN1
ctl_mem_addr_h[10] => ctl_mem_addr_h[10].IN1
ctl_mem_addr_h[11] => ctl_mem_addr_h[11].IN1
ctl_mem_addr_h[12] => ctl_mem_addr_h[12].IN1
ctl_mem_addr_l[0] => ctl_mem_addr_l[0].IN1
ctl_mem_addr_l[1] => ctl_mem_addr_l[1].IN1
ctl_mem_addr_l[2] => ctl_mem_addr_l[2].IN1
ctl_mem_addr_l[3] => ctl_mem_addr_l[3].IN1
ctl_mem_addr_l[4] => ctl_mem_addr_l[4].IN1
ctl_mem_addr_l[5] => ctl_mem_addr_l[5].IN1
ctl_mem_addr_l[6] => ctl_mem_addr_l[6].IN1
ctl_mem_addr_l[7] => ctl_mem_addr_l[7].IN1
ctl_mem_addr_l[8] => ctl_mem_addr_l[8].IN1
ctl_mem_addr_l[9] => ctl_mem_addr_l[9].IN1
ctl_mem_addr_l[10] => ctl_mem_addr_l[10].IN1
ctl_mem_addr_l[11] => ctl_mem_addr_l[11].IN1
ctl_mem_addr_l[12] => ctl_mem_addr_l[12].IN1
ctl_mem_ba_h[0] => ctl_mem_ba_h[0].IN1
ctl_mem_ba_h[1] => ctl_mem_ba_h[1].IN1
ctl_mem_ba_h[2] => ctl_mem_ba_h[2].IN1
ctl_mem_ba_l[0] => ctl_mem_ba_l[0].IN1
ctl_mem_ba_l[1] => ctl_mem_ba_l[1].IN1
ctl_mem_ba_l[2] => ctl_mem_ba_l[2].IN1
ctl_mem_cas_n_h => ctl_mem_cas_n_h.IN1
ctl_mem_cas_n_l => ctl_mem_cas_n_l.IN1
ctl_mem_cke_h[0] => ctl_mem_cke_h[0].IN1
ctl_mem_cke_l[0] => ctl_mem_cke_l[0].IN1
ctl_mem_cs_n_h[0] => ctl_mem_cs_n_h[0].IN1
ctl_mem_cs_n_l[0] => ctl_mem_cs_n_l[0].IN1
ctl_mem_odt_h[0] => ctl_mem_odt_h[0].IN1
ctl_mem_odt_l[0] => ctl_mem_odt_l[0].IN1
ctl_mem_ras_n_h => ctl_mem_ras_n_h.IN1
ctl_mem_ras_n_l => ctl_mem_ras_n_l.IN1
ctl_mem_we_n_h => ctl_mem_we_n_h.IN1
ctl_mem_we_n_l => ctl_mem_we_n_l.IN1
seq_addr_h[0] => seq_addr_h[0].IN1
seq_addr_h[1] => seq_addr_h[1].IN1
seq_addr_h[2] => seq_addr_h[2].IN1
seq_addr_h[3] => seq_addr_h[3].IN1
seq_addr_h[4] => seq_addr_h[4].IN1
seq_addr_h[5] => seq_addr_h[5].IN1
seq_addr_h[6] => seq_addr_h[6].IN1
seq_addr_h[7] => seq_addr_h[7].IN1
seq_addr_h[8] => seq_addr_h[8].IN1
seq_addr_h[9] => seq_addr_h[9].IN1
seq_addr_h[10] => seq_addr_h[10].IN1
seq_addr_h[11] => seq_addr_h[11].IN1
seq_addr_h[12] => seq_addr_h[12].IN1
seq_addr_l[0] => seq_addr_l[0].IN1
seq_addr_l[1] => seq_addr_l[1].IN1
seq_addr_l[2] => seq_addr_l[2].IN1
seq_addr_l[3] => seq_addr_l[3].IN1
seq_addr_l[4] => seq_addr_l[4].IN1
seq_addr_l[5] => seq_addr_l[5].IN1
seq_addr_l[6] => seq_addr_l[6].IN1
seq_addr_l[7] => seq_addr_l[7].IN1
seq_addr_l[8] => seq_addr_l[8].IN1
seq_addr_l[9] => seq_addr_l[9].IN1
seq_addr_l[10] => seq_addr_l[10].IN1
seq_addr_l[11] => seq_addr_l[11].IN1
seq_addr_l[12] => seq_addr_l[12].IN1
seq_ba_h[0] => seq_ba_h[0].IN1
seq_ba_h[1] => seq_ba_h[1].IN1
seq_ba_h[2] => seq_ba_h[2].IN1
seq_ba_l[0] => seq_ba_l[0].IN1
seq_ba_l[1] => seq_ba_l[1].IN1
seq_ba_l[2] => seq_ba_l[2].IN1
seq_cas_n_h => seq_cas_n_h.IN1
seq_cas_n_l => seq_cas_n_l.IN1
seq_cke_h[0] => seq_cke_h[0].IN1
seq_cke_l[0] => seq_cke_l[0].IN1
seq_cs_n_h[0] => seq_cs_n_h[0].IN1
seq_cs_n_l[0] => seq_cs_n_l[0].IN1
seq_odt_h[0] => seq_odt_h[0].IN1
seq_odt_l[0] => seq_odt_l[0].IN1
seq_ras_n_h => seq_ras_n_h.IN1
seq_ras_n_l => seq_ras_n_l.IN1
seq_we_n_h => seq_we_n_h.IN1
seq_we_n_l => seq_we_n_l.IN1
seq_ac_sel => seq_ac_sel.IN22
mem_addr[0] <= ram_phy_alt_mem_phy_ac:addr[0].addr_struct.mem_ac
mem_addr[1] <= ram_phy_alt_mem_phy_ac:addr[1].addr_struct.mem_ac
mem_addr[2] <= ram_phy_alt_mem_phy_ac:addr[2].addr_struct.mem_ac
mem_addr[3] <= ram_phy_alt_mem_phy_ac:addr[3].addr_struct.mem_ac
mem_addr[4] <= ram_phy_alt_mem_phy_ac:addr[4].addr_struct.mem_ac
mem_addr[5] <= ram_phy_alt_mem_phy_ac:addr[5].addr_struct.mem_ac
mem_addr[6] <= ram_phy_alt_mem_phy_ac:addr[6].addr_struct.mem_ac
mem_addr[7] <= ram_phy_alt_mem_phy_ac:addr[7].addr_struct.mem_ac
mem_addr[8] <= ram_phy_alt_mem_phy_ac:addr[8].addr_struct.mem_ac
mem_addr[9] <= ram_phy_alt_mem_phy_ac:addr[9].addr_struct.mem_ac
mem_addr[10] <= ram_phy_alt_mem_phy_ac:addr[10].addr_struct.mem_ac
mem_addr[11] <= ram_phy_alt_mem_phy_ac:addr[11].addr_struct.mem_ac
mem_addr[12] <= ram_phy_alt_mem_phy_ac:addr[12].addr_struct.mem_ac
mem_ba[0] <= ram_phy_alt_mem_phy_ac:ba[0].ba_struct.mem_ac
mem_ba[1] <= ram_phy_alt_mem_phy_ac:ba[1].ba_struct.mem_ac
mem_ba[2] <= ram_phy_alt_mem_phy_ac:ba[2].ba_struct.mem_ac
mem_cas_n <= ram_phy_alt_mem_phy_ac:cas_n_struct.mem_ac
mem_cke[0] <= ram_phy_alt_mem_phy_ac:cke[0].cke_struct.mem_ac
mem_cs_n[0] <= ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.mem_ac
mem_odt[0] <= ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct.mem_ac
mem_ras_n <= ram_phy_alt_mem_phy_ac:ras_n_struct.mem_ac
mem_we_n <= ram_phy_alt_mem_phy_ac:we_n_struct.mem_ac


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ba[2].ba_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_akd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_akd:auto_generated.datain_l[0]
outclock => ddio_out_akd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_akd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_akd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:gen_odt.odt[0].odt_struct|altddio_out:full_rate.addr_pin|ddio_out_akd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_2x.CLK
phy_clk_1x => ac_1t.CLK
ctl_add_1t_ac_lat => ac_2x.OUTPUTSELECT
ctl_negedge_en => Decoder2.IN0
ctl_add_intermediate_regs => Decoder1.IN0
period_sel => ~NO_FANOUT~
seq_ac_sel => Decoder0.IN0
ctl_ac_h => ~NO_FANOUT~
ctl_ac_l => ac_l.DATAA
seq_ac_h => ~NO_FANOUT~
seq_ac_l => ac_l.DATAB
mem_ac <= altddio_out:full_rate.addr_pin.dataout


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin
datain_h[0] => ddio_out_nhd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_nhd:auto_generated.datain_l[0]
outclock => ddio_out_nhd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_nhd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_nhd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:full_rate.addr_pin|ddio_out_nhd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => reset_phy_clk_1x_n.IN1
ctl_cal_success <= ram_phy_alt_mem_phy_seq:seq_inst.ctl_init_success
ctl_cal_fail <= ram_phy_alt_mem_phy_seq:seq_inst.ctl_init_fail
ctl_cal_warning <= ram_phy_alt_mem_phy_seq:seq_inst.ctl_init_warning
ctl_cal_req => ctl_cal_req.IN1
int_RANK_HAS_ADDR_SWAP[0] => int_RANK_HAS_ADDR_SWAP[0].IN1
ctl_cal_byte_lane_sel_n[0] => ctl_cal_byte_lane_sel_n[0].IN1
ctl_cal_byte_lane_sel_n[1] => ctl_cal_byte_lane_sel_n[1].IN1
seq_pll_inc_dec_n <= ram_phy_alt_mem_phy_seq:seq_inst.seq_pll_inc_dec_n
seq_pll_start_reconfig <= ram_phy_alt_mem_phy_seq:seq_inst.seq_pll_start_reconfig
seq_pll_select[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
seq_pll_select[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_pll_select
phs_shft_busy => phs_shft_busy.IN1
pll_resync_clk_index[0] => pll_resync_clk_index[0].IN1
pll_resync_clk_index[1] => pll_resync_clk_index[1].IN1
pll_resync_clk_index[2] => pll_resync_clk_index[2].IN1
pll_measure_clk_index[0] => pll_measure_clk_index[0].IN1
pll_measure_clk_index[1] => pll_measure_clk_index[1].IN1
pll_measure_clk_index[2] => pll_measure_clk_index[2].IN1
sc_clk_dp[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
sc_clk_dp[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_clk
scan_enable_dqs_config[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_enable_dqs_config[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs_config
scan_update[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_update[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_update
scan_din[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_din[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_din
scan_enable_ck[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_ck
scan_enable_dqs[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqs[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqs
scan_enable_dqsn[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dqsn[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dqsn
scan_enable_dq[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[5] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[6] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[7] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[8] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[9] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[10] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[11] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[12] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[13] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[14] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dq[15] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dq
scan_enable_dm[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
scan_enable_dm[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_scan_enable_dm
hr_rsc_clk => hr_rsc_clk.IN1
seq_ac_addr[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[5] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[6] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[7] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[8] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[9] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[10] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[11] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_addr[12] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_addr
seq_ac_ba[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_ba[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_ba[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_ba
seq_ac_cas_n[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_cas_n
seq_ac_ras_n[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_ras_n
seq_ac_we_n[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_we_n
seq_ac_cke[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_cke
seq_ac_cs_n[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_cs_n
seq_ac_odt[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_odt
seq_ac_rst_n[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_rst_n
seq_ac_sel <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_sel
seq_mem_clk_disable <= ram_phy_alt_mem_phy_seq:seq_inst.seq_mem_clk_disable
ctl_add_1t_ac_lat_internal <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_ac_lat_internal
ctl_add_1t_odt_lat_internal <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_1t_odt_lat_internal
ctl_add_intermediate_regs_internal <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ac_add_2t
seq_rdv_doing_rd[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdv_doing_rd[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdv_doing_rd
seq_rdp_reset_req_n <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_reset_req_n
seq_rdp_inc_read_lat_1x[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_inc_read_lat_1x[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_inc_read_lat_1x
seq_rdp_dec_read_lat_1x[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
seq_rdp_dec_read_lat_1x[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdp_dec_read_lat_1x
ctl_rdata[0] => ctl_rdata[0].IN1
ctl_rdata[1] => ctl_rdata[1].IN1
ctl_rdata[2] => ctl_rdata[2].IN1
ctl_rdata[3] => ctl_rdata[3].IN1
ctl_rdata[4] => ctl_rdata[4].IN1
ctl_rdata[5] => ctl_rdata[5].IN1
ctl_rdata[6] => ctl_rdata[6].IN1
ctl_rdata[7] => ctl_rdata[7].IN1
ctl_rdata[8] => ctl_rdata[8].IN1
ctl_rdata[9] => ctl_rdata[9].IN1
ctl_rdata[10] => ctl_rdata[10].IN1
ctl_rdata[11] => ctl_rdata[11].IN1
ctl_rdata[12] => ctl_rdata[12].IN1
ctl_rdata[13] => ctl_rdata[13].IN1
ctl_rdata[14] => ctl_rdata[14].IN1
ctl_rdata[15] => ctl_rdata[15].IN1
ctl_rdata[16] => ctl_rdata[16].IN1
ctl_rdata[17] => ctl_rdata[17].IN1
ctl_rdata[18] => ctl_rdata[18].IN1
ctl_rdata[19] => ctl_rdata[19].IN1
ctl_rdata[20] => ctl_rdata[20].IN1
ctl_rdata[21] => ctl_rdata[21].IN1
ctl_rdata[22] => ctl_rdata[22].IN1
ctl_rdata[23] => ctl_rdata[23].IN1
ctl_rdata[24] => ctl_rdata[24].IN1
ctl_rdata[25] => ctl_rdata[25].IN1
ctl_rdata[26] => ctl_rdata[26].IN1
ctl_rdata[27] => ctl_rdata[27].IN1
ctl_rdata[28] => ctl_rdata[28].IN1
ctl_rdata[29] => ctl_rdata[29].IN1
ctl_rdata[30] => ctl_rdata[30].IN1
ctl_rdata[31] => ctl_rdata[31].IN1
int_rdata_valid_1t[0] => int_rdata_valid_1t[0].IN1
seq_rdata_valid_lat_inc <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_inc
seq_rdata_valid_lat_dec <= ram_phy_alt_mem_phy_seq:seq_inst.seq_rdata_valid_lat_dec
ctl_rlat[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
ctl_rlat[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_rlat
seq_poa_lat_dec_1x[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_dec_1x[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_dec_1x
seq_poa_lat_inc_1x[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_lat_inc_1x[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_poa_lat_inc_1x
seq_poa_protection_override_1x <= ram_phy_alt_mem_phy_seq:seq_inst.seq_poa_protection_override_1x
seq_oct_oct_delay[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_delay[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_delay
seq_oct_oct_extend[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_oct_extend[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_oct_extend
seq_oct_val <= ram_phy_alt_mem_phy_seq:seq_inst.seq_oct_value
seq_wdp_dqs_burst[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_dqs_burst[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs_burst
seq_wdp_wdata_valid[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata_valid[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata_valid
seq_wdp_wdata[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[5] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[6] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[7] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[8] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[9] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[10] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[11] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[12] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[13] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[14] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[15] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[16] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[17] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[18] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[19] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[20] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[21] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[22] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[23] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[24] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[25] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[26] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[27] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[28] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[29] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[30] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_wdata[31] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_wdata
seq_wdp_dm[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dm[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dm
seq_wdp_dqs[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_dqs[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_dqs
seq_wdp_ovride <= ram_phy_alt_mem_phy_seq:seq_inst.seq_wdp_ovride
seq_dqs_add_2t_delay[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
seq_dqs_add_2t_delay[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dqs_add_2t_delay
ctl_wlat[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
ctl_wlat[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_ctl_wlat
seq_mmc_start <= ram_phy_alt_mem_phy_seq:seq_inst.seq_mmc_start
mmc_seq_done => mmc_seq_done.IN1
mmc_seq_value => mmc_seq_value.IN1
mem_err_out_n => mem_err_out_n.IN1
parity_error_n <= ram_phy_alt_mem_phy_seq:seq_inst.parity_error_n
dbg_clk => dbg_clk.IN1
dbg_reset_n => dbg_reset_n.IN1
dbg_addr[0] => dbg_addr[0].IN1
dbg_addr[1] => dbg_addr[1].IN1
dbg_addr[2] => dbg_addr[2].IN1
dbg_addr[3] => dbg_addr[3].IN1
dbg_addr[4] => dbg_addr[4].IN1
dbg_addr[5] => dbg_addr[5].IN1
dbg_addr[6] => dbg_addr[6].IN1
dbg_addr[7] => dbg_addr[7].IN1
dbg_addr[8] => dbg_addr[8].IN1
dbg_addr[9] => dbg_addr[9].IN1
dbg_addr[10] => dbg_addr[10].IN1
dbg_addr[11] => dbg_addr[11].IN1
dbg_addr[12] => dbg_addr[12].IN1
dbg_wr => dbg_wr.IN1
dbg_rd => dbg_rd.IN1
dbg_cs => dbg_cs.IN1
dbg_wr_data[0] => dbg_wr_data[0].IN1
dbg_wr_data[1] => dbg_wr_data[1].IN1
dbg_wr_data[2] => dbg_wr_data[2].IN1
dbg_wr_data[3] => dbg_wr_data[3].IN1
dbg_wr_data[4] => dbg_wr_data[4].IN1
dbg_wr_data[5] => dbg_wr_data[5].IN1
dbg_wr_data[6] => dbg_wr_data[6].IN1
dbg_wr_data[7] => dbg_wr_data[7].IN1
dbg_wr_data[8] => dbg_wr_data[8].IN1
dbg_wr_data[9] => dbg_wr_data[9].IN1
dbg_wr_data[10] => dbg_wr_data[10].IN1
dbg_wr_data[11] => dbg_wr_data[11].IN1
dbg_wr_data[12] => dbg_wr_data[12].IN1
dbg_wr_data[13] => dbg_wr_data[13].IN1
dbg_wr_data[14] => dbg_wr_data[14].IN1
dbg_wr_data[15] => dbg_wr_data[15].IN1
dbg_wr_data[16] => dbg_wr_data[16].IN1
dbg_wr_data[17] => dbg_wr_data[17].IN1
dbg_wr_data[18] => dbg_wr_data[18].IN1
dbg_wr_data[19] => dbg_wr_data[19].IN1
dbg_wr_data[20] => dbg_wr_data[20].IN1
dbg_wr_data[21] => dbg_wr_data[21].IN1
dbg_wr_data[22] => dbg_wr_data[22].IN1
dbg_wr_data[23] => dbg_wr_data[23].IN1
dbg_wr_data[24] => dbg_wr_data[24].IN1
dbg_wr_data[25] => dbg_wr_data[25].IN1
dbg_wr_data[26] => dbg_wr_data[26].IN1
dbg_wr_data[27] => dbg_wr_data[27].IN1
dbg_wr_data[28] => dbg_wr_data[28].IN1
dbg_wr_data[29] => dbg_wr_data[29].IN1
dbg_wr_data[30] => dbg_wr_data[30].IN1
dbg_wr_data[31] => dbg_wr_data[31].IN1
dbg_rd_data[0] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[1] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[2] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[3] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[4] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[5] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[6] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[7] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[8] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[9] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[10] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[11] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[12] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[13] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[14] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[15] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[16] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[17] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[18] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[19] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[20] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[21] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[22] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[23] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[24] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[25] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[26] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[27] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[28] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[29] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[30] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_rd_data[31] <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_rd_data
dbg_waitrequest <= ram_phy_alt_mem_phy_seq:seq_inst.seq_dbg_waitrequest


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst
clk => ram_phy_alt_mem_phy_admin:admin.clk
clk => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.CLK
clk => \pll_ctrl:mmi_pll_active.CLK
clk => mmi_pll_select[0].CLK
clk => mmi_pll_select[1].CLK
clk => mmi_pll_select[2].CLK
clk => mmi_pll_start_reconfig.CLK
clk => mmi_pll_inc_dec_n.CLK
clk => dgrb_phs_shft_busy.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => seq_pll_phs_shift_busy_ccd.CLK
clk => seq_pll_phs_shift_busy_r.CLK
clk => seq_ac_add_2t~reg0.CLK
clk => seq_ac_add_1t_odt_lat_internal~reg0.CLK
clk => seq_ac_add_1t_ac_lat_internal~reg0.CLK
clk => ctl_cal_byte_lanes_r[0].CLK
clk => ctl_cal_byte_lanes_r[1].CLK
clk => seq_rdp_reset_req_n~reg0.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => dgb_ac_access_gnt_r.CLK
clk => seq_ac_rst_n[0]~reg0.CLK
clk => seq_ac_odt[0]~reg0.CLK
clk => seq_ac_cs_n[0]~reg0.CLK
clk => seq_ac_cke[0]~reg0.CLK
clk => seq_ac_we_n[0]~reg0.CLK
clk => seq_ac_ras_n[0]~reg0.CLK
clk => seq_ac_cas_n[0]~reg0.CLK
clk => seq_ac_ba[0]~reg0.CLK
clk => seq_ac_ba[1]~reg0.CLK
clk => seq_ac_ba[2]~reg0.CLK
clk => seq_ac_addr[0]~reg0.CLK
clk => seq_ac_addr[1]~reg0.CLK
clk => seq_ac_addr[2]~reg0.CLK
clk => seq_ac_addr[3]~reg0.CLK
clk => seq_ac_addr[4]~reg0.CLK
clk => seq_ac_addr[5]~reg0.CLK
clk => seq_ac_addr[6]~reg0.CLK
clk => seq_ac_addr[7]~reg0.CLK
clk => seq_ac_addr[8]~reg0.CLK
clk => seq_ac_addr[9]~reg0.CLK
clk => seq_ac_addr[10]~reg0.CLK
clk => seq_ac_addr[11]~reg0.CLK
clk => seq_ac_addr[12]~reg0.CLK
clk => \ac_mux:seen_phy_init_complete.CLK
clk => \ac_mux:mem_clk_disable[0].CLK
clk => \ac_mux:mem_clk_disable[1].CLK
clk => \ac_mux:mem_clk_disable[2].CLK
clk => seq_mem_clk_disable~reg0.CLK
clk => seq_rdv_doing_rd[0]~reg0.CLK
clk => seq_rdv_doing_rd[1]~reg0.CLK
clk => \ac_mux:ctrl_broadcast_r.command_req.CLK
clk => seq_poa_protection_override_1x~reg0.CLK
clk => seq_oct_oct_extend[0]~reg0.CLK
clk => seq_oct_oct_extend[1]~reg0.CLK
clk => seq_oct_oct_extend[2]~reg0.CLK
clk => seq_oct_oct_extend[3]~reg0.CLK
clk => seq_oct_oct_extend[4]~reg0.CLK
clk => seq_oct_oct_delay[0]~reg0.CLK
clk => seq_oct_oct_delay[1]~reg0.CLK
clk => seq_oct_oct_delay[2]~reg0.CLK
clk => seq_oct_oct_delay[3]~reg0.CLK
clk => seq_oct_oct_delay[4]~reg0.CLK
clk => ram_phy_alt_mem_phy_dgrb:dgrb.clk
clk => ram_phy_alt_mem_phy_dgwb:dgwb.clk
clk => ram_phy_alt_mem_phy_ctrl:ctrl.clk
clk => \ac_mux:ctrl_broadcast_r.command~1.DATAIN
rst_n => ram_phy_alt_mem_phy_admin:admin.rst_n
rst_n => ram_phy_alt_mem_phy_dgrb:dgrb.rst_n
rst_n => ram_phy_alt_mem_phy_dgwb:dgwb.rst_n
rst_n => ram_phy_alt_mem_phy_ctrl:ctrl.rst_n
rst_n => seq_ac_rst_n[0]~reg0.ACLR
rst_n => seq_ac_odt[0]~reg0.ACLR
rst_n => seq_ac_cs_n[0]~reg0.PRESET
rst_n => seq_ac_cke[0]~reg0.ACLR
rst_n => seq_ac_we_n[0]~reg0.PRESET
rst_n => seq_ac_ras_n[0]~reg0.PRESET
rst_n => seq_ac_cas_n[0]~reg0.PRESET
rst_n => seq_ac_ba[0]~reg0.ACLR
rst_n => seq_ac_ba[1]~reg0.ACLR
rst_n => seq_ac_ba[2]~reg0.ACLR
rst_n => seq_ac_addr[0]~reg0.ACLR
rst_n => seq_ac_addr[1]~reg0.ACLR
rst_n => seq_ac_addr[2]~reg0.ACLR
rst_n => seq_ac_addr[3]~reg0.ACLR
rst_n => seq_ac_addr[4]~reg0.ACLR
rst_n => seq_ac_addr[5]~reg0.ACLR
rst_n => seq_ac_addr[6]~reg0.ACLR
rst_n => seq_ac_addr[7]~reg0.ACLR
rst_n => seq_ac_addr[8]~reg0.ACLR
rst_n => seq_ac_addr[9]~reg0.ACLR
rst_n => seq_ac_addr[10]~reg0.ACLR
rst_n => seq_ac_addr[11]~reg0.ACLR
rst_n => seq_ac_addr[12]~reg0.ACLR
rst_n => \ac_mux:seen_phy_init_complete.ACLR
rst_n => \ac_mux:mem_clk_disable[0].PRESET
rst_n => \ac_mux:mem_clk_disable[1].PRESET
rst_n => \ac_mux:mem_clk_disable[2].PRESET
rst_n => seq_mem_clk_disable~reg0.PRESET
rst_n => seq_rdv_doing_rd[0]~reg0.ACLR
rst_n => seq_rdv_doing_rd[1]~reg0.ACLR
rst_n => dgrb_phs_shft_busy.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => seq_ac_add_2t~reg0.ACLR
rst_n => seq_ac_add_1t_odt_lat_internal~reg0.ACLR
rst_n => seq_ac_add_1t_ac_lat_internal~reg0.ACLR
rst_n => ctl_cal_byte_lanes_r[0].PRESET
rst_n => ctl_cal_byte_lanes_r[1].PRESET
rst_n => seq_rdp_reset_req_n~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => seq_poa_protection_override_1x~reg0.ACLR
rst_n => seq_oct_oct_extend[0]~reg0.PRESET
rst_n => seq_oct_oct_extend[1]~reg0.PRESET
rst_n => seq_oct_oct_extend[2]~reg0.ACLR
rst_n => seq_oct_oct_extend[3]~reg0.ACLR
rst_n => seq_oct_oct_extend[4]~reg0.ACLR
rst_n => seq_oct_oct_delay[0]~reg0.ACLR
rst_n => seq_oct_oct_delay[1]~reg0.ACLR
rst_n => seq_oct_oct_delay[2]~reg0.ACLR
rst_n => seq_oct_oct_delay[3]~reg0.ACLR
rst_n => seq_oct_oct_delay[4]~reg0.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command_req.ACLR
rst_n => dgb_ac_access_gnt_r.ACLR
rst_n => seq_pll_phs_shift_busy_ccd.ACLR
rst_n => seq_pll_phs_shift_busy_r.ACLR
rst_n => \pll_ctrl:seq_pll_phs_shift_busy_ccd_1t.ACLR
rst_n => \pll_ctrl:mmi_pll_active.ACLR
rst_n => mmi_pll_select[0].ACLR
rst_n => mmi_pll_select[1].ACLR
rst_n => mmi_pll_select[2].ACLR
rst_n => mmi_pll_start_reconfig.ACLR
rst_n => mmi_pll_inc_dec_n.ACLR
rst_n => \ac_mux:ctrl_broadcast_r.command~3.DATAIN
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_warning <= <GND>
ctl_recalibrate_req => mem_clk_disable.OUTPUTSELECT
ctl_recalibrate_req => seen_phy_init_complete.OUTPUTSELECT
ctl_recalibrate_req => seq_rdp_reset_req_n.OUTPUTSELECT
ctl_recalibrate_req => ram_phy_alt_mem_phy_admin:admin.ctl_recalibrate_req
ctl_recalibrate_req => ram_phy_alt_mem_phy_ctrl:ctrl.ctl_recalibrate_req
mem_ac_swapped_ranks[0] => ram_phy_alt_mem_phy_admin:admin.mem_ac_swapped_ranks[0]
ctl_cal_byte_lanes[0] => ctl_cal_byte_lanes_r[0].DATAIN
ctl_cal_byte_lanes[1] => ctl_cal_byte_lanes_r[1].DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_phs_shift_busy => seq_pll_phs_shift_busy_r.DATAIN
pll_resync_clk_index[0] => ram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[0]
pll_resync_clk_index[1] => ram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[1]
pll_resync_clk_index[2] => ram_phy_alt_mem_phy_dgrb:dgrb.pll_resync_clk_index[2]
pll_measure_clk_index[0] => ram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[0]
pll_measure_clk_index[1] => ram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[1]
pll_measure_clk_index[2] => ram_phy_alt_mem_phy_dgrb:dgrb.pll_measure_clk_index[2]
seq_scan_clk[0] <= <GND>
seq_scan_clk[1] <= <GND>
seq_scan_enable_dqs_config[0] <= <GND>
seq_scan_enable_dqs_config[1] <= <GND>
seq_scan_update[0] <= <GND>
seq_scan_update[1] <= <GND>
seq_scan_din[0] <= <GND>
seq_scan_din[1] <= <GND>
seq_scan_enable_ck[0] <= <GND>
seq_scan_enable_dqs[0] <= <GND>
seq_scan_enable_dqs[1] <= <GND>
seq_scan_enable_dqsn[0] <= <GND>
seq_scan_enable_dqsn[1] <= <GND>
seq_scan_enable_dq[0] <= <GND>
seq_scan_enable_dq[1] <= <GND>
seq_scan_enable_dq[2] <= <GND>
seq_scan_enable_dq[3] <= <GND>
seq_scan_enable_dq[4] <= <GND>
seq_scan_enable_dq[5] <= <GND>
seq_scan_enable_dq[6] <= <GND>
seq_scan_enable_dq[7] <= <GND>
seq_scan_enable_dq[8] <= <GND>
seq_scan_enable_dq[9] <= <GND>
seq_scan_enable_dq[10] <= <GND>
seq_scan_enable_dq[11] <= <GND>
seq_scan_enable_dq[12] <= <GND>
seq_scan_enable_dq[13] <= <GND>
seq_scan_enable_dq[14] <= <GND>
seq_scan_enable_dq[15] <= <GND>
seq_scan_enable_dm[0] <= <GND>
seq_scan_enable_dm[1] <= <GND>
hr_rsc_clk => ~NO_FANOUT~
seq_ac_addr[0] <= seq_ac_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[1] <= seq_ac_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[2] <= seq_ac_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[3] <= seq_ac_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[4] <= seq_ac_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[5] <= seq_ac_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[6] <= seq_ac_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[7] <= seq_ac_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[8] <= seq_ac_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[9] <= seq_ac_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[10] <= seq_ac_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[11] <= seq_ac_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_addr[12] <= seq_ac_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[0] <= seq_ac_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[1] <= seq_ac_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ba[2] <= seq_ac_ba[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cas_n[0] <= seq_ac_cas_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_ras_n[0] <= seq_ac_ras_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_we_n[0] <= seq_ac_we_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cke[0] <= seq_ac_cke[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_cs_n[0] <= seq_ac_cs_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_odt[0] <= seq_ac_odt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_rst_n[0] <= seq_ac_rst_n[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= ram_phy_alt_mem_phy_admin:admin.seq_ac_sel
seq_mem_clk_disable <= seq_mem_clk_disable~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_ac_lat_internal <= seq_ac_add_1t_ac_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_1t_odt_lat_internal <= seq_ac_add_1t_odt_lat_internal~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ac_add_2t <= seq_ac_add_2t~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_reset_req_n <= seq_rdp_reset_req_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdp_inc_read_lat_1x[0] <= <GND>
seq_rdp_inc_read_lat_1x[1] <= <GND>
seq_rdp_dec_read_lat_1x[0] <= <GND>
seq_rdp_dec_read_lat_1x[1] <= <GND>
rdata[0] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[0]
rdata[1] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[1]
rdata[2] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[2]
rdata[3] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[3]
rdata[4] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[4]
rdata[5] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[5]
rdata[6] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[6]
rdata[7] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[7]
rdata[8] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[8]
rdata[9] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[9]
rdata[10] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[10]
rdata[11] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[11]
rdata[12] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[12]
rdata[13] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[13]
rdata[14] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[14]
rdata[15] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[15]
rdata[16] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[16]
rdata[16] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[0]
rdata[17] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[17]
rdata[17] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[1]
rdata[18] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[18]
rdata[18] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[2]
rdata[19] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[19]
rdata[19] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[3]
rdata[20] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[20]
rdata[20] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[4]
rdata[21] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[21]
rdata[21] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[5]
rdata[22] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[22]
rdata[22] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[6]
rdata[23] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[23]
rdata[23] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[7]
rdata[24] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[24]
rdata[24] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[8]
rdata[25] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[25]
rdata[25] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[9]
rdata[26] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[26]
rdata[26] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[10]
rdata[27] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[27]
rdata[27] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[11]
rdata[28] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[28]
rdata[28] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[12]
rdata[29] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[29]
rdata[29] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[13]
rdata[30] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[30]
rdata[30] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[14]
rdata[31] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata[31]
rdata[31] => ram_phy_alt_mem_phy_dgwb:dgwb.bypassed_rdata[15]
seq_rdv_doing_rd[0] <= seq_rdv_doing_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdv_doing_rd[1] <= seq_rdv_doing_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => ram_phy_alt_mem_phy_dgrb:dgrb.rdata_valid[0]
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_ctl_rlat[0] <= ram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[0]
seq_ctl_rlat[1] <= ram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[1]
seq_ctl_rlat[2] <= ram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[2]
seq_ctl_rlat[3] <= ram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[3]
seq_ctl_rlat[4] <= ram_phy_alt_mem_phy_dgrb:dgrb.rd_lat[4]
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_protection_override_1x <= seq_poa_protection_override_1x~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[0] <= seq_oct_oct_delay[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[1] <= seq_oct_oct_delay[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[2] <= seq_oct_oct_delay[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[3] <= seq_oct_oct_delay[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_delay[4] <= seq_oct_oct_delay[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[0] <= seq_oct_oct_extend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[1] <= seq_oct_oct_extend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[2] <= seq_oct_oct_extend[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[3] <= seq_oct_oct_extend[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_oct_extend[4] <= seq_oct_oct_extend[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= ram_phy_alt_mem_phy_dgrb:dgrb.seq_oct_value
seq_wdp_dqs_burst[0] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[0]
seq_wdp_dqs_burst[1] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs_burst[1]
seq_wdp_wdata_valid[0] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[0]
seq_wdp_wdata_valid[1] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata_valid[1]
seq_wdp_wdata[0] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[0]
seq_wdp_wdata[1] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[1]
seq_wdp_wdata[2] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[2]
seq_wdp_wdata[3] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[3]
seq_wdp_wdata[4] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[4]
seq_wdp_wdata[5] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[5]
seq_wdp_wdata[6] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[6]
seq_wdp_wdata[7] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[7]
seq_wdp_wdata[8] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[8]
seq_wdp_wdata[9] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[9]
seq_wdp_wdata[10] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[10]
seq_wdp_wdata[11] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[11]
seq_wdp_wdata[12] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[12]
seq_wdp_wdata[13] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[13]
seq_wdp_wdata[14] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[14]
seq_wdp_wdata[15] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[15]
seq_wdp_wdata[16] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[16]
seq_wdp_wdata[17] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[17]
seq_wdp_wdata[18] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[18]
seq_wdp_wdata[19] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[19]
seq_wdp_wdata[20] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[20]
seq_wdp_wdata[21] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[21]
seq_wdp_wdata[22] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[22]
seq_wdp_wdata[23] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[23]
seq_wdp_wdata[24] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[24]
seq_wdp_wdata[25] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[25]
seq_wdp_wdata[26] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[26]
seq_wdp_wdata[27] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[27]
seq_wdp_wdata[28] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[28]
seq_wdp_wdata[29] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[29]
seq_wdp_wdata[30] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[30]
seq_wdp_wdata[31] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_wdata[31]
seq_wdp_dm[0] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[0]
seq_wdp_dm[1] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[1]
seq_wdp_dm[2] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[2]
seq_wdp_dm[3] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dm[3]
seq_wdp_dqs[0] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[0]
seq_wdp_dqs[1] <= ram_phy_alt_mem_phy_dgwb:dgwb.dgwb_dqs[1]
seq_wdp_ovride <= seq_wdp_ovride.DB_MAX_OUTPUT_PORT_TYPE
seq_dqs_add_2t_delay[0] <= <GND>
seq_dqs_add_2t_delay[1] <= <GND>
seq_ctl_wlat[0] <= ram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[0]
seq_ctl_wlat[1] <= ram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[1]
seq_ctl_wlat[2] <= ram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[2]
seq_ctl_wlat[3] <= ram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[3]
seq_ctl_wlat[4] <= ram_phy_alt_mem_phy_dgrb:dgrb.wd_lat[4]
seq_mmc_start <= ram_phy_alt_mem_phy_dgrb:dgrb.seq_mmc_start
mmc_seq_done => ram_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_done
mmc_seq_value => ram_phy_alt_mem_phy_dgrb:dgrb.mmc_seq_value
mem_err_out_n => ~NO_FANOUT~
parity_error_n <= <VCC>
dbg_seq_clk => ~NO_FANOUT~
dbg_seq_rst_n => ~NO_FANOUT~
dbg_seq_addr[0] => ~NO_FANOUT~
dbg_seq_addr[1] => ~NO_FANOUT~
dbg_seq_addr[2] => ~NO_FANOUT~
dbg_seq_addr[3] => ~NO_FANOUT~
dbg_seq_addr[4] => ~NO_FANOUT~
dbg_seq_addr[5] => ~NO_FANOUT~
dbg_seq_addr[6] => ~NO_FANOUT~
dbg_seq_addr[7] => ~NO_FANOUT~
dbg_seq_addr[8] => ~NO_FANOUT~
dbg_seq_addr[9] => ~NO_FANOUT~
dbg_seq_addr[10] => ~NO_FANOUT~
dbg_seq_addr[11] => ~NO_FANOUT~
dbg_seq_addr[12] => ~NO_FANOUT~
dbg_seq_wr => ~NO_FANOUT~
dbg_seq_rd => ~NO_FANOUT~
dbg_seq_cs => ~NO_FANOUT~
dbg_seq_wr_data[0] => ~NO_FANOUT~
dbg_seq_wr_data[1] => ~NO_FANOUT~
dbg_seq_wr_data[2] => ~NO_FANOUT~
dbg_seq_wr_data[3] => ~NO_FANOUT~
dbg_seq_wr_data[4] => ~NO_FANOUT~
dbg_seq_wr_data[5] => ~NO_FANOUT~
dbg_seq_wr_data[6] => ~NO_FANOUT~
dbg_seq_wr_data[7] => ~NO_FANOUT~
dbg_seq_wr_data[8] => ~NO_FANOUT~
dbg_seq_wr_data[9] => ~NO_FANOUT~
dbg_seq_wr_data[10] => ~NO_FANOUT~
dbg_seq_wr_data[11] => ~NO_FANOUT~
dbg_seq_wr_data[12] => ~NO_FANOUT~
dbg_seq_wr_data[13] => ~NO_FANOUT~
dbg_seq_wr_data[14] => ~NO_FANOUT~
dbg_seq_wr_data[15] => ~NO_FANOUT~
dbg_seq_wr_data[16] => ~NO_FANOUT~
dbg_seq_wr_data[17] => ~NO_FANOUT~
dbg_seq_wr_data[18] => ~NO_FANOUT~
dbg_seq_wr_data[19] => ~NO_FANOUT~
dbg_seq_wr_data[20] => ~NO_FANOUT~
dbg_seq_wr_data[21] => ~NO_FANOUT~
dbg_seq_wr_data[22] => ~NO_FANOUT~
dbg_seq_wr_data[23] => ~NO_FANOUT~
dbg_seq_wr_data[24] => ~NO_FANOUT~
dbg_seq_wr_data[25] => ~NO_FANOUT~
dbg_seq_wr_data[26] => ~NO_FANOUT~
dbg_seq_wr_data[27] => ~NO_FANOUT~
dbg_seq_wr_data[28] => ~NO_FANOUT~
dbg_seq_wr_data[29] => ~NO_FANOUT~
dbg_seq_wr_data[30] => ~NO_FANOUT~
dbg_seq_wr_data[31] => ~NO_FANOUT~
seq_dbg_rd_data[0] <= <GND>
seq_dbg_rd_data[1] <= <GND>
seq_dbg_rd_data[2] <= <GND>
seq_dbg_rd_data[3] <= <GND>
seq_dbg_rd_data[4] <= <GND>
seq_dbg_rd_data[5] <= <GND>
seq_dbg_rd_data[6] <= <GND>
seq_dbg_rd_data[7] <= <GND>
seq_dbg_rd_data[8] <= <GND>
seq_dbg_rd_data[9] <= <GND>
seq_dbg_rd_data[10] <= <GND>
seq_dbg_rd_data[11] <= <GND>
seq_dbg_rd_data[12] <= <GND>
seq_dbg_rd_data[13] <= <GND>
seq_dbg_rd_data[14] <= <GND>
seq_dbg_rd_data[15] <= <GND>
seq_dbg_rd_data[16] <= <GND>
seq_dbg_rd_data[17] <= <GND>
seq_dbg_rd_data[18] <= <GND>
seq_dbg_rd_data[19] <= <GND>
seq_dbg_rd_data[20] <= <GND>
seq_dbg_rd_data[21] <= <GND>
seq_dbg_rd_data[22] <= <GND>
seq_dbg_rd_data[23] <= <GND>
seq_dbg_rd_data[24] <= <GND>
seq_dbg_rd_data[25] <= <GND>
seq_dbg_rd_data[26] <= <GND>
seq_dbg_rd_data[27] <= <GND>
seq_dbg_rd_data[28] <= <GND>
seq_dbg_rd_data[29] <= <GND>
seq_dbg_rd_data[30] <= <GND>
seq_dbg_rd_data[31] <= <GND>
seq_dbg_waitrequest <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_admin:admin
clk => ac_access_gnt~reg0.CLK
clk => admin_ctrl.command_err~reg0.CLK
clk => admin_ctrl.command_result[0]~reg0.CLK
clk => admin_ctrl.command_result[1]~reg0.CLK
clk => admin_ctrl.command_result[2]~reg0.CLK
clk => admin_ctrl.command_result[3]~reg0.CLK
clk => admin_ctrl.command_result[4]~reg0.CLK
clk => admin_ctrl.command_result[5]~reg0.CLK
clk => admin_ctrl.command_result[6]~reg0.CLK
clk => admin_ctrl.command_result[7]~reg0.CLK
clk => admin_ctrl.command_done~reg0.CLK
clk => admin_ctrl.command_ack~reg0.CLK
clk => nop_toggle_pin[0].CLK
clk => nop_toggle_pin[1].CLK
clk => nop_toggle_pin[2].CLK
clk => nop_toggle_pin[3].CLK
clk => nop_toggle_value.CLK
clk => addr_cmd[0].rst_n.CLK
clk => addr_cmd[0].odt[0].CLK
clk => addr_cmd[0].odt[1].CLK
clk => addr_cmd[0].odt[2].CLK
clk => addr_cmd[0].odt[3].CLK
clk => addr_cmd[0].odt[4].CLK
clk => addr_cmd[0].odt[5].CLK
clk => addr_cmd[0].odt[6].CLK
clk => addr_cmd[0].odt[7].CLK
clk => addr_cmd[0].odt[8].CLK
clk => addr_cmd[0].odt[9].CLK
clk => addr_cmd[0].odt[10].CLK
clk => addr_cmd[0].odt[11].CLK
clk => addr_cmd[0].odt[12].CLK
clk => addr_cmd[0].odt[13].CLK
clk => addr_cmd[0].odt[14].CLK
clk => addr_cmd[0].odt[15].CLK
clk => addr_cmd[0].cs_n[0].CLK
clk => addr_cmd[0].cs_n[1].CLK
clk => addr_cmd[0].cs_n[2].CLK
clk => addr_cmd[0].cs_n[3].CLK
clk => addr_cmd[0].cs_n[4].CLK
clk => addr_cmd[0].cs_n[5].CLK
clk => addr_cmd[0].cs_n[6].CLK
clk => addr_cmd[0].cs_n[7].CLK
clk => addr_cmd[0].cs_n[8].CLK
clk => addr_cmd[0].cs_n[9].CLK
clk => addr_cmd[0].cs_n[10].CLK
clk => addr_cmd[0].cs_n[11].CLK
clk => addr_cmd[0].cs_n[12].CLK
clk => addr_cmd[0].cs_n[13].CLK
clk => addr_cmd[0].cs_n[14].CLK
clk => addr_cmd[0].cs_n[15].CLK
clk => addr_cmd[0].cke[0].CLK
clk => addr_cmd[0].cke[1].CLK
clk => addr_cmd[0].cke[2].CLK
clk => addr_cmd[0].cke[3].CLK
clk => addr_cmd[0].cke[4].CLK
clk => addr_cmd[0].cke[5].CLK
clk => addr_cmd[0].cke[6].CLK
clk => addr_cmd[0].cke[7].CLK
clk => addr_cmd[0].cke[8].CLK
clk => addr_cmd[0].cke[9].CLK
clk => addr_cmd[0].cke[10].CLK
clk => addr_cmd[0].cke[11].CLK
clk => addr_cmd[0].cke[12].CLK
clk => addr_cmd[0].cke[13].CLK
clk => addr_cmd[0].cke[14].CLK
clk => addr_cmd[0].cke[15].CLK
clk => addr_cmd[0].we_n.CLK
clk => addr_cmd[0].ras_n.CLK
clk => addr_cmd[0].cas_n.CLK
clk => addr_cmd[0].ba[0].CLK
clk => addr_cmd[0].ba[1].CLK
clk => addr_cmd[0].ba[2].CLK
clk => addr_cmd[0].addr[0].CLK
clk => addr_cmd[0].addr[1].CLK
clk => addr_cmd[0].addr[2].CLK
clk => addr_cmd[0].addr[3].CLK
clk => addr_cmd[0].addr[4].CLK
clk => addr_cmd[0].addr[5].CLK
clk => addr_cmd[0].addr[6].CLK
clk => addr_cmd[0].addr[7].CLK
clk => addr_cmd[0].addr[8].CLK
clk => addr_cmd[0].addr[9].CLK
clk => addr_cmd[0].addr[10].CLK
clk => addr_cmd[0].addr[11].CLK
clk => addr_cmd[0].addr[12].CLK
clk => addr_cmd[0].addr[13].CLK
clk => addr_cmd[0].addr[14].CLK
clk => per_cs_init_seen[0].CLK
clk => refresh_done.CLK
clk => seq_ac_sel~reg0.CLK
clk => finished_state.CLK
clk => stage_counter_zero.CLK
clk => stage_counter[0].CLK
clk => stage_counter[1].CLK
clk => stage_counter[2].CLK
clk => stage_counter[3].CLK
clk => stage_counter[4].CLK
clk => stage_counter[5].CLK
clk => stage_counter[6].CLK
clk => stage_counter[7].CLK
clk => stage_counter[8].CLK
clk => stage_counter[9].CLK
clk => stage_counter[10].CLK
clk => stage_counter[11].CLK
clk => stage_counter[12].CLK
clk => stage_counter[13].CLK
clk => stage_counter[14].CLK
clk => stage_counter[15].CLK
clk => stage_counter[16].CLK
clk => stage_counter[17].CLK
clk => mem_init_complete.CLK
clk => command_started.CLK
clk => command_done.CLK
clk => refreshes_maxed.CLK
clk => trefi_failure~reg0.CLK
clk => num_stacked_refreshes[0].CLK
clk => num_stacked_refreshes[1].CLK
clk => num_stacked_refreshes[2].CLK
clk => refresh_due.CLK
clk => refresh_count[0].CLK
clk => refresh_count[1].CLK
clk => refresh_count[2].CLK
clk => refresh_count[3].CLK
clk => refresh_count[4].CLK
clk => refresh_count[5].CLK
clk => refresh_count[6].CLK
clk => refresh_count[7].CLK
clk => refresh_count[8].CLK
clk => initial_refresh_issued.CLK
clk => current_cs.CLK
clk => admin_req_extended.CLK
clk => ctrl_rec.command_req.CLK
clk => ctrl_rec.command_op.current_cs[0].CLK
clk => nop_toggle_signal~10.DATAIN
clk => ac_state~1.DATAIN
clk => state~13.DATAIN
clk => ctrl_rec.command~1.DATAIN
rst_n => nop_toggle_signal.rst_n.OUTPUTSELECT
rst_n => nop_toggle_signal.odt.OUTPUTSELECT
rst_n => nop_toggle_signal.cs_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cke.OUTPUTSELECT
rst_n => nop_toggle_signal.we_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ras_n.OUTPUTSELECT
rst_n => nop_toggle_signal.cas_n.OUTPUTSELECT
rst_n => nop_toggle_signal.ba.OUTPUTSELECT
rst_n => nop_toggle_signal.addr.OUTPUTSELECT
rst_n => addr_cmd[0].rst_n.ACLR
rst_n => addr_cmd[0].odt[0].ACLR
rst_n => addr_cmd[0].odt[1].ACLR
rst_n => addr_cmd[0].odt[2].ACLR
rst_n => addr_cmd[0].odt[3].ACLR
rst_n => addr_cmd[0].odt[4].ACLR
rst_n => addr_cmd[0].odt[5].ACLR
rst_n => addr_cmd[0].odt[6].ACLR
rst_n => addr_cmd[0].odt[7].ACLR
rst_n => addr_cmd[0].odt[8].ACLR
rst_n => addr_cmd[0].odt[9].ACLR
rst_n => addr_cmd[0].odt[10].ACLR
rst_n => addr_cmd[0].odt[11].ACLR
rst_n => addr_cmd[0].odt[12].ACLR
rst_n => addr_cmd[0].odt[13].ACLR
rst_n => addr_cmd[0].odt[14].ACLR
rst_n => addr_cmd[0].odt[15].ACLR
rst_n => addr_cmd[0].cs_n[0].PRESET
rst_n => addr_cmd[0].cs_n[1].ACLR
rst_n => addr_cmd[0].cs_n[2].ACLR
rst_n => addr_cmd[0].cs_n[3].ACLR
rst_n => addr_cmd[0].cs_n[4].ACLR
rst_n => addr_cmd[0].cs_n[5].ACLR
rst_n => addr_cmd[0].cs_n[6].ACLR
rst_n => addr_cmd[0].cs_n[7].ACLR
rst_n => addr_cmd[0].cs_n[8].ACLR
rst_n => addr_cmd[0].cs_n[9].ACLR
rst_n => addr_cmd[0].cs_n[10].ACLR
rst_n => addr_cmd[0].cs_n[11].ACLR
rst_n => addr_cmd[0].cs_n[12].ACLR
rst_n => addr_cmd[0].cs_n[13].ACLR
rst_n => addr_cmd[0].cs_n[14].ACLR
rst_n => addr_cmd[0].cs_n[15].ACLR
rst_n => addr_cmd[0].cke[0].ACLR
rst_n => addr_cmd[0].cke[1].ACLR
rst_n => addr_cmd[0].cke[2].ACLR
rst_n => addr_cmd[0].cke[3].ACLR
rst_n => addr_cmd[0].cke[4].ACLR
rst_n => addr_cmd[0].cke[5].ACLR
rst_n => addr_cmd[0].cke[6].ACLR
rst_n => addr_cmd[0].cke[7].ACLR
rst_n => addr_cmd[0].cke[8].ACLR
rst_n => addr_cmd[0].cke[9].ACLR
rst_n => addr_cmd[0].cke[10].ACLR
rst_n => addr_cmd[0].cke[11].ACLR
rst_n => addr_cmd[0].cke[12].ACLR
rst_n => addr_cmd[0].cke[13].ACLR
rst_n => addr_cmd[0].cke[14].ACLR
rst_n => addr_cmd[0].cke[15].ACLR
rst_n => addr_cmd[0].we_n.ACLR
rst_n => addr_cmd[0].ras_n.ACLR
rst_n => addr_cmd[0].cas_n.ACLR
rst_n => addr_cmd[0].ba[0].ACLR
rst_n => addr_cmd[0].ba[1].ACLR
rst_n => addr_cmd[0].ba[2].ACLR
rst_n => addr_cmd[0].addr[0].ACLR
rst_n => addr_cmd[0].addr[1].ACLR
rst_n => addr_cmd[0].addr[2].ACLR
rst_n => addr_cmd[0].addr[3].ACLR
rst_n => addr_cmd[0].addr[4].ACLR
rst_n => addr_cmd[0].addr[5].ACLR
rst_n => addr_cmd[0].addr[6].ACLR
rst_n => addr_cmd[0].addr[7].ACLR
rst_n => addr_cmd[0].addr[8].ACLR
rst_n => addr_cmd[0].addr[9].ACLR
rst_n => addr_cmd[0].addr[10].ACLR
rst_n => addr_cmd[0].addr[11].ACLR
rst_n => addr_cmd[0].addr[12].ACLR
rst_n => addr_cmd[0].addr[13].ACLR
rst_n => addr_cmd[0].addr[14].ACLR
rst_n => per_cs_init_seen[0].ACLR
rst_n => refresh_done.ACLR
rst_n => seq_ac_sel~reg0.PRESET
rst_n => finished_state.ACLR
rst_n => stage_counter_zero.PRESET
rst_n => stage_counter[0].ACLR
rst_n => stage_counter[1].ACLR
rst_n => stage_counter[2].ACLR
rst_n => stage_counter[3].ACLR
rst_n => stage_counter[4].ACLR
rst_n => stage_counter[5].ACLR
rst_n => stage_counter[6].ACLR
rst_n => stage_counter[7].ACLR
rst_n => stage_counter[8].ACLR
rst_n => stage_counter[9].ACLR
rst_n => stage_counter[10].ACLR
rst_n => stage_counter[11].ACLR
rst_n => stage_counter[12].ACLR
rst_n => stage_counter[13].ACLR
rst_n => stage_counter[14].ACLR
rst_n => stage_counter[15].ACLR
rst_n => stage_counter[16].ACLR
rst_n => stage_counter[17].ACLR
rst_n => mem_init_complete.ACLR
rst_n => trefi_failure~reg0.ACLR
rst_n => num_stacked_refreshes[0].ACLR
rst_n => num_stacked_refreshes[1].ACLR
rst_n => num_stacked_refreshes[2].ACLR
rst_n => ac_access_gnt~reg0.ACLR
rst_n => admin_ctrl.command_err~reg0.ACLR
rst_n => admin_ctrl.command_result[0]~reg0.ACLR
rst_n => admin_ctrl.command_result[1]~reg0.ACLR
rst_n => admin_ctrl.command_result[2]~reg0.ACLR
rst_n => admin_ctrl.command_result[3]~reg0.ACLR
rst_n => admin_ctrl.command_result[4]~reg0.ACLR
rst_n => admin_ctrl.command_result[5]~reg0.ACLR
rst_n => admin_ctrl.command_result[6]~reg0.ACLR
rst_n => admin_ctrl.command_result[7]~reg0.ACLR
rst_n => admin_ctrl.command_done~reg0.ACLR
rst_n => admin_ctrl.command_ack~reg0.ACLR
rst_n => ctrl_rec.command_req.ACLR
rst_n => ctrl_rec.command_op.current_cs[0].ACLR
rst_n => admin_req_extended.ACLR
rst_n => current_cs.ACLR
rst_n => initial_refresh_issued.ACLR
rst_n => refresh_count[0].PRESET
rst_n => refresh_count[1].ACLR
rst_n => refresh_count[2].PRESET
rst_n => refresh_count[3].ACLR
rst_n => refresh_count[4].ACLR
rst_n => refresh_count[5].PRESET
rst_n => refresh_count[6].PRESET
rst_n => refresh_count[7].PRESET
rst_n => refresh_count[8].PRESET
rst_n => refresh_due.ACLR
rst_n => refreshes_maxed.ACLR
rst_n => command_started.ACLR
rst_n => command_done.ACLR
rst_n => ac_state~3.DATAIN
rst_n => state~15.DATAIN
rst_n => ctrl_rec.command~3.DATAIN
rst_n => nop_toggle_value.ENA
rst_n => nop_toggle_pin[3].ENA
rst_n => nop_toggle_pin[2].ENA
rst_n => nop_toggle_pin[1].ENA
rst_n => nop_toggle_pin[0].ENA
mem_ac_swapped_ranks[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[0] => ~NO_FANOUT~
ctl_cal_byte_lanes[1] => ~NO_FANOUT~
seq_ac[0].rst_n <= addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[0] <= addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[1] <= addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[2] <= addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[3] <= addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[4] <= addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[5] <= addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[6] <= addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[7] <= addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[8] <= addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[9] <= addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[10] <= addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[11] <= addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[12] <= addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[13] <= addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[14] <= addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].odt[15] <= addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[0] <= addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[1] <= addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[2] <= addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[3] <= addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[4] <= addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[5] <= addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[6] <= addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[7] <= addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[8] <= addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[9] <= addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[10] <= addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[11] <= addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[12] <= addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[13] <= addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[14] <= addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cs_n[15] <= addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[0] <= addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[1] <= addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[2] <= addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[3] <= addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[4] <= addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[5] <= addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[6] <= addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[7] <= addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[8] <= addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[9] <= addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[10] <= addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[11] <= addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[12] <= addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[13] <= addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[14] <= addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cke[15] <= addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].we_n <= addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ras_n <= addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].cas_n <= addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[0] <= addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[1] <= addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].ba[2] <= addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[0] <= addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[1] <= addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[2] <= addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[3] <= addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[4] <= addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[5] <= addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[6] <= addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[7] <= addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[8] <= addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[9] <= addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[10] <= addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[11] <= addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[12] <= addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[13] <= addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
seq_ac[0].addr[14] <= addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
seq_ac_sel <= seq_ac_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_odt <= enable_odt.DB_MAX_OUTPUT_PORT_TYPE
regs_admin_ctrl_rec.mr3[0] => Selector61.IN11
regs_admin_ctrl_rec.mr3[0] => Selector117.IN13
regs_admin_ctrl_rec.mr3[0] => admin_regs_status_rec.mr3[0].DATAIN
regs_admin_ctrl_rec.mr3[1] => Selector60.IN15
regs_admin_ctrl_rec.mr3[1] => Selector116.IN13
regs_admin_ctrl_rec.mr3[1] => admin_regs_status_rec.mr3[1].DATAIN
regs_admin_ctrl_rec.mr3[2] => Selector59.IN13
regs_admin_ctrl_rec.mr3[2] => Selector115.IN13
regs_admin_ctrl_rec.mr3[2] => admin_regs_status_rec.mr3[2].DATAIN
regs_admin_ctrl_rec.mr3[3] => Selector58.IN13
regs_admin_ctrl_rec.mr3[3] => Selector114.IN13
regs_admin_ctrl_rec.mr3[3] => admin_regs_status_rec.mr3[3].DATAIN
regs_admin_ctrl_rec.mr3[4] => Selector57.IN13
regs_admin_ctrl_rec.mr3[4] => Selector113.IN13
regs_admin_ctrl_rec.mr3[4] => admin_regs_status_rec.mr3[4].DATAIN
regs_admin_ctrl_rec.mr3[5] => Selector56.IN13
regs_admin_ctrl_rec.mr3[5] => Selector112.IN13
regs_admin_ctrl_rec.mr3[5] => admin_regs_status_rec.mr3[5].DATAIN
regs_admin_ctrl_rec.mr3[6] => Selector55.IN13
regs_admin_ctrl_rec.mr3[6] => Selector111.IN13
regs_admin_ctrl_rec.mr3[6] => admin_regs_status_rec.mr3[6].DATAIN
regs_admin_ctrl_rec.mr3[7] => Selector54.IN13
regs_admin_ctrl_rec.mr3[7] => Selector110.IN13
regs_admin_ctrl_rec.mr3[7] => admin_regs_status_rec.mr3[7].DATAIN
regs_admin_ctrl_rec.mr3[8] => Selector53.IN11
regs_admin_ctrl_rec.mr3[8] => Selector109.IN13
regs_admin_ctrl_rec.mr3[8] => admin_regs_status_rec.mr3[8].DATAIN
regs_admin_ctrl_rec.mr3[9] => Selector52.IN13
regs_admin_ctrl_rec.mr3[9] => Selector108.IN13
regs_admin_ctrl_rec.mr3[9] => admin_regs_status_rec.mr3[9].DATAIN
regs_admin_ctrl_rec.mr3[10] => Selector51.IN13
regs_admin_ctrl_rec.mr3[10] => Selector107.IN13
regs_admin_ctrl_rec.mr3[10] => admin_regs_status_rec.mr3[10].DATAIN
regs_admin_ctrl_rec.mr3[11] => Selector50.IN13
regs_admin_ctrl_rec.mr3[11] => Selector106.IN13
regs_admin_ctrl_rec.mr3[11] => admin_regs_status_rec.mr3[11].DATAIN
regs_admin_ctrl_rec.mr3[12] => Selector49.IN13
regs_admin_ctrl_rec.mr3[12] => Selector105.IN13
regs_admin_ctrl_rec.mr3[12] => admin_regs_status_rec.mr3[12].DATAIN
regs_admin_ctrl_rec.mr2[0] => Selector61.IN10
regs_admin_ctrl_rec.mr2[0] => Selector117.IN12
regs_admin_ctrl_rec.mr2[0] => admin_regs_status_rec.mr2[0].DATAIN
regs_admin_ctrl_rec.mr2[1] => Selector60.IN14
regs_admin_ctrl_rec.mr2[1] => Selector116.IN12
regs_admin_ctrl_rec.mr2[1] => admin_regs_status_rec.mr2[1].DATAIN
regs_admin_ctrl_rec.mr2[2] => Selector59.IN12
regs_admin_ctrl_rec.mr2[2] => Selector115.IN12
regs_admin_ctrl_rec.mr2[2] => admin_regs_status_rec.mr2[2].DATAIN
regs_admin_ctrl_rec.mr2[3] => Selector58.IN12
regs_admin_ctrl_rec.mr2[3] => Selector114.IN12
regs_admin_ctrl_rec.mr2[3] => admin_regs_status_rec.mr2[3].DATAIN
regs_admin_ctrl_rec.mr2[4] => Selector57.IN12
regs_admin_ctrl_rec.mr2[4] => Selector113.IN12
regs_admin_ctrl_rec.mr2[4] => admin_regs_status_rec.mr2[4].DATAIN
regs_admin_ctrl_rec.mr2[5] => Selector56.IN12
regs_admin_ctrl_rec.mr2[5] => Selector112.IN12
regs_admin_ctrl_rec.mr2[5] => admin_regs_status_rec.mr2[5].DATAIN
regs_admin_ctrl_rec.mr2[6] => Selector55.IN12
regs_admin_ctrl_rec.mr2[6] => Selector111.IN12
regs_admin_ctrl_rec.mr2[6] => admin_regs_status_rec.mr2[6].DATAIN
regs_admin_ctrl_rec.mr2[7] => Selector54.IN12
regs_admin_ctrl_rec.mr2[7] => Selector110.IN12
regs_admin_ctrl_rec.mr2[7] => admin_regs_status_rec.mr2[7].DATAIN
regs_admin_ctrl_rec.mr2[8] => Selector53.IN10
regs_admin_ctrl_rec.mr2[8] => Selector109.IN12
regs_admin_ctrl_rec.mr2[8] => admin_regs_status_rec.mr2[8].DATAIN
regs_admin_ctrl_rec.mr2[9] => Selector52.IN12
regs_admin_ctrl_rec.mr2[9] => Selector108.IN12
regs_admin_ctrl_rec.mr2[9] => admin_regs_status_rec.mr2[9].DATAIN
regs_admin_ctrl_rec.mr2[10] => Selector51.IN12
regs_admin_ctrl_rec.mr2[10] => Selector107.IN12
regs_admin_ctrl_rec.mr2[10] => admin_regs_status_rec.mr2[10].DATAIN
regs_admin_ctrl_rec.mr2[11] => Selector50.IN12
regs_admin_ctrl_rec.mr2[11] => Selector106.IN12
regs_admin_ctrl_rec.mr2[11] => admin_regs_status_rec.mr2[11].DATAIN
regs_admin_ctrl_rec.mr2[12] => Selector49.IN12
regs_admin_ctrl_rec.mr2[12] => Selector105.IN12
regs_admin_ctrl_rec.mr2[12] => admin_regs_status_rec.mr2[12].DATAIN
regs_admin_ctrl_rec.mr1[0] => Selector117.IN11
regs_admin_ctrl_rec.mr1[0] => admin_regs_status_rec.mr1[0].DATAIN
regs_admin_ctrl_rec.mr1[1] => Selector60.IN13
regs_admin_ctrl_rec.mr1[1] => Selector116.IN11
regs_admin_ctrl_rec.mr1[1] => admin_regs_status_rec.mr1[1].DATAIN
regs_admin_ctrl_rec.mr1[2] => Selector59.IN11
regs_admin_ctrl_rec.mr1[2] => Selector115.IN11
regs_admin_ctrl_rec.mr1[2] => enable_odt.IN0
regs_admin_ctrl_rec.mr1[2] => admin_regs_status_rec.mr1[2].DATAIN
regs_admin_ctrl_rec.mr1[3] => Selector58.IN11
regs_admin_ctrl_rec.mr1[3] => Selector114.IN11
regs_admin_ctrl_rec.mr1[3] => admin_regs_status_rec.mr1[3].DATAIN
regs_admin_ctrl_rec.mr1[4] => Selector57.IN11
regs_admin_ctrl_rec.mr1[4] => Selector113.IN11
regs_admin_ctrl_rec.mr1[4] => admin_regs_status_rec.mr1[4].DATAIN
regs_admin_ctrl_rec.mr1[5] => Selector56.IN11
regs_admin_ctrl_rec.mr1[5] => Selector112.IN11
regs_admin_ctrl_rec.mr1[5] => admin_regs_status_rec.mr1[5].DATAIN
regs_admin_ctrl_rec.mr1[6] => Selector55.IN11
regs_admin_ctrl_rec.mr1[6] => Selector111.IN11
regs_admin_ctrl_rec.mr1[6] => enable_odt.IN1
regs_admin_ctrl_rec.mr1[6] => admin_regs_status_rec.mr1[6].DATAIN
regs_admin_ctrl_rec.mr1[7] => Selector110.IN11
regs_admin_ctrl_rec.mr1[7] => admin_regs_status_rec.mr1[7].DATAIN
regs_admin_ctrl_rec.mr1[8] => Selector109.IN11
regs_admin_ctrl_rec.mr1[8] => admin_regs_status_rec.mr1[8].DATAIN
regs_admin_ctrl_rec.mr1[9] => Selector108.IN11
regs_admin_ctrl_rec.mr1[9] => admin_regs_status_rec.mr1[9].DATAIN
regs_admin_ctrl_rec.mr1[10] => Selector51.IN11
regs_admin_ctrl_rec.mr1[10] => Selector107.IN11
regs_admin_ctrl_rec.mr1[10] => admin_regs_status_rec.mr1[10].DATAIN
regs_admin_ctrl_rec.mr1[11] => Selector50.IN11
regs_admin_ctrl_rec.mr1[11] => Selector106.IN11
regs_admin_ctrl_rec.mr1[11] => admin_regs_status_rec.mr1[11].DATAIN
regs_admin_ctrl_rec.mr1[12] => Selector49.IN11
regs_admin_ctrl_rec.mr1[12] => Selector105.IN11
regs_admin_ctrl_rec.mr1[12] => admin_regs_status_rec.mr1[12].DATAIN
regs_admin_ctrl_rec.mr0[0] => Selector61.IN9
regs_admin_ctrl_rec.mr0[0] => Selector117.IN10
regs_admin_ctrl_rec.mr0[0] => admin_regs_status_rec.mr0[0].DATAIN
regs_admin_ctrl_rec.mr0[1] => Selector60.IN12
regs_admin_ctrl_rec.mr0[1] => Selector116.IN10
regs_admin_ctrl_rec.mr0[1] => admin_regs_status_rec.mr0[1].DATAIN
regs_admin_ctrl_rec.mr0[2] => Selector59.IN10
regs_admin_ctrl_rec.mr0[2] => Selector115.IN10
regs_admin_ctrl_rec.mr0[2] => admin_regs_status_rec.mr0[2].DATAIN
regs_admin_ctrl_rec.mr0[3] => Selector58.IN10
regs_admin_ctrl_rec.mr0[3] => Selector114.IN10
regs_admin_ctrl_rec.mr0[3] => admin_regs_status_rec.mr0[3].DATAIN
regs_admin_ctrl_rec.mr0[4] => Selector57.IN10
regs_admin_ctrl_rec.mr0[4] => Selector113.IN10
regs_admin_ctrl_rec.mr0[4] => admin_regs_status_rec.mr0[4].DATAIN
regs_admin_ctrl_rec.mr0[5] => Selector56.IN10
regs_admin_ctrl_rec.mr0[5] => Selector112.IN10
regs_admin_ctrl_rec.mr0[5] => admin_regs_status_rec.mr0[5].DATAIN
regs_admin_ctrl_rec.mr0[6] => Selector55.IN10
regs_admin_ctrl_rec.mr0[6] => Selector111.IN10
regs_admin_ctrl_rec.mr0[6] => admin_regs_status_rec.mr0[6].DATAIN
regs_admin_ctrl_rec.mr0[7] => Selector54.IN11
regs_admin_ctrl_rec.mr0[7] => Selector110.IN10
regs_admin_ctrl_rec.mr0[7] => admin_regs_status_rec.mr0[7].DATAIN
regs_admin_ctrl_rec.mr0[8] => Selector109.IN10
regs_admin_ctrl_rec.mr0[8] => admin_regs_status_rec.mr0[8].DATAIN
regs_admin_ctrl_rec.mr0[9] => Selector52.IN11
regs_admin_ctrl_rec.mr0[9] => Selector108.IN10
regs_admin_ctrl_rec.mr0[9] => admin_regs_status_rec.mr0[9].DATAIN
regs_admin_ctrl_rec.mr0[10] => Selector51.IN10
regs_admin_ctrl_rec.mr0[10] => Selector107.IN10
regs_admin_ctrl_rec.mr0[10] => admin_regs_status_rec.mr0[10].DATAIN
regs_admin_ctrl_rec.mr0[11] => Selector50.IN10
regs_admin_ctrl_rec.mr0[11] => Selector106.IN10
regs_admin_ctrl_rec.mr0[11] => admin_regs_status_rec.mr0[11].DATAIN
regs_admin_ctrl_rec.mr0[12] => Selector49.IN10
regs_admin_ctrl_rec.mr0[12] => Selector105.IN10
regs_admin_ctrl_rec.mr0[12] => admin_regs_status_rec.mr0[12].DATAIN
admin_regs_status_rec.init_done <= mem_init_complete.DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[0] <= regs_admin_ctrl_rec.mr3[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[1] <= regs_admin_ctrl_rec.mr3[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[2] <= regs_admin_ctrl_rec.mr3[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[3] <= regs_admin_ctrl_rec.mr3[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[4] <= regs_admin_ctrl_rec.mr3[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[5] <= regs_admin_ctrl_rec.mr3[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[6] <= regs_admin_ctrl_rec.mr3[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[7] <= regs_admin_ctrl_rec.mr3[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[8] <= regs_admin_ctrl_rec.mr3[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[9] <= regs_admin_ctrl_rec.mr3[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[10] <= regs_admin_ctrl_rec.mr3[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[11] <= regs_admin_ctrl_rec.mr3[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr3[12] <= regs_admin_ctrl_rec.mr3[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[0] <= regs_admin_ctrl_rec.mr2[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[1] <= regs_admin_ctrl_rec.mr2[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[2] <= regs_admin_ctrl_rec.mr2[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[3] <= regs_admin_ctrl_rec.mr2[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[4] <= regs_admin_ctrl_rec.mr2[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[5] <= regs_admin_ctrl_rec.mr2[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[6] <= regs_admin_ctrl_rec.mr2[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[7] <= regs_admin_ctrl_rec.mr2[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[8] <= regs_admin_ctrl_rec.mr2[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[9] <= regs_admin_ctrl_rec.mr2[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[10] <= regs_admin_ctrl_rec.mr2[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[11] <= regs_admin_ctrl_rec.mr2[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr2[12] <= regs_admin_ctrl_rec.mr2[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[0] <= regs_admin_ctrl_rec.mr1[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[1] <= regs_admin_ctrl_rec.mr1[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[2] <= regs_admin_ctrl_rec.mr1[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[3] <= regs_admin_ctrl_rec.mr1[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[4] <= regs_admin_ctrl_rec.mr1[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[5] <= regs_admin_ctrl_rec.mr1[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[6] <= regs_admin_ctrl_rec.mr1[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[7] <= regs_admin_ctrl_rec.mr1[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[8] <= regs_admin_ctrl_rec.mr1[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[9] <= regs_admin_ctrl_rec.mr1[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[10] <= regs_admin_ctrl_rec.mr1[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[11] <= regs_admin_ctrl_rec.mr1[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr1[12] <= regs_admin_ctrl_rec.mr1[12].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[0] <= regs_admin_ctrl_rec.mr0[0].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[1] <= regs_admin_ctrl_rec.mr0[1].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[2] <= regs_admin_ctrl_rec.mr0[2].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[3] <= regs_admin_ctrl_rec.mr0[3].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[4] <= regs_admin_ctrl_rec.mr0[4].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[5] <= regs_admin_ctrl_rec.mr0[5].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[6] <= regs_admin_ctrl_rec.mr0[6].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[7] <= regs_admin_ctrl_rec.mr0[7].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[8] <= regs_admin_ctrl_rec.mr0[8].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[9] <= regs_admin_ctrl_rec.mr0[9].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[10] <= regs_admin_ctrl_rec.mr0[10].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[11] <= regs_admin_ctrl_rec.mr0[11].DB_MAX_OUTPUT_PORT_TYPE
admin_regs_status_rec.mr0[12] <= regs_admin_ctrl_rec.mr0[12].DB_MAX_OUTPUT_PORT_TYPE
trefi_failure <= trefi_failure~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_admin.command_req => ctrl_rec.command_req.DATAIN
ctrl_admin.command_op.mtp_almt => ~NO_FANOUT~
ctrl_admin.command_op.single_bit => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[0] => ctrl_rec.command_op.current_cs[0].DATAIN
ctrl_admin.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_admin.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_admin.command.cmd_tr_due => ctrl_rec.command.cmd_tr_due.DATAIN
ctrl_admin.command.cmd_prep_customer_mr_setup => ctrl_rec.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_admin.command.cmd_prep_adv_wr_lat => ctrl_rec.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_admin.command.cmd_prep_adv_rd_lat => ctrl_rec.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_admin.command.cmd_was => ctrl_rec.command.cmd_was.DATAIN
ctrl_admin.command.cmd_poa => ctrl_rec.command.cmd_poa.DATAIN
ctrl_admin.command.cmd_rdv => ctrl_rec.command.cmd_rdv.DATAIN
ctrl_admin.command.cmd_rrp_seek => ctrl_rec.command.cmd_rrp_seek.DATAIN
ctrl_admin.command.cmd_rrp_sweep => ctrl_rec.command.cmd_rrp_sweep.DATAIN
ctrl_admin.command.cmd_rrp_reset => ctrl_rec.command.cmd_rrp_reset.DATAIN
ctrl_admin.command.cmd_read_mtp => ctrl_rec.command.cmd_read_mtp.DATAIN
ctrl_admin.command.cmd_write_mtp => ctrl_rec.command.cmd_write_mtp.DATAIN
ctrl_admin.command.cmd_write_btp => ctrl_rec.command.cmd_write_btp.DATAIN
ctrl_admin.command.cmd_write_ihi => ctrl_rec.command.cmd_write_ihi.DATAIN
ctrl_admin.command.cmd_prog_cal_mr => ctrl_rec.command.cmd_prog_cal_mr.DATAIN
ctrl_admin.command.cmd_init_dram => ctrl_rec.command.cmd_init_dram.DATAIN
ctrl_admin.command.cmd_phy_initialise => ctrl_rec.command.cmd_phy_initialise.DATAIN
ctrl_admin.command.cmd_idle => ctrl_rec.command.cmd_idle.DATAIN
admin_ctrl.command_err <= admin_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[0] <= admin_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[1] <= admin_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[2] <= admin_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[3] <= admin_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[4] <= admin_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[5] <= admin_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[6] <= admin_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_result[7] <= admin_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_done <= admin_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_ack <= admin_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => command_started.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.OUTPUTSELECT
ac_access_req => state.DATAA
ac_access_gnt <= ac_access_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
cal_fail => cal_complete.IN0
cal_success => cal_complete.IN1
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => seq_ac_sel.OUTPUTSELECT


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgrb:dgrb
clk => sig_doing_rd[0].CLK
clk => sig_doing_rd[1].CLK
clk => \ac_block:btp_addr_array[3][0].CLK
clk => \ac_block:btp_addr_array[3][1].CLK
clk => \ac_block:btp_addr_array[3][2].CLK
clk => \ac_block:btp_addr_array[3][3].CLK
clk => \ac_block:btp_addr_array[3][4].CLK
clk => \ac_block:btp_addr_array[3][5].CLK
clk => \ac_block:btp_addr_array[3][6].CLK
clk => \ac_block:btp_addr_array[3][7].CLK
clk => \ac_block:btp_addr_array[3][8].CLK
clk => \ac_block:btp_addr_array[3][9].CLK
clk => \ac_block:btp_addr_array[3][10].CLK
clk => \ac_block:btp_addr_array[2][0].CLK
clk => \ac_block:btp_addr_array[2][1].CLK
clk => \ac_block:btp_addr_array[2][2].CLK
clk => \ac_block:btp_addr_array[2][3].CLK
clk => \ac_block:btp_addr_array[2][4].CLK
clk => \ac_block:btp_addr_array[2][5].CLK
clk => \ac_block:btp_addr_array[2][6].CLK
clk => \ac_block:btp_addr_array[2][7].CLK
clk => \ac_block:btp_addr_array[2][8].CLK
clk => \ac_block:btp_addr_array[2][9].CLK
clk => \ac_block:btp_addr_array[2][10].CLK
clk => \ac_block:btp_addr_array[1][0].CLK
clk => \ac_block:btp_addr_array[1][1].CLK
clk => \ac_block:btp_addr_array[1][2].CLK
clk => \ac_block:btp_addr_array[1][3].CLK
clk => \ac_block:btp_addr_array[1][4].CLK
clk => \ac_block:btp_addr_array[1][5].CLK
clk => \ac_block:btp_addr_array[1][6].CLK
clk => \ac_block:btp_addr_array[1][7].CLK
clk => \ac_block:btp_addr_array[1][8].CLK
clk => \ac_block:btp_addr_array[1][9].CLK
clk => \ac_block:btp_addr_array[1][10].CLK
clk => \ac_block:btp_addr_array[0][0].CLK
clk => \ac_block:btp_addr_array[0][1].CLK
clk => \ac_block:btp_addr_array[0][2].CLK
clk => \ac_block:btp_addr_array[0][3].CLK
clk => \ac_block:btp_addr_array[0][4].CLK
clk => \ac_block:btp_addr_array[0][5].CLK
clk => \ac_block:btp_addr_array[0][6].CLK
clk => \ac_block:btp_addr_array[0][7].CLK
clk => \ac_block:btp_addr_array[0][8].CLK
clk => \ac_block:btp_addr_array[0][9].CLK
clk => \ac_block:btp_addr_array[0][10].CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_block:sig_doing_rd_count.CLK
clk => \ac_block:sig_count[0].CLK
clk => \ac_block:sig_count[1].CLK
clk => \ac_block:sig_count[2].CLK
clk => \ac_block:sig_count[3].CLK
clk => \ac_block:sig_count[4].CLK
clk => \ac_block:sig_count[5].CLK
clk => \ac_block:sig_count[6].CLK
clk => \ac_block:sig_count[7].CLK
clk => dgrb_ac_access_req~reg0.CLK
clk => \ac_block:sig_burst_count[0].CLK
clk => \ac_block:sig_burst_count[1].CLK
clk => \ac_block:sig_setup[0].CLK
clk => \ac_block:sig_setup[1].CLK
clk => \ac_block:sig_setup[2].CLK
clk => \ac_block:sig_setup[3].CLK
clk => \ac_block:sig_setup[4].CLK
clk => sig_dimm_driving_dq.CLK
clk => dgrb_ctrl.command_err~reg0.CLK
clk => dgrb_ctrl.command_result[0]~reg0.CLK
clk => dgrb_ctrl.command_result[1]~reg0.CLK
clk => dgrb_ctrl.command_result[2]~reg0.CLK
clk => dgrb_ctrl.command_result[3]~reg0.CLK
clk => dgrb_ctrl.command_result[4]~reg0.CLK
clk => dgrb_ctrl.command_result[5]~reg0.CLK
clk => dgrb_ctrl.command_result[6]~reg0.CLK
clk => dgrb_ctrl.command_result[7]~reg0.CLK
clk => dgrb_ctrl.command_done~reg0.CLK
clk => dgrb_ctrl.command_ack~reg0.CLK
clk => dgrb_wdp_ovride~reg0.CLK
clk => seq_oct_value~reg0.CLK
clk => sig_trk_ack.CLK
clk => sig_trk_pll_inc_dec_n.CLK
clk => sig_trk_pll_start_reconfig.CLK
clk => \trk_block:sig_remaining_samples[0].CLK
clk => \trk_block:sig_remaining_samples[1].CLK
clk => \trk_block:sig_remaining_samples[2].CLK
clk => \trk_block:sig_remaining_samples[3].CLK
clk => \trk_block:sig_remaining_samples[4].CLK
clk => \trk_block:sig_remaining_samples[5].CLK
clk => \trk_block:sig_remaining_samples[6].CLK
clk => \trk_block:sig_remaining_samples[7].CLK
clk => sig_trk_cdvw_calc.CLK
clk => \trk_block:sig_large_drift_seen.CLK
clk => \trk_block:sig_mimic_cdv[0].CLK
clk => \trk_block:sig_mimic_cdv[1].CLK
clk => \trk_block:sig_mimic_cdv[2].CLK
clk => \trk_block:sig_mimic_cdv[3].CLK
clk => \trk_block:sig_mimic_cdv[4].CLK
clk => \trk_block:sig_mimic_cdv[5].CLK
clk => \trk_block:sig_mimic_cdv[6].CLK
clk => \trk_block:sig_mimic_cdv_found.CLK
clk => \trk_block:sig_mimic_delta[0].CLK
clk => \trk_block:sig_mimic_delta[1].CLK
clk => \trk_block:sig_mimic_delta[2].CLK
clk => \trk_block:sig_mimic_delta[3].CLK
clk => \trk_block:sig_mimic_delta[4].CLK
clk => \trk_block:sig_mimic_delta[5].CLK
clk => \trk_block:sig_mimic_delta[6].CLK
clk => \trk_block:sig_mimic_delta[7].CLK
clk => \trk_block:sig_rsc_drift[0].CLK
clk => \trk_block:sig_rsc_drift[1].CLK
clk => \trk_block:sig_rsc_drift[2].CLK
clk => \trk_block:sig_rsc_drift[3].CLK
clk => \trk_block:sig_rsc_drift[4].CLK
clk => \trk_block:sig_rsc_drift[5].CLK
clk => \trk_block:sig_rsc_drift[6].CLK
clk => \trk_block:sig_rsc_drift[7].CLK
clk => \trk_block:sig_req_rsc_shift[0].CLK
clk => \trk_block:sig_req_rsc_shift[1].CLK
clk => \trk_block:sig_req_rsc_shift[2].CLK
clk => \trk_block:sig_req_rsc_shift[3].CLK
clk => \trk_block:sig_req_rsc_shift[4].CLK
clk => \trk_block:sig_req_rsc_shift[5].CLK
clk => \trk_block:sig_req_rsc_shift[6].CLK
clk => \trk_block:sig_req_rsc_shift[7].CLK
clk => sig_trk_pll_select[0].CLK
clk => sig_trk_pll_select[1].CLK
clk => sig_trk_pll_select[2].CLK
clk => \trk_block:sig_mmc_start.CLK
clk => sig_trk_err.CLK
clk => sig_trk_result[0].CLK
clk => sig_trk_result[1].CLK
clk => sig_trk_result[2].CLK
clk => sig_trk_result[3].CLK
clk => sig_trk_result[4].CLK
clk => sig_trk_result[5].CLK
clk => sig_trk_result[6].CLK
clk => sig_trk_result[7].CLK
clk => sig_trk_cdvw_phase.CLK
clk => sig_trk_cdvw_shift_in.CLK
clk => \trk_block:mmc_seq_value_r.CLK
clk => \trk_block:sig_mmc_seq_done_1t.CLK
clk => \trk_block:sig_mmc_seq_done.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.CLK
clk => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.CLK
clk => seq_mmc_start~reg0.CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[0].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[1].CLK
clk => \trk_block:mimic_sample_req:seq_mmc_start_r[2].CLK
clk => codvw_trk_shift[0].CLK
clk => codvw_trk_shift[1].CLK
clk => codvw_trk_shift[2].CLK
clk => codvw_trk_shift[3].CLK
clk => codvw_trk_shift[4].CLK
clk => codvw_trk_shift[5].CLK
clk => codvw_trk_shift[6].CLK
clk => codvw_trk_shift[7].CLK
clk => codvw_trk_shift[8].CLK
clk => codvw_trk_shift[9].CLK
clk => codvw_trk_shift[10].CLK
clk => codvw_trk_shift[11].CLK
clk => \poa_block:sig_poa_state.CLK
clk => seq_poa_lat_inc_1x[0]~reg0.CLK
clk => seq_poa_lat_inc_1x[1]~reg0.CLK
clk => seq_poa_lat_dec_1x[0]~reg0.CLK
clk => seq_poa_lat_dec_1x[1]~reg0.CLK
clk => sig_poa_ack.CLK
clk => sig_poa_match.CLK
clk => sig_poa_match_en.CLK
clk => sig_mtp_match.CLK
clk => \tp_match_block:sig_rdata_current_pin[0].CLK
clk => \tp_match_block:sig_rdata_current_pin[1].CLK
clk => \tp_match_block:sig_rdata_current_pin[2].CLK
clk => \tp_match_block:sig_rdata_current_pin[3].CLK
clk => \tp_match_block:sig_rdata_current_pin[4].CLK
clk => \tp_match_block:sig_rdata_current_pin[5].CLK
clk => \tp_match_block:sig_rdata_current_pin[6].CLK
clk => \tp_match_block:sig_rdata_current_pin[7].CLK
clk => \tp_match_block:sig_rdata_current_pin[8].CLK
clk => \tp_match_block:sig_rdata_current_pin[9].CLK
clk => \tp_match_block:sig_rdata_current_pin[10].CLK
clk => \tp_match_block:sig_rdata_current_pin[11].CLK
clk => \tp_match_block:sig_rdata_current_pin[12].CLK
clk => \tp_match_block:sig_rdata_current_pin[13].CLK
clk => \tp_match_block:sig_rdata_current_pin[14].CLK
clk => \tp_match_block:sig_rdata_current_pin[15].CLK
clk => \tp_match_block:sig_rdata_valid_2t.CLK
clk => \tp_match_block:sig_rdata_valid_1t.CLK
clk => \rsc_block:sig_iram_idle.CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[9].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[10].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[11].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[12].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[13].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[14].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[15].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[16].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[17].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[18].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[19].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[20].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[21].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[22].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[23].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[24].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[25].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[26].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[27].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[28].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[29].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[30].CLK
clk => \rsc_block:sig_dgrb_iram.iram_pushdata[31].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_bitnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[0].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[1].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[2].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[3].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[4].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[5].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[6].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[7].CLK
clk => \rsc_block:sig_dgrb_iram.iram_wordnum[8].CLK
clk => \rsc_block:sig_dgrb_iram.iram_write.CLK
clk => \rsc_block:sig_dgrb_iram.iram_done.CLK
clk => codvw_grt_one_dvw.CLK
clk => cal_codvw_size[0].CLK
clk => cal_codvw_size[1].CLK
clk => cal_codvw_size[2].CLK
clk => cal_codvw_size[3].CLK
clk => cal_codvw_size[4].CLK
clk => cal_codvw_size[5].CLK
clk => cal_codvw_size[6].CLK
clk => cal_codvw_size[7].CLK
clk => cal_codvw_phase[0].CLK
clk => cal_codvw_phase[1].CLK
clk => cal_codvw_phase[2].CLK
clk => cal_codvw_phase[3].CLK
clk => cal_codvw_phase[4].CLK
clk => cal_codvw_phase[5].CLK
clk => cal_codvw_phase[6].CLK
clk => cal_codvw_phase[7].CLK
clk => sig_rsc_ac_access_req.CLK
clk => \rsc_block:sig_rewind_direction.CLK
clk => sig_rsc_pll_inc_dec_n.CLK
clk => sig_rsc_pll_start_reconfig.CLK
clk => sig_rsc_cdvw_calc.CLK
clk => sig_rsc_cdvw_shift_in.CLK
clk => sig_rsc_cdvw_phase.CLK
clk => sig_rsc_result[0].CLK
clk => sig_rsc_result[1].CLK
clk => sig_rsc_result[2].CLK
clk => sig_rsc_result[3].CLK
clk => sig_rsc_result[4].CLK
clk => sig_rsc_result[5].CLK
clk => sig_rsc_result[6].CLK
clk => sig_rsc_result[7].CLK
clk => sig_rsc_err.CLK
clk => sig_rsc_ack.CLK
clk => \rsc_block:sig_test_dq_expired.CLK
clk => \rsc_block:sig_count[0].CLK
clk => \rsc_block:sig_count[1].CLK
clk => \rsc_block:sig_count[2].CLK
clk => \rsc_block:sig_count[3].CLK
clk => \rsc_block:sig_count[4].CLK
clk => \rsc_block:sig_count[5].CLK
clk => \rsc_block:sig_count[6].CLK
clk => \rsc_block:sig_count[7].CLK
clk => \rsc_block:sig_num_phase_shifts[0].CLK
clk => \rsc_block:sig_num_phase_shifts[1].CLK
clk => \rsc_block:sig_num_phase_shifts[2].CLK
clk => \rsc_block:sig_num_phase_shifts[3].CLK
clk => \rsc_block:sig_num_phase_shifts[4].CLK
clk => \rsc_block:sig_num_phase_shifts[5].CLK
clk => \rsc_block:sig_num_phase_shifts[6].CLK
clk => sig_dq_pin_ctr[0].CLK
clk => sig_dq_pin_ctr[1].CLK
clk => sig_dq_pin_ctr[2].CLK
clk => sig_dq_pin_ctr[3].CLK
clk => \rsc_block:rsc_proc:v_phase_works.CLK
clk => \rsc_block:sig_chkd_all_dq_pins.CLK
clk => \rsc_block:sig_curr_byte_ln_dis.CLK
clk => \cdvw_block:sig_cdvw_calc_1t.CLK
clk => sig_cdvw_state.windows_seen[0].CLK
clk => sig_cdvw_state.windows_seen[1].CLK
clk => sig_cdvw_state.windows_seen[2].CLK
clk => sig_cdvw_state.windows_seen[3].CLK
clk => sig_cdvw_state.windows_seen[4].CLK
clk => sig_cdvw_state.windows_seen[5].CLK
clk => sig_cdvw_state.found_a_good_edge.CLK
clk => sig_cdvw_state.multiple_eq_windows.CLK
clk => sig_cdvw_state.first_cycle.CLK
clk => sig_cdvw_state.invalid_phase_seen.CLK
clk => sig_cdvw_state.valid_phase_seen.CLK
clk => sig_cdvw_state.last_bit_value.CLK
clk => sig_cdvw_state.window_centre_update.CLK
clk => sig_cdvw_state.current_bit[0].CLK
clk => sig_cdvw_state.current_bit[1].CLK
clk => sig_cdvw_state.current_bit[2].CLK
clk => sig_cdvw_state.current_bit[3].CLK
clk => sig_cdvw_state.current_bit[4].CLK
clk => sig_cdvw_state.current_bit[5].CLK
clk => sig_cdvw_state.current_bit[6].CLK
clk => sig_cdvw_state.largest_window_centre[0].CLK
clk => sig_cdvw_state.largest_window_centre[1].CLK
clk => sig_cdvw_state.largest_window_centre[2].CLK
clk => sig_cdvw_state.largest_window_centre[3].CLK
clk => sig_cdvw_state.largest_window_centre[4].CLK
clk => sig_cdvw_state.largest_window_centre[5].CLK
clk => sig_cdvw_state.largest_window_centre[6].CLK
clk => sig_cdvw_state.largest_window_size[0].CLK
clk => sig_cdvw_state.largest_window_size[1].CLK
clk => sig_cdvw_state.largest_window_size[2].CLK
clk => sig_cdvw_state.largest_window_size[3].CLK
clk => sig_cdvw_state.largest_window_size[4].CLK
clk => sig_cdvw_state.largest_window_size[5].CLK
clk => sig_cdvw_state.largest_window_size[6].CLK
clk => sig_cdvw_state.current_window_centre[0].CLK
clk => sig_cdvw_state.current_window_centre[1].CLK
clk => sig_cdvw_state.current_window_centre[2].CLK
clk => sig_cdvw_state.current_window_centre[3].CLK
clk => sig_cdvw_state.current_window_centre[4].CLK
clk => sig_cdvw_state.current_window_centre[5].CLK
clk => sig_cdvw_state.current_window_centre[6].CLK
clk => sig_cdvw_state.current_window_size[0].CLK
clk => sig_cdvw_state.current_window_size[1].CLK
clk => sig_cdvw_state.current_window_size[2].CLK
clk => sig_cdvw_state.current_window_size[3].CLK
clk => sig_cdvw_state.current_window_size[4].CLK
clk => sig_cdvw_state.current_window_size[5].CLK
clk => sig_cdvw_state.current_window_size[6].CLK
clk => sig_cdvw_state.first_good_edge[0].CLK
clk => sig_cdvw_state.first_good_edge[1].CLK
clk => sig_cdvw_state.first_good_edge[2].CLK
clk => sig_cdvw_state.first_good_edge[3].CLK
clk => sig_cdvw_state.first_good_edge[4].CLK
clk => sig_cdvw_state.first_good_edge[5].CLK
clk => sig_cdvw_state.first_good_edge[6].CLK
clk => sig_cdvw_state.working_window[0].CLK
clk => sig_cdvw_state.working_window[1].CLK
clk => sig_cdvw_state.working_window[2].CLK
clk => sig_cdvw_state.working_window[3].CLK
clk => sig_cdvw_state.working_window[4].CLK
clk => sig_cdvw_state.working_window[5].CLK
clk => sig_cdvw_state.working_window[6].CLK
clk => sig_cdvw_state.working_window[7].CLK
clk => sig_cdvw_state.working_window[8].CLK
clk => sig_cdvw_state.working_window[9].CLK
clk => sig_cdvw_state.working_window[10].CLK
clk => sig_cdvw_state.working_window[11].CLK
clk => sig_cdvw_state.working_window[12].CLK
clk => sig_cdvw_state.working_window[13].CLK
clk => sig_cdvw_state.working_window[14].CLK
clk => sig_cdvw_state.working_window[15].CLK
clk => sig_cdvw_state.working_window[16].CLK
clk => sig_cdvw_state.working_window[17].CLK
clk => sig_cdvw_state.working_window[18].CLK
clk => sig_cdvw_state.working_window[19].CLK
clk => sig_cdvw_state.working_window[20].CLK
clk => sig_cdvw_state.working_window[21].CLK
clk => sig_cdvw_state.working_window[22].CLK
clk => sig_cdvw_state.working_window[23].CLK
clk => sig_cdvw_state.working_window[24].CLK
clk => sig_cdvw_state.working_window[25].CLK
clk => sig_cdvw_state.working_window[26].CLK
clk => sig_cdvw_state.working_window[27].CLK
clk => sig_cdvw_state.working_window[28].CLK
clk => sig_cdvw_state.working_window[29].CLK
clk => sig_cdvw_state.working_window[30].CLK
clk => sig_cdvw_state.working_window[31].CLK
clk => sig_cdvw_state.working_window[32].CLK
clk => sig_cdvw_state.working_window[33].CLK
clk => sig_cdvw_state.working_window[34].CLK
clk => sig_cdvw_state.working_window[35].CLK
clk => sig_cdvw_state.working_window[36].CLK
clk => sig_cdvw_state.working_window[37].CLK
clk => sig_cdvw_state.working_window[38].CLK
clk => sig_cdvw_state.working_window[39].CLK
clk => sig_cdvw_state.working_window[40].CLK
clk => sig_cdvw_state.working_window[41].CLK
clk => sig_cdvw_state.working_window[42].CLK
clk => sig_cdvw_state.working_window[43].CLK
clk => sig_cdvw_state.working_window[44].CLK
clk => sig_cdvw_state.working_window[45].CLK
clk => sig_cdvw_state.working_window[46].CLK
clk => sig_cdvw_state.working_window[47].CLK
clk => sig_cdvw_state.working_window[48].CLK
clk => sig_cdvw_state.working_window[49].CLK
clk => sig_cdvw_state.working_window[50].CLK
clk => sig_cdvw_state.working_window[51].CLK
clk => sig_cdvw_state.working_window[52].CLK
clk => sig_cdvw_state.working_window[53].CLK
clk => sig_cdvw_state.working_window[54].CLK
clk => sig_cdvw_state.working_window[55].CLK
clk => sig_cdvw_state.working_window[56].CLK
clk => sig_cdvw_state.working_window[57].CLK
clk => sig_cdvw_state.working_window[58].CLK
clk => sig_cdvw_state.working_window[59].CLK
clk => sig_cdvw_state.working_window[60].CLK
clk => sig_cdvw_state.working_window[61].CLK
clk => sig_cdvw_state.working_window[62].CLK
clk => sig_cdvw_state.working_window[63].CLK
clk => sig_cdvw_state.working_window[64].CLK
clk => sig_cdvw_state.working_window[65].CLK
clk => sig_cdvw_state.working_window[66].CLK
clk => sig_cdvw_state.working_window[67].CLK
clk => sig_cdvw_state.working_window[68].CLK
clk => sig_cdvw_state.working_window[69].CLK
clk => sig_cdvw_state.working_window[70].CLK
clk => sig_cdvw_state.working_window[71].CLK
clk => sig_cdvw_state.working_window[72].CLK
clk => sig_cdvw_state.working_window[73].CLK
clk => sig_cdvw_state.working_window[74].CLK
clk => sig_cdvw_state.working_window[75].CLK
clk => sig_cdvw_state.working_window[76].CLK
clk => sig_cdvw_state.working_window[77].CLK
clk => sig_cdvw_state.working_window[78].CLK
clk => sig_cdvw_state.working_window[79].CLK
clk => seq_pll_start_reconfig~reg0.CLK
clk => seq_pll_select[0]~reg0.CLK
clk => seq_pll_select[1]~reg0.CLK
clk => seq_pll_select[2]~reg0.CLK
clk => seq_pll_inc_dec_n~reg0.CLK
clk => sig_phs_shft_end.CLK
clk => sig_phs_shft_start.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_3r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_2r.CLK
clk => \phs_shft_busy_reg:phs_shft_busy_1r.CLK
clk => sig_phs_shft_busy_1t.CLK
clk => sig_phs_shft_busy.CLK
clk => dgrb_ctrl_ac_nt_good~reg0.CLK
clk => \dgrb_main_block:sig_wd_lat[0].CLK
clk => \dgrb_main_block:sig_wd_lat[1].CLK
clk => \dgrb_main_block:sig_wd_lat[2].CLK
clk => \dgrb_main_block:sig_wd_lat[3].CLK
clk => \dgrb_main_block:sig_wd_lat[4].CLK
clk => sig_cmd_result[0].CLK
clk => sig_cmd_result[1].CLK
clk => sig_cmd_result[2].CLK
clk => sig_cmd_result[3].CLK
clk => sig_cmd_result[4].CLK
clk => sig_cmd_result[5].CLK
clk => sig_cmd_result[6].CLK
clk => sig_cmd_result[7].CLK
clk => sig_cmd_err.CLK
clk => \dgrb_main_block:sig_count[0].CLK
clk => \dgrb_main_block:sig_count[1].CLK
clk => \dgrb_main_block:sig_count[2].CLK
clk => \dgrb_main_block:sig_count[3].CLK
clk => \dgrb_main_block:sig_count[4].CLK
clk => \dgrb_main_block:sig_count[5].CLK
clk => \dgrb_main_block:sig_count[6].CLK
clk => \dgrb_main_block:sig_count[7].CLK
clk => seq_rdata_valid_lat_dec~reg0.CLK
clk => seq_rdata_valid_lat_inc~reg0.CLK
clk => wd_lat[0]~reg0.CLK
clk => wd_lat[1]~reg0.CLK
clk => wd_lat[2]~reg0.CLK
clk => wd_lat[3]~reg0.CLK
clk => wd_lat[4]~reg0.CLK
clk => rd_lat[0]~reg0.CLK
clk => rd_lat[1]~reg0.CLK
clk => rd_lat[2]~reg0.CLK
clk => rd_lat[3]~reg0.CLK
clk => rd_lat[4]~reg0.CLK
clk => cal_byte_lanes[0].CLK
clk => cal_byte_lanes[1].CLK
clk => single_bit_cal.CLK
clk => current_mtp_almt.CLK
clk => current_cs.CLK
clk => ctrl_dgrb_r.command_req.CLK
clk => ctrl_dgrb_r.command_op.mtp_almt.CLK
clk => ctrl_dgrb_r.command_op.single_bit.CLK
clk => ctrl_dgrb_r.command_op.current_cs[0].CLK
clk => \ac_block:sig_addr_cmd_last_state~1.DATAIN
clk => \ac_block:sig_addr_cmd_state~1.DATAIN
clk => \trk_block:sig_trk_last_state~1.DATAIN
clk => \trk_block:sig_trk_state~1.DATAIN
clk => \rsc_block:sig_rsc_last_state~1.DATAIN
clk => \rsc_block:sig_rsc_state~1.DATAIN
clk => sig_cdvw_state.status~1.DATAIN
clk => \cdvw_block:cdvw_proc:v_cdvw_state.status~1.DATAIN
clk => sig_rsc_req~1.DATAIN
clk => sig_ac_req~7.DATAIN
clk => sig_dgrb_last_state~1.DATAIN
clk => sig_dgrb_state~14.DATAIN
clk => ctrl_dgrb_r.command~1.DATAIN
rst_n => sig_doing_rd[0].ACLR
rst_n => sig_doing_rd[1].ACLR
rst_n => \ac_block:btp_addr_array[3][0].ACLR
rst_n => \ac_block:btp_addr_array[3][1].ACLR
rst_n => \ac_block:btp_addr_array[3][2].ACLR
rst_n => \ac_block:btp_addr_array[3][3].ACLR
rst_n => \ac_block:btp_addr_array[3][4].ACLR
rst_n => \ac_block:btp_addr_array[3][5].ACLR
rst_n => \ac_block:btp_addr_array[3][6].ACLR
rst_n => \ac_block:btp_addr_array[3][7].ACLR
rst_n => \ac_block:btp_addr_array[3][8].ACLR
rst_n => \ac_block:btp_addr_array[3][9].ACLR
rst_n => \ac_block:btp_addr_array[3][10].ACLR
rst_n => \ac_block:btp_addr_array[2][0].ACLR
rst_n => \ac_block:btp_addr_array[2][1].ACLR
rst_n => \ac_block:btp_addr_array[2][2].ACLR
rst_n => \ac_block:btp_addr_array[2][3].ACLR
rst_n => \ac_block:btp_addr_array[2][4].ACLR
rst_n => \ac_block:btp_addr_array[2][5].ACLR
rst_n => \ac_block:btp_addr_array[2][6].ACLR
rst_n => \ac_block:btp_addr_array[2][7].ACLR
rst_n => \ac_block:btp_addr_array[2][8].ACLR
rst_n => \ac_block:btp_addr_array[2][9].ACLR
rst_n => \ac_block:btp_addr_array[2][10].ACLR
rst_n => \ac_block:btp_addr_array[1][0].ACLR
rst_n => \ac_block:btp_addr_array[1][1].ACLR
rst_n => \ac_block:btp_addr_array[1][2].ACLR
rst_n => \ac_block:btp_addr_array[1][3].ACLR
rst_n => \ac_block:btp_addr_array[1][4].ACLR
rst_n => \ac_block:btp_addr_array[1][5].ACLR
rst_n => \ac_block:btp_addr_array[1][6].ACLR
rst_n => \ac_block:btp_addr_array[1][7].ACLR
rst_n => \ac_block:btp_addr_array[1][8].ACLR
rst_n => \ac_block:btp_addr_array[1][9].ACLR
rst_n => \ac_block:btp_addr_array[1][10].ACLR
rst_n => \ac_block:btp_addr_array[0][0].ACLR
rst_n => \ac_block:btp_addr_array[0][1].ACLR
rst_n => \ac_block:btp_addr_array[0][2].ACLR
rst_n => \ac_block:btp_addr_array[0][3].ACLR
rst_n => \ac_block:btp_addr_array[0][4].ACLR
rst_n => \ac_block:btp_addr_array[0][5].ACLR
rst_n => \ac_block:btp_addr_array[0][6].ACLR
rst_n => \ac_block:btp_addr_array[0][7].ACLR
rst_n => \ac_block:btp_addr_array[0][8].ACLR
rst_n => \ac_block:btp_addr_array[0][9].ACLR
rst_n => \ac_block:btp_addr_array[0][10].ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_block:sig_doing_rd_count.ACLR
rst_n => \ac_block:sig_count[0].ACLR
rst_n => \ac_block:sig_count[1].ACLR
rst_n => \ac_block:sig_count[2].ACLR
rst_n => \ac_block:sig_count[3].ACLR
rst_n => \ac_block:sig_count[4].ACLR
rst_n => \ac_block:sig_count[5].ACLR
rst_n => \ac_block:sig_count[6].ACLR
rst_n => \ac_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_iram_idle.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[9].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[10].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[11].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[12].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[13].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[14].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[15].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[16].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[17].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[18].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[19].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[20].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[21].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[22].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[23].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[24].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[25].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[26].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[27].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[28].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[29].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[30].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_pushdata[31].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_bitnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[0].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[1].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[2].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[3].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[4].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[5].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[6].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[7].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_wordnum[8].ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_write.ACLR
rst_n => \rsc_block:sig_dgrb_iram.iram_done.ACLR
rst_n => dgrb_ctrl.command_err~reg0.ACLR
rst_n => dgrb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgrb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgrb_ctrl.command_done~reg0.ACLR
rst_n => dgrb_ctrl.command_ack~reg0.ACLR
rst_n => seq_pll_start_reconfig~reg0.ACLR
rst_n => seq_pll_select[0]~reg0.ACLR
rst_n => seq_pll_select[1]~reg0.ACLR
rst_n => seq_pll_select[2]~reg0.ACLR
rst_n => seq_pll_inc_dec_n~reg0.ACLR
rst_n => dgrb_ac_access_req~reg0.ACLR
rst_n => \ac_block:sig_burst_count[0].ACLR
rst_n => \ac_block:sig_burst_count[1].ACLR
rst_n => \ac_block:sig_setup[0].PRESET
rst_n => \ac_block:sig_setup[1].PRESET
rst_n => \ac_block:sig_setup[2].PRESET
rst_n => \ac_block:sig_setup[3].PRESET
rst_n => \ac_block:sig_setup[4].PRESET
rst_n => sig_dimm_driving_dq.PRESET
rst_n => dgrb_ctrl_ac_nt_good~reg0.PRESET
rst_n => \dgrb_main_block:sig_wd_lat[0].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[1].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[2].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[3].ACLR
rst_n => \dgrb_main_block:sig_wd_lat[4].ACLR
rst_n => sig_cmd_result[0].ACLR
rst_n => sig_cmd_result[1].ACLR
rst_n => sig_cmd_result[2].ACLR
rst_n => sig_cmd_result[3].ACLR
rst_n => sig_cmd_result[4].ACLR
rst_n => sig_cmd_result[5].ACLR
rst_n => sig_cmd_result[6].ACLR
rst_n => sig_cmd_result[7].ACLR
rst_n => sig_cmd_err.ACLR
rst_n => \dgrb_main_block:sig_count[0].ACLR
rst_n => \dgrb_main_block:sig_count[1].ACLR
rst_n => \dgrb_main_block:sig_count[2].ACLR
rst_n => \dgrb_main_block:sig_count[3].ACLR
rst_n => \dgrb_main_block:sig_count[4].ACLR
rst_n => \dgrb_main_block:sig_count[5].ACLR
rst_n => \dgrb_main_block:sig_count[6].ACLR
rst_n => \dgrb_main_block:sig_count[7].ACLR
rst_n => seq_rdata_valid_lat_dec~reg0.ACLR
rst_n => seq_rdata_valid_lat_inc~reg0.ACLR
rst_n => wd_lat[0]~reg0.PRESET
rst_n => wd_lat[1]~reg0.ACLR
rst_n => wd_lat[2]~reg0.PRESET
rst_n => wd_lat[3]~reg0.ACLR
rst_n => wd_lat[4]~reg0.ACLR
rst_n => rd_lat[0]~reg0.ACLR
rst_n => rd_lat[1]~reg0.ACLR
rst_n => rd_lat[2]~reg0.PRESET
rst_n => rd_lat[3]~reg0.ACLR
rst_n => rd_lat[4]~reg0.PRESET
rst_n => \poa_block:sig_poa_state.ACLR
rst_n => seq_poa_lat_inc_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_inc_1x[1]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[0]~reg0.ACLR
rst_n => seq_poa_lat_dec_1x[1]~reg0.ACLR
rst_n => sig_poa_ack.ACLR
rst_n => dgrb_wdp_ovride~reg0.ACLR
rst_n => seq_oct_value~reg0.ACLR
rst_n => seq_mmc_start~reg0.ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[0].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[1].ACLR
rst_n => \trk_block:mimic_sample_req:seq_mmc_start_r[2].ACLR
rst_n => codvw_grt_one_dvw.ACLR
rst_n => cal_codvw_size[0].ACLR
rst_n => cal_codvw_size[1].ACLR
rst_n => cal_codvw_size[2].ACLR
rst_n => cal_codvw_size[3].ACLR
rst_n => cal_codvw_size[4].ACLR
rst_n => cal_codvw_size[5].ACLR
rst_n => cal_codvw_size[6].ACLR
rst_n => cal_codvw_size[7].ACLR
rst_n => cal_codvw_phase[0].ACLR
rst_n => cal_codvw_phase[1].ACLR
rst_n => cal_codvw_phase[2].ACLR
rst_n => cal_codvw_phase[3].ACLR
rst_n => cal_codvw_phase[4].ACLR
rst_n => cal_codvw_phase[5].ACLR
rst_n => cal_codvw_phase[6].ACLR
rst_n => cal_codvw_phase[7].ACLR
rst_n => sig_rsc_ac_access_req.ACLR
rst_n => \rsc_block:sig_rewind_direction.ACLR
rst_n => sig_rsc_pll_inc_dec_n.PRESET
rst_n => sig_rsc_pll_start_reconfig.ACLR
rst_n => sig_rsc_cdvw_calc.ACLR
rst_n => sig_rsc_cdvw_shift_in.ACLR
rst_n => sig_rsc_cdvw_phase.ACLR
rst_n => sig_rsc_result[0].ACLR
rst_n => sig_rsc_result[1].ACLR
rst_n => sig_rsc_result[2].ACLR
rst_n => sig_rsc_result[3].ACLR
rst_n => sig_rsc_result[4].ACLR
rst_n => sig_rsc_result[5].ACLR
rst_n => sig_rsc_result[6].ACLR
rst_n => sig_rsc_result[7].ACLR
rst_n => sig_rsc_err.ACLR
rst_n => sig_rsc_ack.ACLR
rst_n => \rsc_block:sig_test_dq_expired.ACLR
rst_n => \rsc_block:sig_count[0].ACLR
rst_n => \rsc_block:sig_count[1].ACLR
rst_n => \rsc_block:sig_count[2].ACLR
rst_n => \rsc_block:sig_count[3].ACLR
rst_n => \rsc_block:sig_count[4].ACLR
rst_n => \rsc_block:sig_count[5].ACLR
rst_n => \rsc_block:sig_count[6].ACLR
rst_n => \rsc_block:sig_count[7].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[0].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[1].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[2].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[3].PRESET
rst_n => \rsc_block:sig_num_phase_shifts[4].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[5].ACLR
rst_n => \rsc_block:sig_num_phase_shifts[6].PRESET
rst_n => sig_dq_pin_ctr[0].ACLR
rst_n => sig_dq_pin_ctr[1].ACLR
rst_n => sig_dq_pin_ctr[2].ACLR
rst_n => sig_dq_pin_ctr[3].ACLR
rst_n => \rsc_block:rsc_proc:v_phase_works.ACLR
rst_n => codvw_trk_shift[0].ACLR
rst_n => codvw_trk_shift[1].ACLR
rst_n => codvw_trk_shift[2].ACLR
rst_n => codvw_trk_shift[3].ACLR
rst_n => codvw_trk_shift[4].ACLR
rst_n => codvw_trk_shift[5].ACLR
rst_n => codvw_trk_shift[6].ACLR
rst_n => codvw_trk_shift[7].ACLR
rst_n => codvw_trk_shift[8].ACLR
rst_n => codvw_trk_shift[9].ACLR
rst_n => codvw_trk_shift[10].ACLR
rst_n => codvw_trk_shift[11].ACLR
rst_n => ctrl_dgrb_r.command_req.ACLR
rst_n => ctrl_dgrb_r.command_op.mtp_almt.ACLR
rst_n => ctrl_dgrb_r.command_op.single_bit.ACLR
rst_n => ctrl_dgrb_r.command_op.current_cs[0].ACLR
rst_n => cal_byte_lanes[0].ACLR
rst_n => cal_byte_lanes[1].ACLR
rst_n => single_bit_cal.ACLR
rst_n => current_mtp_almt.ACLR
rst_n => current_cs.ACLR
rst_n => sig_phs_shft_end.ACLR
rst_n => sig_phs_shft_start.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_3r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_2r.ACLR
rst_n => \phs_shft_busy_reg:phs_shft_busy_1r.ACLR
rst_n => sig_phs_shft_busy_1t.ACLR
rst_n => sig_phs_shft_busy.ACLR
rst_n => \cdvw_block:sig_cdvw_calc_1t.ACLR
rst_n => sig_cdvw_state.windows_seen[0].ACLR
rst_n => sig_cdvw_state.windows_seen[1].ACLR
rst_n => sig_cdvw_state.windows_seen[2].ACLR
rst_n => sig_cdvw_state.windows_seen[3].ACLR
rst_n => sig_cdvw_state.windows_seen[4].ACLR
rst_n => sig_cdvw_state.windows_seen[5].ACLR
rst_n => sig_cdvw_state.found_a_good_edge.ACLR
rst_n => sig_cdvw_state.multiple_eq_windows.ACLR
rst_n => sig_cdvw_state.first_cycle.ACLR
rst_n => sig_cdvw_state.invalid_phase_seen.ACLR
rst_n => sig_cdvw_state.valid_phase_seen.ACLR
rst_n => sig_cdvw_state.last_bit_value.PRESET
rst_n => sig_cdvw_state.window_centre_update.PRESET
rst_n => sig_cdvw_state.current_bit[0].ACLR
rst_n => sig_cdvw_state.current_bit[1].ACLR
rst_n => sig_cdvw_state.current_bit[2].ACLR
rst_n => sig_cdvw_state.current_bit[3].ACLR
rst_n => sig_cdvw_state.current_bit[4].ACLR
rst_n => sig_cdvw_state.current_bit[5].ACLR
rst_n => sig_cdvw_state.current_bit[6].ACLR
rst_n => sig_cdvw_state.largest_window_centre[0].ACLR
rst_n => sig_cdvw_state.largest_window_centre[1].ACLR
rst_n => sig_cdvw_state.largest_window_centre[2].ACLR
rst_n => sig_cdvw_state.largest_window_centre[3].ACLR
rst_n => sig_cdvw_state.largest_window_centre[4].ACLR
rst_n => sig_cdvw_state.largest_window_centre[5].ACLR
rst_n => sig_cdvw_state.largest_window_centre[6].ACLR
rst_n => sig_cdvw_state.largest_window_size[0].ACLR
rst_n => sig_cdvw_state.largest_window_size[1].ACLR
rst_n => sig_cdvw_state.largest_window_size[2].ACLR
rst_n => sig_cdvw_state.largest_window_size[3].ACLR
rst_n => sig_cdvw_state.largest_window_size[4].ACLR
rst_n => sig_cdvw_state.largest_window_size[5].ACLR
rst_n => sig_cdvw_state.largest_window_size[6].ACLR
rst_n => sig_cdvw_state.current_window_centre[0].ACLR
rst_n => sig_cdvw_state.current_window_centre[1].ACLR
rst_n => sig_cdvw_state.current_window_centre[2].ACLR
rst_n => sig_cdvw_state.current_window_centre[3].ACLR
rst_n => sig_cdvw_state.current_window_centre[4].ACLR
rst_n => sig_cdvw_state.current_window_centre[5].ACLR
rst_n => sig_cdvw_state.current_window_centre[6].ACLR
rst_n => sig_cdvw_state.current_window_size[0].ACLR
rst_n => sig_cdvw_state.current_window_size[1].ACLR
rst_n => sig_cdvw_state.current_window_size[2].ACLR
rst_n => sig_cdvw_state.current_window_size[3].ACLR
rst_n => sig_cdvw_state.current_window_size[4].ACLR
rst_n => sig_cdvw_state.current_window_size[5].ACLR
rst_n => sig_cdvw_state.current_window_size[6].ACLR
rst_n => sig_cdvw_state.first_good_edge[0].ACLR
rst_n => sig_cdvw_state.first_good_edge[1].ACLR
rst_n => sig_cdvw_state.first_good_edge[2].ACLR
rst_n => sig_cdvw_state.first_good_edge[3].ACLR
rst_n => sig_cdvw_state.first_good_edge[4].ACLR
rst_n => sig_cdvw_state.first_good_edge[5].ACLR
rst_n => sig_cdvw_state.first_good_edge[6].ACLR
rst_n => sig_cdvw_state.working_window[0].PRESET
rst_n => sig_cdvw_state.working_window[1].PRESET
rst_n => sig_cdvw_state.working_window[2].PRESET
rst_n => sig_cdvw_state.working_window[3].PRESET
rst_n => sig_cdvw_state.working_window[4].PRESET
rst_n => sig_cdvw_state.working_window[5].PRESET
rst_n => sig_cdvw_state.working_window[6].PRESET
rst_n => sig_cdvw_state.working_window[7].PRESET
rst_n => sig_cdvw_state.working_window[8].PRESET
rst_n => sig_cdvw_state.working_window[9].PRESET
rst_n => sig_cdvw_state.working_window[10].PRESET
rst_n => sig_cdvw_state.working_window[11].PRESET
rst_n => sig_cdvw_state.working_window[12].PRESET
rst_n => sig_cdvw_state.working_window[13].PRESET
rst_n => sig_cdvw_state.working_window[14].PRESET
rst_n => sig_cdvw_state.working_window[15].PRESET
rst_n => sig_cdvw_state.working_window[16].PRESET
rst_n => sig_cdvw_state.working_window[17].PRESET
rst_n => sig_cdvw_state.working_window[18].PRESET
rst_n => sig_cdvw_state.working_window[19].PRESET
rst_n => sig_cdvw_state.working_window[20].PRESET
rst_n => sig_cdvw_state.working_window[21].PRESET
rst_n => sig_cdvw_state.working_window[22].PRESET
rst_n => sig_cdvw_state.working_window[23].PRESET
rst_n => sig_cdvw_state.working_window[24].PRESET
rst_n => sig_cdvw_state.working_window[25].PRESET
rst_n => sig_cdvw_state.working_window[26].PRESET
rst_n => sig_cdvw_state.working_window[27].PRESET
rst_n => sig_cdvw_state.working_window[28].PRESET
rst_n => sig_cdvw_state.working_window[29].PRESET
rst_n => sig_cdvw_state.working_window[30].PRESET
rst_n => sig_cdvw_state.working_window[31].PRESET
rst_n => sig_cdvw_state.working_window[32].PRESET
rst_n => sig_cdvw_state.working_window[33].PRESET
rst_n => sig_cdvw_state.working_window[34].PRESET
rst_n => sig_cdvw_state.working_window[35].PRESET
rst_n => sig_cdvw_state.working_window[36].PRESET
rst_n => sig_cdvw_state.working_window[37].PRESET
rst_n => sig_cdvw_state.working_window[38].PRESET
rst_n => sig_cdvw_state.working_window[39].PRESET
rst_n => sig_cdvw_state.working_window[40].PRESET
rst_n => sig_cdvw_state.working_window[41].PRESET
rst_n => sig_cdvw_state.working_window[42].PRESET
rst_n => sig_cdvw_state.working_window[43].PRESET
rst_n => sig_cdvw_state.working_window[44].PRESET
rst_n => sig_cdvw_state.working_window[45].PRESET
rst_n => sig_cdvw_state.working_window[46].PRESET
rst_n => sig_cdvw_state.working_window[47].PRESET
rst_n => sig_cdvw_state.working_window[48].PRESET
rst_n => sig_cdvw_state.working_window[49].PRESET
rst_n => sig_cdvw_state.working_window[50].PRESET
rst_n => sig_cdvw_state.working_window[51].PRESET
rst_n => sig_cdvw_state.working_window[52].PRESET
rst_n => sig_cdvw_state.working_window[53].PRESET
rst_n => sig_cdvw_state.working_window[54].PRESET
rst_n => sig_cdvw_state.working_window[55].PRESET
rst_n => sig_cdvw_state.working_window[56].PRESET
rst_n => sig_cdvw_state.working_window[57].PRESET
rst_n => sig_cdvw_state.working_window[58].PRESET
rst_n => sig_cdvw_state.working_window[59].PRESET
rst_n => sig_cdvw_state.working_window[60].PRESET
rst_n => sig_cdvw_state.working_window[61].PRESET
rst_n => sig_cdvw_state.working_window[62].PRESET
rst_n => sig_cdvw_state.working_window[63].PRESET
rst_n => sig_cdvw_state.working_window[64].PRESET
rst_n => sig_cdvw_state.working_window[65].PRESET
rst_n => sig_cdvw_state.working_window[66].PRESET
rst_n => sig_cdvw_state.working_window[67].PRESET
rst_n => sig_cdvw_state.working_window[68].PRESET
rst_n => sig_cdvw_state.working_window[69].PRESET
rst_n => sig_cdvw_state.working_window[70].PRESET
rst_n => sig_cdvw_state.working_window[71].PRESET
rst_n => sig_cdvw_state.working_window[72].PRESET
rst_n => sig_cdvw_state.working_window[73].PRESET
rst_n => sig_cdvw_state.working_window[74].PRESET
rst_n => sig_cdvw_state.working_window[75].PRESET
rst_n => sig_cdvw_state.working_window[76].PRESET
rst_n => sig_cdvw_state.working_window[77].PRESET
rst_n => sig_cdvw_state.working_window[78].PRESET
rst_n => sig_cdvw_state.working_window[79].PRESET
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_valid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.multiple_equal_windows.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.no_invalid_phases.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.valid_result.OUTPUTSELECT
rst_n => \cdvw_block:cdvw_proc:v_cdvw_state.status.calculating.OUTPUTSELECT
rst_n => \rsc_block:sig_curr_byte_ln_dis.ACLR
rst_n => \rsc_block:sig_chkd_all_dq_pins.ACLR
rst_n => \tp_match_block:sig_rdata_valid_2t.ACLR
rst_n => \tp_match_block:sig_rdata_valid_1t.ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[0].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[1].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[2].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[3].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[4].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[5].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[6].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[7].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[8].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[9].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[10].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[11].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[12].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[13].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[14].ACLR
rst_n => \tp_match_block:sig_rdata_current_pin[15].ACLR
rst_n => sig_mtp_match.ACLR
rst_n => sig_poa_match.ACLR
rst_n => sig_poa_match_en.ACLR
rst_n => \trk_block:sig_mmc_seq_done_1t.ACLR
rst_n => \trk_block:sig_mmc_seq_done.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_3r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_2r.ACLR
rst_n => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.ACLR
rst_n => sig_trk_cdvw_phase.ACLR
rst_n => sig_trk_cdvw_shift_in.ACLR
rst_n => sig_trk_ack.ACLR
rst_n => sig_trk_pll_inc_dec_n.PRESET
rst_n => sig_trk_pll_start_reconfig.ACLR
rst_n => \trk_block:sig_remaining_samples[0].ACLR
rst_n => \trk_block:sig_remaining_samples[1].ACLR
rst_n => \trk_block:sig_remaining_samples[2].ACLR
rst_n => \trk_block:sig_remaining_samples[3].ACLR
rst_n => \trk_block:sig_remaining_samples[4].ACLR
rst_n => \trk_block:sig_remaining_samples[5].ACLR
rst_n => \trk_block:sig_remaining_samples[6].ACLR
rst_n => \trk_block:sig_remaining_samples[7].ACLR
rst_n => sig_trk_cdvw_calc.ACLR
rst_n => \trk_block:sig_large_drift_seen.ACLR
rst_n => \trk_block:sig_mimic_cdv[0].ACLR
rst_n => \trk_block:sig_mimic_cdv[1].ACLR
rst_n => \trk_block:sig_mimic_cdv[2].ACLR
rst_n => \trk_block:sig_mimic_cdv[3].ACLR
rst_n => \trk_block:sig_mimic_cdv[4].ACLR
rst_n => \trk_block:sig_mimic_cdv[5].ACLR
rst_n => \trk_block:sig_mimic_cdv[6].ACLR
rst_n => \trk_block:sig_mimic_cdv_found.ACLR
rst_n => \trk_block:sig_mimic_delta[0].ACLR
rst_n => \trk_block:sig_mimic_delta[1].ACLR
rst_n => \trk_block:sig_mimic_delta[2].ACLR
rst_n => \trk_block:sig_mimic_delta[3].ACLR
rst_n => \trk_block:sig_mimic_delta[4].PRESET
rst_n => \trk_block:sig_mimic_delta[5].PRESET
rst_n => \trk_block:sig_mimic_delta[6].ACLR
rst_n => \trk_block:sig_mimic_delta[7].PRESET
rst_n => \trk_block:sig_rsc_drift[0].PRESET
rst_n => \trk_block:sig_rsc_drift[1].ACLR
rst_n => \trk_block:sig_rsc_drift[2].ACLR
rst_n => \trk_block:sig_rsc_drift[3].ACLR
rst_n => \trk_block:sig_rsc_drift[4].ACLR
rst_n => \trk_block:sig_rsc_drift[5].ACLR
rst_n => \trk_block:sig_rsc_drift[6].ACLR
rst_n => \trk_block:sig_rsc_drift[7].PRESET
rst_n => \trk_block:sig_req_rsc_shift[0].PRESET
rst_n => \trk_block:sig_req_rsc_shift[1].ACLR
rst_n => \trk_block:sig_req_rsc_shift[2].ACLR
rst_n => \trk_block:sig_req_rsc_shift[3].ACLR
rst_n => \trk_block:sig_req_rsc_shift[4].ACLR
rst_n => \trk_block:sig_req_rsc_shift[5].ACLR
rst_n => \trk_block:sig_req_rsc_shift[6].ACLR
rst_n => \trk_block:sig_req_rsc_shift[7].PRESET
rst_n => sig_trk_pll_select[0].ACLR
rst_n => sig_trk_pll_select[1].ACLR
rst_n => sig_trk_pll_select[2].ACLR
rst_n => \trk_block:sig_mmc_start.ACLR
rst_n => sig_trk_err.ACLR
rst_n => sig_trk_result[0].ACLR
rst_n => sig_trk_result[1].ACLR
rst_n => sig_trk_result[2].ACLR
rst_n => sig_trk_result[3].ACLR
rst_n => sig_trk_result[4].ACLR
rst_n => sig_trk_result[5].ACLR
rst_n => sig_trk_result[6].ACLR
rst_n => sig_trk_result[7].ACLR
rst_n => \ac_block:sig_addr_cmd_last_state~3.DATAIN
rst_n => \ac_block:sig_addr_cmd_state~3.DATAIN
rst_n => \trk_block:sig_trk_last_state~3.DATAIN
rst_n => \trk_block:sig_trk_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_last_state~3.DATAIN
rst_n => \rsc_block:sig_rsc_state~3.DATAIN
rst_n => sig_cdvw_state.status~3.DATAIN
rst_n => sig_rsc_req~3.DATAIN
rst_n => sig_ac_req~9.DATAIN
rst_n => sig_dgrb_last_state~3.DATAIN
rst_n => sig_dgrb_state~16.DATAIN
rst_n => ctrl_dgrb_r.command~3.DATAIN
rst_n => \trk_block:mmc_seq_value_r.ENA
dgrb_ctrl.command_err <= dgrb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[0] <= dgrb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[1] <= dgrb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[2] <= dgrb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[3] <= dgrb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[4] <= dgrb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[5] <= dgrb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[6] <= dgrb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_result[7] <= dgrb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_done <= dgrb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ctrl.command_ack <= dgrb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgrb.command_req => ctrl_dgrb_r.command_req.DATAIN
ctrl_dgrb.command_op.mtp_almt => ctrl_dgrb_r.command_op.mtp_almt.DATAIN
ctrl_dgrb.command_op.single_bit => ctrl_dgrb_r.command_op.single_bit.DATAIN
ctrl_dgrb.command_op.current_cs[0] => ctrl_dgrb_r.command_op.current_cs[0].DATAIN
ctrl_dgrb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgrb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgrb.command.cmd_tr_due => ctrl_dgrb_r.command.cmd_tr_due.DATAIN
ctrl_dgrb.command.cmd_prep_customer_mr_setup => ctrl_dgrb_r.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgrb.command.cmd_prep_adv_wr_lat => ctrl_dgrb_r.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgrb.command.cmd_prep_adv_rd_lat => ctrl_dgrb_r.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgrb.command.cmd_was => ctrl_dgrb_r.command.cmd_was.DATAIN
ctrl_dgrb.command.cmd_poa => ctrl_dgrb_r.command.cmd_poa.DATAIN
ctrl_dgrb.command.cmd_rdv => ctrl_dgrb_r.command.cmd_rdv.DATAIN
ctrl_dgrb.command.cmd_rrp_seek => ctrl_dgrb_r.command.cmd_rrp_seek.DATAIN
ctrl_dgrb.command.cmd_rrp_sweep => ctrl_dgrb_r.command.cmd_rrp_sweep.DATAIN
ctrl_dgrb.command.cmd_rrp_reset => ctrl_dgrb_r.command.cmd_rrp_reset.DATAIN
ctrl_dgrb.command.cmd_read_mtp => ctrl_dgrb_r.command.cmd_read_mtp.DATAIN
ctrl_dgrb.command.cmd_write_mtp => ctrl_dgrb_r.command.cmd_write_mtp.DATAIN
ctrl_dgrb.command.cmd_write_btp => ctrl_dgrb_r.command.cmd_write_btp.DATAIN
ctrl_dgrb.command.cmd_write_ihi => ctrl_dgrb_r.command.cmd_write_ihi.DATAIN
ctrl_dgrb.command.cmd_prog_cal_mr => ctrl_dgrb_r.command.cmd_prog_cal_mr.DATAIN
ctrl_dgrb.command.cmd_init_dram => ctrl_dgrb_r.command.cmd_init_dram.DATAIN
ctrl_dgrb.command.cmd_phy_initialise => ctrl_dgrb_r.command.cmd_phy_initialise.DATAIN
ctrl_dgrb.command.cmd_idle => ctrl_dgrb_r.command.cmd_idle.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
phs_shft_busy => \phs_shft_busy_reg:phs_shft_busy_1r.DATAIN
seq_pll_inc_dec_n <= seq_pll_inc_dec_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[0] <= seq_pll_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[1] <= seq_pll_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_select[2] <= seq_pll_select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_start_reconfig <= seq_pll_start_reconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_resync_clk_index[0] => seq_pll_select.DATAB
pll_resync_clk_index[0] => sig_trk_pll_select.DATAB
pll_resync_clk_index[1] => seq_pll_select.DATAB
pll_resync_clk_index[1] => sig_trk_pll_select.DATAB
pll_resync_clk_index[2] => seq_pll_select.DATAB
pll_resync_clk_index[2] => sig_trk_pll_select.DATAB
pll_measure_clk_index[0] => seq_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[0] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => seq_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[1] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => seq_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
pll_measure_clk_index[2] => sig_trk_pll_select.DATAA
dgrb_iram.iram_pushdata[0] <= \rsc_block:sig_dgrb_iram.iram_pushdata[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[1] <= \rsc_block:sig_dgrb_iram.iram_pushdata[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[2] <= \rsc_block:sig_dgrb_iram.iram_pushdata[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[3] <= \rsc_block:sig_dgrb_iram.iram_pushdata[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[4] <= \rsc_block:sig_dgrb_iram.iram_pushdata[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[5] <= \rsc_block:sig_dgrb_iram.iram_pushdata[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[6] <= \rsc_block:sig_dgrb_iram.iram_pushdata[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[7] <= \rsc_block:sig_dgrb_iram.iram_pushdata[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[8] <= \rsc_block:sig_dgrb_iram.iram_pushdata[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[9] <= \rsc_block:sig_dgrb_iram.iram_pushdata[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[10] <= \rsc_block:sig_dgrb_iram.iram_pushdata[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[11] <= \rsc_block:sig_dgrb_iram.iram_pushdata[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[12] <= \rsc_block:sig_dgrb_iram.iram_pushdata[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[13] <= \rsc_block:sig_dgrb_iram.iram_pushdata[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[14] <= \rsc_block:sig_dgrb_iram.iram_pushdata[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[15] <= \rsc_block:sig_dgrb_iram.iram_pushdata[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[16] <= \rsc_block:sig_dgrb_iram.iram_pushdata[16].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[17] <= \rsc_block:sig_dgrb_iram.iram_pushdata[17].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[18] <= \rsc_block:sig_dgrb_iram.iram_pushdata[18].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[19] <= \rsc_block:sig_dgrb_iram.iram_pushdata[19].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[20] <= \rsc_block:sig_dgrb_iram.iram_pushdata[20].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[21] <= \rsc_block:sig_dgrb_iram.iram_pushdata[21].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[22] <= \rsc_block:sig_dgrb_iram.iram_pushdata[22].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[23] <= \rsc_block:sig_dgrb_iram.iram_pushdata[23].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[24] <= \rsc_block:sig_dgrb_iram.iram_pushdata[24].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[25] <= \rsc_block:sig_dgrb_iram.iram_pushdata[25].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[26] <= \rsc_block:sig_dgrb_iram.iram_pushdata[26].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[27] <= \rsc_block:sig_dgrb_iram.iram_pushdata[27].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[28] <= \rsc_block:sig_dgrb_iram.iram_pushdata[28].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[29] <= \rsc_block:sig_dgrb_iram.iram_pushdata[29].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[30] <= \rsc_block:sig_dgrb_iram.iram_pushdata[30].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_pushdata[31] <= \rsc_block:sig_dgrb_iram.iram_pushdata[31].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[0] <= \rsc_block:sig_dgrb_iram.iram_bitnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[1] <= \rsc_block:sig_dgrb_iram.iram_bitnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[2] <= \rsc_block:sig_dgrb_iram.iram_bitnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[3] <= \rsc_block:sig_dgrb_iram.iram_bitnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_bitnum[4] <= \rsc_block:sig_dgrb_iram.iram_bitnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[0] <= \rsc_block:sig_dgrb_iram.iram_wordnum[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[1] <= \rsc_block:sig_dgrb_iram.iram_wordnum[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[2] <= \rsc_block:sig_dgrb_iram.iram_wordnum[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[3] <= \rsc_block:sig_dgrb_iram.iram_wordnum[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[4] <= \rsc_block:sig_dgrb_iram.iram_wordnum[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[5] <= \rsc_block:sig_dgrb_iram.iram_wordnum[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[6] <= \rsc_block:sig_dgrb_iram.iram_wordnum[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[7] <= \rsc_block:sig_dgrb_iram.iram_wordnum[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_wordnum[8] <= \rsc_block:sig_dgrb_iram.iram_wordnum[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_write <= \rsc_block:sig_dgrb_iram.iram_write.DB_MAX_OUTPUT_PORT_TYPE
dgrb_iram.iram_done <= \rsc_block:sig_dgrb_iram.iram_done.DB_MAX_OUTPUT_PORT_TYPE
iram_push_done => ~NO_FANOUT~
dgrb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_req <= dgrb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_addr_cmd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd.OUTPUTSELECT
dgrb_ac_access_gnt => sig_doing_rd_count.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_setup.OUTPUTSELECT
dgrb_ac_access_gnt => sig_dimm_driving_dq.OUTPUTSELECT
dgrb_ac_access_gnt => dgrb_state_proc.IN1
seq_rdata_valid_lat_inc <= seq_rdata_valid_lat_inc~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid_lat_dec <= seq_rdata_valid_lat_dec~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[0] <= seq_poa_lat_dec_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_dec_1x[1] <= seq_poa_lat_dec_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[0] <= seq_poa_lat_inc_1x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_poa_lat_inc_1x[1] <= seq_poa_lat_inc_1x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdata_valid[0] => v_aligned.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => seq_rdata_valid_lat_dec.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_dgrb_state.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => sig_count.OUTPUTSELECT
rdata_valid[0] => dgrb_state_proc.IN1
rdata_valid[0] => \tp_match_block:sig_rdata_valid_1t.DATAIN
rdata[0] => Equal1.IN15
rdata[0] => sig_wd_lat.DATAB
rdata[0] => Equal0.IN1
rdata[0] => Mux0.IN16
rdata[1] => Equal1.IN14
rdata[1] => sig_wd_lat.DATAB
rdata[1] => Mux0.IN15
rdata[2] => Equal1.IN13
rdata[2] => sig_wd_lat.DATAB
rdata[2] => Mux0.IN14
rdata[3] => Equal1.IN12
rdata[3] => sig_wd_lat.DATAB
rdata[3] => Mux0.IN13
rdata[4] => Equal1.IN11
rdata[4] => sig_wd_lat.DATAB
rdata[4] => Mux0.IN12
rdata[5] => Equal1.IN10
rdata[5] => Mux0.IN11
rdata[6] => Equal1.IN9
rdata[6] => Mux0.IN10
rdata[7] => Equal1.IN8
rdata[7] => Mux0.IN9
rdata[8] => Equal1.IN7
rdata[8] => Mux0.IN8
rdata[9] => Equal1.IN6
rdata[9] => Mux0.IN7
rdata[10] => Equal1.IN5
rdata[10] => Mux0.IN6
rdata[11] => Equal1.IN4
rdata[11] => Mux0.IN5
rdata[12] => Equal1.IN3
rdata[12] => Mux0.IN4
rdata[13] => Equal1.IN2
rdata[13] => Mux0.IN3
rdata[14] => Equal1.IN1
rdata[14] => Mux0.IN2
rdata[15] => Equal1.IN0
rdata[15] => Mux0.IN1
rdata[16] => Mux1.IN16
rdata[16] => Equal0.IN0
rdata[17] => Mux1.IN15
rdata[18] => Mux1.IN14
rdata[19] => Mux1.IN13
rdata[20] => Mux1.IN12
rdata[21] => Mux1.IN11
rdata[22] => Mux1.IN10
rdata[23] => Mux1.IN9
rdata[24] => Mux1.IN8
rdata[25] => Mux1.IN7
rdata[26] => Mux1.IN6
rdata[27] => Mux1.IN5
rdata[28] => Mux1.IN4
rdata[29] => Mux1.IN3
rdata[30] => Mux1.IN2
rdata[31] => Mux1.IN1
doing_rd[0] <= sig_doing_rd[0].DB_MAX_OUTPUT_PORT_TYPE
doing_rd[1] <= sig_doing_rd[1].DB_MAX_OUTPUT_PORT_TYPE
rd_lat[0] <= rd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[1] <= rd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[2] <= rd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[3] <= rd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_lat[4] <= rd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[0] <= wd_lat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[1] <= wd_lat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[2] <= wd_lat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[3] <= wd_lat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wd_lat[4] <= wd_lat[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_oct_value <= seq_oct_value~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_wdp_ovride <= dgrb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_mmc_start <= seq_mmc_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_done => \trk_block:mmc_seq_req_sync:v_mmc_seq_done_1r.DATAIN
mmc_seq_value => \trk_block:mmc_seq_value_r.DATAIN
ctl_cal_byte_lanes[0] => cal_byte_lanes[0].DATAIN
ctl_cal_byte_lanes[1] => cal_byte_lanes[1].DATAIN
odt_settings[0].read[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].read[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].read[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].read[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].read[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].read[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].read[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].read[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].read[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].read[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].read[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].read[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].read[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].read[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].read[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].read[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => ~NO_FANOUT~
odt_settings[0].write[1] => ~NO_FANOUT~
odt_settings[0].write[2] => ~NO_FANOUT~
odt_settings[0].write[3] => ~NO_FANOUT~
odt_settings[0].write[4] => ~NO_FANOUT~
odt_settings[0].write[5] => ~NO_FANOUT~
odt_settings[0].write[6] => ~NO_FANOUT~
odt_settings[0].write[7] => ~NO_FANOUT~
odt_settings[0].write[8] => ~NO_FANOUT~
odt_settings[0].write[9] => ~NO_FANOUT~
odt_settings[0].write[10] => ~NO_FANOUT~
odt_settings[0].write[11] => ~NO_FANOUT~
odt_settings[0].write[12] => ~NO_FANOUT~
odt_settings[0].write[13] => ~NO_FANOUT~
odt_settings[0].write[14] => ~NO_FANOUT~
odt_settings[0].write[15] => ~NO_FANOUT~
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~
dgrb_ctrl_ac_nt_good <= dgrb_ctrl_ac_nt_good~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_grt_one_dvw <= codvw_grt_one_dvw.DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[0] <= codvw_trk_shift[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[1] <= codvw_trk_shift[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[2] <= codvw_trk_shift[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[3] <= codvw_trk_shift[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[4] <= codvw_trk_shift[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[5] <= codvw_trk_shift[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[6] <= codvw_trk_shift[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[7] <= codvw_trk_shift[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[8] <= codvw_trk_shift[8].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[9] <= codvw_trk_shift[9].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[10] <= codvw_trk_shift[10].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.codvw_trk_shift[11] <= codvw_trk_shift[11].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[0] <= cal_codvw_size[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[1] <= cal_codvw_size[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[2] <= cal_codvw_size[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[3] <= cal_codvw_size[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[4] <= cal_codvw_size[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[5] <= cal_codvw_size[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[6] <= cal_codvw_size[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_size[7] <= cal_codvw_size[7].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[0] <= cal_codvw_phase[0].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[1] <= cal_codvw_phase[1].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[2] <= cal_codvw_phase[2].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[3] <= cal_codvw_phase[3].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[4] <= cal_codvw_phase[4].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[5] <= cal_codvw_phase[5].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[6] <= cal_codvw_phase[6].DB_MAX_OUTPUT_PORT_TYPE
dgrb_mmi.cal_codvw_phase[7] <= cal_codvw_phase[7].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_dgwb:dgwb
clk => dgwb_ac_access_req~reg0.CLK
clk => dgwb_ctrl.command_err~reg0.CLK
clk => dgwb_ctrl.command_result[0]~reg0.CLK
clk => dgwb_ctrl.command_result[1]~reg0.CLK
clk => dgwb_ctrl.command_result[2]~reg0.CLK
clk => dgwb_ctrl.command_result[3]~reg0.CLK
clk => dgwb_ctrl.command_result[4]~reg0.CLK
clk => dgwb_ctrl.command_result[5]~reg0.CLK
clk => dgwb_ctrl.command_result[6]~reg0.CLK
clk => dgwb_ctrl.command_result[7]~reg0.CLK
clk => dgwb_ctrl.command_done~reg0.CLK
clk => dgwb_ctrl.command_ack~reg0.CLK
clk => access_complete.CLK
clk => sig_addr_cmd[0].rst_n.CLK
clk => sig_addr_cmd[0].odt[0].CLK
clk => sig_addr_cmd[0].odt[1].CLK
clk => sig_addr_cmd[0].odt[2].CLK
clk => sig_addr_cmd[0].odt[3].CLK
clk => sig_addr_cmd[0].odt[4].CLK
clk => sig_addr_cmd[0].odt[5].CLK
clk => sig_addr_cmd[0].odt[6].CLK
clk => sig_addr_cmd[0].odt[7].CLK
clk => sig_addr_cmd[0].odt[8].CLK
clk => sig_addr_cmd[0].odt[9].CLK
clk => sig_addr_cmd[0].odt[10].CLK
clk => sig_addr_cmd[0].odt[11].CLK
clk => sig_addr_cmd[0].odt[12].CLK
clk => sig_addr_cmd[0].odt[13].CLK
clk => sig_addr_cmd[0].odt[14].CLK
clk => sig_addr_cmd[0].odt[15].CLK
clk => sig_addr_cmd[0].cs_n[0].CLK
clk => sig_addr_cmd[0].cs_n[1].CLK
clk => sig_addr_cmd[0].cs_n[2].CLK
clk => sig_addr_cmd[0].cs_n[3].CLK
clk => sig_addr_cmd[0].cs_n[4].CLK
clk => sig_addr_cmd[0].cs_n[5].CLK
clk => sig_addr_cmd[0].cs_n[6].CLK
clk => sig_addr_cmd[0].cs_n[7].CLK
clk => sig_addr_cmd[0].cs_n[8].CLK
clk => sig_addr_cmd[0].cs_n[9].CLK
clk => sig_addr_cmd[0].cs_n[10].CLK
clk => sig_addr_cmd[0].cs_n[11].CLK
clk => sig_addr_cmd[0].cs_n[12].CLK
clk => sig_addr_cmd[0].cs_n[13].CLK
clk => sig_addr_cmd[0].cs_n[14].CLK
clk => sig_addr_cmd[0].cs_n[15].CLK
clk => sig_addr_cmd[0].cke[0].CLK
clk => sig_addr_cmd[0].cke[1].CLK
clk => sig_addr_cmd[0].cke[2].CLK
clk => sig_addr_cmd[0].cke[3].CLK
clk => sig_addr_cmd[0].cke[4].CLK
clk => sig_addr_cmd[0].cke[5].CLK
clk => sig_addr_cmd[0].cke[6].CLK
clk => sig_addr_cmd[0].cke[7].CLK
clk => sig_addr_cmd[0].cke[8].CLK
clk => sig_addr_cmd[0].cke[9].CLK
clk => sig_addr_cmd[0].cke[10].CLK
clk => sig_addr_cmd[0].cke[11].CLK
clk => sig_addr_cmd[0].cke[12].CLK
clk => sig_addr_cmd[0].cke[13].CLK
clk => sig_addr_cmd[0].cke[14].CLK
clk => sig_addr_cmd[0].cke[15].CLK
clk => sig_addr_cmd[0].we_n.CLK
clk => sig_addr_cmd[0].ras_n.CLK
clk => sig_addr_cmd[0].cas_n.CLK
clk => sig_addr_cmd[0].ba[0].CLK
clk => sig_addr_cmd[0].ba[1].CLK
clk => sig_addr_cmd[0].ba[2].CLK
clk => sig_addr_cmd[0].addr[0].CLK
clk => sig_addr_cmd[0].addr[1].CLK
clk => sig_addr_cmd[0].addr[2].CLK
clk => sig_addr_cmd[0].addr[3].CLK
clk => sig_addr_cmd[0].addr[4].CLK
clk => sig_addr_cmd[0].addr[5].CLK
clk => sig_addr_cmd[0].addr[6].CLK
clk => sig_addr_cmd[0].addr[7].CLK
clk => sig_addr_cmd[0].addr[8].CLK
clk => sig_addr_cmd[0].addr[9].CLK
clk => sig_addr_cmd[0].addr[10].CLK
clk => sig_addr_cmd[0].addr[11].CLK
clk => sig_addr_cmd[0].addr[12].CLK
clk => sig_addr_cmd[0].addr[13].CLK
clk => sig_addr_cmd[0].addr[14].CLK
clk => \ac_write_block:sig_count[0].CLK
clk => \ac_write_block:sig_count[1].CLK
clk => \ac_write_block:sig_count[2].CLK
clk => \ac_write_block:sig_count[3].CLK
clk => \ac_write_block:sig_count[4].CLK
clk => \ac_write_block:sig_count[5].CLK
clk => \ac_write_block:sig_count[6].CLK
clk => \ac_write_block:sig_count[7].CLK
clk => generate_wdata.CLK
clk => dgwb_wdata_valid[0]~reg0.CLK
clk => dgwb_wdata_valid[1]~reg0.CLK
clk => dgwb_dqs_burst[0]~reg0.CLK
clk => dgwb_dqs_burst[1]~reg0.CLK
clk => dgwb_wdata[0]~reg0.CLK
clk => dgwb_wdata[1]~reg0.CLK
clk => dgwb_wdata[2]~reg0.CLK
clk => dgwb_wdata[3]~reg0.CLK
clk => dgwb_wdata[4]~reg0.CLK
clk => dgwb_wdata[5]~reg0.CLK
clk => dgwb_wdata[6]~reg0.CLK
clk => dgwb_wdata[7]~reg0.CLK
clk => dgwb_wdata[8]~reg0.CLK
clk => dgwb_wdata[9]~reg0.CLK
clk => dgwb_wdata[10]~reg0.CLK
clk => dgwb_wdata[11]~reg0.CLK
clk => dgwb_wdata[12]~reg0.CLK
clk => dgwb_wdata[13]~reg0.CLK
clk => dgwb_wdata[14]~reg0.CLK
clk => dgwb_wdata[15]~reg0.CLK
clk => dgwb_wdata[16]~reg0.CLK
clk => dgwb_wdata[17]~reg0.CLK
clk => dgwb_wdata[18]~reg0.CLK
clk => dgwb_wdata[19]~reg0.CLK
clk => dgwb_wdata[20]~reg0.CLK
clk => dgwb_wdata[21]~reg0.CLK
clk => dgwb_wdata[22]~reg0.CLK
clk => dgwb_wdata[23]~reg0.CLK
clk => dgwb_wdata[24]~reg0.CLK
clk => dgwb_wdata[25]~reg0.CLK
clk => dgwb_wdata[26]~reg0.CLK
clk => dgwb_wdata[27]~reg0.CLK
clk => dgwb_wdata[28]~reg0.CLK
clk => dgwb_wdata[29]~reg0.CLK
clk => dgwb_wdata[30]~reg0.CLK
clk => dgwb_wdata[31]~reg0.CLK
clk => dgwb_dm[0]~reg0.CLK
clk => dgwb_dm[1]~reg0.CLK
clk => dgwb_dm[2]~reg0.CLK
clk => dgwb_dm[3]~reg0.CLK
clk => dgwb_dqs[0]~reg0.CLK
clk => dgwb_dqs[1]~reg0.CLK
clk => dgwb_wdp_ovride~reg0.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].CLK
clk => current_cs.CLK
clk => \master_dgwb_state_block:sig_ctrl_dgwb.command~1.DATAIN
clk => sig_dgwb_last_state~1.DATAIN
clk => sig_dgwb_state~12.DATAIN
rst_n => access_complete.ACLR
rst_n => sig_addr_cmd[0].rst_n.ACLR
rst_n => sig_addr_cmd[0].odt[0].ACLR
rst_n => sig_addr_cmd[0].odt[1].ACLR
rst_n => sig_addr_cmd[0].odt[2].ACLR
rst_n => sig_addr_cmd[0].odt[3].ACLR
rst_n => sig_addr_cmd[0].odt[4].ACLR
rst_n => sig_addr_cmd[0].odt[5].ACLR
rst_n => sig_addr_cmd[0].odt[6].ACLR
rst_n => sig_addr_cmd[0].odt[7].ACLR
rst_n => sig_addr_cmd[0].odt[8].ACLR
rst_n => sig_addr_cmd[0].odt[9].ACLR
rst_n => sig_addr_cmd[0].odt[10].ACLR
rst_n => sig_addr_cmd[0].odt[11].ACLR
rst_n => sig_addr_cmd[0].odt[12].ACLR
rst_n => sig_addr_cmd[0].odt[13].ACLR
rst_n => sig_addr_cmd[0].odt[14].ACLR
rst_n => sig_addr_cmd[0].odt[15].ACLR
rst_n => sig_addr_cmd[0].cs_n[0].PRESET
rst_n => sig_addr_cmd[0].cs_n[1].ACLR
rst_n => sig_addr_cmd[0].cs_n[2].ACLR
rst_n => sig_addr_cmd[0].cs_n[3].ACLR
rst_n => sig_addr_cmd[0].cs_n[4].ACLR
rst_n => sig_addr_cmd[0].cs_n[5].ACLR
rst_n => sig_addr_cmd[0].cs_n[6].ACLR
rst_n => sig_addr_cmd[0].cs_n[7].ACLR
rst_n => sig_addr_cmd[0].cs_n[8].ACLR
rst_n => sig_addr_cmd[0].cs_n[9].ACLR
rst_n => sig_addr_cmd[0].cs_n[10].ACLR
rst_n => sig_addr_cmd[0].cs_n[11].ACLR
rst_n => sig_addr_cmd[0].cs_n[12].ACLR
rst_n => sig_addr_cmd[0].cs_n[13].ACLR
rst_n => sig_addr_cmd[0].cs_n[14].ACLR
rst_n => sig_addr_cmd[0].cs_n[15].ACLR
rst_n => sig_addr_cmd[0].cke[0].ACLR
rst_n => sig_addr_cmd[0].cke[1].ACLR
rst_n => sig_addr_cmd[0].cke[2].ACLR
rst_n => sig_addr_cmd[0].cke[3].ACLR
rst_n => sig_addr_cmd[0].cke[4].ACLR
rst_n => sig_addr_cmd[0].cke[5].ACLR
rst_n => sig_addr_cmd[0].cke[6].ACLR
rst_n => sig_addr_cmd[0].cke[7].ACLR
rst_n => sig_addr_cmd[0].cke[8].ACLR
rst_n => sig_addr_cmd[0].cke[9].ACLR
rst_n => sig_addr_cmd[0].cke[10].ACLR
rst_n => sig_addr_cmd[0].cke[11].ACLR
rst_n => sig_addr_cmd[0].cke[12].ACLR
rst_n => sig_addr_cmd[0].cke[13].ACLR
rst_n => sig_addr_cmd[0].cke[14].ACLR
rst_n => sig_addr_cmd[0].cke[15].ACLR
rst_n => sig_addr_cmd[0].we_n.ACLR
rst_n => sig_addr_cmd[0].ras_n.ACLR
rst_n => sig_addr_cmd[0].cas_n.ACLR
rst_n => sig_addr_cmd[0].ba[0].ACLR
rst_n => sig_addr_cmd[0].ba[1].ACLR
rst_n => sig_addr_cmd[0].ba[2].ACLR
rst_n => sig_addr_cmd[0].addr[0].ACLR
rst_n => sig_addr_cmd[0].addr[1].ACLR
rst_n => sig_addr_cmd[0].addr[2].ACLR
rst_n => sig_addr_cmd[0].addr[3].ACLR
rst_n => sig_addr_cmd[0].addr[4].ACLR
rst_n => sig_addr_cmd[0].addr[5].ACLR
rst_n => sig_addr_cmd[0].addr[6].ACLR
rst_n => sig_addr_cmd[0].addr[7].ACLR
rst_n => sig_addr_cmd[0].addr[8].ACLR
rst_n => sig_addr_cmd[0].addr[9].ACLR
rst_n => sig_addr_cmd[0].addr[10].ACLR
rst_n => sig_addr_cmd[0].addr[11].ACLR
rst_n => sig_addr_cmd[0].addr[12].ACLR
rst_n => sig_addr_cmd[0].addr[13].ACLR
rst_n => sig_addr_cmd[0].addr[14].ACLR
rst_n => \ac_write_block:sig_count[0].ACLR
rst_n => \ac_write_block:sig_count[1].ACLR
rst_n => \ac_write_block:sig_count[2].ACLR
rst_n => \ac_write_block:sig_count[3].ACLR
rst_n => \ac_write_block:sig_count[4].ACLR
rst_n => \ac_write_block:sig_count[5].ACLR
rst_n => \ac_write_block:sig_count[6].ACLR
rst_n => \ac_write_block:sig_count[7].ACLR
rst_n => generate_wdata.ACLR
rst_n => dgwb_wdata_valid[0]~reg0.ACLR
rst_n => dgwb_wdata_valid[1]~reg0.ACLR
rst_n => dgwb_dqs_burst[0]~reg0.ACLR
rst_n => dgwb_dqs_burst[1]~reg0.ACLR
rst_n => dgwb_wdata[0]~reg0.ACLR
rst_n => dgwb_wdata[1]~reg0.ACLR
rst_n => dgwb_wdata[2]~reg0.ACLR
rst_n => dgwb_wdata[3]~reg0.ACLR
rst_n => dgwb_wdata[4]~reg0.ACLR
rst_n => dgwb_wdata[5]~reg0.ACLR
rst_n => dgwb_wdata[6]~reg0.ACLR
rst_n => dgwb_wdata[7]~reg0.ACLR
rst_n => dgwb_wdata[8]~reg0.ACLR
rst_n => dgwb_wdata[9]~reg0.ACLR
rst_n => dgwb_wdata[10]~reg0.ACLR
rst_n => dgwb_wdata[11]~reg0.ACLR
rst_n => dgwb_wdata[12]~reg0.ACLR
rst_n => dgwb_wdata[13]~reg0.ACLR
rst_n => dgwb_wdata[14]~reg0.ACLR
rst_n => dgwb_wdata[15]~reg0.ACLR
rst_n => dgwb_wdata[16]~reg0.ACLR
rst_n => dgwb_wdata[17]~reg0.ACLR
rst_n => dgwb_wdata[18]~reg0.ACLR
rst_n => dgwb_wdata[19]~reg0.ACLR
rst_n => dgwb_wdata[20]~reg0.ACLR
rst_n => dgwb_wdata[21]~reg0.ACLR
rst_n => dgwb_wdata[22]~reg0.ACLR
rst_n => dgwb_wdata[23]~reg0.ACLR
rst_n => dgwb_wdata[24]~reg0.ACLR
rst_n => dgwb_wdata[25]~reg0.ACLR
rst_n => dgwb_wdata[26]~reg0.ACLR
rst_n => dgwb_wdata[27]~reg0.ACLR
rst_n => dgwb_wdata[28]~reg0.ACLR
rst_n => dgwb_wdata[29]~reg0.ACLR
rst_n => dgwb_wdata[30]~reg0.ACLR
rst_n => dgwb_wdata[31]~reg0.ACLR
rst_n => dgwb_dm[0]~reg0.PRESET
rst_n => dgwb_dm[1]~reg0.PRESET
rst_n => dgwb_dm[2]~reg0.PRESET
rst_n => dgwb_dm[3]~reg0.PRESET
rst_n => dgwb_dqs[0]~reg0.ACLR
rst_n => dgwb_dqs[1]~reg0.ACLR
rst_n => dgwb_wdp_ovride~reg0.ACLR
rst_n => dgwb_ac_access_req~reg0.ACLR
rst_n => dgwb_ctrl.command_err~reg0.ACLR
rst_n => dgwb_ctrl.command_result[0]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[1]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[2]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[3]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[4]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[5]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[6]~reg0.ACLR
rst_n => dgwb_ctrl.command_result[7]~reg0.ACLR
rst_n => dgwb_ctrl.command_done~reg0.ACLR
rst_n => dgwb_ctrl.command_ack~reg0.ACLR
rst_n => current_cs.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].ACLR
rst_n => \master_dgwb_state_block:sig_ctrl_dgwb.command~3.DATAIN
rst_n => sig_dgwb_last_state~3.DATAIN
rst_n => sig_dgwb_state~14.DATAIN
parameterisation_rec.tracking_period_ms[0] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[1] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[2] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[3] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[4] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[5] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[6] => ~NO_FANOUT~
parameterisation_rec.tracking_period_ms[7] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.delay_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[0] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[1] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[2] => ~NO_FANOUT~
parameterisation_rec.extend_octrt_by[3] => ~NO_FANOUT~
parameterisation_rec.odt_enabled => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[0] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[1] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[2] => ~NO_FANOUT~
parameterisation_rec.maximum_poa_delay[3] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[0] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[1] => ~NO_FANOUT~
parameterisation_rec.nominal_poa_phase_lead[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[0] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[1] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[2] => ~NO_FANOUT~
parameterisation_rec.pll_360_sweeps[3] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[0] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[1] => ~NO_FANOUT~
parameterisation_rec.nominal_dqs_delay[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[0] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[1] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[2] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[3] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[4] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[5] => ~NO_FANOUT~
parameterisation_rec.num_phases_per_tck_pll[6] => ~NO_FANOUT~
dgwb_ctrl.command_err <= dgwb_ctrl.command_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[0] <= dgwb_ctrl.command_result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[1] <= dgwb_ctrl.command_result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[2] <= dgwb_ctrl.command_result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[3] <= dgwb_ctrl.command_result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[4] <= dgwb_ctrl.command_result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[5] <= dgwb_ctrl.command_result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[6] <= dgwb_ctrl.command_result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_result[7] <= dgwb_ctrl.command_result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_done <= dgwb_ctrl.command_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ctrl.command_ack <= dgwb_ctrl.command_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_dgwb.command_req => \master_dgwb_state_block:sig_ctrl_dgwb.command_req.DATAIN
ctrl_dgwb.command_op.mtp_almt => ~NO_FANOUT~
ctrl_dgwb.command_op.single_bit => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[0] => \master_dgwb_state_block:sig_ctrl_dgwb.command_op.current_cs[0].DATAIN
ctrl_dgwb.command_op.current_cs[1] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[2] => ~NO_FANOUT~
ctrl_dgwb.command_op.current_cs[3] => ~NO_FANOUT~
ctrl_dgwb.command.cmd_tr_due => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_tr_due.DATAIN
ctrl_dgwb.command.cmd_prep_customer_mr_setup => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_customer_mr_setup.DATAIN
ctrl_dgwb.command.cmd_prep_adv_wr_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_wr_lat.DATAIN
ctrl_dgwb.command.cmd_prep_adv_rd_lat => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prep_adv_rd_lat.DATAIN
ctrl_dgwb.command.cmd_was => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_was.DATAIN
ctrl_dgwb.command.cmd_poa => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_poa.DATAIN
ctrl_dgwb.command.cmd_rdv => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rdv.DATAIN
ctrl_dgwb.command.cmd_rrp_seek => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_seek.DATAIN
ctrl_dgwb.command.cmd_rrp_sweep => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_sweep.DATAIN
ctrl_dgwb.command.cmd_rrp_reset => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_rrp_reset.DATAIN
ctrl_dgwb.command.cmd_read_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_read_mtp.DATAIN
ctrl_dgwb.command.cmd_write_mtp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_mtp.DATAIN
ctrl_dgwb.command.cmd_write_btp => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_btp.DATAIN
ctrl_dgwb.command.cmd_write_ihi => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_write_ihi.DATAIN
ctrl_dgwb.command.cmd_prog_cal_mr => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_prog_cal_mr.DATAIN
ctrl_dgwb.command.cmd_init_dram => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_init_dram.DATAIN
ctrl_dgwb.command.cmd_phy_initialise => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_phy_initialise.DATAIN
ctrl_dgwb.command.cmd_idle => \master_dgwb_state_block:sig_ctrl_dgwb.command.cmd_idle.DATAIN
dgwb_iram.iram_pushdata[0] <= <GND>
dgwb_iram.iram_pushdata[1] <= <GND>
dgwb_iram.iram_pushdata[2] <= <GND>
dgwb_iram.iram_pushdata[3] <= <GND>
dgwb_iram.iram_pushdata[4] <= <GND>
dgwb_iram.iram_pushdata[5] <= <GND>
dgwb_iram.iram_pushdata[6] <= <GND>
dgwb_iram.iram_pushdata[7] <= <GND>
dgwb_iram.iram_pushdata[8] <= <GND>
dgwb_iram.iram_pushdata[9] <= <GND>
dgwb_iram.iram_pushdata[10] <= <GND>
dgwb_iram.iram_pushdata[11] <= <GND>
dgwb_iram.iram_pushdata[12] <= <GND>
dgwb_iram.iram_pushdata[13] <= <GND>
dgwb_iram.iram_pushdata[14] <= <GND>
dgwb_iram.iram_pushdata[15] <= <GND>
dgwb_iram.iram_pushdata[16] <= <GND>
dgwb_iram.iram_pushdata[17] <= <GND>
dgwb_iram.iram_pushdata[18] <= <GND>
dgwb_iram.iram_pushdata[19] <= <GND>
dgwb_iram.iram_pushdata[20] <= <GND>
dgwb_iram.iram_pushdata[21] <= <GND>
dgwb_iram.iram_pushdata[22] <= <GND>
dgwb_iram.iram_pushdata[23] <= <GND>
dgwb_iram.iram_pushdata[24] <= <GND>
dgwb_iram.iram_pushdata[25] <= <GND>
dgwb_iram.iram_pushdata[26] <= <GND>
dgwb_iram.iram_pushdata[27] <= <GND>
dgwb_iram.iram_pushdata[28] <= <GND>
dgwb_iram.iram_pushdata[29] <= <GND>
dgwb_iram.iram_pushdata[30] <= <GND>
dgwb_iram.iram_pushdata[31] <= <GND>
dgwb_iram.iram_bitnum[0] <= <GND>
dgwb_iram.iram_bitnum[1] <= <GND>
dgwb_iram.iram_bitnum[2] <= <GND>
dgwb_iram.iram_bitnum[3] <= <GND>
dgwb_iram.iram_bitnum[4] <= <GND>
dgwb_iram.iram_wordnum[0] <= <GND>
dgwb_iram.iram_wordnum[1] <= <GND>
dgwb_iram.iram_wordnum[2] <= <GND>
dgwb_iram.iram_wordnum[3] <= <GND>
dgwb_iram.iram_wordnum[4] <= <GND>
dgwb_iram.iram_wordnum[5] <= <GND>
dgwb_iram.iram_wordnum[6] <= <GND>
dgwb_iram.iram_wordnum[7] <= <GND>
dgwb_iram.iram_wordnum[8] <= <GND>
dgwb_iram.iram_write <= <GND>
dgwb_iram.iram_done <= <GND>
iram_push_done => ~NO_FANOUT~
dgwb_ac_access_req <= dgwb_ac_access_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_ac_access_gnt => sig_dgwb_state.OUTPUTSELECT
dgwb_dqs_burst[0] <= dgwb_dqs_burst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs_burst[1] <= dgwb_dqs_burst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[0] <= dgwb_wdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata_valid[1] <= dgwb_wdata_valid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[0] <= dgwb_wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[1] <= dgwb_wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[2] <= dgwb_wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[3] <= dgwb_wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[4] <= dgwb_wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[5] <= dgwb_wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[6] <= dgwb_wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[7] <= dgwb_wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[8] <= dgwb_wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[9] <= dgwb_wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[10] <= dgwb_wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[11] <= dgwb_wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[12] <= dgwb_wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[13] <= dgwb_wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[14] <= dgwb_wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[15] <= dgwb_wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[16] <= dgwb_wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[17] <= dgwb_wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[18] <= dgwb_wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[19] <= dgwb_wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[20] <= dgwb_wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[21] <= dgwb_wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[22] <= dgwb_wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[23] <= dgwb_wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[24] <= dgwb_wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[25] <= dgwb_wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[26] <= dgwb_wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[27] <= dgwb_wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[28] <= dgwb_wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[29] <= dgwb_wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[30] <= dgwb_wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdata[31] <= dgwb_wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[0] <= dgwb_dm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[1] <= dgwb_dm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[2] <= dgwb_dm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dm[3] <= dgwb_dm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[0] <= dgwb_dqs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_dqs[1] <= dgwb_dqs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_wdp_ovride <= dgwb_wdp_ovride~reg0.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].rst_n <= sig_addr_cmd[0].rst_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[0] <= sig_addr_cmd[0].odt[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[1] <= sig_addr_cmd[0].odt[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[2] <= sig_addr_cmd[0].odt[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[3] <= sig_addr_cmd[0].odt[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[4] <= sig_addr_cmd[0].odt[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[5] <= sig_addr_cmd[0].odt[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[6] <= sig_addr_cmd[0].odt[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[7] <= sig_addr_cmd[0].odt[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[8] <= sig_addr_cmd[0].odt[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[9] <= sig_addr_cmd[0].odt[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[10] <= sig_addr_cmd[0].odt[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[11] <= sig_addr_cmd[0].odt[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[12] <= sig_addr_cmd[0].odt[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[13] <= sig_addr_cmd[0].odt[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[14] <= sig_addr_cmd[0].odt[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].odt[15] <= sig_addr_cmd[0].odt[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[0] <= sig_addr_cmd[0].cs_n[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[1] <= sig_addr_cmd[0].cs_n[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[2] <= sig_addr_cmd[0].cs_n[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[3] <= sig_addr_cmd[0].cs_n[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[4] <= sig_addr_cmd[0].cs_n[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[5] <= sig_addr_cmd[0].cs_n[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[6] <= sig_addr_cmd[0].cs_n[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[7] <= sig_addr_cmd[0].cs_n[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[8] <= sig_addr_cmd[0].cs_n[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[9] <= sig_addr_cmd[0].cs_n[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[10] <= sig_addr_cmd[0].cs_n[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[11] <= sig_addr_cmd[0].cs_n[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[12] <= sig_addr_cmd[0].cs_n[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[13] <= sig_addr_cmd[0].cs_n[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[14] <= sig_addr_cmd[0].cs_n[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cs_n[15] <= sig_addr_cmd[0].cs_n[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[0] <= sig_addr_cmd[0].cke[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[1] <= sig_addr_cmd[0].cke[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[2] <= sig_addr_cmd[0].cke[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[3] <= sig_addr_cmd[0].cke[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[4] <= sig_addr_cmd[0].cke[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[5] <= sig_addr_cmd[0].cke[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[6] <= sig_addr_cmd[0].cke[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[7] <= sig_addr_cmd[0].cke[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[8] <= sig_addr_cmd[0].cke[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[9] <= sig_addr_cmd[0].cke[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[10] <= sig_addr_cmd[0].cke[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[11] <= sig_addr_cmd[0].cke[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[12] <= sig_addr_cmd[0].cke[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[13] <= sig_addr_cmd[0].cke[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[14] <= sig_addr_cmd[0].cke[14].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cke[15] <= sig_addr_cmd[0].cke[15].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].we_n <= sig_addr_cmd[0].we_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ras_n <= sig_addr_cmd[0].ras_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].cas_n <= sig_addr_cmd[0].cas_n.DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[0] <= sig_addr_cmd[0].ba[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[1] <= sig_addr_cmd[0].ba[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].ba[2] <= sig_addr_cmd[0].ba[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[0] <= sig_addr_cmd[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[1] <= sig_addr_cmd[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[2] <= sig_addr_cmd[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[3] <= sig_addr_cmd[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[4] <= sig_addr_cmd[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[5] <= sig_addr_cmd[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[6] <= sig_addr_cmd[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[7] <= sig_addr_cmd[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[8] <= sig_addr_cmd[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[9] <= sig_addr_cmd[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[10] <= sig_addr_cmd[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[11] <= sig_addr_cmd[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[12] <= sig_addr_cmd[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[13] <= sig_addr_cmd[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
dgwb_ac[0].addr[14] <= sig_addr_cmd[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
bypassed_rdata[0] => ~NO_FANOUT~
bypassed_rdata[1] => ~NO_FANOUT~
bypassed_rdata[2] => ~NO_FANOUT~
bypassed_rdata[3] => ~NO_FANOUT~
bypassed_rdata[4] => ~NO_FANOUT~
bypassed_rdata[5] => ~NO_FANOUT~
bypassed_rdata[6] => ~NO_FANOUT~
bypassed_rdata[7] => ~NO_FANOUT~
bypassed_rdata[8] => ~NO_FANOUT~
bypassed_rdata[9] => ~NO_FANOUT~
bypassed_rdata[10] => ~NO_FANOUT~
bypassed_rdata[11] => ~NO_FANOUT~
bypassed_rdata[12] => ~NO_FANOUT~
bypassed_rdata[13] => ~NO_FANOUT~
bypassed_rdata[14] => ~NO_FANOUT~
bypassed_rdata[15] => ~NO_FANOUT~
odt_settings[0].read[0] => ~NO_FANOUT~
odt_settings[0].read[1] => ~NO_FANOUT~
odt_settings[0].read[2] => ~NO_FANOUT~
odt_settings[0].read[3] => ~NO_FANOUT~
odt_settings[0].read[4] => ~NO_FANOUT~
odt_settings[0].read[5] => ~NO_FANOUT~
odt_settings[0].read[6] => ~NO_FANOUT~
odt_settings[0].read[7] => ~NO_FANOUT~
odt_settings[0].read[8] => ~NO_FANOUT~
odt_settings[0].read[9] => ~NO_FANOUT~
odt_settings[0].read[10] => ~NO_FANOUT~
odt_settings[0].read[11] => ~NO_FANOUT~
odt_settings[0].read[12] => ~NO_FANOUT~
odt_settings[0].read[13] => ~NO_FANOUT~
odt_settings[0].read[14] => ~NO_FANOUT~
odt_settings[0].read[15] => ~NO_FANOUT~
odt_settings[0].read[16] => ~NO_FANOUT~
odt_settings[0].read[17] => ~NO_FANOUT~
odt_settings[0].read[18] => ~NO_FANOUT~
odt_settings[0].read[19] => ~NO_FANOUT~
odt_settings[0].read[20] => ~NO_FANOUT~
odt_settings[0].read[21] => ~NO_FANOUT~
odt_settings[0].read[22] => ~NO_FANOUT~
odt_settings[0].read[23] => ~NO_FANOUT~
odt_settings[0].read[24] => ~NO_FANOUT~
odt_settings[0].read[25] => ~NO_FANOUT~
odt_settings[0].read[26] => ~NO_FANOUT~
odt_settings[0].read[27] => ~NO_FANOUT~
odt_settings[0].read[28] => ~NO_FANOUT~
odt_settings[0].read[29] => ~NO_FANOUT~
odt_settings[0].read[30] => ~NO_FANOUT~
odt_settings[0].write[0] => sig_addr_cmd[0].odt[0].DATAIN
odt_settings[0].write[1] => sig_addr_cmd[0].odt[1].DATAIN
odt_settings[0].write[2] => sig_addr_cmd[0].odt[2].DATAIN
odt_settings[0].write[3] => sig_addr_cmd[0].odt[3].DATAIN
odt_settings[0].write[4] => sig_addr_cmd[0].odt[4].DATAIN
odt_settings[0].write[5] => sig_addr_cmd[0].odt[5].DATAIN
odt_settings[0].write[6] => sig_addr_cmd[0].odt[6].DATAIN
odt_settings[0].write[7] => sig_addr_cmd[0].odt[7].DATAIN
odt_settings[0].write[8] => sig_addr_cmd[0].odt[8].DATAIN
odt_settings[0].write[9] => sig_addr_cmd[0].odt[9].DATAIN
odt_settings[0].write[10] => sig_addr_cmd[0].odt[10].DATAIN
odt_settings[0].write[11] => sig_addr_cmd[0].odt[11].DATAIN
odt_settings[0].write[12] => sig_addr_cmd[0].odt[12].DATAIN
odt_settings[0].write[13] => sig_addr_cmd[0].odt[13].DATAIN
odt_settings[0].write[14] => sig_addr_cmd[0].odt[14].DATAIN
odt_settings[0].write[15] => sig_addr_cmd[0].odt[15].DATAIN
odt_settings[0].write[16] => ~NO_FANOUT~
odt_settings[0].write[17] => ~NO_FANOUT~
odt_settings[0].write[18] => ~NO_FANOUT~
odt_settings[0].write[19] => ~NO_FANOUT~
odt_settings[0].write[20] => ~NO_FANOUT~
odt_settings[0].write[21] => ~NO_FANOUT~
odt_settings[0].write[22] => ~NO_FANOUT~
odt_settings[0].write[23] => ~NO_FANOUT~
odt_settings[0].write[24] => ~NO_FANOUT~
odt_settings[0].write[25] => ~NO_FANOUT~
odt_settings[0].write[26] => ~NO_FANOUT~
odt_settings[0].write[27] => ~NO_FANOUT~
odt_settings[0].write[28] => ~NO_FANOUT~
odt_settings[0].write[29] => ~NO_FANOUT~
odt_settings[0].write[30] => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ram_phy_alt_mem_phy_seq:seq_inst|ram_phy_alt_mem_phy_ctrl:ctrl
clk => tracking_update_due.CLK
clk => tracking_ms_counter[0].CLK
clk => tracking_ms_counter[1].CLK
clk => tracking_ms_counter[2].CLK
clk => tracking_ms_counter[3].CLK
clk => tracking_ms_counter[4].CLK
clk => tracking_ms_counter[5].CLK
clk => tracking_ms_counter[6].CLK
clk => tracking_ms_counter[7].CLK
clk => milisecond_tick_gen_count[0].CLK
clk => milisecond_tick_gen_count[1].CLK
clk => milisecond_tick_gen_count[2].CLK
clk => milisecond_tick_gen_count[3].CLK
clk => milisecond_tick_gen_count[4].CLK
clk => milisecond_tick_gen_count[5].CLK
clk => milisecond_tick_gen_count[6].CLK
clk => milisecond_tick_gen_count[7].CLK
clk => milisecond_tick_gen_count[8].CLK
clk => milisecond_tick_gen_count[9].CLK
clk => milisecond_tick_gen_count[10].CLK
clk => milisecond_tick_gen_count[11].CLK
clk => milisecond_tick_gen_count[12].CLK
clk => milisecond_tick_gen_count[13].CLK
clk => milisecond_tick_gen_count[14].CLK
clk => milisecond_tick_gen_count[15].CLK
clk => milisecond_tick_gen_count[16].CLK
clk => mtp_err.CLK
clk => mtp_both_valid_almt.CLK
clk => mtp_no_valid_almt.CLK
clk => \mtp_almt:dvw_size_a1[0].CLK
clk => \mtp_almt:dvw_size_a1[1].CLK
clk => \mtp_almt:dvw_size_a1[2].CLK
clk => \mtp_almt:dvw_size_a1[3].CLK
clk => \mtp_almt:dvw_size_a1[4].CLK
clk => \mtp_almt:dvw_size_a1[5].CLK
clk => \mtp_almt:dvw_size_a1[6].CLK
clk => \mtp_almt:dvw_size_a1[7].CLK
clk => \mtp_almt:dvw_size_a0[0].CLK
clk => \mtp_almt:dvw_size_a0[1].CLK
clk => \mtp_almt:dvw_size_a0[2].CLK
clk => \mtp_almt:dvw_size_a0[3].CLK
clk => \mtp_almt:dvw_size_a0[4].CLK
clk => \mtp_almt:dvw_size_a0[5].CLK
clk => \mtp_almt:dvw_size_a0[6].CLK
clk => \mtp_almt:dvw_size_a0[7].CLK
clk => mtp_correct_almt.CLK
clk => ctl_init_success~reg0.CLK
clk => ctl_init_fail~reg0.CLK
clk => dis_state.CLK
clk => reissue_cmd_req.CLK
clk => ac_nt_almts_checked.CLK
clk => ac_nt[0].CLK
clk => mtp_almts_checked[0].CLK
clk => mtp_almts_checked[1].CLK
clk => cs_counter.CLK
clk => hold_state.CLK
clk => int_ctl_init_fail.CLK
clk => int_ctl_init_success.CLK
clk => ctrl_mmi.ctrl_err_code[0]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[1]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[2]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[3]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[4]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[5]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[6]~reg0.CLK
clk => ctrl_mmi.ctrl_err_code[7]~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.CLK
clk => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.CLK
clk => ctrl_mmi.ctrl_current_stage_done~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_fail~reg0.CLK
clk => ctrl_mmi.ctrl_calibration_success~reg0.CLK
clk => v_ctrl_mmi.ctrl_err_code[0].CLK
clk => v_ctrl_mmi.ctrl_err_code[1].CLK
clk => v_ctrl_mmi.ctrl_err_code[2].CLK
clk => v_ctrl_mmi.ctrl_err_code[3].CLK
clk => v_ctrl_mmi.ctrl_err_code[4].CLK
clk => v_ctrl_mmi.ctrl_err_code[5].CLK
clk => v_ctrl_mmi.ctrl_err_code[6].CLK
clk => v_ctrl_mmi.ctrl_err_code[7].CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.CLK
clk => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.CLK
clk => v_ctrl_mmi.ctrl_current_stage_done.CLK
clk => v_ctrl_mmi.ctrl_calibration_fail.CLK
clk => v_ctrl_mmi.ctrl_calibration_success.CLK
clk => timeout_counter_clear.CLK
clk => timeout_counter_enable.CLK
clk => flag_done_timeout.CLK
clk => flag_ack_timeout.CLK
clk => waiting_for_ack.CLK
clk => curr_ctrl.command_err.CLK
clk => curr_ctrl.command_result[0].CLK
clk => curr_ctrl.command_result[1].CLK
clk => curr_ctrl.command_result[2].CLK
clk => curr_ctrl.command_result[3].CLK
clk => curr_ctrl.command_result[4].CLK
clk => curr_ctrl.command_result[5].CLK
clk => curr_ctrl.command_result[6].CLK
clk => curr_ctrl.command_result[7].CLK
clk => curr_ctrl.command_done.CLK
clk => curr_ctrl.command_ack.CLK
clk => timeout_counter[0].CLK
clk => timeout_counter[1].CLK
clk => timeout_counter[2].CLK
clk => timeout_counter[3].CLK
clk => timeout_counter[4].CLK
clk => timeout_counter[5].CLK
clk => timeout_counter[6].CLK
clk => timeout_counter[7].CLK
clk => timeout_counter[8].CLK
clk => timeout_counter[9].CLK
clk => timeout_counter[10].CLK
clk => timeout_counter[11].CLK
clk => timeout_counter[12].CLK
clk => timeout_counter[13].CLK
clk => timeout_counter[14].CLK
clk => dll_lock_counter[0].CLK
clk => dll_lock_counter[1].CLK
clk => dll_lock_counter[2].CLK
clk => dll_lock_counter[3].CLK
clk => dll_lock_counter[4].CLK
clk => dll_lock_counter[5].CLK
clk => dll_lock_counter[6].CLK
clk => dll_lock_counter[7].CLK
clk => dll_lock_counter[8].CLK
clk => dll_lock_counter[9].CLK
clk => dll_lock_counter[10].CLK
clk => last_state~1.DATAIN
clk => state~4.DATAIN
clk => int_ctrl_current_stage~1.DATAIN
clk => int_ctrl_prev_stage~1.DATAIN
clk => ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => ctrl_mmi.master_state_r~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_active_block~1.DATAIN
clk => v_ctrl_mmi.ctrl_current_stage~1.DATAIN
clk => v_ctrl_mmi.master_state_r~1.DATAIN
clk => curr_cmd~1.DATAIN
rst_n => ctrl_mmi.ctrl_err_code[0]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[1]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[2]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[3]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[4]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[5]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[6]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_err_code[7]~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.ACLR
rst_n => ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.ACLR
rst_n => ctrl_mmi.ctrl_current_stage_done~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_fail~reg0.ACLR
rst_n => ctrl_mmi.ctrl_calibration_success~reg0.ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[0].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[1].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[2].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[3].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[4].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[5].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[6].ACLR
rst_n => v_ctrl_mmi.ctrl_err_code[7].ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.was.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.poa.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rdv.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise.ACLR
rst_n => v_ctrl_mmi.ctrl_cal_stage_ack_seen.cal.ACLR
rst_n => v_ctrl_mmi.ctrl_current_stage_done.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_fail.ACLR
rst_n => v_ctrl_mmi.ctrl_calibration_success.ACLR
rst_n => dis_state.ACLR
rst_n => reissue_cmd_req.ACLR
rst_n => ac_nt_almts_checked.ACLR
rst_n => ac_nt[0].PRESET
rst_n => mtp_almts_checked[0].ACLR
rst_n => mtp_almts_checked[1].ACLR
rst_n => cs_counter.ACLR
rst_n => hold_state.ACLR
rst_n => int_ctl_init_fail.ACLR
rst_n => int_ctl_init_success.ACLR
rst_n => ctl_init_success~reg0.ACLR
rst_n => ctl_init_fail~reg0.ACLR
rst_n => dll_lock_counter[0].PRESET
rst_n => dll_lock_counter[1].PRESET
rst_n => dll_lock_counter[2].PRESET
rst_n => dll_lock_counter[3].PRESET
rst_n => dll_lock_counter[4].PRESET
rst_n => dll_lock_counter[5].PRESET
rst_n => dll_lock_counter[6].PRESET
rst_n => dll_lock_counter[7].PRESET
rst_n => dll_lock_counter[8].ACLR
rst_n => dll_lock_counter[9].ACLR
rst_n => dll_lock_counter[10].PRESET
rst_n => timeout_counter[0].PRESET
rst_n => timeout_counter[1].PRESET
rst_n => timeout_counter[2].PRESET
rst_n => timeout_counter[3].PRESET
rst_n => timeout_counter[4].PRESET
rst_n => timeout_counter[5].PRESET
rst_n => timeout_counter[6].PRESET
rst_n => timeout_counter[7].PRESET
rst_n => timeout_counter[8].PRESET
rst_n => timeout_counter[9].PRESET
rst_n => timeout_counter[10].PRESET
rst_n => timeout_counter[11].PRESET
rst_n => timeout_counter[12].PRESET
rst_n => timeout_counter[13].PRESET
rst_n => timeout_counter[14].PRESET
rst_n => curr_ctrl.command_err.ACLR
rst_n => curr_ctrl.command_result[0].ACLR
rst_n => curr_ctrl.command_result[1].ACLR
rst_n => curr_ctrl.command_result[2].ACLR
rst_n => curr_ctrl.command_result[3].ACLR
rst_n => curr_ctrl.command_result[4].ACLR
rst_n => curr_ctrl.command_result[5].ACLR
rst_n => curr_ctrl.command_result[6].ACLR
rst_n => curr_ctrl.command_result[7].ACLR
rst_n => curr_ctrl.command_done.ACLR
rst_n => curr_ctrl.command_ack.ACLR
rst_n => waiting_for_ack.ACLR
rst_n => flag_done_timeout.ACLR
rst_n => flag_ack_timeout.ACLR
rst_n => timeout_counter_clear.ACLR
rst_n => timeout_counter_enable.ACLR
rst_n => mtp_err.ACLR
rst_n => mtp_both_valid_almt.ACLR
rst_n => mtp_no_valid_almt.ACLR
rst_n => \mtp_almt:dvw_size_a1[0].ACLR
rst_n => \mtp_almt:dvw_size_a1[1].ACLR
rst_n => \mtp_almt:dvw_size_a1[2].ACLR
rst_n => \mtp_almt:dvw_size_a1[3].ACLR
rst_n => \mtp_almt:dvw_size_a1[4].ACLR
rst_n => \mtp_almt:dvw_size_a1[5].ACLR
rst_n => \mtp_almt:dvw_size_a1[6].ACLR
rst_n => \mtp_almt:dvw_size_a1[7].ACLR
rst_n => \mtp_almt:dvw_size_a0[0].ACLR
rst_n => \mtp_almt:dvw_size_a0[1].ACLR
rst_n => \mtp_almt:dvw_size_a0[2].ACLR
rst_n => \mtp_almt:dvw_size_a0[3].ACLR
rst_n => \mtp_almt:dvw_size_a0[4].ACLR
rst_n => \mtp_almt:dvw_size_a0[5].ACLR
rst_n => \mtp_almt:dvw_size_a0[6].ACLR
rst_n => \mtp_almt:dvw_size_a0[7].ACLR
rst_n => mtp_correct_almt.ACLR
rst_n => tracking_update_due.ACLR
rst_n => tracking_ms_counter[0].ACLR
rst_n => tracking_ms_counter[1].ACLR
rst_n => tracking_ms_counter[2].ACLR
rst_n => tracking_ms_counter[3].ACLR
rst_n => tracking_ms_counter[4].ACLR
rst_n => tracking_ms_counter[5].ACLR
rst_n => tracking_ms_counter[6].ACLR
rst_n => tracking_ms_counter[7].ACLR
rst_n => milisecond_tick_gen_count[0].PRESET
rst_n => milisecond_tick_gen_count[1].PRESET
rst_n => milisecond_tick_gen_count[2].PRESET
rst_n => milisecond_tick_gen_count[3].ACLR
rst_n => milisecond_tick_gen_count[4].ACLR
rst_n => milisecond_tick_gen_count[5].ACLR
rst_n => milisecond_tick_gen_count[6].PRESET
rst_n => milisecond_tick_gen_count[7].ACLR
rst_n => milisecond_tick_gen_count[8].ACLR
rst_n => milisecond_tick_gen_count[9].ACLR
rst_n => milisecond_tick_gen_count[10].ACLR
rst_n => milisecond_tick_gen_count[11].PRESET
rst_n => milisecond_tick_gen_count[12].ACLR
rst_n => milisecond_tick_gen_count[13].PRESET
rst_n => milisecond_tick_gen_count[14].PRESET
rst_n => milisecond_tick_gen_count[15].PRESET
rst_n => milisecond_tick_gen_count[16].PRESET
rst_n => last_state~3.DATAIN
rst_n => state~6.DATAIN
rst_n => int_ctrl_current_stage~3.DATAIN
rst_n => int_ctrl_prev_stage~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => ctrl_mmi.master_state_r~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_active_block~3.DATAIN
rst_n => v_ctrl_mmi.ctrl_current_stage~3.DATAIN
rst_n => v_ctrl_mmi.master_state_r~3.DATAIN
rst_n => curr_cmd~3.DATAIN
ctl_init_success <= ctl_init_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_init_fail <= ctl_init_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => dll_lock_counter.OUTPUTSELECT
ctl_recalibrate_req => process_8.IN0
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
ctl_recalibrate_req => state.OUTPUTSELECT
iram_status.contested_access => ~NO_FANOUT~
iram_status.out_of_mem => ~NO_FANOUT~
iram_status.init_done => process_8.IN1
iram_status.err_code[0] => ~NO_FANOUT~
iram_status.err_code[1] => ~NO_FANOUT~
iram_status.err_code[2] => ~NO_FANOUT~
iram_status.err_code[3] => ~NO_FANOUT~
iram_status.err => ~NO_FANOUT~
iram_status.done => ~NO_FANOUT~
iram_status.rdata[0] => ~NO_FANOUT~
iram_status.rdata[1] => ~NO_FANOUT~
iram_status.rdata[2] => ~NO_FANOUT~
iram_status.rdata[3] => ~NO_FANOUT~
iram_status.rdata[4] => ~NO_FANOUT~
iram_status.rdata[5] => ~NO_FANOUT~
iram_status.rdata[6] => ~NO_FANOUT~
iram_status.rdata[7] => ~NO_FANOUT~
iram_status.rdata[8] => ~NO_FANOUT~
iram_status.rdata[9] => ~NO_FANOUT~
iram_status.rdata[10] => ~NO_FANOUT~
iram_status.rdata[11] => ~NO_FANOUT~
iram_status.rdata[12] => ~NO_FANOUT~
iram_status.rdata[13] => ~NO_FANOUT~
iram_status.rdata[14] => ~NO_FANOUT~
iram_status.rdata[15] => ~NO_FANOUT~
iram_status.rdata[16] => ~NO_FANOUT~
iram_status.rdata[17] => ~NO_FANOUT~
iram_status.rdata[18] => ~NO_FANOUT~
iram_status.rdata[19] => ~NO_FANOUT~
iram_status.rdata[20] => ~NO_FANOUT~
iram_status.rdata[21] => ~NO_FANOUT~
iram_status.rdata[22] => ~NO_FANOUT~
iram_status.rdata[23] => ~NO_FANOUT~
iram_status.rdata[24] => ~NO_FANOUT~
iram_status.rdata[25] => ~NO_FANOUT~
iram_status.rdata[26] => ~NO_FANOUT~
iram_status.rdata[27] => ~NO_FANOUT~
iram_status.rdata[28] => ~NO_FANOUT~
iram_status.rdata[29] => ~NO_FANOUT~
iram_status.rdata[30] => ~NO_FANOUT~
iram_status.rdata[31] => ~NO_FANOUT~
iram_push_done => v_ctrl_mmi.OUTPUTSELECT
iram_push_done => process_10.IN0
ctrl_op_rec.command_req <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.mtp_almt <= master_ctrl_op_rec.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.single_bit <= master_ctrl_op_rec.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[0] <= cs_counter.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command_op.current_cs[1] <= <GND>
ctrl_op_rec.command_op.current_cs[2] <= <GND>
ctrl_op_rec.command_op.current_cs[3] <= <GND>
ctrl_op_rec.command.cmd_tr_due <= ctrl_op_rec.command.cmd_tr_due.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_customer_mr_setup <= ctrl_op_rec.command.cmd_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_wr_lat <= ctrl_op_rec.command.cmd_prep_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prep_adv_rd_lat <= ctrl_op_rec.command.cmd_prep_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_was <= ctrl_op_rec.command.cmd_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_poa <= ctrl_op_rec.command.cmd_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rdv <= ctrl_op_rec.command.cmd_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_seek <= ctrl_op_rec.command.cmd_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_sweep <= ctrl_op_rec.command.cmd_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_rrp_reset <= ctrl_op_rec.command.cmd_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_read_mtp <= ctrl_op_rec.command.cmd_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_mtp <= ctrl_op_rec.command.cmd_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_btp <= ctrl_op_rec.command.cmd_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_write_ihi <= ctrl_op_rec.command.cmd_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_prog_cal_mr <= ctrl_op_rec.command.cmd_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_init_dram <= ctrl_op_rec.command.cmd_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_phy_initialise <= ctrl_op_rec.command.cmd_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_op_rec.command.cmd_idle <= ctrl_op_rec.command.cmd_idle.DB_MAX_OUTPUT_PORT_TYPE
admin_ctrl.command_err => Selector10.IN5
admin_ctrl.command_result[0] => Selector9.IN5
admin_ctrl.command_result[1] => Selector8.IN5
admin_ctrl.command_result[2] => Selector7.IN5
admin_ctrl.command_result[3] => Selector6.IN5
admin_ctrl.command_result[4] => Selector5.IN5
admin_ctrl.command_result[5] => Selector4.IN5
admin_ctrl.command_result[6] => Selector3.IN5
admin_ctrl.command_result[7] => Selector2.IN5
admin_ctrl.command_done => Selector1.IN5
admin_ctrl.command_ack => Selector0.IN5
dgrb_ctrl.command_err => Selector10.IN6
dgrb_ctrl.command_result[0] => Selector9.IN6
dgrb_ctrl.command_result[1] => Selector8.IN6
dgrb_ctrl.command_result[2] => Selector7.IN6
dgrb_ctrl.command_result[3] => Selector6.IN6
dgrb_ctrl.command_result[4] => Selector5.IN6
dgrb_ctrl.command_result[5] => Selector4.IN6
dgrb_ctrl.command_result[6] => Selector3.IN6
dgrb_ctrl.command_result[7] => Selector2.IN6
dgrb_ctrl.command_done => Selector1.IN6
dgrb_ctrl.command_ack => Selector0.IN6
dgwb_ctrl.command_err => Selector10.IN7
dgwb_ctrl.command_result[0] => Selector9.IN7
dgwb_ctrl.command_result[1] => Selector8.IN7
dgwb_ctrl.command_result[2] => Selector7.IN7
dgwb_ctrl.command_result[3] => Selector6.IN7
dgwb_ctrl.command_result[4] => Selector5.IN7
dgwb_ctrl.command_result[5] => Selector4.IN7
dgwb_ctrl.command_result[6] => Selector3.IN7
dgwb_ctrl.command_result[7] => Selector2.IN7
dgwb_ctrl.command_done => Selector1.IN7
dgwb_ctrl.command_ack => Selector0.IN7
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_orvd_to_10ms => milisecond_tick_gen_count.DATAB
mmi_ctrl.tracking_period_ms[0] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[1] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[2] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[3] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[4] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[5] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[6] => tracking_ms_counter.DATAB
mmi_ctrl.tracking_period_ms[7] => tracking_ms_counter.DATAB
mmi_ctrl.calibration_start => process_8.IN1
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.calibration_start => state.OUTPUTSELECT
mmi_ctrl.hl_css.tracking_dis => Selector42.IN20
mmi_ctrl.hl_css.tracking_dis => process_10.IN1
mmi_ctrl.hl_css.prep_customer_mr_setup_dis => Selector42.IN19
mmi_ctrl.hl_css.adv_wr_lat_dis => Selector42.IN18
mmi_ctrl.hl_css.adv_rd_lat_dis => Selector42.IN17
mmi_ctrl.hl_css.was_dis => Selector42.IN16
mmi_ctrl.hl_css.poa_dis => Selector42.IN15
mmi_ctrl.hl_css.rdv_dis => Selector42.IN14
mmi_ctrl.hl_css.rrp_seek_dis => Selector42.IN13
mmi_ctrl.hl_css.rrp_sweep_dis => Selector42.IN12
mmi_ctrl.hl_css.rrp_reset_dis => Selector42.IN11
mmi_ctrl.hl_css.read_mtp_dis => Selector42.IN10
mmi_ctrl.hl_css.write_mtp_dis => Selector42.IN9
mmi_ctrl.hl_css.write_btp_dis => Selector42.IN8
mmi_ctrl.hl_css.cal_dis => Selector28.IN9
mmi_ctrl.hl_css.cal_dis => Selector42.IN7
mmi_ctrl.hl_css.cal_dis => Selector17.IN5
mmi_ctrl.hl_css.write_ihi_dis => process_10.IN1
mmi_ctrl.hl_css.write_ihi_dis => Selector42.IN6
mmi_ctrl.hl_css.write_ihi_dis => Selector43.IN6
mmi_ctrl.hl_css.write_ihi_dis => master_ctrl_op_rec.OUTPUTSELECT
mmi_ctrl.hl_css.write_ihi_dis => Selector47.IN1
mmi_ctrl.hl_css.init_dram_dis => Selector42.IN5
mmi_ctrl.hl_css.phy_initialise_dis => process_10.IN1
mmi_ctrl.hl_css.phy_initialise_dis => Selector42.IN4
ctrl_mmi.ctrl_err_code[0] <= ctrl_mmi.ctrl_err_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[1] <= ctrl_mmi.ctrl_err_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[2] <= ctrl_mmi.ctrl_err_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[3] <= ctrl_mmi.ctrl_err_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[4] <= ctrl_mmi.ctrl_err_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[5] <= ctrl_mmi.ctrl_err_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[6] <= ctrl_mmi.ctrl_err_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_err_code[7] <= ctrl_mmi.ctrl_err_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.tracking_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup <= ctrl_mmi.ctrl_cal_stage_ack_seen.prep_customer_mr_setup~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_wr_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat <= ctrl_mmi.ctrl_cal_stage_ack_seen.adv_rd_lat~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.was <= ctrl_mmi.ctrl_cal_stage_ack_seen.was~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.poa <= ctrl_mmi.ctrl_cal_stage_ack_seen.poa~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rdv <= ctrl_mmi.ctrl_cal_stage_ack_seen.rdv~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_seek~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_sweep~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset <= ctrl_mmi.ctrl_cal_stage_ack_seen.rrp_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.read_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_mtp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_btp~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi <= ctrl_mmi.ctrl_cal_stage_ack_seen.write_ihi~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram <= ctrl_mmi.ctrl_cal_stage_ack_seen.init_dram~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise <= ctrl_mmi.ctrl_cal_stage_ack_seen.phy_initialise~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_cal_stage_ack_seen.cal <= ctrl_mmi.ctrl_cal_stage_ack_seen.cal~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.iram <= ctrl_mmi.ctrl_current_active_block.iram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.setup <= ctrl_mmi.ctrl_current_active_block.setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.proc <= ctrl_mmi.ctrl_current_active_block.proc.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgrb <= ctrl_mmi.ctrl_current_active_block.dgrb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.dgwb <= ctrl_mmi.ctrl_current_active_block.dgwb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.admin <= ctrl_mmi.ctrl_current_active_block.admin.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_active_block.idle <= ctrl_mmi.ctrl_current_active_block.idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_tr_due <= ctrl_mmi.ctrl_current_stage.cmd_tr_due.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup <= ctrl_mmi.ctrl_current_stage.cmd_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat <= ctrl_mmi.ctrl_current_stage.cmd_prep_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_was <= ctrl_mmi.ctrl_current_stage.cmd_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_poa <= ctrl_mmi.ctrl_current_stage.cmd_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rdv <= ctrl_mmi.ctrl_current_stage.cmd_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_seek <= ctrl_mmi.ctrl_current_stage.cmd_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep <= ctrl_mmi.ctrl_current_stage.cmd_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_rrp_reset <= ctrl_mmi.ctrl_current_stage.cmd_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_read_mtp <= ctrl_mmi.ctrl_current_stage.cmd_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_mtp <= ctrl_mmi.ctrl_current_stage.cmd_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_btp <= ctrl_mmi.ctrl_current_stage.cmd_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_write_ihi <= ctrl_mmi.ctrl_current_stage.cmd_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr <= ctrl_mmi.ctrl_current_stage.cmd_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_init_dram <= ctrl_mmi.ctrl_current_stage.cmd_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_phy_initialise <= ctrl_mmi.ctrl_current_stage.cmd_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage.cmd_idle <= ctrl_mmi.ctrl_current_stage.cmd_idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_current_stage_done <= ctrl_mmi.ctrl_current_stage_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_fail <= ctrl_mmi.ctrl_calibration_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.ctrl_calibration_success <= ctrl_mmi.ctrl_calibration_success~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_non_operational <= ctrl_mmi.master_state_r.s_non_operational.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_operational <= ctrl_mmi.master_state_r.s_operational.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking <= ctrl_mmi.master_state_r.s_tracking.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prep_customer_mr_setup <= ctrl_mmi.master_state_r.s_prep_customer_mr_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_tracking_setup <= ctrl_mmi.master_state_r.s_tracking_setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_poa <= ctrl_mmi.master_state_r.s_poa.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_wr_lat <= ctrl_mmi.master_state_r.s_adv_wr_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_adv_rd_lat <= ctrl_mmi.master_state_r.s_adv_rd_lat.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_was <= ctrl_mmi.master_state_r.s_was.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rdv <= ctrl_mmi.master_state_r.s_rdv.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_seek <= ctrl_mmi.master_state_r.s_rrp_seek.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_sweep <= ctrl_mmi.master_state_r.s_rrp_sweep.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_rrp_reset <= ctrl_mmi.master_state_r.s_rrp_reset.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_read_mtp <= ctrl_mmi.master_state_r.s_read_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_mtp <= ctrl_mmi.master_state_r.s_write_mtp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_btp <= ctrl_mmi.master_state_r.s_write_btp.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_cal <= ctrl_mmi.master_state_r.s_cal.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_write_ihi <= ctrl_mmi.master_state_r.s_write_ihi.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_prog_cal_mr <= ctrl_mmi.master_state_r.s_prog_cal_mr.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_init_dram <= ctrl_mmi.master_state_r.s_init_dram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_phy_initialise <= ctrl_mmi.master_state_r.s_phy_initialise.DB_MAX_OUTPUT_PORT_TYPE
ctrl_mmi.master_state_r.s_reset <= ctrl_mmi.master_state_r.s_reset.DB_MAX_OUTPUT_PORT_TYPE
ctl_cal_byte_lanes[0] => v_cs_enabled.IN0
ctl_cal_byte_lanes[1] => v_cs_enabled.IN1
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => state.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => ac_nt_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => mtp_almts_checked.OUTPUTSELECT
dgrb_ctrl_ac_nt_good => Selector27.IN8
int_ac_nt[0] <= ac_nt[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.iram <= ctrl_iram_push.active_block.iram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.setup <= ctrl_iram_push.active_block.setup.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.proc <= ctrl_iram_push.active_block.proc.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgrb <= ctrl_iram_push.active_block.dgrb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.dgwb <= ctrl_iram_push.active_block.dgwb.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.admin <= ctrl_iram_push.active_block.admin.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.active_block.idle <= ctrl_iram_push.active_block.idle.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.and_into_ram <= ctrl_iram_push.write_mode.and_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.or_into_ram <= ctrl_iram_push.write_mode.or_into_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.write_mode.overwrite_ram <= ctrl_iram_push.write_mode.overwrite_ram.DB_MAX_OUTPUT_PORT_TYPE
ctrl_iram_push.packing_mode <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe
phy_clk_1x => phy_clk_1x.IN1
reset_phy_clk_1x_n => seq_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => ctl_rdata_valid[0]~reg0.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_inc_1t.ACLR
reset_phy_clk_1x_n => seq_rdata_valid_lat_dec_1t.ACLR
reset_phy_clk_1x_n => wr_addr[0].PRESET
reset_phy_clk_1x_n => wr_addr[1].PRESET
reset_phy_clk_1x_n => wr_addr[2].PRESET
reset_phy_clk_1x_n => wr_addr[3].ACLR
reset_phy_clk_1x_n => wr_addr[4].PRESET
reset_phy_clk_1x_n => rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_addr[2].ACLR
reset_phy_clk_1x_n => rd_addr[3].ACLR
reset_phy_clk_1x_n => rd_addr[4].ACLR
seq_rdata_valid_lat_dec => always3.IN1
seq_rdata_valid_lat_dec => seq_rdata_valid_lat_dec_1t.DATAIN
seq_rdata_valid_lat_inc => always3.IN1
seq_rdata_valid_lat_inc => seq_rdata_valid_lat_inc_1t.DATAIN
seq_doing_rd[0] => merged_doing_rd[0].IN1
seq_doing_rd[1] => merged_doing_rd[1].IN1
ctl_doing_rd[0] => merged_doing_rd.IN0
ctl_doing_rd[1] => merged_doing_rd.IN0
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => merged_doing_rd.IN1
ctl_cal_success => ctl_rdata_valid.IN1
ctl_rdata_valid[0] <= ctl_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_rdata_valid[0] <= seq_rdata_valid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component
wren_a => altsyncram_2oi1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2oi1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2oi1:auto_generated.address_a[0]
address_a[1] => altsyncram_2oi1:auto_generated.address_a[1]
address_a[2] => altsyncram_2oi1:auto_generated.address_a[2]
address_a[3] => altsyncram_2oi1:auto_generated.address_a[3]
address_a[4] => altsyncram_2oi1:auto_generated.address_a[4]
address_b[0] => altsyncram_2oi1:auto_generated.address_b[0]
address_b[1] => altsyncram_2oi1:auto_generated.address_b[1]
address_b[2] => altsyncram_2oi1:auto_generated.address_b[2]
address_b[3] => altsyncram_2oi1:auto_generated.address_b[3]
address_b[4] => altsyncram_2oi1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2oi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_2oi1:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_2oi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
clock0 => ram_block1a0.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => pll_reconfig_reset_n.IN1
global_reset_n => global_or_soft_reset_n.IN0
global_reset_n => pll_reset.IN1
soft_reset_n => global_or_soft_reset_n.IN1
seq_rdp_reset_req_n => comb.IN0
seq_rdp_reset_req_n => comb.IN0
ac_clk_2x <= ac_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
measure_clk_2x <= measure_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
mem_clk_2x <= mem_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
mem_clk[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.padio
mem_clk_n[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n.padio
phy_clk_1x <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
resync_clk_2x <= resync_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
cs_n_clk_2x <= cs_n_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
write_clk_2x <= write_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
half_rate_clk <= ram_phy_alt_mem_phy_pll:pll.c0
reset_ac_clk_2x_n <= ram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x.reset_out
reset_measure_clk_2x_n <= ram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe.reset_out
reset_mem_clk_2x_n <= ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe.reset_out
reset_phy_clk_1x_n <= reset_phy_clk_1x_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_resync_clk_2x_n <= ram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe.reset_out
reset_write_clk_2x_n <= ram_phy_alt_mem_phy_reset_pipe:write_clk_pipe.reset_out
reset_cs_n_clk_2x_n <= ram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x.reset_out
reset_rdp_phy_clk_1x_n <= ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe.reset_out
mem_reset_n <= ram_phy_alt_mem_phy_reset_pipe:mem_pipe.reset_out
reset_request_n <= ram_phy_alt_mem_phy_pll:pll.locked
phs_shft_busy <= phs_shft_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_inc_dec_n => seq_pll_inc_dec_ccd.DATAIN
seq_pll_select[0] => seq_pll_select_ccd[0].DATAIN
seq_pll_select[1] => seq_pll_select_ccd[1].DATAIN
seq_pll_select[2] => seq_pll_select_ccd[2].DATAIN
seq_pll_start_reconfig => always3.IN1
seq_pll_start_reconfig => seq_pll_start_reconfig_ccd_pipe[0].DATAIN
mimic_data_2x <= altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.dataout_h
seq_clk_disable => comb.IN0
seq_clk_disable => comb.IN0
ctrl_clk_disable[0] => comb.IN1
ctrl_clk_disable[0] => comb.IN1


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll
areset => areset.IN1
inclk0 => sub_wire9[0].IN1
phasecounterselect[0] => phasecounterselect[0].IN1
phasecounterselect[1] => phasecounterselect[1].IN1
phasecounterselect[2] => phasecounterselect[2].IN1
phasestep => phasestep.IN1
phaseupdown => phaseupdown.IN1
scanclk => scanclk.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked
phasedone <= altpll:altpll_component.phasedone


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
inclk[0] => altpll_86k3:auto_generated.inclk[0]
inclk[1] => altpll_86k3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_86k3:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => altpll_86k3:auto_generated.scanclk
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => altpll_86k3:auto_generated.phasecounterselect[0]
phasecounterselect[1] => altpll_86k3:auto_generated.phasecounterselect[1]
phasecounterselect[2] => altpll_86k3:auto_generated.phasecounterselect[2]
phaseupdown => altpll_86k3:auto_generated.phaseupdown
phasestep => altpll_86k3:auto_generated.phasestep
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_86k3:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= altpll_86k3:auto_generated.phasedone
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => remap_decoy_le3a[0].DATAIN
phasecounterselect[1] => remap_decoy_le3a[1].DATAIN
phasecounterselect[2] => remap_decoy_le3a[2].DATAIN
phasedone <= pll1.PHASEDONE
phasestep => pll1.PHASESTEP
phaseupdown => pll1.PHASEUPDOWN
scanclk => pll1.SCANCLK


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2
combout <= le_comb6.COMBOUT
dataa => le_comb6.DATAA
datab => le_comb6.DATAB
datac => le_comb6.DATAC
datad => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4
combout <= le_comb7.COMBOUT
dataa => le_comb7.DATAA
datab => le_comb7.DATAB
datac => le_comb7.DATAC
datad => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_86k3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5
combout <= le_comb8.COMBOUT
dataa => le_comb8.DATAA
datab => le_comb8.DATAB
datac => le_comb8.DATAC
datad => ~NO_FANOUT~


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
datain_h[0] => ddio_bidir_n5h:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_n5h:auto_generated.datain_l[0]
inclock => ddio_bidir_n5h:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_n5h:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_n5h:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_n5h:auto_generated.dataout_h[0]
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_n5h:auto_generated.padio[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_n5h:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
datain_h[0] => ddio_bidir_ref:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_ref:auto_generated.datain_l[0]
inclock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_ref:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_bidir_ref:auto_generated.aclr
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= <GND>
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_ref:auto_generated.padio[0]
oe_out[0] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_ref:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_clk_reset:clk|ram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|ram:the_ram|ram_controller_phy:ram_controller_phy_inst|ram_phy:ram_phy_inst|ram_phy_alt_mem_phy:ram_phy_alt_mem_phy_inst|ram_phy_alt_mem_phy_mimic:mmc
measure_clk => shift_reg_s_clr.CLK
measure_clk => shift_reg_enable.CLK
measure_clk => shift_reg_counter[0].CLK
measure_clk => shift_reg_counter[1].CLK
measure_clk => shift_reg_counter[2].CLK
measure_clk => shift_reg_counter[3].CLK
measure_clk => mimic_value_captured.CLK
measure_clk => mimic_done_out.CLK
measure_clk => mimic_data_in_metastable[0].CLK
measure_clk => mimic_data_in_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[0].CLK
measure_clk => seq_mmc_start_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[2].CLK
measure_clk => shift_reg_data_out[0].CLK
measure_clk => shift_reg_data_out[1].CLK
measure_clk => shift_reg_data_out[2].CLK
measure_clk => shift_reg_data_out[3].CLK
measure_clk => shift_reg_data_out[4].CLK
measure_clk => shift_reg_data_out[5].CLK
measure_clk => mimic_state~6.DATAIN
mimic_data_in => mimic_data_in_metastable[0].DATAIN
reset_measure_clk_n => shift_reg_data_out[0].ACLR
reset_measure_clk_n => shift_reg_data_out[1].ACLR
reset_measure_clk_n => shift_reg_data_out[2].ACLR
reset_measure_clk_n => shift_reg_data_out[3].ACLR
reset_measure_clk_n => shift_reg_data_out[4].ACLR
reset_measure_clk_n => shift_reg_data_out[5].ACLR
reset_measure_clk_n => shift_reg_s_clr.ACLR
reset_measure_clk_n => shift_reg_enable.ACLR
reset_measure_clk_n => shift_reg_counter[0].ACLR
reset_measure_clk_n => shift_reg_counter[1].ACLR
reset_measure_clk_n => shift_reg_counter[2].ACLR
reset_measure_clk_n => shift_reg_counter[3].ACLR
reset_measure_clk_n => mimic_value_captured.ACLR
reset_measure_clk_n => mimic_done_out.ACLR
reset_measure_clk_n => seq_mmc_start_metastable[0].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[1].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[2].ACLR
reset_measure_clk_n => mimic_data_in_metastable[0].ACLR
reset_measure_clk_n => mimic_data_in_metastable[1].ACLR
reset_measure_clk_n => mimic_state~8.DATAIN
seq_mmc_start => seq_mmc_start_metastable[0].DATAIN
mmc_seq_done <= mimic_done_out.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_value <= mimic_value_captured.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|spi_0_spi_control_port_arbitrator:the_spi_0_spi_control_port
Medipix_sopc_burst_10_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_address_to_slave[2] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_address_to_slave[3] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_arbitrationshare[0] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_arbitrationshare[1] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_arbitrationshare[2] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_arbitrationshare[3] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_arbitrationshare[4] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_latency_counter => Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port.IN0
Medipix_sopc_burst_10_downstream_nativeaddress[0] => spi_0_spi_control_port_address[0].DATAIN
Medipix_sopc_burst_10_downstream_nativeaddress[1] => spi_0_spi_control_port_address[1].DATAIN
Medipix_sopc_burst_10_downstream_nativeaddress[2] => spi_0_spi_control_port_address[2].DATAIN
Medipix_sopc_burst_10_downstream_nativeaddress[3] => ~NO_FANOUT~
Medipix_sopc_burst_10_downstream_read => Medipix_sopc_burst_10_downstream_requests_spi_0_spi_control_port.IN0
Medipix_sopc_burst_10_downstream_read => Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port.IN1
Medipix_sopc_burst_10_downstream_read => spi_0_spi_control_port_in_a_read_cycle.IN1
Medipix_sopc_burst_10_downstream_write => Medipix_sopc_burst_10_downstream_requests_spi_0_spi_control_port.IN1
Medipix_sopc_burst_10_downstream_write => spi_0_spi_control_port_in_a_write_cycle.IN1
Medipix_sopc_burst_10_downstream_writedata[0] => spi_0_spi_control_port_writedata[0].DATAIN
Medipix_sopc_burst_10_downstream_writedata[1] => spi_0_spi_control_port_writedata[1].DATAIN
Medipix_sopc_burst_10_downstream_writedata[2] => spi_0_spi_control_port_writedata[2].DATAIN
Medipix_sopc_burst_10_downstream_writedata[3] => spi_0_spi_control_port_writedata[3].DATAIN
Medipix_sopc_burst_10_downstream_writedata[4] => spi_0_spi_control_port_writedata[4].DATAIN
Medipix_sopc_burst_10_downstream_writedata[5] => spi_0_spi_control_port_writedata[5].DATAIN
Medipix_sopc_burst_10_downstream_writedata[6] => spi_0_spi_control_port_writedata[6].DATAIN
Medipix_sopc_burst_10_downstream_writedata[7] => spi_0_spi_control_port_writedata[7].DATAIN
Medipix_sopc_burst_10_downstream_writedata[8] => spi_0_spi_control_port_writedata[8].DATAIN
Medipix_sopc_burst_10_downstream_writedata[9] => spi_0_spi_control_port_writedata[9].DATAIN
Medipix_sopc_burst_10_downstream_writedata[10] => spi_0_spi_control_port_writedata[10].DATAIN
Medipix_sopc_burst_10_downstream_writedata[11] => spi_0_spi_control_port_writedata[11].DATAIN
Medipix_sopc_burst_10_downstream_writedata[12] => spi_0_spi_control_port_writedata[12].DATAIN
Medipix_sopc_burst_10_downstream_writedata[13] => spi_0_spi_control_port_writedata[13].DATAIN
Medipix_sopc_burst_10_downstream_writedata[14] => spi_0_spi_control_port_writedata[14].DATAIN
Medipix_sopc_burst_10_downstream_writedata[15] => spi_0_spi_control_port_writedata[15].DATAIN
clk => d1_spi_0_spi_control_port_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => spi_0_spi_control_port_reset_n.DATAIN
reset_n => d1_spi_0_spi_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
spi_0_spi_control_port_dataavailable => spi_0_spi_control_port_dataavailable_from_sa.DATAIN
spi_0_spi_control_port_endofpacket => spi_0_spi_control_port_endofpacket_from_sa.DATAIN
spi_0_spi_control_port_irq => spi_0_spi_control_port_irq_from_sa.DATAIN
spi_0_spi_control_port_readdata[0] => spi_0_spi_control_port_readdata_from_sa[0].DATAIN
spi_0_spi_control_port_readdata[1] => spi_0_spi_control_port_readdata_from_sa[1].DATAIN
spi_0_spi_control_port_readdata[2] => spi_0_spi_control_port_readdata_from_sa[2].DATAIN
spi_0_spi_control_port_readdata[3] => spi_0_spi_control_port_readdata_from_sa[3].DATAIN
spi_0_spi_control_port_readdata[4] => spi_0_spi_control_port_readdata_from_sa[4].DATAIN
spi_0_spi_control_port_readdata[5] => spi_0_spi_control_port_readdata_from_sa[5].DATAIN
spi_0_spi_control_port_readdata[6] => spi_0_spi_control_port_readdata_from_sa[6].DATAIN
spi_0_spi_control_port_readdata[7] => spi_0_spi_control_port_readdata_from_sa[7].DATAIN
spi_0_spi_control_port_readdata[8] => spi_0_spi_control_port_readdata_from_sa[8].DATAIN
spi_0_spi_control_port_readdata[9] => spi_0_spi_control_port_readdata_from_sa[9].DATAIN
spi_0_spi_control_port_readdata[10] => spi_0_spi_control_port_readdata_from_sa[10].DATAIN
spi_0_spi_control_port_readdata[11] => spi_0_spi_control_port_readdata_from_sa[11].DATAIN
spi_0_spi_control_port_readdata[12] => spi_0_spi_control_port_readdata_from_sa[12].DATAIN
spi_0_spi_control_port_readdata[13] => spi_0_spi_control_port_readdata_from_sa[13].DATAIN
spi_0_spi_control_port_readdata[14] => spi_0_spi_control_port_readdata_from_sa[14].DATAIN
spi_0_spi_control_port_readdata[15] => spi_0_spi_control_port_readdata_from_sa[15].DATAIN
spi_0_spi_control_port_readyfordata => spi_0_spi_control_port_readyfordata_from_sa.DATAIN
Medipix_sopc_burst_10_downstream_granted_spi_0_spi_control_port <= Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port <= Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_read_data_valid_spi_0_spi_control_port <= Medipix_sopc_burst_10_downstream_read_data_valid_spi_0_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_10_downstream_requests_spi_0_spi_control_port <= Medipix_sopc_burst_10_downstream_requests_spi_0_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
d1_spi_0_spi_control_port_end_xfer <= d1_spi_0_spi_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_address[0] <= Medipix_sopc_burst_10_downstream_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_address[1] <= Medipix_sopc_burst_10_downstream_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_address[2] <= Medipix_sopc_burst_10_downstream_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_chipselect <= Medipix_sopc_burst_10_downstream_qualified_request_spi_0_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_dataavailable_from_sa <= spi_0_spi_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_endofpacket_from_sa <= spi_0_spi_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_irq_from_sa <= spi_0_spi_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_read_n <= spi_0_spi_control_port_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[0] <= spi_0_spi_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[1] <= spi_0_spi_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[2] <= spi_0_spi_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[3] <= spi_0_spi_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[4] <= spi_0_spi_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[5] <= spi_0_spi_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[6] <= spi_0_spi_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[7] <= spi_0_spi_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[8] <= spi_0_spi_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[9] <= spi_0_spi_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[10] <= spi_0_spi_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[11] <= spi_0_spi_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[12] <= spi_0_spi_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[13] <= spi_0_spi_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[14] <= spi_0_spi_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readdata_from_sa[15] <= spi_0_spi_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_readyfordata_from_sa <= spi_0_spi_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_write_n <= spi_0_spi_control_port_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[0] <= Medipix_sopc_burst_10_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[1] <= Medipix_sopc_burst_10_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[2] <= Medipix_sopc_burst_10_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[3] <= Medipix_sopc_burst_10_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[4] <= Medipix_sopc_burst_10_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[5] <= Medipix_sopc_burst_10_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[6] <= Medipix_sopc_burst_10_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[7] <= Medipix_sopc_burst_10_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[8] <= Medipix_sopc_burst_10_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[9] <= Medipix_sopc_burst_10_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[10] <= Medipix_sopc_burst_10_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[11] <= Medipix_sopc_burst_10_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[12] <= Medipix_sopc_burst_10_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[13] <= Medipix_sopc_burst_10_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[14] <= Medipix_sopc_burst_10_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
spi_0_spi_control_port_writedata[15] <= Medipix_sopc_burst_10_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|spi_0:the_spi_0
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => slowcount[2].CLK
clk => slowcount[3].CLK
clk => slowcount[4].CLK
clk => slowcount[5].CLK
clk => slowcount[6].CLK
clk => slowcount[7].CLK
clk => slowcount[8].CLK
clk => spi_slave_select_holding_reg[0].CLK
clk => spi_slave_select_holding_reg[1].CLK
clk => spi_slave_select_holding_reg[2].CLK
clk => spi_slave_select_holding_reg[3].CLK
clk => spi_slave_select_holding_reg[4].CLK
clk => spi_slave_select_holding_reg[5].CLK
clk => spi_slave_select_holding_reg[6].CLK
clk => spi_slave_select_holding_reg[7].CLK
clk => spi_slave_select_holding_reg[8].CLK
clk => spi_slave_select_holding_reg[9].CLK
clk => spi_slave_select_holding_reg[10].CLK
clk => spi_slave_select_holding_reg[11].CLK
clk => spi_slave_select_holding_reg[12].CLK
clk => spi_slave_select_holding_reg[13].CLK
clk => spi_slave_select_holding_reg[14].CLK
clk => spi_slave_select_holding_reg[15].CLK
clk => spi_slave_select_reg[0].CLK
clk => spi_slave_select_reg[1].CLK
clk => spi_slave_select_reg[2].CLK
clk => spi_slave_select_reg[3].CLK
clk => spi_slave_select_reg[4].CLK
clk => spi_slave_select_reg[5].CLK
clk => spi_slave_select_reg[6].CLK
clk => spi_slave_select_reg[7].CLK
clk => spi_slave_select_reg[8].CLK
clk => spi_slave_select_reg[9].CLK
clk => spi_slave_select_reg[10].CLK
clk => spi_slave_select_reg[11].CLK
clk => spi_slave_select_reg[12].CLK
clk => spi_slave_select_reg[13].CLK
clk => spi_slave_select_reg[14].CLK
clk => spi_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => spi_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => spi_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => spi_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => spi_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => spi_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => spi_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => spi_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => spi_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => spi_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => spi_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => spi_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => spi_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => spi_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => spi_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => spi_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => spi_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => spi_slave_select_reg[0].PRESET
reset_n => spi_slave_select_reg[1].ACLR
reset_n => spi_slave_select_reg[2].ACLR
reset_n => spi_slave_select_reg[3].ACLR
reset_n => spi_slave_select_reg[4].ACLR
reset_n => spi_slave_select_reg[5].ACLR
reset_n => spi_slave_select_reg[6].ACLR
reset_n => spi_slave_select_reg[7].ACLR
reset_n => spi_slave_select_reg[8].ACLR
reset_n => spi_slave_select_reg[9].ACLR
reset_n => spi_slave_select_reg[10].ACLR
reset_n => spi_slave_select_reg[11].ACLR
reset_n => spi_slave_select_reg[12].ACLR
reset_n => spi_slave_select_reg[13].ACLR
reset_n => spi_slave_select_reg[14].ACLR
reset_n => spi_slave_select_reg[15].ACLR
reset_n => spi_slave_select_holding_reg[0].PRESET
reset_n => spi_slave_select_holding_reg[1].ACLR
reset_n => spi_slave_select_holding_reg[2].ACLR
reset_n => spi_slave_select_holding_reg[3].ACLR
reset_n => spi_slave_select_holding_reg[4].ACLR
reset_n => spi_slave_select_holding_reg[5].ACLR
reset_n => spi_slave_select_holding_reg[6].ACLR
reset_n => spi_slave_select_holding_reg[7].ACLR
reset_n => spi_slave_select_holding_reg[8].ACLR
reset_n => spi_slave_select_holding_reg[9].ACLR
reset_n => spi_slave_select_holding_reg[10].ACLR
reset_n => spi_slave_select_holding_reg[11].ACLR
reset_n => spi_slave_select_holding_reg[12].ACLR
reset_n => spi_slave_select_holding_reg[13].ACLR
reset_n => spi_slave_select_holding_reg[14].ACLR
reset_n => spi_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => slowcount[2].ACLR
reset_n => slowcount[3].ACLR
reset_n => slowcount[4].ACLR
reset_n => slowcount[5].ACLR
reset_n => slowcount[6].ACLR
reset_n => slowcount[7].ACLR
reset_n => slowcount[8].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
spi_select => p1_rd_strobe.IN1
spi_select => p1_wr_strobe.IN1
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n[0] <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
SS_n[1] <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|sys_clk_freq_s1_arbitrator:the_sys_clk_freq_s1
Medipix_sopc_burst_3_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_address_to_slave[2] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_address_to_slave[3] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_arbitrationshare[0] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_arbitrationshare[1] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_arbitrationshare[2] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_arbitrationshare[3] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_arbitrationshare[4] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_latency_counter => Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1.IN0
Medipix_sopc_burst_3_downstream_nativeaddress[0] => sys_clk_freq_s1_address[0].DATAIN
Medipix_sopc_burst_3_downstream_nativeaddress[1] => sys_clk_freq_s1_address[1].DATAIN
Medipix_sopc_burst_3_downstream_nativeaddress[2] => sys_clk_freq_s1_address[2].DATAIN
Medipix_sopc_burst_3_downstream_nativeaddress[3] => ~NO_FANOUT~
Medipix_sopc_burst_3_downstream_read => Medipix_sopc_burst_3_downstream_requests_sys_clk_freq_s1.IN0
Medipix_sopc_burst_3_downstream_read => Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1.IN1
Medipix_sopc_burst_3_downstream_read => sys_clk_freq_s1_in_a_read_cycle.IN1
Medipix_sopc_burst_3_downstream_write => Medipix_sopc_burst_3_downstream_requests_sys_clk_freq_s1.IN1
Medipix_sopc_burst_3_downstream_write => sys_clk_freq_s1_write_n.IN1
Medipix_sopc_burst_3_downstream_writedata[0] => sys_clk_freq_s1_writedata[0].DATAIN
Medipix_sopc_burst_3_downstream_writedata[1] => sys_clk_freq_s1_writedata[1].DATAIN
Medipix_sopc_burst_3_downstream_writedata[2] => sys_clk_freq_s1_writedata[2].DATAIN
Medipix_sopc_burst_3_downstream_writedata[3] => sys_clk_freq_s1_writedata[3].DATAIN
Medipix_sopc_burst_3_downstream_writedata[4] => sys_clk_freq_s1_writedata[4].DATAIN
Medipix_sopc_burst_3_downstream_writedata[5] => sys_clk_freq_s1_writedata[5].DATAIN
Medipix_sopc_burst_3_downstream_writedata[6] => sys_clk_freq_s1_writedata[6].DATAIN
Medipix_sopc_burst_3_downstream_writedata[7] => sys_clk_freq_s1_writedata[7].DATAIN
Medipix_sopc_burst_3_downstream_writedata[8] => sys_clk_freq_s1_writedata[8].DATAIN
Medipix_sopc_burst_3_downstream_writedata[9] => sys_clk_freq_s1_writedata[9].DATAIN
Medipix_sopc_burst_3_downstream_writedata[10] => sys_clk_freq_s1_writedata[10].DATAIN
Medipix_sopc_burst_3_downstream_writedata[11] => sys_clk_freq_s1_writedata[11].DATAIN
Medipix_sopc_burst_3_downstream_writedata[12] => sys_clk_freq_s1_writedata[12].DATAIN
Medipix_sopc_burst_3_downstream_writedata[13] => sys_clk_freq_s1_writedata[13].DATAIN
Medipix_sopc_burst_3_downstream_writedata[14] => sys_clk_freq_s1_writedata[14].DATAIN
Medipix_sopc_burst_3_downstream_writedata[15] => sys_clk_freq_s1_writedata[15].DATAIN
clk => d1_sys_clk_freq_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => sys_clk_freq_s1_reset_n.DATAIN
reset_n => d1_sys_clk_freq_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sys_clk_freq_s1_irq => sys_clk_freq_s1_irq_from_sa.DATAIN
sys_clk_freq_s1_readdata[0] => sys_clk_freq_s1_readdata_from_sa[0].DATAIN
sys_clk_freq_s1_readdata[1] => sys_clk_freq_s1_readdata_from_sa[1].DATAIN
sys_clk_freq_s1_readdata[2] => sys_clk_freq_s1_readdata_from_sa[2].DATAIN
sys_clk_freq_s1_readdata[3] => sys_clk_freq_s1_readdata_from_sa[3].DATAIN
sys_clk_freq_s1_readdata[4] => sys_clk_freq_s1_readdata_from_sa[4].DATAIN
sys_clk_freq_s1_readdata[5] => sys_clk_freq_s1_readdata_from_sa[5].DATAIN
sys_clk_freq_s1_readdata[6] => sys_clk_freq_s1_readdata_from_sa[6].DATAIN
sys_clk_freq_s1_readdata[7] => sys_clk_freq_s1_readdata_from_sa[7].DATAIN
sys_clk_freq_s1_readdata[8] => sys_clk_freq_s1_readdata_from_sa[8].DATAIN
sys_clk_freq_s1_readdata[9] => sys_clk_freq_s1_readdata_from_sa[9].DATAIN
sys_clk_freq_s1_readdata[10] => sys_clk_freq_s1_readdata_from_sa[10].DATAIN
sys_clk_freq_s1_readdata[11] => sys_clk_freq_s1_readdata_from_sa[11].DATAIN
sys_clk_freq_s1_readdata[12] => sys_clk_freq_s1_readdata_from_sa[12].DATAIN
sys_clk_freq_s1_readdata[13] => sys_clk_freq_s1_readdata_from_sa[13].DATAIN
sys_clk_freq_s1_readdata[14] => sys_clk_freq_s1_readdata_from_sa[14].DATAIN
sys_clk_freq_s1_readdata[15] => sys_clk_freq_s1_readdata_from_sa[15].DATAIN
Medipix_sopc_burst_3_downstream_granted_sys_clk_freq_s1 <= Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1 <= Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_read_data_valid_sys_clk_freq_s1 <= Medipix_sopc_burst_3_downstream_read_data_valid_sys_clk_freq_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_3_downstream_requests_sys_clk_freq_s1 <= Medipix_sopc_burst_3_downstream_requests_sys_clk_freq_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sys_clk_freq_s1_end_xfer <= d1_sys_clk_freq_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_address[0] <= Medipix_sopc_burst_3_downstream_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_address[1] <= Medipix_sopc_burst_3_downstream_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_address[2] <= Medipix_sopc_burst_3_downstream_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_chipselect <= Medipix_sopc_burst_3_downstream_qualified_request_sys_clk_freq_s1.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_irq_from_sa <= sys_clk_freq_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[0] <= sys_clk_freq_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[1] <= sys_clk_freq_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[2] <= sys_clk_freq_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[3] <= sys_clk_freq_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[4] <= sys_clk_freq_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[5] <= sys_clk_freq_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[6] <= sys_clk_freq_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[7] <= sys_clk_freq_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[8] <= sys_clk_freq_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[9] <= sys_clk_freq_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[10] <= sys_clk_freq_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[11] <= sys_clk_freq_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[12] <= sys_clk_freq_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[13] <= sys_clk_freq_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[14] <= sys_clk_freq_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_readdata_from_sa[15] <= sys_clk_freq_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_write_n <= sys_clk_freq_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[0] <= Medipix_sopc_burst_3_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[1] <= Medipix_sopc_burst_3_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[2] <= Medipix_sopc_burst_3_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[3] <= Medipix_sopc_burst_3_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[4] <= Medipix_sopc_burst_3_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[5] <= Medipix_sopc_burst_3_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[6] <= Medipix_sopc_burst_3_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[7] <= Medipix_sopc_burst_3_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[8] <= Medipix_sopc_burst_3_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[9] <= Medipix_sopc_burst_3_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[10] <= Medipix_sopc_burst_3_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[11] <= Medipix_sopc_burst_3_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[12] <= Medipix_sopc_burst_3_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[13] <= Medipix_sopc_burst_3_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[14] <= Medipix_sopc_burst_3_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_freq_s1_writedata[15] <= Medipix_sopc_burst_3_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|sys_clk_freq:the_sys_clk_freq
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].ACLR
reset_n => internal_counter[4].ACLR
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].ACLR
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].PRESET
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].PRESET
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].PRESET
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].ACLR
reset_n => period_l_register[4].ACLR
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].ACLR
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].PRESET
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].PRESET
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].PRESET
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table_avalon_slave_0_arbitrator:the_tx_table_avalon_slave_0
Medipix_sopc_burst_9_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_address_to_slave[2] => tx_table_avalon_slave_0_address[0].DATAIN
Medipix_sopc_burst_9_downstream_address_to_slave[3] => tx_table_avalon_slave_0_address[1].DATAIN
Medipix_sopc_burst_9_downstream_arbitrationshare[0] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_arbitrationshare[1] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_arbitrationshare[2] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_arbitrationshare[3] => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_9_downstream_latency_counter => Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0.IN0
Medipix_sopc_burst_9_downstream_read => Medipix_sopc_burst_9_downstream_requests_tx_table_avalon_slave_0.IN0
Medipix_sopc_burst_9_downstream_read => Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0.IN1
Medipix_sopc_burst_9_downstream_read => tx_table_avalon_slave_0_read.IN1
Medipix_sopc_burst_9_downstream_read => tx_table_avalon_slave_0_in_a_read_cycle.IN1
Medipix_sopc_burst_9_downstream_write => Medipix_sopc_burst_9_downstream_requests_tx_table_avalon_slave_0.IN1
Medipix_sopc_burst_9_downstream_write => tx_table_avalon_slave_0_write.IN1
Medipix_sopc_burst_9_downstream_writedata[0] => tx_table_avalon_slave_0_writedata[0].DATAIN
Medipix_sopc_burst_9_downstream_writedata[1] => tx_table_avalon_slave_0_writedata[1].DATAIN
Medipix_sopc_burst_9_downstream_writedata[2] => tx_table_avalon_slave_0_writedata[2].DATAIN
Medipix_sopc_burst_9_downstream_writedata[3] => tx_table_avalon_slave_0_writedata[3].DATAIN
Medipix_sopc_burst_9_downstream_writedata[4] => tx_table_avalon_slave_0_writedata[4].DATAIN
Medipix_sopc_burst_9_downstream_writedata[5] => tx_table_avalon_slave_0_writedata[5].DATAIN
Medipix_sopc_burst_9_downstream_writedata[6] => tx_table_avalon_slave_0_writedata[6].DATAIN
Medipix_sopc_burst_9_downstream_writedata[7] => tx_table_avalon_slave_0_writedata[7].DATAIN
Medipix_sopc_burst_9_downstream_writedata[8] => tx_table_avalon_slave_0_writedata[8].DATAIN
Medipix_sopc_burst_9_downstream_writedata[9] => tx_table_avalon_slave_0_writedata[9].DATAIN
Medipix_sopc_burst_9_downstream_writedata[10] => tx_table_avalon_slave_0_writedata[10].DATAIN
Medipix_sopc_burst_9_downstream_writedata[11] => tx_table_avalon_slave_0_writedata[11].DATAIN
Medipix_sopc_burst_9_downstream_writedata[12] => tx_table_avalon_slave_0_writedata[12].DATAIN
Medipix_sopc_burst_9_downstream_writedata[13] => tx_table_avalon_slave_0_writedata[13].DATAIN
Medipix_sopc_burst_9_downstream_writedata[14] => tx_table_avalon_slave_0_writedata[14].DATAIN
Medipix_sopc_burst_9_downstream_writedata[15] => tx_table_avalon_slave_0_writedata[15].DATAIN
Medipix_sopc_burst_9_downstream_writedata[16] => tx_table_avalon_slave_0_writedata[16].DATAIN
Medipix_sopc_burst_9_downstream_writedata[17] => tx_table_avalon_slave_0_writedata[17].DATAIN
Medipix_sopc_burst_9_downstream_writedata[18] => tx_table_avalon_slave_0_writedata[18].DATAIN
Medipix_sopc_burst_9_downstream_writedata[19] => tx_table_avalon_slave_0_writedata[19].DATAIN
Medipix_sopc_burst_9_downstream_writedata[20] => tx_table_avalon_slave_0_writedata[20].DATAIN
Medipix_sopc_burst_9_downstream_writedata[21] => tx_table_avalon_slave_0_writedata[21].DATAIN
Medipix_sopc_burst_9_downstream_writedata[22] => tx_table_avalon_slave_0_writedata[22].DATAIN
Medipix_sopc_burst_9_downstream_writedata[23] => tx_table_avalon_slave_0_writedata[23].DATAIN
Medipix_sopc_burst_9_downstream_writedata[24] => tx_table_avalon_slave_0_writedata[24].DATAIN
Medipix_sopc_burst_9_downstream_writedata[25] => tx_table_avalon_slave_0_writedata[25].DATAIN
Medipix_sopc_burst_9_downstream_writedata[26] => tx_table_avalon_slave_0_writedata[26].DATAIN
Medipix_sopc_burst_9_downstream_writedata[27] => tx_table_avalon_slave_0_writedata[27].DATAIN
Medipix_sopc_burst_9_downstream_writedata[28] => tx_table_avalon_slave_0_writedata[28].DATAIN
Medipix_sopc_burst_9_downstream_writedata[29] => tx_table_avalon_slave_0_writedata[29].DATAIN
Medipix_sopc_burst_9_downstream_writedata[30] => tx_table_avalon_slave_0_writedata[30].DATAIN
Medipix_sopc_burst_9_downstream_writedata[31] => tx_table_avalon_slave_0_writedata[31].DATAIN
clk => d1_tx_table_avalon_slave_0_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => tx_table_avalon_slave_0_reset_n.DATAIN
reset_n => d1_tx_table_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
tx_table_avalon_slave_0_readdata[0] => tx_table_avalon_slave_0_readdata_from_sa[0].DATAIN
tx_table_avalon_slave_0_readdata[1] => tx_table_avalon_slave_0_readdata_from_sa[1].DATAIN
tx_table_avalon_slave_0_readdata[2] => tx_table_avalon_slave_0_readdata_from_sa[2].DATAIN
tx_table_avalon_slave_0_readdata[3] => tx_table_avalon_slave_0_readdata_from_sa[3].DATAIN
tx_table_avalon_slave_0_readdata[4] => tx_table_avalon_slave_0_readdata_from_sa[4].DATAIN
tx_table_avalon_slave_0_readdata[5] => tx_table_avalon_slave_0_readdata_from_sa[5].DATAIN
tx_table_avalon_slave_0_readdata[6] => tx_table_avalon_slave_0_readdata_from_sa[6].DATAIN
tx_table_avalon_slave_0_readdata[7] => tx_table_avalon_slave_0_readdata_from_sa[7].DATAIN
tx_table_avalon_slave_0_readdata[8] => tx_table_avalon_slave_0_readdata_from_sa[8].DATAIN
tx_table_avalon_slave_0_readdata[9] => tx_table_avalon_slave_0_readdata_from_sa[9].DATAIN
tx_table_avalon_slave_0_readdata[10] => tx_table_avalon_slave_0_readdata_from_sa[10].DATAIN
tx_table_avalon_slave_0_readdata[11] => tx_table_avalon_slave_0_readdata_from_sa[11].DATAIN
tx_table_avalon_slave_0_readdata[12] => tx_table_avalon_slave_0_readdata_from_sa[12].DATAIN
tx_table_avalon_slave_0_readdata[13] => tx_table_avalon_slave_0_readdata_from_sa[13].DATAIN
tx_table_avalon_slave_0_readdata[14] => tx_table_avalon_slave_0_readdata_from_sa[14].DATAIN
tx_table_avalon_slave_0_readdata[15] => tx_table_avalon_slave_0_readdata_from_sa[15].DATAIN
tx_table_avalon_slave_0_readdata[16] => tx_table_avalon_slave_0_readdata_from_sa[16].DATAIN
tx_table_avalon_slave_0_readdata[17] => tx_table_avalon_slave_0_readdata_from_sa[17].DATAIN
tx_table_avalon_slave_0_readdata[18] => tx_table_avalon_slave_0_readdata_from_sa[18].DATAIN
tx_table_avalon_slave_0_readdata[19] => tx_table_avalon_slave_0_readdata_from_sa[19].DATAIN
tx_table_avalon_slave_0_readdata[20] => tx_table_avalon_slave_0_readdata_from_sa[20].DATAIN
tx_table_avalon_slave_0_readdata[21] => tx_table_avalon_slave_0_readdata_from_sa[21].DATAIN
tx_table_avalon_slave_0_readdata[22] => tx_table_avalon_slave_0_readdata_from_sa[22].DATAIN
tx_table_avalon_slave_0_readdata[23] => tx_table_avalon_slave_0_readdata_from_sa[23].DATAIN
tx_table_avalon_slave_0_readdata[24] => tx_table_avalon_slave_0_readdata_from_sa[24].DATAIN
tx_table_avalon_slave_0_readdata[25] => tx_table_avalon_slave_0_readdata_from_sa[25].DATAIN
tx_table_avalon_slave_0_readdata[26] => tx_table_avalon_slave_0_readdata_from_sa[26].DATAIN
tx_table_avalon_slave_0_readdata[27] => tx_table_avalon_slave_0_readdata_from_sa[27].DATAIN
tx_table_avalon_slave_0_readdata[28] => tx_table_avalon_slave_0_readdata_from_sa[28].DATAIN
tx_table_avalon_slave_0_readdata[29] => tx_table_avalon_slave_0_readdata_from_sa[29].DATAIN
tx_table_avalon_slave_0_readdata[30] => tx_table_avalon_slave_0_readdata_from_sa[30].DATAIN
tx_table_avalon_slave_0_readdata[31] => tx_table_avalon_slave_0_readdata_from_sa[31].DATAIN
Medipix_sopc_burst_9_downstream_granted_tx_table_avalon_slave_0 <= Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0 <= Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_read_data_valid_tx_table_avalon_slave_0 <= Medipix_sopc_burst_9_downstream_read_data_valid_tx_table_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_9_downstream_requests_tx_table_avalon_slave_0 <= Medipix_sopc_burst_9_downstream_requests_tx_table_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
d1_tx_table_avalon_slave_0_end_xfer <= d1_tx_table_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_address[0] <= Medipix_sopc_burst_9_downstream_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_address[1] <= Medipix_sopc_burst_9_downstream_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_chipselect <= Medipix_sopc_burst_9_downstream_qualified_request_tx_table_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_read <= tx_table_avalon_slave_0_read.DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[0] <= tx_table_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[1] <= tx_table_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[2] <= tx_table_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[3] <= tx_table_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[4] <= tx_table_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[5] <= tx_table_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[6] <= tx_table_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[7] <= tx_table_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[8] <= tx_table_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[9] <= tx_table_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[10] <= tx_table_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[11] <= tx_table_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[12] <= tx_table_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[13] <= tx_table_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[14] <= tx_table_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[15] <= tx_table_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[16] <= tx_table_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[17] <= tx_table_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[18] <= tx_table_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[19] <= tx_table_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[20] <= tx_table_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[21] <= tx_table_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[22] <= tx_table_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[23] <= tx_table_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[24] <= tx_table_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[25] <= tx_table_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[26] <= tx_table_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[27] <= tx_table_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[28] <= tx_table_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[29] <= tx_table_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[30] <= tx_table_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_readdata_from_sa[31] <= tx_table_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_write <= tx_table_avalon_slave_0_write.DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[0] <= Medipix_sopc_burst_9_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[1] <= Medipix_sopc_burst_9_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[2] <= Medipix_sopc_burst_9_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[3] <= Medipix_sopc_burst_9_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[4] <= Medipix_sopc_burst_9_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[5] <= Medipix_sopc_burst_9_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[6] <= Medipix_sopc_burst_9_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[7] <= Medipix_sopc_burst_9_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[8] <= Medipix_sopc_burst_9_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[9] <= Medipix_sopc_burst_9_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[10] <= Medipix_sopc_burst_9_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[11] <= Medipix_sopc_burst_9_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[12] <= Medipix_sopc_burst_9_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[13] <= Medipix_sopc_burst_9_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[14] <= Medipix_sopc_burst_9_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[15] <= Medipix_sopc_burst_9_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[16] <= Medipix_sopc_burst_9_downstream_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[17] <= Medipix_sopc_burst_9_downstream_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[18] <= Medipix_sopc_burst_9_downstream_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[19] <= Medipix_sopc_burst_9_downstream_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[20] <= Medipix_sopc_burst_9_downstream_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[21] <= Medipix_sopc_burst_9_downstream_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[22] <= Medipix_sopc_burst_9_downstream_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[23] <= Medipix_sopc_burst_9_downstream_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[24] <= Medipix_sopc_burst_9_downstream_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[25] <= Medipix_sopc_burst_9_downstream_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[26] <= Medipix_sopc_burst_9_downstream_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[27] <= Medipix_sopc_burst_9_downstream_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[28] <= Medipix_sopc_burst_9_downstream_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[29] <= Medipix_sopc_burst_9_downstream_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[30] <= Medipix_sopc_burst_9_downstream_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
tx_table_avalon_slave_0_writedata[31] <= Medipix_sopc_burst_9_downstream_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table
clk => txtable:tx_table.clk
rst_n => txtable:tx_table.rst_n
chipselect => txtable:tx_table.chipselect
write => txtable:tx_table.write
read => txtable:tx_table.read
address[0] => txtable:tx_table.address[0]
address[1] => txtable:tx_table.address[1]
writedata[0] => txtable:tx_table.writedata[0]
writedata[1] => txtable:tx_table.writedata[1]
writedata[2] => txtable:tx_table.writedata[2]
writedata[3] => txtable:tx_table.writedata[3]
writedata[4] => txtable:tx_table.writedata[4]
writedata[5] => txtable:tx_table.writedata[5]
writedata[6] => txtable:tx_table.writedata[6]
writedata[7] => txtable:tx_table.writedata[7]
writedata[8] => txtable:tx_table.writedata[8]
writedata[9] => txtable:tx_table.writedata[9]
writedata[10] => txtable:tx_table.writedata[10]
writedata[11] => txtable:tx_table.writedata[11]
writedata[12] => txtable:tx_table.writedata[12]
writedata[13] => txtable:tx_table.writedata[13]
writedata[14] => txtable:tx_table.writedata[14]
writedata[15] => txtable:tx_table.writedata[15]
writedata[16] => txtable:tx_table.writedata[16]
writedata[17] => txtable:tx_table.writedata[17]
writedata[18] => txtable:tx_table.writedata[18]
writedata[19] => txtable:tx_table.writedata[19]
writedata[20] => txtable:tx_table.writedata[20]
writedata[21] => txtable:tx_table.writedata[21]
writedata[22] => txtable:tx_table.writedata[22]
writedata[23] => txtable:tx_table.writedata[23]
writedata[24] => txtable:tx_table.writedata[24]
writedata[25] => txtable:tx_table.writedata[25]
writedata[26] => txtable:tx_table.writedata[26]
writedata[27] => txtable:tx_table.writedata[27]
writedata[28] => txtable:tx_table.writedata[28]
writedata[29] => txtable:tx_table.writedata[29]
writedata[30] => txtable:tx_table.writedata[30]
writedata[31] => txtable:tx_table.writedata[31]
readdata[0] <= txtable:tx_table.readdata[0]
readdata[1] <= txtable:tx_table.readdata[1]
readdata[2] <= txtable:tx_table.readdata[2]
readdata[3] <= txtable:tx_table.readdata[3]
readdata[4] <= txtable:tx_table.readdata[4]
readdata[5] <= txtable:tx_table.readdata[5]
readdata[6] <= txtable:tx_table.readdata[6]
readdata[7] <= txtable:tx_table.readdata[7]
readdata[8] <= txtable:tx_table.readdata[8]
readdata[9] <= txtable:tx_table.readdata[9]
readdata[10] <= txtable:tx_table.readdata[10]
readdata[11] <= txtable:tx_table.readdata[11]
readdata[12] <= txtable:tx_table.readdata[12]
readdata[13] <= txtable:tx_table.readdata[13]
readdata[14] <= txtable:tx_table.readdata[14]
readdata[15] <= txtable:tx_table.readdata[15]
readdata[16] <= txtable:tx_table.readdata[16]
readdata[17] <= txtable:tx_table.readdata[17]
readdata[18] <= txtable:tx_table.readdata[18]
readdata[19] <= txtable:tx_table.readdata[19]
readdata[20] <= txtable:tx_table.readdata[20]
readdata[21] <= txtable:tx_table.readdata[21]
readdata[22] <= txtable:tx_table.readdata[22]
readdata[23] <= txtable:tx_table.readdata[23]
readdata[24] <= txtable:tx_table.readdata[24]
readdata[25] <= txtable:tx_table.readdata[25]
readdata[26] <= txtable:tx_table.readdata[26]
readdata[27] <= txtable:tx_table.readdata[27]
readdata[28] <= txtable:tx_table.readdata[28]
readdata[29] <= txtable:tx_table.readdata[29]
readdata[30] <= txtable:tx_table.readdata[30]
readdata[31] <= txtable:tx_table.readdata[31]
out_sync <= txtable:tx_table.out_sync
out_valid <= txtable:tx_table.out_valid
out_data[0] <= txtable:tx_table.out_data[0]
out_data[1] <= txtable:tx_table.out_data[1]
out_data[2] <= txtable:tx_table.out_data[2]
out_data[3] <= txtable:tx_table.out_data[3]
out_data[4] <= txtable:tx_table.out_data[4]
out_data[5] <= txtable:tx_table.out_data[5]
out_data[6] <= txtable:tx_table.out_data[6]
out_data[7] <= txtable:tx_table.out_data[7]
in_Nreset => txtable:tx_table.in_Nreset
clock_vhdl => txtable:tx_table.clock_vhdl
irq <= txtable:tx_table.irq
info_out[0] <= txtable:tx_table.info_out[0]
info_out[1] <= txtable:tx_table.info_out[1]
info_out[2] <= txtable:tx_table.info_out[2]
info_out[3] <= txtable:tx_table.info_out[3]
info_out[4] <= txtable:tx_table.info_out[4]
info_out[5] <= txtable:tx_table.info_out[5]
info_out[6] <= txtable:tx_table.info_out[6]
info_out[7] <= txtable:tx_table.info_out[7]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table
clk => avalon_wrdata:b2v_inst.clk
clk => reqrdy_clk.CLK
clk => DFF_inst6.CLK
clk => valid_fram.CLK
clk => busy_clk.CLK
clk => DFF_inst16.CLK
clk => ip_ram_txtable:b2v_inst1.wrclock
chipselect => avalon_wrdata:b2v_inst.chipselect
write => avalon_wrdata:b2v_inst.write
read => avalon_wrdata:b2v_inst.read
rst_n => avalon_wrdata:b2v_inst.reset_n
in_Nreset => txdata_tovhdl:b2v_inst4.IN_nRESET
clock_vhdl => txdata_tovhdl:b2v_inst4.IN_CLOCK
clock_vhdl => out_valid~reg0.CLK
clock_vhdl => out_sync~reg0.CLK
clock_vhdl => info_out[0]~reg0.CLK
clock_vhdl => info_out[1]~reg0.CLK
clock_vhdl => info_out[2]~reg0.CLK
clock_vhdl => info_out[3]~reg0.CLK
clock_vhdl => info_out[4]~reg0.CLK
clock_vhdl => info_out[5]~reg0.CLK
clock_vhdl => info_out[6]~reg0.CLK
clock_vhdl => info_out[7]~reg0.CLK
clock_vhdl => info_a[0].CLK
clock_vhdl => info_a[1].CLK
clock_vhdl => info_a[2].CLK
clock_vhdl => info_a[3].CLK
clock_vhdl => info_a[4].CLK
clock_vhdl => info_a[5].CLK
clock_vhdl => info_a[6].CLK
clock_vhdl => info_a[7].CLK
clock_vhdl => new_table_clkvhdl.CLK
clock_vhdl => DFF_inst10.CLK
clock_vhdl => ip_ram_txtable:b2v_inst1.rdclock
address[0] => avalon_wrdata:b2v_inst.address[0]
address[1] => avalon_wrdata:b2v_inst.address[1]
writedata[0] => avalon_wrdata:b2v_inst.writedata[0]
writedata[1] => avalon_wrdata:b2v_inst.writedata[1]
writedata[2] => avalon_wrdata:b2v_inst.writedata[2]
writedata[3] => avalon_wrdata:b2v_inst.writedata[3]
writedata[4] => avalon_wrdata:b2v_inst.writedata[4]
writedata[5] => avalon_wrdata:b2v_inst.writedata[5]
writedata[6] => avalon_wrdata:b2v_inst.writedata[6]
writedata[7] => avalon_wrdata:b2v_inst.writedata[7]
writedata[8] => avalon_wrdata:b2v_inst.writedata[8]
writedata[9] => avalon_wrdata:b2v_inst.writedata[9]
writedata[10] => avalon_wrdata:b2v_inst.writedata[10]
writedata[11] => avalon_wrdata:b2v_inst.writedata[11]
writedata[12] => avalon_wrdata:b2v_inst.writedata[12]
writedata[13] => avalon_wrdata:b2v_inst.writedata[13]
writedata[14] => avalon_wrdata:b2v_inst.writedata[14]
writedata[15] => avalon_wrdata:b2v_inst.writedata[15]
writedata[16] => avalon_wrdata:b2v_inst.writedata[16]
writedata[17] => avalon_wrdata:b2v_inst.writedata[17]
writedata[18] => avalon_wrdata:b2v_inst.writedata[18]
writedata[19] => avalon_wrdata:b2v_inst.writedata[19]
writedata[20] => avalon_wrdata:b2v_inst.writedata[20]
writedata[21] => avalon_wrdata:b2v_inst.writedata[21]
writedata[22] => avalon_wrdata:b2v_inst.writedata[22]
writedata[23] => avalon_wrdata:b2v_inst.writedata[23]
writedata[24] => avalon_wrdata:b2v_inst.writedata[24]
writedata[25] => avalon_wrdata:b2v_inst.writedata[25]
writedata[26] => avalon_wrdata:b2v_inst.writedata[26]
writedata[27] => avalon_wrdata:b2v_inst.writedata[27]
writedata[28] => avalon_wrdata:b2v_inst.writedata[28]
writedata[29] => avalon_wrdata:b2v_inst.writedata[29]
writedata[30] => avalon_wrdata:b2v_inst.writedata[30]
writedata[31] => avalon_wrdata:b2v_inst.writedata[31]
irq <= avalon_wrdata:b2v_inst.irq
out_sync <= out_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[0] <= info_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[1] <= info_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[2] <= info_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[3] <= info_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[4] <= info_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[5] <= info_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[6] <= info_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info_out[7] <= info_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= ip_ram_txtable:b2v_inst1.q[0]
out_data[1] <= ip_ram_txtable:b2v_inst1.q[1]
out_data[2] <= ip_ram_txtable:b2v_inst1.q[2]
out_data[3] <= ip_ram_txtable:b2v_inst1.q[3]
out_data[4] <= ip_ram_txtable:b2v_inst1.q[4]
out_data[5] <= ip_ram_txtable:b2v_inst1.q[5]
out_data[6] <= ip_ram_txtable:b2v_inst1.q[6]
out_data[7] <= ip_ram_txtable:b2v_inst1.q[7]
readdata[0] <= avalon_wrdata:b2v_inst.readdata[0]
readdata[1] <= avalon_wrdata:b2v_inst.readdata[1]
readdata[2] <= avalon_wrdata:b2v_inst.readdata[2]
readdata[3] <= avalon_wrdata:b2v_inst.readdata[3]
readdata[4] <= avalon_wrdata:b2v_inst.readdata[4]
readdata[5] <= avalon_wrdata:b2v_inst.readdata[5]
readdata[6] <= avalon_wrdata:b2v_inst.readdata[6]
readdata[7] <= avalon_wrdata:b2v_inst.readdata[7]
readdata[8] <= avalon_wrdata:b2v_inst.readdata[8]
readdata[9] <= avalon_wrdata:b2v_inst.readdata[9]
readdata[10] <= avalon_wrdata:b2v_inst.readdata[10]
readdata[11] <= avalon_wrdata:b2v_inst.readdata[11]
readdata[12] <= avalon_wrdata:b2v_inst.readdata[12]
readdata[13] <= avalon_wrdata:b2v_inst.readdata[13]
readdata[14] <= avalon_wrdata:b2v_inst.readdata[14]
readdata[15] <= avalon_wrdata:b2v_inst.readdata[15]
readdata[16] <= avalon_wrdata:b2v_inst.readdata[16]
readdata[17] <= avalon_wrdata:b2v_inst.readdata[17]
readdata[18] <= avalon_wrdata:b2v_inst.readdata[18]
readdata[19] <= avalon_wrdata:b2v_inst.readdata[19]
readdata[20] <= avalon_wrdata:b2v_inst.readdata[20]
readdata[21] <= avalon_wrdata:b2v_inst.readdata[21]
readdata[22] <= avalon_wrdata:b2v_inst.readdata[22]
readdata[23] <= avalon_wrdata:b2v_inst.readdata[23]
readdata[24] <= avalon_wrdata:b2v_inst.readdata[24]
readdata[25] <= avalon_wrdata:b2v_inst.readdata[25]
readdata[26] <= avalon_wrdata:b2v_inst.readdata[26]
readdata[27] <= avalon_wrdata:b2v_inst.readdata[27]
readdata[28] <= avalon_wrdata:b2v_inst.readdata[28]
readdata[29] <= avalon_wrdata:b2v_inst.readdata[29]
readdata[30] <= avalon_wrdata:b2v_inst.readdata[30]
readdata[31] <= avalon_wrdata:b2v_inst.readdata[31]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|avalon_wrdata:b2v_inst
clk => info[0]~reg0.CLK
clk => info[1]~reg0.CLK
clk => info[2]~reg0.CLK
clk => info[3]~reg0.CLK
clk => info[4]~reg0.CLK
clk => info[5]~reg0.CLK
clk => info[6]~reg0.CLK
clk => info[7]~reg0.CLK
clk => sig_busy.CLK
clk => en_wr~reg0.CLK
clk => new_table~reg0.CLK
clk => sig_new_table.CLK
clk => data_wr[0]~reg0.CLK
clk => data_wr[1]~reg0.CLK
clk => data_wr[2]~reg0.CLK
clk => data_wr[3]~reg0.CLK
clk => data_wr[4]~reg0.CLK
clk => data_wr[5]~reg0.CLK
clk => data_wr[6]~reg0.CLK
clk => data_wr[7]~reg0.CLK
clk => data_wr[8]~reg0.CLK
clk => data_wr[9]~reg0.CLK
clk => data_wr[10]~reg0.CLK
clk => data_wr[11]~reg0.CLK
clk => data_wr[12]~reg0.CLK
clk => data_wr[13]~reg0.CLK
clk => data_wr[14]~reg0.CLK
clk => data_wr[15]~reg0.CLK
clk => data_wr[16]~reg0.CLK
clk => data_wr[17]~reg0.CLK
clk => data_wr[18]~reg0.CLK
clk => data_wr[19]~reg0.CLK
clk => data_wr[20]~reg0.CLK
clk => data_wr[21]~reg0.CLK
clk => data_wr[22]~reg0.CLK
clk => data_wr[23]~reg0.CLK
clk => data_wr[24]~reg0.CLK
clk => data_wr[25]~reg0.CLK
clk => data_wr[26]~reg0.CLK
clk => data_wr[27]~reg0.CLK
clk => data_wr[28]~reg0.CLK
clk => data_wr[29]~reg0.CLK
clk => data_wr[30]~reg0.CLK
clk => data_wr[31]~reg0.CLK
clk => adr_wr[0]~reg0.CLK
clk => adr_wr[1]~reg0.CLK
clk => adr_wr[2]~reg0.CLK
clk => adr_wr[3]~reg0.CLK
clk => adr_wr[4]~reg0.CLK
clk => adr_wr[5]~reg0.CLK
clk => adr_wr[6]~reg0.CLK
clk => irq~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => var_busy.CLK
clk => control[0].CLK
clk => control[1].CLK
clk => control[2].CLK
clk => control[3].CLK
clk => control[4].CLK
clk => control[5].CLK
clk => control[6].CLK
clk => control[7].CLK
clk => control[8].CLK
clk => control[9].CLK
clk => control[10].CLK
clk => control[11].CLK
clk => control[12].CLK
clk => control[13].CLK
clk => control[14].CLK
clk => control[15].CLK
clk => control[16].CLK
clk => control[17].CLK
clk => control[18].CLK
clk => control[19].CLK
clk => control[20].CLK
clk => control[21].CLK
clk => control[22].CLK
clk => control[23].CLK
clk => control[24].CLK
clk => control[25].CLK
clk => control[26].CLK
clk => control[27].CLK
clk => control[28].CLK
clk => control[29].CLK
clk => control[30].CLK
clk => control[31].CLK
clk => status[0].CLK
clk => status[1].CLK
clk => status[2].CLK
clk => status[3].CLK
clk => status[4].CLK
clk => status[5].CLK
clk => status[6].CLK
clk => status[7].CLK
clk => status[8].CLK
clk => status[9].CLK
clk => status[10].CLK
clk => status[11].CLK
clk => status[12].CLK
clk => status[13].CLK
clk => status[14].CLK
clk => status[15].CLK
clk => status[16].CLK
clk => status[17].CLK
clk => status[18].CLK
clk => status[19].CLK
clk => status[20].CLK
clk => status[21].CLK
clk => status[22].CLK
clk => status[23].CLK
clk => status[24].CLK
clk => status[25].CLK
clk => status[26].CLK
clk => status[27].CLK
clk => status[28].CLK
clk => status[29].CLK
clk => status[30].CLK
clk => status[31].CLK
clk => txdata[0].CLK
clk => txdata[1].CLK
clk => txdata[2].CLK
clk => txdata[3].CLK
clk => txdata[4].CLK
clk => txdata[5].CLK
clk => txdata[6].CLK
clk => txdata[7].CLK
clk => txdata[8].CLK
clk => txdata[9].CLK
clk => txdata[10].CLK
clk => txdata[11].CLK
clk => txdata[12].CLK
clk => txdata[13].CLK
clk => txdata[14].CLK
clk => txdata[15].CLK
clk => txdata[16].CLK
clk => txdata[17].CLK
clk => txdata[18].CLK
clk => txdata[19].CLK
clk => txdata[20].CLK
clk => txdata[21].CLK
clk => txdata[22].CLK
clk => txdata[23].CLK
clk => txdata[24].CLK
clk => txdata[25].CLK
clk => txdata[26].CLK
clk => txdata[27].CLK
clk => txdata[28].CLK
clk => txdata[29].CLK
clk => txdata[30].CLK
clk => txdata[31].CLK
clk => rxdata[0].CLK
clk => rxdata[1].CLK
clk => rxdata[2].CLK
clk => rxdata[3].CLK
clk => rxdata[4].CLK
clk => rxdata[5].CLK
clk => rxdata[6].CLK
clk => rxdata[7].CLK
clk => rxdata[8].CLK
clk => rxdata[9].CLK
clk => rxdata[10].CLK
clk => rxdata[11].CLK
clk => rxdata[12].CLK
clk => rxdata[13].CLK
clk => rxdata[14].CLK
clk => rxdata[15].CLK
clk => rxdata[16].CLK
clk => rxdata[17].CLK
clk => rxdata[18].CLK
clk => rxdata[19].CLK
clk => rxdata[20].CLK
clk => rxdata[21].CLK
clk => rxdata[22].CLK
clk => rxdata[23].CLK
clk => rxdata[24].CLK
clk => rxdata[25].CLK
clk => rxdata[26].CLK
clk => rxdata[27].CLK
clk => rxdata[28].CLK
clk => rxdata[29].CLK
clk => rxdata[30].CLK
clk => rxdata[31].CLK
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => rxdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => txdata.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => status.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => control.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => readdata.OUTPUTSELECT
reset_n => adr_wr.OUTPUTSELECT
reset_n => adr_wr.OUTPUTSELECT
reset_n => adr_wr.OUTPUTSELECT
reset_n => adr_wr.OUTPUTSELECT
reset_n => adr_wr.OUTPUTSELECT
reset_n => adr_wr.OUTPUTSELECT
reset_n => adr_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => data_wr.OUTPUTSELECT
reset_n => sig_new_table.OUTPUTSELECT
reset_n => new_table.OUTPUTSELECT
reset_n => en_wr.OUTPUTSELECT
reset_n => sig_busy.OUTPUTSELECT
reset_n => var_busy.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => info.OUTPUTSELECT
reset_n => irq~reg0.ENA
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => rxdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => txdata.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => status.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => control.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => rxdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => txdata.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => status.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
write => control.OUTPUTSELECT
address[0] => Mux0.IN1
address[0] => Mux1.IN1
address[0] => Mux2.IN1
address[0] => Mux3.IN1
address[0] => Mux4.IN1
address[0] => Mux5.IN1
address[0] => Mux6.IN1
address[0] => Mux7.IN1
address[0] => Mux8.IN1
address[0] => Mux9.IN1
address[0] => Mux10.IN1
address[0] => Mux11.IN1
address[0] => Mux12.IN1
address[0] => Mux13.IN1
address[0] => Mux14.IN1
address[0] => Mux15.IN1
address[0] => Mux16.IN1
address[0] => Mux17.IN1
address[0] => Mux18.IN1
address[0] => Mux19.IN1
address[0] => Mux20.IN1
address[0] => Mux21.IN1
address[0] => Mux22.IN1
address[0] => Mux23.IN1
address[0] => Mux24.IN1
address[0] => Mux25.IN1
address[0] => Mux26.IN1
address[0] => Mux27.IN1
address[0] => Mux28.IN1
address[0] => Mux29.IN1
address[0] => Mux30.IN1
address[0] => Mux31.IN1
address[0] => Mux32.IN1
address[0] => Mux33.IN1
address[0] => Mux34.IN1
address[0] => Mux35.IN1
address[0] => Mux36.IN1
address[0] => Mux37.IN1
address[0] => Mux38.IN1
address[0] => Mux39.IN1
address[0] => Mux40.IN1
address[0] => Mux41.IN1
address[0] => Mux42.IN1
address[0] => Mux43.IN1
address[0] => Mux44.IN1
address[0] => Mux45.IN1
address[0] => Mux46.IN1
address[0] => Mux47.IN1
address[0] => Mux48.IN1
address[0] => Mux49.IN1
address[0] => Mux50.IN1
address[0] => Mux51.IN1
address[0] => Mux52.IN1
address[0] => Mux53.IN1
address[0] => Mux54.IN1
address[0] => Mux55.IN1
address[0] => Mux56.IN1
address[0] => Mux57.IN1
address[0] => Mux58.IN1
address[0] => Mux59.IN1
address[0] => Mux60.IN1
address[0] => Mux61.IN1
address[0] => Mux62.IN1
address[0] => Mux63.IN1
address[0] => Mux64.IN1
address[0] => Mux65.IN1
address[0] => Mux66.IN1
address[0] => Mux67.IN1
address[0] => Mux68.IN1
address[0] => Mux69.IN1
address[0] => Mux70.IN1
address[0] => Mux71.IN1
address[0] => Mux72.IN1
address[0] => Mux73.IN1
address[0] => Mux74.IN1
address[0] => Mux75.IN1
address[0] => Mux76.IN1
address[0] => Mux77.IN1
address[0] => Mux78.IN1
address[0] => Mux79.IN1
address[0] => Mux80.IN1
address[0] => Mux81.IN1
address[0] => Mux82.IN1
address[0] => Mux83.IN1
address[0] => Mux84.IN1
address[0] => Mux85.IN1
address[0] => Mux86.IN1
address[0] => Mux87.IN1
address[0] => Mux88.IN1
address[0] => Mux89.IN1
address[0] => Mux90.IN1
address[0] => Mux91.IN1
address[0] => Mux92.IN1
address[0] => Mux93.IN1
address[0] => Mux94.IN1
address[0] => Mux95.IN1
address[0] => Mux96.IN1
address[0] => Mux97.IN1
address[0] => Mux98.IN1
address[0] => Mux99.IN1
address[0] => Mux100.IN1
address[0] => Mux101.IN1
address[0] => Mux102.IN1
address[0] => Mux103.IN1
address[0] => Mux104.IN1
address[0] => Mux105.IN1
address[0] => Mux106.IN1
address[0] => Mux107.IN1
address[0] => Mux108.IN1
address[0] => Mux109.IN1
address[0] => Mux110.IN1
address[0] => Mux111.IN1
address[0] => Mux112.IN1
address[0] => Mux113.IN1
address[0] => Mux114.IN1
address[0] => Mux115.IN1
address[0] => Mux116.IN1
address[0] => Mux117.IN1
address[0] => Mux118.IN1
address[0] => Mux119.IN1
address[0] => Mux120.IN1
address[0] => Mux121.IN1
address[0] => Mux122.IN1
address[0] => Mux123.IN1
address[0] => Mux124.IN1
address[0] => Mux125.IN1
address[0] => Mux126.IN1
address[0] => Mux127.IN1
address[0] => Mux128.IN5
address[0] => Mux129.IN5
address[0] => Mux130.IN5
address[0] => Mux131.IN5
address[0] => Mux132.IN5
address[0] => Mux133.IN5
address[0] => Mux134.IN5
address[0] => Mux135.IN5
address[0] => Mux136.IN5
address[0] => Mux137.IN5
address[0] => Mux138.IN5
address[0] => Mux139.IN5
address[0] => Mux140.IN5
address[0] => Mux141.IN5
address[0] => Mux142.IN5
address[0] => Mux143.IN5
address[0] => Mux144.IN5
address[0] => Mux145.IN5
address[0] => Mux146.IN5
address[0] => Mux147.IN5
address[0] => Mux148.IN5
address[0] => Mux149.IN5
address[0] => Mux150.IN5
address[0] => Mux151.IN5
address[0] => Mux152.IN5
address[0] => Mux153.IN5
address[0] => Mux154.IN5
address[0] => Mux155.IN5
address[0] => Mux156.IN5
address[0] => Mux157.IN5
address[0] => Mux158.IN5
address[0] => Mux159.IN5
address[1] => Mux0.IN0
address[1] => Mux1.IN0
address[1] => Mux2.IN0
address[1] => Mux3.IN0
address[1] => Mux4.IN0
address[1] => Mux5.IN0
address[1] => Mux6.IN0
address[1] => Mux7.IN0
address[1] => Mux8.IN0
address[1] => Mux9.IN0
address[1] => Mux10.IN0
address[1] => Mux11.IN0
address[1] => Mux12.IN0
address[1] => Mux13.IN0
address[1] => Mux14.IN0
address[1] => Mux15.IN0
address[1] => Mux16.IN0
address[1] => Mux17.IN0
address[1] => Mux18.IN0
address[1] => Mux19.IN0
address[1] => Mux20.IN0
address[1] => Mux21.IN0
address[1] => Mux22.IN0
address[1] => Mux23.IN0
address[1] => Mux24.IN0
address[1] => Mux25.IN0
address[1] => Mux26.IN0
address[1] => Mux27.IN0
address[1] => Mux28.IN0
address[1] => Mux29.IN0
address[1] => Mux30.IN0
address[1] => Mux31.IN0
address[1] => Mux32.IN0
address[1] => Mux33.IN0
address[1] => Mux34.IN0
address[1] => Mux35.IN0
address[1] => Mux36.IN0
address[1] => Mux37.IN0
address[1] => Mux38.IN0
address[1] => Mux39.IN0
address[1] => Mux40.IN0
address[1] => Mux41.IN0
address[1] => Mux42.IN0
address[1] => Mux43.IN0
address[1] => Mux44.IN0
address[1] => Mux45.IN0
address[1] => Mux46.IN0
address[1] => Mux47.IN0
address[1] => Mux48.IN0
address[1] => Mux49.IN0
address[1] => Mux50.IN0
address[1] => Mux51.IN0
address[1] => Mux52.IN0
address[1] => Mux53.IN0
address[1] => Mux54.IN0
address[1] => Mux55.IN0
address[1] => Mux56.IN0
address[1] => Mux57.IN0
address[1] => Mux58.IN0
address[1] => Mux59.IN0
address[1] => Mux60.IN0
address[1] => Mux61.IN0
address[1] => Mux62.IN0
address[1] => Mux63.IN0
address[1] => Mux64.IN0
address[1] => Mux65.IN0
address[1] => Mux66.IN0
address[1] => Mux67.IN0
address[1] => Mux68.IN0
address[1] => Mux69.IN0
address[1] => Mux70.IN0
address[1] => Mux71.IN0
address[1] => Mux72.IN0
address[1] => Mux73.IN0
address[1] => Mux74.IN0
address[1] => Mux75.IN0
address[1] => Mux76.IN0
address[1] => Mux77.IN0
address[1] => Mux78.IN0
address[1] => Mux79.IN0
address[1] => Mux80.IN0
address[1] => Mux81.IN0
address[1] => Mux82.IN0
address[1] => Mux83.IN0
address[1] => Mux84.IN0
address[1] => Mux85.IN0
address[1] => Mux86.IN0
address[1] => Mux87.IN0
address[1] => Mux88.IN0
address[1] => Mux89.IN0
address[1] => Mux90.IN0
address[1] => Mux91.IN0
address[1] => Mux92.IN0
address[1] => Mux93.IN0
address[1] => Mux94.IN0
address[1] => Mux95.IN0
address[1] => Mux96.IN0
address[1] => Mux97.IN0
address[1] => Mux98.IN0
address[1] => Mux99.IN0
address[1] => Mux100.IN0
address[1] => Mux101.IN0
address[1] => Mux102.IN0
address[1] => Mux103.IN0
address[1] => Mux104.IN0
address[1] => Mux105.IN0
address[1] => Mux106.IN0
address[1] => Mux107.IN0
address[1] => Mux108.IN0
address[1] => Mux109.IN0
address[1] => Mux110.IN0
address[1] => Mux111.IN0
address[1] => Mux112.IN0
address[1] => Mux113.IN0
address[1] => Mux114.IN0
address[1] => Mux115.IN0
address[1] => Mux116.IN0
address[1] => Mux117.IN0
address[1] => Mux118.IN0
address[1] => Mux119.IN0
address[1] => Mux120.IN0
address[1] => Mux121.IN0
address[1] => Mux122.IN0
address[1] => Mux123.IN0
address[1] => Mux124.IN0
address[1] => Mux125.IN0
address[1] => Mux126.IN0
address[1] => Mux127.IN0
address[1] => Mux128.IN4
address[1] => Mux129.IN4
address[1] => Mux130.IN4
address[1] => Mux131.IN4
address[1] => Mux132.IN4
address[1] => Mux133.IN4
address[1] => Mux134.IN4
address[1] => Mux135.IN4
address[1] => Mux136.IN4
address[1] => Mux137.IN4
address[1] => Mux138.IN4
address[1] => Mux139.IN4
address[1] => Mux140.IN4
address[1] => Mux141.IN4
address[1] => Mux142.IN4
address[1] => Mux143.IN4
address[1] => Mux144.IN4
address[1] => Mux145.IN4
address[1] => Mux146.IN4
address[1] => Mux147.IN4
address[1] => Mux148.IN4
address[1] => Mux149.IN4
address[1] => Mux150.IN4
address[1] => Mux151.IN4
address[1] => Mux152.IN4
address[1] => Mux153.IN4
address[1] => Mux154.IN4
address[1] => Mux155.IN4
address[1] => Mux156.IN4
address[1] => Mux157.IN4
address[1] => Mux158.IN4
address[1] => Mux159.IN4
writedata[0] => Mux31.IN2
writedata[0] => Mux63.IN2
writedata[0] => Mux95.IN2
writedata[0] => Mux127.IN2
writedata[1] => Mux30.IN2
writedata[1] => Mux62.IN2
writedata[1] => Mux94.IN2
writedata[1] => Mux126.IN2
writedata[2] => Mux29.IN2
writedata[2] => Mux61.IN2
writedata[2] => Mux93.IN2
writedata[2] => Mux125.IN2
writedata[3] => Mux28.IN2
writedata[3] => Mux60.IN2
writedata[3] => Mux92.IN2
writedata[3] => Mux124.IN2
writedata[4] => Mux27.IN2
writedata[4] => Mux59.IN2
writedata[4] => Mux91.IN2
writedata[4] => Mux123.IN2
writedata[5] => Mux26.IN2
writedata[5] => Mux58.IN2
writedata[5] => Mux90.IN2
writedata[5] => Mux122.IN2
writedata[6] => Mux25.IN2
writedata[6] => Mux57.IN2
writedata[6] => Mux89.IN2
writedata[6] => Mux121.IN2
writedata[7] => Mux24.IN2
writedata[7] => Mux56.IN2
writedata[7] => Mux88.IN2
writedata[7] => Mux120.IN2
writedata[8] => Mux23.IN2
writedata[8] => Mux55.IN2
writedata[8] => Mux87.IN2
writedata[8] => Mux119.IN2
writedata[9] => Mux22.IN2
writedata[9] => Mux54.IN2
writedata[9] => Mux86.IN2
writedata[9] => Mux118.IN2
writedata[10] => Mux21.IN2
writedata[10] => Mux53.IN2
writedata[10] => Mux85.IN2
writedata[10] => Mux117.IN2
writedata[11] => Mux20.IN2
writedata[11] => Mux52.IN2
writedata[11] => Mux84.IN2
writedata[11] => Mux116.IN2
writedata[12] => Mux19.IN2
writedata[12] => Mux51.IN2
writedata[12] => Mux83.IN2
writedata[12] => Mux115.IN2
writedata[13] => Mux18.IN2
writedata[13] => Mux50.IN2
writedata[13] => Mux82.IN2
writedata[13] => Mux114.IN2
writedata[14] => Mux17.IN2
writedata[14] => Mux49.IN2
writedata[14] => Mux81.IN2
writedata[14] => Mux113.IN2
writedata[15] => Mux16.IN2
writedata[15] => Mux48.IN2
writedata[15] => Mux80.IN2
writedata[15] => Mux112.IN2
writedata[16] => Mux15.IN2
writedata[16] => Mux47.IN2
writedata[16] => Mux79.IN2
writedata[16] => Mux111.IN2
writedata[17] => Mux14.IN2
writedata[17] => Mux46.IN2
writedata[17] => Mux78.IN2
writedata[17] => Mux110.IN2
writedata[18] => Mux13.IN2
writedata[18] => Mux45.IN2
writedata[18] => Mux77.IN2
writedata[18] => Mux109.IN2
writedata[19] => Mux12.IN2
writedata[19] => Mux44.IN2
writedata[19] => Mux76.IN2
writedata[19] => Mux108.IN2
writedata[20] => Mux11.IN2
writedata[20] => Mux43.IN2
writedata[20] => Mux75.IN2
writedata[20] => Mux107.IN2
writedata[21] => Mux10.IN2
writedata[21] => Mux42.IN2
writedata[21] => Mux74.IN2
writedata[21] => Mux106.IN2
writedata[22] => Mux9.IN2
writedata[22] => Mux41.IN2
writedata[22] => Mux73.IN2
writedata[22] => Mux105.IN2
writedata[23] => Mux8.IN2
writedata[23] => Mux40.IN2
writedata[23] => Mux72.IN2
writedata[23] => Mux104.IN2
writedata[24] => Mux7.IN2
writedata[24] => Mux39.IN2
writedata[24] => Mux71.IN2
writedata[24] => Mux103.IN2
writedata[25] => Mux6.IN2
writedata[25] => Mux38.IN2
writedata[25] => Mux70.IN2
writedata[25] => Mux102.IN2
writedata[26] => Mux5.IN2
writedata[26] => Mux37.IN2
writedata[26] => Mux69.IN2
writedata[26] => Mux101.IN2
writedata[27] => Mux4.IN2
writedata[27] => Mux36.IN2
writedata[27] => Mux68.IN2
writedata[27] => Mux100.IN2
writedata[28] => Mux3.IN2
writedata[28] => Mux35.IN2
writedata[28] => Mux67.IN2
writedata[28] => Mux99.IN2
writedata[29] => Mux2.IN2
writedata[29] => Mux34.IN2
writedata[29] => Mux66.IN2
writedata[29] => Mux98.IN2
writedata[30] => Mux1.IN2
writedata[30] => Mux33.IN2
writedata[30] => Mux65.IN2
writedata[30] => Mux97.IN2
writedata[31] => Mux0.IN2
writedata[31] => Mux32.IN2
writedata[31] => Mux64.IN2
writedata[31] => Mux96.IN2
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_fram => control.OUTPUTSELECT
REQ_RD_RDY => new_table.OUTPUTSELECT
busy => sig_busy.DATAA
busy => process_0.IN1
new_table <= new_table~reg0.DB_MAX_OUTPUT_PORT_TYPE
en_wr <= en_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_wr[0] <= adr_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_wr[1] <= adr_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_wr[2] <= adr_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_wr[3] <= adr_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_wr[4] <= adr_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_wr[5] <= adr_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_wr[6] <= adr_wr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[0] <= data_wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[1] <= data_wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[2] <= data_wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[3] <= data_wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[4] <= data_wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[5] <= data_wr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[6] <= data_wr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[7] <= data_wr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[8] <= data_wr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[9] <= data_wr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[10] <= data_wr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[11] <= data_wr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[12] <= data_wr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[13] <= data_wr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[14] <= data_wr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[15] <= data_wr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[16] <= data_wr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[17] <= data_wr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[18] <= data_wr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[19] <= data_wr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[20] <= data_wr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[21] <= data_wr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[22] <= data_wr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[23] <= data_wr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[24] <= data_wr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[25] <= data_wr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[26] <= data_wr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[27] <= data_wr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[28] <= data_wr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[29] <= data_wr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[30] <= data_wr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_wr[31] <= data_wr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[0] <= info[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[1] <= info[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[2] <= info[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[3] <= info[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[4] <= info[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[5] <= info[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[6] <= info[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
info[7] <= info[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|IP_ram_txtable:b2v_inst1
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdclock => altsyncram:altsyncram_component.clock1
rden => altsyncram:altsyncram_component.rden_b
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|IP_ram_txtable:b2v_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_4cn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_4cn1:auto_generated.rden_b
data_a[0] => altsyncram_4cn1:auto_generated.data_a[0]
data_a[1] => altsyncram_4cn1:auto_generated.data_a[1]
data_a[2] => altsyncram_4cn1:auto_generated.data_a[2]
data_a[3] => altsyncram_4cn1:auto_generated.data_a[3]
data_a[4] => altsyncram_4cn1:auto_generated.data_a[4]
data_a[5] => altsyncram_4cn1:auto_generated.data_a[5]
data_a[6] => altsyncram_4cn1:auto_generated.data_a[6]
data_a[7] => altsyncram_4cn1:auto_generated.data_a[7]
data_a[8] => altsyncram_4cn1:auto_generated.data_a[8]
data_a[9] => altsyncram_4cn1:auto_generated.data_a[9]
data_a[10] => altsyncram_4cn1:auto_generated.data_a[10]
data_a[11] => altsyncram_4cn1:auto_generated.data_a[11]
data_a[12] => altsyncram_4cn1:auto_generated.data_a[12]
data_a[13] => altsyncram_4cn1:auto_generated.data_a[13]
data_a[14] => altsyncram_4cn1:auto_generated.data_a[14]
data_a[15] => altsyncram_4cn1:auto_generated.data_a[15]
data_a[16] => altsyncram_4cn1:auto_generated.data_a[16]
data_a[17] => altsyncram_4cn1:auto_generated.data_a[17]
data_a[18] => altsyncram_4cn1:auto_generated.data_a[18]
data_a[19] => altsyncram_4cn1:auto_generated.data_a[19]
data_a[20] => altsyncram_4cn1:auto_generated.data_a[20]
data_a[21] => altsyncram_4cn1:auto_generated.data_a[21]
data_a[22] => altsyncram_4cn1:auto_generated.data_a[22]
data_a[23] => altsyncram_4cn1:auto_generated.data_a[23]
data_a[24] => altsyncram_4cn1:auto_generated.data_a[24]
data_a[25] => altsyncram_4cn1:auto_generated.data_a[25]
data_a[26] => altsyncram_4cn1:auto_generated.data_a[26]
data_a[27] => altsyncram_4cn1:auto_generated.data_a[27]
data_a[28] => altsyncram_4cn1:auto_generated.data_a[28]
data_a[29] => altsyncram_4cn1:auto_generated.data_a[29]
data_a[30] => altsyncram_4cn1:auto_generated.data_a[30]
data_a[31] => altsyncram_4cn1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4cn1:auto_generated.address_a[0]
address_a[1] => altsyncram_4cn1:auto_generated.address_a[1]
address_a[2] => altsyncram_4cn1:auto_generated.address_a[2]
address_a[3] => altsyncram_4cn1:auto_generated.address_a[3]
address_a[4] => altsyncram_4cn1:auto_generated.address_a[4]
address_a[5] => altsyncram_4cn1:auto_generated.address_a[5]
address_a[6] => altsyncram_4cn1:auto_generated.address_a[6]
address_b[0] => altsyncram_4cn1:auto_generated.address_b[0]
address_b[1] => altsyncram_4cn1:auto_generated.address_b[1]
address_b[2] => altsyncram_4cn1:auto_generated.address_b[2]
address_b[3] => altsyncram_4cn1:auto_generated.address_b[3]
address_b[4] => altsyncram_4cn1:auto_generated.address_b[4]
address_b[5] => altsyncram_4cn1:auto_generated.address_b[5]
address_b[6] => altsyncram_4cn1:auto_generated.address_b[6]
address_b[7] => altsyncram_4cn1:auto_generated.address_b[7]
address_b[8] => altsyncram_4cn1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4cn1:auto_generated.clock0
clock1 => altsyncram_4cn1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_4cn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4cn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4cn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4cn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4cn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4cn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4cn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4cn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|IP_ram_txtable:b2v_inst1|altsyncram:altsyncram_component|altsyncram_4cn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
data_a[16] => ram_block1a0.PORTADATAIN2
data_a[17] => ram_block1a1.PORTADATAIN2
data_a[18] => ram_block1a2.PORTADATAIN2
data_a[19] => ram_block1a3.PORTADATAIN2
data_a[20] => ram_block1a4.PORTADATAIN2
data_a[21] => ram_block1a5.PORTADATAIN2
data_a[22] => ram_block1a6.PORTADATAIN2
data_a[23] => ram_block1a7.PORTADATAIN2
data_a[24] => ram_block1a0.PORTADATAIN3
data_a[25] => ram_block1a1.PORTADATAIN3
data_a[26] => ram_block1a2.PORTADATAIN3
data_a[27] => ram_block1a3.PORTADATAIN3
data_a[28] => ram_block1a4.PORTADATAIN3
data_a[29] => ram_block1a5.PORTADATAIN3
data_a[30] => ram_block1a6.PORTADATAIN3
data_a[31] => ram_block1a7.PORTADATAIN3
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|tx_table:the_tx_table|txtable:tx_table|txdata_tovhdl:b2v_inst4
IN_CLOCK => OUT_BUSY~reg0.CLK
IN_CLOCK => OUT_REQRDY~reg0.CLK
IN_CLOCK => OUT_START_RD~reg0.CLK
IN_CLOCK => OUT_ADR_RD[0]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[1]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[2]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[3]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[4]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[5]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[6]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[7]~reg0.CLK
IN_CLOCK => OUT_ADR_RD[8]~reg0.CLK
IN_CLOCK => OUT_EN_RD~reg0.CLK
IN_CLOCK => conta_clk[0].CLK
IN_CLOCK => conta_clk[1].CLK
IN_CLOCK => conta_clk[2].CLK
IN_CLOCK => conta_clk[3].CLK
IN_CLOCK => hab_rd.CLK
IN_CLOCK => adr_rd[0].CLK
IN_CLOCK => adr_rd[1].CLK
IN_CLOCK => adr_rd[2].CLK
IN_CLOCK => adr_rd[3].CLK
IN_CLOCK => adr_rd[4].CLK
IN_CLOCK => adr_rd[5].CLK
IN_CLOCK => adr_rd[6].CLK
IN_CLOCK => adr_rd[7].CLK
IN_CLOCK => adr_rd[8].CLK
IN_nRESET => OUT_BUSY~reg0.ACLR
IN_nRESET => OUT_REQRDY~reg0.ACLR
IN_nRESET => OUT_START_RD~reg0.PRESET
IN_nRESET => OUT_ADR_RD[0]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[1]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[2]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[3]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[4]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[5]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[6]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[7]~reg0.ACLR
IN_nRESET => OUT_ADR_RD[8]~reg0.ACLR
IN_nRESET => OUT_EN_RD~reg0.ACLR
IN_nRESET => conta_clk[0].ACLR
IN_nRESET => conta_clk[1].ACLR
IN_nRESET => conta_clk[2].ACLR
IN_nRESET => conta_clk[3].ACLR
IN_nRESET => hab_rd.ACLR
IN_nRESET => adr_rd[0].ACLR
IN_nRESET => adr_rd[1].ACLR
IN_nRESET => adr_rd[2].ACLR
IN_nRESET => adr_rd[3].ACLR
IN_nRESET => adr_rd[4].ACLR
IN_nRESET => adr_rd[5].ACLR
IN_nRESET => adr_rd[6].ACLR
IN_nRESET => adr_rd[7].ACLR
IN_nRESET => adr_rd[8].ACLR
IN_NEWTABLE => process_0.IN1
OUT_EN_RD <= OUT_EN_RD~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[0] <= OUT_ADR_RD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[1] <= OUT_ADR_RD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[2] <= OUT_ADR_RD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[3] <= OUT_ADR_RD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[4] <= OUT_ADR_RD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[5] <= OUT_ADR_RD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[6] <= OUT_ADR_RD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[7] <= OUT_ADR_RD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_ADR_RD[8] <= OUT_ADR_RD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_START_RD <= OUT_START_RD~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_REQRDY <= OUT_REQRDY~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_BUSY <= OUT_BUSY~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|uart_0_s1_arbitrator:the_uart_0_s1
Medipix_sopc_burst_11_downstream_address_to_slave[0] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_address_to_slave[1] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_address_to_slave[2] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_address_to_slave[3] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_arbitrationshare[0] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_arbitrationshare[1] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_arbitrationshare[2] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_arbitrationshare[3] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_arbitrationshare[4] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_burstcount => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_latency_counter => Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1.IN0
Medipix_sopc_burst_11_downstream_nativeaddress[0] => uart_0_s1_address[0].DATAIN
Medipix_sopc_burst_11_downstream_nativeaddress[1] => uart_0_s1_address[1].DATAIN
Medipix_sopc_burst_11_downstream_nativeaddress[2] => uart_0_s1_address[2].DATAIN
Medipix_sopc_burst_11_downstream_nativeaddress[3] => ~NO_FANOUT~
Medipix_sopc_burst_11_downstream_read => Medipix_sopc_burst_11_downstream_requests_uart_0_s1.IN0
Medipix_sopc_burst_11_downstream_read => Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1.IN1
Medipix_sopc_burst_11_downstream_read => uart_0_s1_in_a_read_cycle.IN1
Medipix_sopc_burst_11_downstream_write => Medipix_sopc_burst_11_downstream_requests_uart_0_s1.IN1
Medipix_sopc_burst_11_downstream_write => uart_0_s1_in_a_write_cycle.IN1
Medipix_sopc_burst_11_downstream_writedata[0] => uart_0_s1_writedata[0].DATAIN
Medipix_sopc_burst_11_downstream_writedata[1] => uart_0_s1_writedata[1].DATAIN
Medipix_sopc_burst_11_downstream_writedata[2] => uart_0_s1_writedata[2].DATAIN
Medipix_sopc_burst_11_downstream_writedata[3] => uart_0_s1_writedata[3].DATAIN
Medipix_sopc_burst_11_downstream_writedata[4] => uart_0_s1_writedata[4].DATAIN
Medipix_sopc_burst_11_downstream_writedata[5] => uart_0_s1_writedata[5].DATAIN
Medipix_sopc_burst_11_downstream_writedata[6] => uart_0_s1_writedata[6].DATAIN
Medipix_sopc_burst_11_downstream_writedata[7] => uart_0_s1_writedata[7].DATAIN
Medipix_sopc_burst_11_downstream_writedata[8] => uart_0_s1_writedata[8].DATAIN
Medipix_sopc_burst_11_downstream_writedata[9] => uart_0_s1_writedata[9].DATAIN
Medipix_sopc_burst_11_downstream_writedata[10] => uart_0_s1_writedata[10].DATAIN
Medipix_sopc_burst_11_downstream_writedata[11] => uart_0_s1_writedata[11].DATAIN
Medipix_sopc_burst_11_downstream_writedata[12] => uart_0_s1_writedata[12].DATAIN
Medipix_sopc_burst_11_downstream_writedata[13] => uart_0_s1_writedata[13].DATAIN
Medipix_sopc_burst_11_downstream_writedata[14] => uart_0_s1_writedata[14].DATAIN
Medipix_sopc_burst_11_downstream_writedata[15] => uart_0_s1_writedata[15].DATAIN
clk => d1_uart_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => uart_0_s1_reset_n.DATAIN
reset_n => d1_uart_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
uart_0_s1_dataavailable => uart_0_s1_dataavailable_from_sa.DATAIN
uart_0_s1_irq => uart_0_s1_irq_from_sa.DATAIN
uart_0_s1_readdata[0] => uart_0_s1_readdata_from_sa[0].DATAIN
uart_0_s1_readdata[1] => uart_0_s1_readdata_from_sa[1].DATAIN
uart_0_s1_readdata[2] => uart_0_s1_readdata_from_sa[2].DATAIN
uart_0_s1_readdata[3] => uart_0_s1_readdata_from_sa[3].DATAIN
uart_0_s1_readdata[4] => uart_0_s1_readdata_from_sa[4].DATAIN
uart_0_s1_readdata[5] => uart_0_s1_readdata_from_sa[5].DATAIN
uart_0_s1_readdata[6] => uart_0_s1_readdata_from_sa[6].DATAIN
uart_0_s1_readdata[7] => uart_0_s1_readdata_from_sa[7].DATAIN
uart_0_s1_readdata[8] => uart_0_s1_readdata_from_sa[8].DATAIN
uart_0_s1_readdata[9] => uart_0_s1_readdata_from_sa[9].DATAIN
uart_0_s1_readdata[10] => uart_0_s1_readdata_from_sa[10].DATAIN
uart_0_s1_readdata[11] => uart_0_s1_readdata_from_sa[11].DATAIN
uart_0_s1_readdata[12] => uart_0_s1_readdata_from_sa[12].DATAIN
uart_0_s1_readdata[13] => uart_0_s1_readdata_from_sa[13].DATAIN
uart_0_s1_readdata[14] => uart_0_s1_readdata_from_sa[14].DATAIN
uart_0_s1_readdata[15] => uart_0_s1_readdata_from_sa[15].DATAIN
uart_0_s1_readyfordata => uart_0_s1_readyfordata_from_sa.DATAIN
Medipix_sopc_burst_11_downstream_granted_uart_0_s1 <= Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1 <= Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_read_data_valid_uart_0_s1 <= Medipix_sopc_burst_11_downstream_read_data_valid_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
Medipix_sopc_burst_11_downstream_requests_uart_0_s1 <= Medipix_sopc_burst_11_downstream_requests_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_uart_0_s1_end_xfer <= d1_uart_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_address[0] <= Medipix_sopc_burst_11_downstream_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_address[1] <= Medipix_sopc_burst_11_downstream_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_address[2] <= Medipix_sopc_burst_11_downstream_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_begintransfer <= uart_0_s1_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_chipselect <= Medipix_sopc_burst_11_downstream_qualified_request_uart_0_s1.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_dataavailable_from_sa <= uart_0_s1_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_irq_from_sa <= uart_0_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_read_n <= uart_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[0] <= uart_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[1] <= uart_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[2] <= uart_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[3] <= uart_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[4] <= uart_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[5] <= uart_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[6] <= uart_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[7] <= uart_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[8] <= uart_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[9] <= uart_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[10] <= uart_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[11] <= uart_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[12] <= uart_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[13] <= uart_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[14] <= uart_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readdata_from_sa[15] <= uart_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_readyfordata_from_sa <= uart_0_s1_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_write_n <= uart_0_s1_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[0] <= Medipix_sopc_burst_11_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[1] <= Medipix_sopc_burst_11_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[2] <= Medipix_sopc_burst_11_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[3] <= Medipix_sopc_burst_11_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[4] <= Medipix_sopc_burst_11_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[5] <= Medipix_sopc_burst_11_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[6] <= Medipix_sopc_burst_11_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[7] <= Medipix_sopc_burst_11_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[8] <= Medipix_sopc_burst_11_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[9] <= Medipix_sopc_burst_11_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[10] <= Medipix_sopc_burst_11_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[11] <= Medipix_sopc_burst_11_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[12] <= Medipix_sopc_burst_11_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[13] <= Medipix_sopc_burst_11_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[14] <= Medipix_sopc_burst_11_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uart_0_s1_writedata[15] <= Medipix_sopc_burst_11_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
begintransfer => begintransfer.IN2
chipselect => chipselect.IN1
clk => clk.IN3
read_n => read_n.IN1
reset_n => reset_n.IN3
rxd => rxd.IN1
write_n => write_n.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
dataavailable <= uart_0_regs:the_uart_0_regs.dataavailable
irq <= uart_0_regs:the_uart_0_regs.irq
readdata[0] <= uart_0_regs:the_uart_0_regs.readdata
readdata[1] <= uart_0_regs:the_uart_0_regs.readdata
readdata[2] <= uart_0_regs:the_uart_0_regs.readdata
readdata[3] <= uart_0_regs:the_uart_0_regs.readdata
readdata[4] <= uart_0_regs:the_uart_0_regs.readdata
readdata[5] <= uart_0_regs:the_uart_0_regs.readdata
readdata[6] <= uart_0_regs:the_uart_0_regs.readdata
readdata[7] <= uart_0_regs:the_uart_0_regs.readdata
readdata[8] <= uart_0_regs:the_uart_0_regs.readdata
readdata[9] <= uart_0_regs:the_uart_0_regs.readdata
readdata[10] <= uart_0_regs:the_uart_0_regs.readdata
readdata[11] <= uart_0_regs:the_uart_0_regs.readdata
readdata[12] <= uart_0_regs:the_uart_0_regs.readdata
readdata[13] <= uart_0_regs:the_uart_0_regs.readdata
readdata[14] <= uart_0_regs:the_uart_0_regs.readdata
readdata[15] <= uart_0_regs:the_uart_0_regs.readdata
readyfordata <= uart_0_regs:the_uart_0_regs.readyfordata
txd <= uart_0_tx:the_uart_0_tx.txd


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx
baud_divisor[0] => baud_rate_counter.DATAB
baud_divisor[1] => baud_rate_counter.DATAB
baud_divisor[2] => baud_rate_counter.DATAB
baud_divisor[3] => baud_rate_counter.DATAB
baud_divisor[4] => baud_rate_counter.DATAB
baud_divisor[5] => baud_rate_counter.DATAB
baud_divisor[6] => baud_rate_counter.DATAB
baud_divisor[7] => baud_rate_counter.DATAB
baud_divisor[8] => baud_rate_counter.DATAB
baud_divisor[9] => baud_rate_counter.DATAB
baud_divisor[10] => baud_rate_counter.DATAB
baud_divisor[11] => baud_rate_counter.DATAB
begintransfer => tx_wr_strobe_onset.IN0
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].CLK
clk => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].CLK
clk => txd~reg0.CLK
clk => pre_txd.CLK
clk => baud_clk_en.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_counter[9].CLK
clk => baud_rate_counter[10].CLK
clk => baud_rate_counter[11].CLK
clk => tx_shift_empty~reg0.CLK
clk => tx_overrun~reg0.CLK
clk => tx_ready~reg0.CLK
clk => do_load_shifter.CLK
clk_en => do_load_shifter.ENA
clk_en => tx_ready~reg0.ENA
clk_en => tx_overrun~reg0.ENA
clk_en => tx_shift_empty~reg0.ENA
clk_en => baud_rate_counter[11].ENA
clk_en => baud_rate_counter[10].ENA
clk_en => baud_rate_counter[9].ENA
clk_en => baud_rate_counter[8].ENA
clk_en => baud_rate_counter[7].ENA
clk_en => baud_rate_counter[6].ENA
clk_en => baud_rate_counter[5].ENA
clk_en => baud_rate_counter[4].ENA
clk_en => baud_rate_counter[3].ENA
clk_en => baud_rate_counter[2].ENA
clk_en => baud_rate_counter[1].ENA
clk_en => baud_rate_counter[0].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ENA
clk_en => baud_clk_en.ENA
clk_en => txd~reg0.ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ENA
clk_en => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ENA
do_force_break => txd.IN1
reset_n => baud_rate_counter[0].ACLR
reset_n => baud_rate_counter[1].ACLR
reset_n => baud_rate_counter[2].ACLR
reset_n => baud_rate_counter[3].ACLR
reset_n => baud_rate_counter[4].ACLR
reset_n => baud_rate_counter[5].ACLR
reset_n => baud_rate_counter[6].ACLR
reset_n => baud_rate_counter[7].ACLR
reset_n => baud_rate_counter[8].ACLR
reset_n => baud_rate_counter[9].ACLR
reset_n => baud_rate_counter[10].ACLR
reset_n => baud_rate_counter[11].ACLR
reset_n => tx_overrun~reg0.ACLR
reset_n => tx_ready~reg0.PRESET
reset_n => tx_shift_empty~reg0.PRESET
reset_n => txd~reg0.PRESET
reset_n => do_load_shifter.ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8].ACLR
reset_n => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9].ACLR
reset_n => baud_clk_en.ACLR
reset_n => pre_txd.PRESET
status_wr_strobe => tx_overrun.OUTPUTSELECT
tx_data[0] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1].DATAB
tx_data[1] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2].DATAB
tx_data[2] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3].DATAB
tx_data[3] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4].DATAB
tx_data[4] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5].DATAB
tx_data[5] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6].DATAB
tx_data[6] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7].DATAB
tx_data[7] => unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8].DATAB
tx_wr_strobe => tx_wr_strobe_onset.IN1
tx_overrun <= tx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ready <= tx_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_shift_empty <= tx_shift_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx
baud_divisor[0] => baud_divisor[0].IN1
baud_divisor[1] => baud_divisor[1].IN1
baud_divisor[2] => baud_divisor[2].IN1
baud_divisor[3] => baud_divisor[3].IN1
baud_divisor[4] => baud_divisor[4].IN1
baud_divisor[5] => baud_divisor[5].IN1
baud_divisor[6] => baud_divisor[6].IN1
baud_divisor[7] => baud_divisor[7].IN1
baud_divisor[8] => baud_divisor[8].IN1
baud_divisor[9] => baud_divisor[9].IN1
baud_divisor[10] => baud_divisor[10].IN1
baud_divisor[11] => baud_divisor[11].IN1
begintransfer => rx_rd_strobe_onset.IN0
clk => clk.IN2
clk_en => clk_en.IN1
reset_n => reset_n.IN2
rx_rd_strobe => rx_rd_strobe_onset.IN1
rxd => rxd.IN1
status_wr_strobe => framing_error.OUTPUTSELECT
status_wr_strobe => break_detect.OUTPUTSELECT
status_wr_strobe => rx_overrun.OUTPUTSELECT
break_detect <= break_detect~reg0.DB_MAX_OUTPUT_PORT_TYPE
framing_error <= framing_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_error <= <GND>
rx_char_ready <= rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_overrun <= rx_overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source
baud_divisor[0] => ~NO_FANOUT~
baud_divisor[1] => ~NO_FANOUT~
baud_divisor[2] => ~NO_FANOUT~
baud_divisor[3] => ~NO_FANOUT~
baud_divisor[4] => ~NO_FANOUT~
baud_divisor[5] => ~NO_FANOUT~
baud_divisor[6] => ~NO_FANOUT~
baud_divisor[7] => ~NO_FANOUT~
baud_divisor[8] => ~NO_FANOUT~
baud_divisor[9] => ~NO_FANOUT~
baud_divisor[10] => ~NO_FANOUT~
baud_divisor[11] => ~NO_FANOUT~
clk => ~NO_FANOUT~
clk_en => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
rx_char_ready => ~NO_FANOUT~
rxd => source_rxd.DATAIN
source_rxd <= rxd.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs
address[0] => Equal0.IN2
address[0] => Equal1.IN2
address[0] => Equal2.IN2
address[0] => Equal3.IN1
address[1] => Equal0.IN1
address[1] => Equal1.IN1
address[1] => Equal2.IN1
address[1] => Equal3.IN2
address[2] => Equal0.IN0
address[2] => Equal1.IN0
address[2] => Equal2.IN0
address[2] => Equal3.IN0
break_detect => status_reg[8].IN1
break_detect => qualified_irq.IN1
break_detect => selected_read_data.IN1
chipselect => rx_rd_strobe.IN0
chipselect => control_wr_strobe.IN0
clk => d1_tx_ready.CLK
clk => d1_rx_char_ready.CLK
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clk => control_reg[8].CLK
clk => control_reg[9].CLK
clk => tx_data[0]~reg0.CLK
clk => tx_data[1]~reg0.CLK
clk => tx_data[2]~reg0.CLK
clk => tx_data[3]~reg0.CLK
clk => tx_data[4]~reg0.CLK
clk => tx_data[5]~reg0.CLK
clk => tx_data[6]~reg0.CLK
clk => tx_data[7]~reg0.CLK
clk => irq~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk_en => readdata[15]~reg0.ENA
clk_en => readdata[14]~reg0.ENA
clk_en => readdata[13]~reg0.ENA
clk_en => readdata[12]~reg0.ENA
clk_en => readdata[11]~reg0.ENA
clk_en => readdata[10]~reg0.ENA
clk_en => readdata[9]~reg0.ENA
clk_en => readdata[8]~reg0.ENA
clk_en => readdata[7]~reg0.ENA
clk_en => readdata[6]~reg0.ENA
clk_en => readdata[5]~reg0.ENA
clk_en => readdata[4]~reg0.ENA
clk_en => readdata[3]~reg0.ENA
clk_en => readdata[2]~reg0.ENA
clk_en => readdata[1]~reg0.ENA
clk_en => readdata[0]~reg0.ENA
clk_en => irq~reg0.ENA
clk_en => d1_rx_char_ready.ENA
clk_en => d1_tx_ready.ENA
framing_error => any_error.IN1
framing_error => qualified_irq.IN1
framing_error => selected_read_data.IN1
parity_error => any_error.IN1
parity_error => qualified_irq.IN1
parity_error => selected_read_data.IN1
read_n => rx_rd_strobe.IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => control_reg[0].ACLR
reset_n => control_reg[1].ACLR
reset_n => control_reg[2].ACLR
reset_n => control_reg[3].ACLR
reset_n => control_reg[4].ACLR
reset_n => control_reg[5].ACLR
reset_n => control_reg[6].ACLR
reset_n => control_reg[7].ACLR
reset_n => control_reg[8].ACLR
reset_n => control_reg[9].ACLR
reset_n => d1_rx_char_ready.ACLR
reset_n => irq~reg0.ACLR
reset_n => d1_tx_ready.ACLR
reset_n => tx_data[0]~reg0.ACLR
reset_n => tx_data[1]~reg0.ACLR
reset_n => tx_data[2]~reg0.ACLR
reset_n => tx_data[3]~reg0.ACLR
reset_n => tx_data[4]~reg0.ACLR
reset_n => tx_data[5]~reg0.ACLR
reset_n => tx_data[6]~reg0.ACLR
reset_n => tx_data[7]~reg0.ACLR
rx_char_ready => qualified_irq.IN1
rx_char_ready => selected_read_data.IN1
rx_char_ready => d1_rx_char_ready.DATAIN
rx_data[0] => selected_read_data.IN1
rx_data[1] => selected_read_data.IN1
rx_data[2] => selected_read_data.IN1
rx_data[3] => selected_read_data.IN1
rx_data[4] => selected_read_data.IN1
rx_data[5] => selected_read_data.IN1
rx_data[6] => selected_read_data.IN1
rx_data[7] => selected_read_data.IN1
rx_overrun => any_error.IN0
rx_overrun => qualified_irq.IN1
rx_overrun => selected_read_data.IN1
tx_overrun => any_error.IN1
tx_overrun => qualified_irq.IN1
tx_overrun => selected_read_data.IN1
tx_ready => qualified_irq.IN1
tx_ready => selected_read_data.IN1
tx_ready => d1_tx_ready.DATAIN
tx_shift_empty => selected_read_data.IN1
tx_shift_empty => qualified_irq.IN1
write_n => control_wr_strobe.IN1
writedata[0] => tx_data[0]~reg0.DATAIN
writedata[0] => control_reg[0].DATAIN
writedata[1] => tx_data[1]~reg0.DATAIN
writedata[1] => control_reg[1].DATAIN
writedata[2] => tx_data[2]~reg0.DATAIN
writedata[2] => control_reg[2].DATAIN
writedata[3] => tx_data[3]~reg0.DATAIN
writedata[3] => control_reg[3].DATAIN
writedata[4] => tx_data[4]~reg0.DATAIN
writedata[4] => control_reg[4].DATAIN
writedata[5] => tx_data[5]~reg0.DATAIN
writedata[5] => control_reg[5].DATAIN
writedata[6] => tx_data[6]~reg0.DATAIN
writedata[6] => control_reg[6].DATAIN
writedata[7] => tx_data[7]~reg0.DATAIN
writedata[7] => control_reg[7].DATAIN
writedata[8] => control_reg[8].DATAIN
writedata[9] => control_reg[9].DATAIN
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
baud_divisor[0] <= <VCC>
baud_divisor[1] <= <VCC>
baud_divisor[2] <= <VCC>
baud_divisor[3] <= <GND>
baud_divisor[4] <= <VCC>
baud_divisor[5] <= <VCC>
baud_divisor[6] <= <GND>
baud_divisor[7] <= <VCC>
baud_divisor[8] <= <GND>
baud_divisor[9] <= <GND>
baud_divisor[10] <= <VCC>
baud_divisor[11] <= <VCC>
dataavailable <= d1_rx_char_ready.DB_MAX_OUTPUT_PORT_TYPE
do_force_break <= control_reg[9].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= d1_tx_ready.DB_MAX_OUTPUT_PORT_TYPE
rx_rd_strobe <= rx_rd_strobe.DB_MAX_OUTPUT_PORT_TYPE
status_wr_strobe <= status_wr_strobe.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_wr_strobe <= tx_wr_strobe.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch_module:Medipix_sopc_reset_ram_aux_half_rate_clk_out_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_Medipix|Medipix_sopc:u_Medipix_sopc|Medipix_sopc_reset_ram_phy_clk_out_domain_synch_module:Medipix_sopc_reset_ram_phy_clk_out_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


