
Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario default.ss_m40c (Mode default Corner ss_m40c)
Generating Timing information  ... Done
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10752 
Info: route.global.delay_based_route_rejection is 20.
Info: getTransBasedRtReject = 1, getTransRejectThreshold = 2.000000 getTransRejectMargin = 1.200000
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = AP
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell FIFO
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell FIFO
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (CO) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.220, wire/via-up 0.185. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.200 may be too small: wire/via-down 0.240, wire/via-up 0.200. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 0.860. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 4.000 may be too small: wire/via-down 4.000, wire/via-up 6.000. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer AP pitch 5.000 may be too small: wire/via-down 6.500, wire/via-up 5.000. (ZRT-026)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   19  Alloctr   19  Proc   16 
[End of Read DB] Total (MB): Used   26  Alloctr   27  Proc 10768 
Info: route.global.delay_based_route_rejection is 20.
Info: getTransBasedRtReject = 1, getTransRejectThreshold = 2.000000 getTransRejectMargin = 1.200000
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,81.20um,80.20um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Ver, min width = 2um, min space = 2um pitch = 4um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   27  Alloctr   28  Proc 10768 
Net statistics:
Total number of nets     = 921
Number of nets to route  = 913
8 nets are fully connected,
 of which 8 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 913, Total Half Perimeter Wire Length (HPWL) 10502 microns
HPWL   0 ~   50 microns: Net Count      875	Total HPWL         8044 microns
HPWL  50 ~  100 microns: Net Count       38	Total HPWL         2458 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   29  Proc 10768 
Number of partitions: 1 (1 x 1)
Size of partitions: 45 gCells x 45 gCells
Average gCell capacity  2.22	 on layer (1)	 M1
Average gCell capacity  8.83	 on layer (2)	 M2
Average gCell capacity  8.95	 on layer (3)	 M3
Average gCell capacity  8.89	 on layer (4)	 M4
Average gCell capacity  9.00	 on layer (5)	 M5
Average gCell capacity  8.50	 on layer (6)	 M6
Average gCell capacity  8.98	 on layer (7)	 M7
Average gCell capacity  2.20	 on layer (8)	 M8
Average gCell capacity  0.42	 on layer (9)	 M9
Average gCell capacity  0.33	 on layer (10)	 AP
Average number of tracks per gCell 9.04	 on layer (1)	 M1
Average number of tracks per gCell 8.93	 on layer (2)	 M2
Average number of tracks per gCell 9.04	 on layer (3)	 M3
Average number of tracks per gCell 8.93	 on layer (4)	 M4
Average number of tracks per gCell 9.04	 on layer (5)	 M5
Average number of tracks per gCell 8.93	 on layer (6)	 M6
Average number of tracks per gCell 9.04	 on layer (7)	 M7
Average number of tracks per gCell 2.24	 on layer (8)	 M8
Average number of tracks per gCell 0.47	 on layer (9)	 M9
Average number of tracks per gCell 0.38	 on layer (10)	 AP
Number of gCells = 20250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   28  Alloctr   30  Proc 10768 
Number of partitions: 1 (1 x 1)
Size of partitions: 45 gCells x 45 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   29  Alloctr   30  Proc 10768 
Number of user frozen nets = 0
Timing criticality report: total 456 (49.51)% critical nets.
   Number of criticality 1 nets = 453 (49.19)%
   Number of criticality 3 nets = 3 (0.33)%
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   29  Alloctr   30  Proc 10768 
Number of partitions: 1 (1 x 1)
Size of partitions: 45 gCells x 45 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  205  Alloctr  206  Proc 10768 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (787 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 45 gCells x 45 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  205  Alloctr  207  Proc 10768 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     3 Max = 2 GRCs =     3 (0.07%)
Initial. H routing: Overflow =     3 Max = 2 (GRCs =  2) GRCs =     3 (0.15%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     3 Max = 2 (GRCs =  2) GRCs =     3 (0.15%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.49 0.00 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       23.9 17.0 19.0 16.0 11.4 7.26 3.60 1.33 0.25 0.00 0.05 0.10 0.00 0.00
M3       19.1 18.0 19.1 20.4 12.9 7.70 1.98 0.49 0.00 0.00 0.00 0.00 0.00 0.00
M4       65.0 29.8 5.09 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       97.9 2.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.6 7.36 4.75 4.06 2.67 1.65 0.61 0.20 0.03 0.00 0.01 0.01 0.00 0.00


Initial. Total Wire Length = 10555.14
Initial. Layer M1 wire length = 41.02
Initial. Layer M2 wire length = 3957.11
Initial. Layer M3 wire length = 5452.98
Initial. Layer M4 wire length = 1040.76
Initial. Layer M5 wire length = 63.27
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 5437
Initial. Via VIA12_VH count = 2841
Initial. Via VIA23 count = 2510
Initial. Via VIA34 count = 84
Initial. Via VIA45 count = 2
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Mon Feb 13 16:55:50 2023
Number of partitions: 1 (1 x 1)
Size of partitions: 45 gCells x 45 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  205  Alloctr  207  Proc 10768 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     2 Max = 2 GRCs =     2 (0.05%)
phase1. H routing: Overflow =     2 Max = 2 (GRCs =  2) GRCs =     2 (0.10%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     2 Max = 2 (GRCs =  2) GRCs =     2 (0.10%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.49 0.00 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       23.8 17.2 18.8 16.4 11.1 7.16 3.65 1.23 0.25 0.00 0.00 0.10 0.00 0.00
M3       19.3 17.7 19.2 20.4 13.0 7.60 1.98 0.54 0.00 0.00 0.00 0.00 0.00 0.00
M4       63.5 31.7 4.69 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       97.9 2.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.5 7.55 4.69 4.11 2.66 1.63 0.62 0.20 0.03 0.00 0.00 0.01 0.00 0.00


phase1. Total Wire Length = 10555.01
phase1. Layer M1 wire length = 41.02
phase1. Layer M2 wire length = 3918.37
phase1. Layer M3 wire length = 5453.90
phase1. Layer M4 wire length = 1078.44
phase1. Layer M5 wire length = 63.27
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 5445
phase1. Via VIA12_VH count = 2841
phase1. Via VIA23 count = 2512
phase1. Via VIA34 count = 90
phase1. Via VIA45 count = 2
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Mon Feb 13 16:55:51 2023
Number of partitions: 1 (1 x 1)
Size of partitions: 45 gCells x 45 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 45 gCells x 45 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  205  Alloctr  207  Proc 10768 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.4 0.00 0.00 0.49 0.00 0.10 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       24.0 17.8 21.2 19.3 11.6 4.79 0.84 0.25 0.00 0.00 0.00 0.00 0.00 0.00
M3       19.3 17.7 19.0 20.5 12.9 7.75 2.02 0.49 0.00 0.00 0.00 0.00 0.00 0.00
M4       63.5 31.7 4.69 0.05 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       97.9 2.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.5 7.61 4.94 4.44 2.70 1.39 0.31 0.08 0.00 0.00 0.00 0.00 0.00 0.00


phase2. Total Wire Length = 10555.75
phase2. Layer M1 wire length = 41.02
phase2. Layer M2 wire length = 3919.12
phase2. Layer M3 wire length = 5453.90
phase2. Layer M4 wire length = 1078.44
phase2. Layer M5 wire length = 63.27
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 5444
phase2. Via VIA12_VH count = 2841
phase2. Via VIA23 count = 2511
phase2. Via VIA34 count = 90
phase2. Via VIA45 count = 2
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  205  Alloctr  207  Proc 10768 

Congestion utilization per direction:
Average vertical track utilization   =  7.59 %
Peak    vertical track utilization   = 25.93 %
Average horizontal track utilization =  9.77 %
Peak    horizontal track utilization = 34.48 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  205  Alloctr  206  Proc 10768 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -19  Alloctr  -19  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 10768 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -19  Alloctr  -19  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10768 

****************************************
Report : congestion
Design : FIFO
Version: U-2022.12-SP1
Date   : Mon Feb 13 16:55:51 2023
****************************************

Layer     |    overflow     |               # GRCs has
Name      |  total  |  max  | overflow (%)       | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.000%) |       0
M2        |       0 |     0 |       0  ( 0.000%) |       0
M3        |       0 |     0 |       0  ( 0.000%) |       0
M4        |       0 |     0 |       0  ( 0.000%) |       0
M5        |       0 |     0 |       0  ( 0.000%) |       0
M6        |       0 |     0 |       0  ( 0.000%) |       0
M7        |       0 |     0 |       0  ( 0.000%) |       0
M8        |       0 |     0 |       0  ( 0.000%) |       0
M9        |       0 |     0 |       0  ( 0.000%) |       0
AP        |       0 |     0 |       0  ( 0.000%) |       0
---------------------------------------------------------------
Both Dirs |       0 |     0 |       0  ( 0.000%) |       0
H routing |       0 |     0 |       0  ( 0.000%) |       0
V routing |       0 |     0 |       0  ( 0.000%) |       0

1
