<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>autrireg.h source code [netbsd/sys/dev/pci/autrireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/autrireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='autrireg.h.html'>autrireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: autrireg.h,v 1.3 2002/11/07 11:44:12 someya Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 SOMEYA Yoshihiko and KUROSAWA Takahiro.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="18">18</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="19">19</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="20">20</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="21">21</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="22">22</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="23">23</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="24">24</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Trident 4DWAVE registers</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_AUTRIREG_H_">_DEV_PCI_AUTRIREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_AUTRIREG_H_" data-ref="_M/_DEV_PCI_AUTRIREG_H_">_DEV_PCI_AUTRIREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DEVICE_ID_4DWAVE_DX" data-ref="_M/AUTRI_DEVICE_ID_4DWAVE_DX">AUTRI_DEVICE_ID_4DWAVE_DX</dfn> \</u></td></tr>
<tr><th id="37">37</th><td><u>	((PCI_PRODUCT_TRIDENT_4DWAVE_DX &lt;&lt; 16) | PCI_VENDOR_TRIDENT)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DEVICE_ID_4DWAVE_NX" data-ref="_M/AUTRI_DEVICE_ID_4DWAVE_NX">AUTRI_DEVICE_ID_4DWAVE_NX</dfn> \</u></td></tr>
<tr><th id="39">39</th><td><u>	((PCI_PRODUCT_TRIDENT_4DWAVE_NX &lt;&lt; 16) | PCI_VENDOR_TRIDENT)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DEVICE_ID_SIS_7018" data-ref="_M/AUTRI_DEVICE_ID_SIS_7018">AUTRI_DEVICE_ID_SIS_7018</dfn> \</u></td></tr>
<tr><th id="41">41</th><td><u>	((PCI_PRODUCT_SIS_7018 &lt;&lt; 16) | PCI_VENDOR_SIS)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DEVICE_ID_ALI_M5451" data-ref="_M/AUTRI_DEVICE_ID_ALI_M5451">AUTRI_DEVICE_ID_ALI_M5451</dfn> \</u></td></tr>
<tr><th id="43">43</th><td><u>	((PCI_PRODUCT_ALI_M5451 &lt;&lt; 16) | PCI_VENDOR_ALI)</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/*</i></td></tr>
<tr><th id="46">46</th><td><i> * PCI Config Registers</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/AUTRI_PCI_MEMORY_BASE" data-ref="_M/AUTRI_PCI_MEMORY_BASE">AUTRI_PCI_MEMORY_BASE</dfn>	0x14</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/AUTRI_PCI_DDMA_CFG" data-ref="_M/AUTRI_PCI_DDMA_CFG">AUTRI_PCI_DDMA_CFG</dfn>	0x40</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/AUTRI_PCI_LEGACY_IOBASE" data-ref="_M/AUTRI_PCI_LEGACY_IOBASE">AUTRI_PCI_LEGACY_IOBASE</dfn>	0x44</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/*</i></td></tr>
<tr><th id="53">53</th><td><i> * AC'97 Registers</i></td></tr>
<tr><th id="54">54</th><td><i> */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DX_ACR0" data-ref="_M/AUTRI_DX_ACR0">AUTRI_DX_ACR0</dfn>			0x40</u></td></tr>
<tr><th id="56">56</th><td><u># define <dfn class="macro" id="_M/AUTRI_DX_ACR0_CMD_WRITE" data-ref="_M/AUTRI_DX_ACR0_CMD_WRITE">AUTRI_DX_ACR0_CMD_WRITE</dfn>	0x00008000</u></td></tr>
<tr><th id="57">57</th><td><u># define <dfn class="macro" id="_M/AUTRI_DX_ACR0_BUSY_WRITE" data-ref="_M/AUTRI_DX_ACR0_BUSY_WRITE">AUTRI_DX_ACR0_BUSY_WRITE</dfn>	0x00008000</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DX_ACR1" data-ref="_M/AUTRI_DX_ACR1">AUTRI_DX_ACR1</dfn>			0x44</u></td></tr>
<tr><th id="59">59</th><td><u># define <dfn class="macro" id="_M/AUTRI_DX_ACR1_CMD_READ" data-ref="_M/AUTRI_DX_ACR1_CMD_READ">AUTRI_DX_ACR1_CMD_READ</dfn>		0x00008000</u></td></tr>
<tr><th id="60">60</th><td><u># define <dfn class="macro" id="_M/AUTRI_DX_ACR1_BUSY_READ" data-ref="_M/AUTRI_DX_ACR1_BUSY_READ">AUTRI_DX_ACR1_BUSY_READ</dfn>	0x00008000</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DX_ACR2" data-ref="_M/AUTRI_DX_ACR2">AUTRI_DX_ACR2</dfn>			0x48</u></td></tr>
<tr><th id="62">62</th><td><u># define <dfn class="macro" id="_M/AUTRI_DX_ACR2_CODEC_READY" data-ref="_M/AUTRI_DX_ACR2_CODEC_READY">AUTRI_DX_ACR2_CODEC_READY</dfn>	0x00000010</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AUTRI_NX_ACR0" data-ref="_M/AUTRI_NX_ACR0">AUTRI_NX_ACR0</dfn>			0x40</u></td></tr>
<tr><th id="65">65</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_ACR0_PSB_CAPTURE" data-ref="_M/AUTRI_NX_ACR0_PSB_CAPTURE">AUTRI_NX_ACR0_PSB_CAPTURE</dfn>	0x00000200</u></td></tr>
<tr><th id="66">66</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_ACR0_CODEC_READY" data-ref="_M/AUTRI_NX_ACR0_CODEC_READY">AUTRI_NX_ACR0_CODEC_READY</dfn>	0x00000008</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/AUTRI_NX_ACR1" data-ref="_M/AUTRI_NX_ACR1">AUTRI_NX_ACR1</dfn>			0x44</u></td></tr>
<tr><th id="68">68</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_ACR1_CMD_WRITE" data-ref="_M/AUTRI_NX_ACR1_CMD_WRITE">AUTRI_NX_ACR1_CMD_WRITE</dfn>	0x00000800</u></td></tr>
<tr><th id="69">69</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_ACR1_BUSY_WRITE" data-ref="_M/AUTRI_NX_ACR1_BUSY_WRITE">AUTRI_NX_ACR1_BUSY_WRITE</dfn>	0x00000800</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/AUTRI_NX_ACR2" data-ref="_M/AUTRI_NX_ACR2">AUTRI_NX_ACR2</dfn>			0x48</u></td></tr>
<tr><th id="71">71</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_ACR2_CMD_READ" data-ref="_M/AUTRI_NX_ACR2_CMD_READ">AUTRI_NX_ACR2_CMD_READ</dfn>		0x00000800</u></td></tr>
<tr><th id="72">72</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_ACR2_BUSY_READ" data-ref="_M/AUTRI_NX_ACR2_BUSY_READ">AUTRI_NX_ACR2_BUSY_READ</dfn>	0x00000800</u></td></tr>
<tr><th id="73">73</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_ACR2_RECV_WAIT" data-ref="_M/AUTRI_NX_ACR2_RECV_WAIT">AUTRI_NX_ACR2_RECV_WAIT</dfn>	0x00000400</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/AUTRI_NX_ACR3" data-ref="_M/AUTRI_NX_ACR3">AUTRI_NX_ACR3</dfn>			0x4c</u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AUTRI_SIS_ACWR" data-ref="_M/AUTRI_SIS_ACWR">AUTRI_SIS_ACWR</dfn>			0x40</u></td></tr>
<tr><th id="77">77</th><td><u># define <dfn class="macro" id="_M/AUTRI_SIS_ACWR_CMD_WRITE" data-ref="_M/AUTRI_SIS_ACWR_CMD_WRITE">AUTRI_SIS_ACWR_CMD_WRITE</dfn>	0x00008000</u></td></tr>
<tr><th id="78">78</th><td><u># define <dfn class="macro" id="_M/AUTRI_SIS_ACWR_BUSY_WRITE" data-ref="_M/AUTRI_SIS_ACWR_BUSY_WRITE">AUTRI_SIS_ACWR_BUSY_WRITE</dfn>	0x00008000</u></td></tr>
<tr><th id="79">79</th><td><u># define <dfn class="macro" id="_M/AUTRI_SIS_ACWR_AUDIO_BUSY" data-ref="_M/AUTRI_SIS_ACWR_AUDIO_BUSY">AUTRI_SIS_ACWR_AUDIO_BUSY</dfn>	0x00004000</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/AUTRI_SIS_ACRD" data-ref="_M/AUTRI_SIS_ACRD">AUTRI_SIS_ACRD</dfn>			0x44</u></td></tr>
<tr><th id="81">81</th><td><u># define <dfn class="macro" id="_M/AUTRI_SIS_ACRD_CMD_READ" data-ref="_M/AUTRI_SIS_ACRD_CMD_READ">AUTRI_SIS_ACRD_CMD_READ</dfn>	0x00008000</u></td></tr>
<tr><th id="82">82</th><td><u># define <dfn class="macro" id="_M/AUTRI_SIS_ACRD_BUSY_READ" data-ref="_M/AUTRI_SIS_ACRD_BUSY_READ">AUTRI_SIS_ACRD_BUSY_READ</dfn>	0x00008000</u></td></tr>
<tr><th id="83">83</th><td><u># define <dfn class="macro" id="_M/AUTRI_SIS_ACRD_AUDIO_BUSY" data-ref="_M/AUTRI_SIS_ACRD_AUDIO_BUSY">AUTRI_SIS_ACRD_AUDIO_BUSY</dfn>	0x00004000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AUTRI_SIS_SCTRL" data-ref="_M/AUTRI_SIS_SCTRL">AUTRI_SIS_SCTRL</dfn> 		0x48</u></td></tr>
<tr><th id="85">85</th><td><u># define <dfn class="macro" id="_M/AUTRI_SIS_SCTRL_CODEC_READY" data-ref="_M/AUTRI_SIS_SCTRL_CODEC_READY">AUTRI_SIS_SCTRL_CODEC_READY</dfn>	0x01000000</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AUTRI_SIS_ACGPIO" data-ref="_M/AUTRI_SIS_ACGPIO">AUTRI_SIS_ACGPIO</dfn>		0x4c</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AUTRI_ALI_ACWR" data-ref="_M/AUTRI_ALI_ACWR">AUTRI_ALI_ACWR</dfn>			0x40</u></td></tr>
<tr><th id="89">89</th><td><u># define <dfn class="macro" id="_M/AUTRI_ALI_ACWR_CMD_WRITE" data-ref="_M/AUTRI_ALI_ACWR_CMD_WRITE">AUTRI_ALI_ACWR_CMD_WRITE</dfn>	0x00008000</u></td></tr>
<tr><th id="90">90</th><td><u># define <dfn class="macro" id="_M/AUTRI_ALI_ACWR_BUSY_WRITE" data-ref="_M/AUTRI_ALI_ACWR_BUSY_WRITE">AUTRI_ALI_ACWR_BUSY_WRITE</dfn>	0x00008000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AUTRI_ALI_ACRD" data-ref="_M/AUTRI_ALI_ACRD">AUTRI_ALI_ACRD</dfn>			0x44</u></td></tr>
<tr><th id="92">92</th><td><u># define <dfn class="macro" id="_M/AUTRI_ALI_ACRD_CMD_READ" data-ref="_M/AUTRI_ALI_ACRD_CMD_READ">AUTRI_ALI_ACRD_CMD_READ</dfn>	0x00008000</u></td></tr>
<tr><th id="93">93</th><td><u># define <dfn class="macro" id="_M/AUTRI_ALI_ACRD_BUSY_READ" data-ref="_M/AUTRI_ALI_ACRD_BUSY_READ">AUTRI_ALI_ACRD_BUSY_READ</dfn>	0x00008000</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/AUTRI_ALI_SCTRL" data-ref="_M/AUTRI_ALI_SCTRL">AUTRI_ALI_SCTRL</dfn>			0x48</u></td></tr>
<tr><th id="95">95</th><td><u># define <dfn class="macro" id="_M/AUTRI_ALI_SCTRL_CODEC_READY" data-ref="_M/AUTRI_ALI_SCTRL_CODEC_READY">AUTRI_ALI_SCTRL_CODEC_READY</dfn>	0x01000000</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/AUTRI_ALI_ACGPIO" data-ref="_M/AUTRI_ALI_ACGPIO">AUTRI_ALI_ACGPIO</dfn>		0x4c</u></td></tr>
<tr><th id="97">97</th><td><i>/*</i></td></tr>
<tr><th id="98">98</th><td><i># define AUTRI_ALI_AC97_BUSY_READ  0x00008000</i></td></tr>
<tr><th id="99">99</th><td><i># define AUTRI_ALI_AC97_BUSY_WRITE 0x00008000</i></td></tr>
<tr><th id="100">100</th><td><i># define AUTRI_ALI_AC97_CMD_WRITE  0x00008000</i></td></tr>
<tr><th id="101">101</th><td><i>*/</i></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/*</i></td></tr>
<tr><th id="104">104</th><td><i> * MPU-401 UART</i></td></tr>
<tr><th id="105">105</th><td><i> */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/AUTRI_MPUR0" data-ref="_M/AUTRI_MPUR0">AUTRI_MPUR0</dfn>			0x20</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/AUTRI_MPUR1" data-ref="_M/AUTRI_MPUR1">AUTRI_MPUR1</dfn>			0x21</u></td></tr>
<tr><th id="108">108</th><td><u># define <dfn class="macro" id="_M/AUTRI_MIDIOUT_READY" data-ref="_M/AUTRI_MIDIOUT_READY">AUTRI_MIDIOUT_READY</dfn>		0x40</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/AUTRI_MPUR2" data-ref="_M/AUTRI_MPUR2">AUTRI_MPUR2</dfn>			0x22</u></td></tr>
<tr><th id="110">110</th><td><u># define <dfn class="macro" id="_M/AUTRI_MIDIOUT_CONNECT" data-ref="_M/AUTRI_MIDIOUT_CONNECT">AUTRI_MIDIOUT_CONNECT</dfn>		0x10</u></td></tr>
<tr><th id="111">111</th><td><u># define <dfn class="macro" id="_M/AUTRI_MIDIIN_ENABLE_INTR" data-ref="_M/AUTRI_MIDIIN_ENABLE_INTR">AUTRI_MIDIIN_ENABLE_INTR</dfn>	0x08</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/MIDI_BUSY_WAIT" data-ref="_M/MIDI_BUSY_WAIT">MIDI_BUSY_WAIT</dfn>			100</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MIDI_BUSY_DELAY" data-ref="_M/MIDI_BUSY_DELAY">MIDI_BUSY_DELAY</dfn>			100</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/*</i></td></tr>
<tr><th id="117">117</th><td><i> * Channel Registers</i></td></tr>
<tr><th id="118">118</th><td><i> */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/AUTRI_START_A" data-ref="_M/AUTRI_START_A">AUTRI_START_A</dfn>			0x80</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/AUTRI_STOP_A" data-ref="_M/AUTRI_STOP_A">AUTRI_STOP_A</dfn>			0x84</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/AUTRI_DLY_A" data-ref="_M/AUTRI_DLY_A">AUTRI_DLY_A</dfn>			0x88</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/AUTRI_SIGN_CSO_A" data-ref="_M/AUTRI_SIGN_CSO_A">AUTRI_SIGN_CSO_A</dfn>		0x8c</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/AUTRI_CSPF_A" data-ref="_M/AUTRI_CSPF_A">AUTRI_CSPF_A</dfn>			0x90</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/AUTRI_CEBC_A" data-ref="_M/AUTRI_CEBC_A">AUTRI_CEBC_A</dfn>			0x94</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/AUTRI_AIN_A" data-ref="_M/AUTRI_AIN_A">AUTRI_AIN_A</dfn>			0x98</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/AUTRI_EINT_A" data-ref="_M/AUTRI_EINT_A">AUTRI_EINT_A</dfn>			0x9c</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/AUTRI_LFO_GC_CIR" data-ref="_M/AUTRI_LFO_GC_CIR">AUTRI_LFO_GC_CIR</dfn>		0xa0</u></td></tr>
<tr><th id="128">128</th><td><u># define <dfn class="macro" id="_M/ENDLP_IE" data-ref="_M/ENDLP_IE">ENDLP_IE</dfn>			0x00001000</u></td></tr>
<tr><th id="129">129</th><td><u># define <dfn class="macro" id="_M/MIDLP_IE" data-ref="_M/MIDLP_IE">MIDLP_IE</dfn>			0x00002000</u></td></tr>
<tr><th id="130">130</th><td><u># define <dfn class="macro" id="_M/BANK_B_EN" data-ref="_M/BANK_B_EN">BANK_B_EN</dfn>			0x00010000</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/AUTRI_AINTEN_A" data-ref="_M/AUTRI_AINTEN_A">AUTRI_AINTEN_A</dfn>			0xa4</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/AUTRI_MUSICVOL_WAVEVOL" data-ref="_M/AUTRI_MUSICVOL_WAVEVOL">AUTRI_MUSICVOL_WAVEVOL</dfn>		0xa8</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/AUTRI_MISCINT" data-ref="_M/AUTRI_MISCINT">AUTRI_MISCINT</dfn>			0xb0</u></td></tr>
<tr><th id="134">134</th><td><u># define <dfn class="macro" id="_M/ST_TARGET_REACHED" data-ref="_M/ST_TARGET_REACHED">ST_TARGET_REACHED</dfn>		0x00008000</u></td></tr>
<tr><th id="135">135</th><td><u># define <dfn class="macro" id="_M/MIXER_OVERFLOW" data-ref="_M/MIXER_OVERFLOW">MIXER_OVERFLOW</dfn>			0x00000800</u></td></tr>
<tr><th id="136">136</th><td><u># define <dfn class="macro" id="_M/MIXER_UNDERFLOW" data-ref="_M/MIXER_UNDERFLOW">MIXER_UNDERFLOW</dfn>		0x00000800</u></td></tr>
<tr><th id="137">137</th><td><u># define <dfn class="macro" id="_M/ADDRESS_IRQ" data-ref="_M/ADDRESS_IRQ">ADDRESS_IRQ</dfn>			0x00000020</u></td></tr>
<tr><th id="138">138</th><td><u># define <dfn class="macro" id="_M/MPU401_IRQ" data-ref="_M/MPU401_IRQ">MPU401_IRQ</dfn>			0x00000008</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/AUTRI_START_B" data-ref="_M/AUTRI_START_B">AUTRI_START_B</dfn>			0xb4</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/AUTRI_STOP_B" data-ref="_M/AUTRI_STOP_B">AUTRI_STOP_B</dfn>			0xb8</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/AUTRI_CSPF_B" data-ref="_M/AUTRI_CSPF_B">AUTRI_CSPF_B</dfn>			0xbc</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/AUTRI_AIN_B" data-ref="_M/AUTRI_AIN_B">AUTRI_AIN_B</dfn>			0xd8</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/AUTRI_AINTEN_B" data-ref="_M/AUTRI_AINTEN_B">AUTRI_AINTEN_B</dfn>			0xdc</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/*</i></td></tr>
<tr><th id="146">146</th><td><i> * Indexed Channel Registers</i></td></tr>
<tr><th id="147">147</th><td><i> */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AUTRI_ARAM_CR" data-ref="_M/AUTRI_ARAM_CR">AUTRI_ARAM_CR</dfn>			0xe0</u></td></tr>
<tr><th id="149">149</th><td><u># define <dfn class="macro" id="_M/AUTRI_ATTR_PCMREC_SIS" data-ref="_M/AUTRI_ATTR_PCMREC_SIS">AUTRI_ATTR_PCMREC_SIS</dfn>		0x88000000</u></td></tr>
<tr><th id="150">150</th><td><u># define <dfn class="macro" id="_M/AUTRI_ATTR_ENASRC_SIS" data-ref="_M/AUTRI_ATTR_ENASRC_SIS">AUTRI_ATTR_ENASRC_SIS</dfn>		0x00800000</u></td></tr>
<tr><th id="151">151</th><td><u># define <dfn class="macro" id="_M/AUTRI_CTRL_WAVEVOL" data-ref="_M/AUTRI_CTRL_WAVEVOL">AUTRI_CTRL_WAVEVOL</dfn>		0x80000000</u></td></tr>
<tr><th id="152">152</th><td><u># define <dfn class="macro" id="_M/AUTRI_CTRL_MUTEVOL" data-ref="_M/AUTRI_CTRL_MUTEVOL">AUTRI_CTRL_MUTEVOL</dfn>		0x3fff0000</u></td></tr>
<tr><th id="153">153</th><td><u># define <dfn class="macro" id="_M/AUTRI_CTRL_MUTEVOL_SIS" data-ref="_M/AUTRI_CTRL_MUTEVOL_SIS">AUTRI_CTRL_MUTEVOL_SIS</dfn>		0x3f000fff</u></td></tr>
<tr><th id="154">154</th><td><u># define <dfn class="macro" id="_M/AUTRI_CTRL_16BIT" data-ref="_M/AUTRI_CTRL_16BIT">AUTRI_CTRL_16BIT</dfn>		0x00008000</u></td></tr>
<tr><th id="155">155</th><td><u># define <dfn class="macro" id="_M/AUTRI_CTRL_STEREO" data-ref="_M/AUTRI_CTRL_STEREO">AUTRI_CTRL_STEREO</dfn>		0x00004000</u></td></tr>
<tr><th id="156">156</th><td><u># define <dfn class="macro" id="_M/AUTRI_CTRL_SIGNED" data-ref="_M/AUTRI_CTRL_SIGNED">AUTRI_CTRL_SIGNED</dfn>		0x00002000</u></td></tr>
<tr><th id="157">157</th><td><u># define <dfn class="macro" id="_M/AUTRI_CTRL_LOOPMODE" data-ref="_M/AUTRI_CTRL_LOOPMODE">AUTRI_CTRL_LOOPMODE</dfn>		0x00001000</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/AUTRI_EBUF1" data-ref="_M/AUTRI_EBUF1">AUTRI_EBUF1</dfn>			0xf4</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/AUTRI_EBUF2" data-ref="_M/AUTRI_EBUF2">AUTRI_EBUF2</dfn>			0xf8</u></td></tr>
<tr><th id="160">160</th><td><u># define <dfn class="macro" id="_M/AUTRI_EMOD_STILL" data-ref="_M/AUTRI_EMOD_STILL">AUTRI_EMOD_STILL</dfn>		0x30000000</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/*</i></td></tr>
<tr><th id="163">163</th><td><i> * Others</i></td></tr>
<tr><th id="164">164</th><td><i> */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/AUTRI_NX_RCI3" data-ref="_M/AUTRI_NX_RCI3">AUTRI_NX_RCI3</dfn>			0x73</u></td></tr>
<tr><th id="166">166</th><td><u># define <dfn class="macro" id="_M/AUTRI_NX_RCI3_ENABLE" data-ref="_M/AUTRI_NX_RCI3_ENABLE">AUTRI_NX_RCI3_ENABLE</dfn>		0x80</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/AUTRI_ALI_GCONTROL" data-ref="_M/AUTRI_ALI_GCONTROL">AUTRI_ALI_GCONTROL</dfn>		0xd4</u></td></tr>
<tr><th id="169">169</th><td><u># define <dfn class="macro" id="_M/AUTRI_ALI_GCONTROL_PCM_IN" data-ref="_M/AUTRI_ALI_GCONTROL_PCM_IN">AUTRI_ALI_GCONTROL_PCM_IN</dfn>	0x80000000</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_PCI_AUTRIREG_H_ */</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='autri.c.html'>netbsd/sys/dev/pci/autri.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
