INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:17:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 buffer14/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 3.476ns (47.481%)  route 3.845ns (52.519%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2886, unset)         0.508     0.508    buffer14/clk
    SLICE_X47Y77         FDRE                                         r  buffer14/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer14/outs_reg[2]/Q
                         net (fo=6, routed)           0.369     1.093    buffer14/control/Q[0]
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.043     1.136 r  buffer14/control/result0_i_4__0/O
                         net (fo=1, routed)           0.000     1.136    cmpi0/S[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     1.397 f  cmpi0/result0/CO[2]
                         net (fo=16, routed)          0.333     1.729    buffer14/control/dataReg_reg[0][0]
    SLICE_X45Y76         LUT6 (Prop_lut6_I4_O)        0.122     1.851 f  buffer14/control/Memory[0][0]_i_4/O
                         net (fo=2, routed)           0.254     2.105    control_merge2/tehb/control/index_tehb
    SLICE_X43Y75         LUT3 (Prop_lut3_I0_O)        0.043     2.148 r  control_merge2/tehb/control/Memory[0][0]_i_2__21/O
                         net (fo=16, routed)          0.226     2.374    buffer63/fifo/Memory_reg[7][0]_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.043     2.417 f  buffer63/fifo/tmp_storeData[31]_INST_0_i_6/O
                         net (fo=2, routed)           0.194     2.612    buffer63/fifo/buffer63_outs
    SLICE_X42Y75         LUT6 (Prop_lut6_I5_O)        0.043     2.655 r  buffer63/fifo/tmp_storeData[31]_INST_0_i_2/O
                         net (fo=75, routed)          0.403     3.058    buffer63/fifo/transmitValue_reg
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.043     3.101 r  buffer63/fifo/tmp_storeData[22]_INST_0_i_1/O
                         net (fo=4, routed)           0.436     3.537    buffer77/fifo/D[22]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.052     3.589 r  buffer77/fifo/g0_b0__25_i_7/O
                         net (fo=4, routed)           0.352     3.941    buffer77/fifo/buffer77_outs[22]
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.132     4.073 r  buffer77/fifo/g0_b0__46__1_i_1/O
                         net (fo=23, routed)          0.362     4.435    buffer77/fifo/mulf1/ieee2nfloat_1/sfracX1__0
    SLICE_X41Y71         LUT6 (Prop_lut6_I2_O)        0.043     4.478 r  buffer77/fifo/g0_b2__36_i_1/O
                         net (fo=14, routed)          0.297     4.776    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[8]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[21])
                                                      2.392     7.168 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[21]
                         net (fo=3, routed)           0.618     7.786    mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][4]
    SLICE_X43Y70         LUT5 (Prop_lut5_I4_O)        0.043     7.829 r  mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.829    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]_0[1]
    SLICE_X43Y70         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2886, unset)         0.483     8.183    mulf1/operator/SignificandMultiplication/clk
    SLICE_X43Y70         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.031     8.178    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid321_Out0_copy322_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.349    




