// Seed: 3499899987
module module_0 ();
  wire id_1 = id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd93,
    parameter id_3 = 32'd56
) (
    output supply0 id_0,
    output wor id_1,
    output wire _id_2,
    input wire _id_3,
    inout wand id_4
);
  logic [id_2  &  id_3 : 1] id_6;
  logic [7:0] id_7;
  module_0 modCall_1 ();
  wire id_8;
  logic [id_2 : 1] id_9, id_10;
  assign id_7[-1] = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd0
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  logic [1 : {  id_1  ,  -1 'b0 }] id_4;
  ;
endmodule
