verilog work "divisorfrecuencia.v"
verilog work "FSM_7_Seg.v"
