rom0.v,verilog,xil_defaultlib,../../../ip/rom0/sim/rom0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
