

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Mon Apr 26 21:16:45 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          122
LUT:            243
FF:             354
DSP:              0
BRAM:             0
SRL:              2
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.919
CP achieved post-implementation:    5.361
Timing met
