==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.69 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.7 seconds; current allocated memory: 192.792 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:17:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'pe_array(float (*) [3], float (*) [3], float (*) [3])' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:105:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:105:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:105:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.86 seconds. CPU system time: 0.4 seconds. Elapsed time: 5.32 seconds; current allocated memory: 194.490 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.491 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.951 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.283 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_2' (source/systolic_array.cpp:116) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_4' (source/systolic_array.cpp:124) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (source/systolic_array.cpp:30) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (source/systolic_array.cpp:39) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'K_LOOP' (source/systolic_array.cpp:14) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (source/systolic_array.cpp:48) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (source/systolic_array.cpp:58) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.58 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.61 seconds; current allocated memory: 192.792 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:17:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:21)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'pe_array(float (*) [3], float (*) [3], float (*) [3])' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:107:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.78 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.3 seconds; current allocated memory: 194.490 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 194.491 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.951 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.282 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_2' (source/systolic_array.cpp:118) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_4' (source/systolic_array.cpp:126) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (source/systolic_array.cpp:30) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (source/systolic_array.cpp:39) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'K_LOOP' (source/systolic_array.cpp:14) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (source/systolic_array.cpp:48) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (source/systolic_array.cpp:58) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:70) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:70) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:70) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:70) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:70) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:70) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:87:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.22 seconds. Elapsed time: 0.54 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:17:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:111:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:111:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:111:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.04 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.54 seconds; current allocated memory: 194.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.654 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 196.044 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.450 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (source/systolic_array.cpp:30) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (source/systolic_array.cpp:39) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'K_LOOP' (source/systolic_array.cpp:14) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (source/systolic_array.cpp:48) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (source/systolic_array.cpp:58) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_2' (source/systolic_array.cpp:122) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_4' (source/systolic_array.cpp:130) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:72) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:88:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.72 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.63 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:17:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:112:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:112:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:112:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.49 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.93 seconds; current allocated memory: 194.623 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.624 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 196.006 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.492 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (source/systolic_array.cpp:30) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (source/systolic_array.cpp:39) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'K_LOOP' (source/systolic_array.cpp:14) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (source/systolic_array.cpp:48) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (source/systolic_array.cpp:58) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_2' (source/systolic_array.cpp:123) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_4' (source/systolic_array.cpp:131) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:72) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_83_2_proc' (source/systolic_array.cpp:37) to a process function for dataflow in function 'pe_array'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:89:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.61 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.64 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:17:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.57 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.03 seconds; current allocated memory: 194.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 194.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.017 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.583 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (source/systolic_array.cpp:30) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (source/systolic_array.cpp:39) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'K_LOOP' (source/systolic_array.cpp:14) in function 'PE' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (source/systolic_array.cpp:48) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (source/systolic_array.cpp:58) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (source/systolic_array.cpp:126) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_4' (source/systolic_array.cpp:134) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:72) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_102_3_proc' (source/systolic_array.cpp:48) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_106_4_proc' (source/systolic_array.cpp:58) to a process function for dataflow in function 'pe_array'.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][1].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][2].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][0].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][1].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][2].V' (source/systolic_array.cpp:72) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][0].V' (source/systolic_array.cpp:72) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][1].V' (source/systolic_array.cpp:72) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][2].V' (source/systolic_array.cpp:72) is invalid: it has no data consumer.
ERROR: [HLS 200-970] Internal stream 'A_inter.V' (source/systolic_array.cpp:69) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a15' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a16' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a17' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE20' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE21' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE22' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE23' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE24' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE25' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE26' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE27' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE28' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'pe_array_Loop_VITIS_LOOP_102_3_proc29' (source/systolic_array.cpp:48:46).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'pe_array_Loop_VITIS_LOOP_106_4_proc30' (source/systolic_array.cpp:58:46).
ERROR: [HLS 200-968] Internal global variable 'A' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a15' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a16' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a17' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
ERROR: [HLS 200-779] Non-shared array 'A' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a15' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a16' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a17' (source/systolic_array.cpp:30:46) (around source/systolic_array.cpp:80).
ERROR: [HLS 200-970] Internal stream 'B_inter[3][0].V' (source/systolic_array.cpp:72) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'B_inter[3][0].V' has write operations in process function 'PE26' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
ERROR: [HLS 200-970] Internal stream 'B_inter[3][1].V' (source/systolic_array.cpp:72) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'B_inter[3][1].V' has write operations in process function 'PE27' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
ERROR: [HLS 200-970] Internal stream 'B_inter[3][2].V' (source/systolic_array.cpp:72) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'B_inter[3][2].V' has write operations in process function 'PE28' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:97).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.56 seconds. CPU system time: 0.76 seconds. Elapsed time: 6.11 seconds; current allocated memory: 199.590 MB.
INFO: [HLS 200-112] Total CPU user time: 9.65 seconds. Total CPU system time: 1.54 seconds. Total elapsed time: 9.22 seconds; peak allocated memory: 196.017 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:88:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.6 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.62 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:17:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:89:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:89:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (source/systolic_array.cpp:82:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:82:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (source/systolic_array.cpp:76:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:76:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.86 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.36 seconds; current allocated memory: 194.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.582 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (source/systolic_array.cpp:30) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (source/systolic_array.cpp:39) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'K_LOOP' (source/systolic_array.cpp:14) in function 'PE' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (source/systolic_array.cpp:48) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (source/systolic_array.cpp:58) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (source/systolic_array.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_4' (source/systolic_array.cpp:133) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:88:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.63 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.63 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:32:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:41:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:17:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:51:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:61:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:89:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:89:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (source/systolic_array.cpp:82:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:82:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (source/systolic_array.cpp:76:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:76:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:67:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.24 seconds; current allocated memory: 194.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.582 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (source/systolic_array.cpp:30) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_1' (source/systolic_array.cpp:39) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'K_LOOP' (source/systolic_array.cpp:14) in function 'PE' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_48_1' (source/systolic_array.cpp:48) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (source/systolic_array.cpp:58) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (source/systolic_array.cpp:125) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_4' (source/systolic_array.cpp:133) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:89:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.33 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.48 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.83 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.21 seconds; current allocated memory: 194.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.041 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.591 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (source/systolic_array.cpp:126) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_4' (source/systolic_array.cpp:134) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:72) .
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:89:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.58 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.76 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.14 seconds; current allocated memory: 194.591 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.592 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.045 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.598 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (source/systolic_array.cpp:129) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (source/systolic_array.cpp:137) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:72) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:89:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:102:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:72:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'A': source/systolic_array.cpp:67:21
WARNING: [HLS 207-4606] array index 3 is past the end of the array (which contains 3 elements): source/systolic_array.cpp:104:17
INFO: [HLS 207-4105] array 'B_inter' declared here: source/systolic_array.cpp:72:5
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.62 seconds. CPU system time: 0.39 seconds. Elapsed time: 0.72 seconds; current allocated memory: 192.835 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:24)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_1' (source/systolic_array.cpp:83:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.73 seconds; current allocated memory: 194.544 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.545 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 195.919 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.377 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_102_2_proc' (source/systolic_array.cpp:49) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_106_3_proc' (source/systolic_array.cpp:59) to a process function for dataflow in function 'pe_array'.
ERROR: [HLS 200-970] Internal stream 'B_inter[0].V' (source/systolic_array.cpp:72) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'B_inter[0].V' has write operations in process function 'load_b9' (source/systolic_array.cpp:40:46) (around source/systolic_array.cpp:86).
INFO: [HLS 200-992] Variable 'B_inter[0].V' has write operations in process function 'load_b10' (source/systolic_array.cpp:40:46) (around source/systolic_array.cpp:86).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:89:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.69 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.61 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.15 seconds; current allocated memory: 194.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 194.591 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.045 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.598 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (source/systolic_array.cpp:129) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (source/systolic_array.cpp:137) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:72) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:89:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.61 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.9 seconds; current allocated memory: 194.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.591 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 196.044 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.597 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_2' (source/systolic_array.cpp:129) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_4' (source/systolic_array.cpp:137) in function 'systolic_array' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:72) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:72) in dimension 1 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:80:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:96:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.73 seconds. CPU system time: 0.38 seconds. Elapsed time: 0.65 seconds; current allocated memory: 192.813 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:86:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:97:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:97:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:101:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:101:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:101:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:101:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:101:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:101:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_3' (source/systolic_array.cpp:90:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (source/systolic_array.cpp:80:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:80:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:122:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:122:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:122:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.78 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.22 seconds; current allocated memory: 194.606 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.108 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.596 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_2' (source/systolic_array.cpp:136) in function 'systolic_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_4' (source/systolic_array.cpp:144) in function 'systolic_array' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:80:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:92:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:98:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.68 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.62 seconds; current allocated memory: 192.813 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:86:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:87:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:99:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:99:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (source/systolic_array.cpp:92:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:92:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (source/systolic_array.cpp:80:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:80:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.02 seconds. CPU system time: 0.55 seconds. Elapsed time: 5.6 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 195.577 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_2' (source/systolic_array.cpp:138) in function 'systolic_array' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:80:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:92:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:98:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.6 seconds; current allocated memory: 192.813 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:86:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:87:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:99:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:99:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (source/systolic_array.cpp:92:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:92:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (source/systolic_array.cpp:80:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:80:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.13 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.114 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 195.581 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_136_1' (source/systolic_array.cpp:136) in function 'systolic_array' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:80:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:92:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:98:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.4 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.53 seconds; current allocated memory: 192.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.67 seconds; current allocated memory: 193.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.681 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 194.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 194.020 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.078 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 205.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 205.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 206.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/a_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/b_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/c_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:80:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:92:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:98:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.67 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.65 seconds; current allocated memory: 192.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:86:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:87:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:99:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:99:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:103:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (source/systolic_array.cpp:92:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:92:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (source/systolic_array.cpp:80:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:80:19)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:124:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.35 seconds. Elapsed time: 5.14 seconds; current allocated memory: 194.606 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 196.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 195.580 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_136_1' (source/systolic_array.cpp:136) in function 'systolic_array' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:77:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:89:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:70:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.54 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_4' (source/systolic_array.cpp:107:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:107:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_3' (source/systolic_array.cpp:102:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:102:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:117:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:117:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.72 seconds; current allocated memory: 194.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.544 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 195.751 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_129_1' (source/systolic_array.cpp:129) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_138_3' (source/systolic_array.cpp:138) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_2' (source/systolic_array.cpp:132) in function 'systolic_array' completely with a factor of 3.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.47 seconds; current allocated memory: 192.791 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:72:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_4' (source/systolic_array.cpp:107:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:107:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_3' (source/systolic_array.cpp:102:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:102:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:90:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:90:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:94:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:94:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (source/systolic_array.cpp:77:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:77:19)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:117:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:117:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:117:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.99 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.59 seconds; current allocated memory: 194.642 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.643 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 196.127 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] source/systolic_array.cpp:67: in function 'pe_array': warning: out of bound array access on variable 'A_inter.V'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 195.599 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:78:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:84:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:71:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.55 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_4' (source/systolic_array.cpp:108:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:108:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:91:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:84:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (source/systolic_array.cpp:78:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:78:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.61 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.03 seconds; current allocated memory: 194.542 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.542 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.072 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_1' (source/systolic_array.cpp:130) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_3' (source/systolic_array.cpp:139) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_133_2' (source/systolic_array.cpp:133) in function 'systolic_array' completely with a factor of 3.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:78:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:84:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:71:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.56 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hls::stream<int, 0>::operator<<(int const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:131:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::operator<<(int const&)' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:139:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.79 seconds; current allocated memory: 193.714 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 193.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 194.882 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'systolic_array' (source/systolic_array.cpp:117) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 194.173 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_1' (source/systolic_array.cpp:138) in function 'systolic_array' automatically.
WARNING: [XFORM 203-731] Internal stream variable 'A1' (source/systolic_array.cpp:131) is invalid: it has no data consumer.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.643 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 206.901 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 207.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 207.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/a_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/b_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/c_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_a_ddr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_a_ddr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_b_ddr_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_b_ddr_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:78:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:84:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:71:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.63 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.6 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hls::stream<int, 0>::operator<<(int const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:73:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:131:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::operator<<(int const&)' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:139:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_4' (source/systolic_array.cpp:108:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:108:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:91:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_2' (source/systolic_array.cpp:84:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:84:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_1' (source/systolic_array.cpp:78:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:78:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port '_ZZ14systolic_arrayPfS_S_E1A' (source/systolic_array.cpp:123:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.91 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.42 seconds; current allocated memory: 194.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.595 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 196.167 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'systolic_array' (source/systolic_array.cpp:117) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 195.893 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_1' (source/systolic_array.cpp:138) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_143_2' (source/systolic_array.cpp:143) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_152_4' (source/systolic_array.cpp:152) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_146_3' (source/systolic_array.cpp:146) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_155_5' (source/systolic_array.cpp:155) in function 'systolic_array' completely with a factor of 3.
WARNING: [HLS 200-916] Ignored array partition directive (source/systolic_array.cpp:123:2) : cannot locate the real object(s).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:73) .
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:73) in dimension 2 completely.
WARNING: [XFORM 203-731] Internal stream variable 'A1' (source/systolic_array.cpp:131) is invalid: it has no data consumer.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][1].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][2].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][0].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][1].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][2].V' (source/systolic_array.cpp:73) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][0].V' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][1].V' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][2].V' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
ERROR: [HLS 200-970] Internal stream 'A_inter.V' (source/systolic_array.cpp:71) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a13' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:81).
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a14' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:81).
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a15' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:81).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE19' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE20' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE21' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE22' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE23' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE24' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE25' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE26' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read and write operations in process function 'PE27' (source/systolic_array.cpp:9:29) (around source/systolic_array.cpp:98).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'drain_a28' (source/systolic_array.cpp:0:46) (around source/systolic_array.cpp:106).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'drain_a29' (source/systolic_array.cpp:0:46) (around source/systolic_array.cpp:106).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'drain_a30' (source/systolic_array.cpp:0:46) (around source/systolic_array.cpp:106).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'drain_b31' (source/systolic_array.cpp:0:46) (around source/systolic_array.cpp:111).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'drain_b32' (source/systolic_array.cpp:0:46) (around source/systolic_array.cpp:111).
INFO: [HLS 200-992] Variable 'A_inter.V' has read operations in process function 'drain_b33' (source/systolic_array.cpp:0:46) (around source/systolic_array.cpp:111).
ERROR: [HLS 200-970] Internal stream 'A' failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a13' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:81).
INFO: [HLS 200-992] Internal global variable 'A' has read operations in process function 'load_a14' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:81).
INFO: [HLS 200-992]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'B': source/systolic_array.cpp:67:36
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.56 seconds. CPU system time: 0.39 seconds. Elapsed time: 0.57 seconds; current allocated memory: 192.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hls::stream<int, 0>::operator<<(int const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:129:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::operator<<(int const&)' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:137:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port '_ZZ14systolic_arrayPfS_S_E1A' (source/systolic_array.cpp:121:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.6 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.12 seconds; current allocated memory: 194.498 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 194.499 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 195.908 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'systolic_array' (source/systolic_array.cpp:115) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.218 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (source/systolic_array.cpp:136) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_141_2' (source/systolic_array.cpp:141) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_150_4' (source/systolic_array.cpp:150) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_3' (source/systolic_array.cpp:144) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_153_5' (source/systolic_array.cpp:153) in function 'systolic_array' completely with a factor of 3.
WARNING: [HLS 200-916] Ignored array partition directive (source/systolic_array.cpp:121:2) : cannot locate the real object(s).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
WARNING: [XFORM 203-731] Internal stream variable 'A1' (source/systolic_array.cpp:129) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 1 process function(s): 
	 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 215.857 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (source/systolic_array.cpp:29:17) in function 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 227.693 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_76_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 227.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 228.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 228.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 228.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_141_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:146) and fifo write on port 'A' (source/systolic_array.cpp:146).
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_141_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:146) and fifo write on port 'A' (source/systolic_array.cpp:146).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_141_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_4'.
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_150_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:155) and fifo write on port 'A' (source/systolic_array.cpp:155).
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_150_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:155) and fifo write on port 'A' (source/systolic_array.cpp:155).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_150_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 228.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 228.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_76_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 229.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 230.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/a_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/b_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/c_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.54 seconds; current allocated memory: 192.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hls::stream<int, 0>::operator<<(int const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:73:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:129:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::operator<<(int const&)' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:137:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_2' (source/systolic_array.cpp:82:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:82:22)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port '_ZZ14systolic_arrayPfS_S_E1A' (source/systolic_array.cpp:121:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.49 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.98 seconds; current allocated memory: 194.553 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 194.554 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.011 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'systolic_array' (source/systolic_array.cpp:115) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.390 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (source/systolic_array.cpp:136) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_141_2' (source/systolic_array.cpp:141) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_150_4' (source/systolic_array.cpp:150) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_3' (source/systolic_array.cpp:144) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_153_5' (source/systolic_array.cpp:153) in function 'systolic_array' completely with a factor of 3.
WARNING: [HLS 200-916] Ignored array partition directive (source/systolic_array.cpp:121:2) : cannot locate the real object(s).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:73) .
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:73) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
WARNING: [XFORM 203-731] Internal stream variable 'A1' (source/systolic_array.cpp:129) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.59 seconds; current allocated memory: 192.782 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hls::stream<int, 0>::operator<<(int const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:73:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:129:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::operator<<(int const&)' into 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:137:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port '_ZZ14systolic_arrayPfS_S_E1A' (source/systolic_array.cpp:121:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.82 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.38 seconds; current allocated memory: 194.600 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.601 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 196.024 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'systolic_array' (source/systolic_array.cpp:115) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.353 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_1' (source/systolic_array.cpp:136) in function 'systolic_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_141_2' (source/systolic_array.cpp:141) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_150_4' (source/systolic_array.cpp:150) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_3' (source/systolic_array.cpp:144) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_153_5' (source/systolic_array.cpp:153) in function 'systolic_array' completely with a factor of 3.
WARNING: [HLS 200-916] Ignored array partition directive (source/systolic_array.cpp:121:2) : cannot locate the real object(s).
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:73) .
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:73) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_82_2_proc' (source/systolic_array.cpp:38) to a process function for dataflow in function 'pe_array'.
WARNING: [XFORM 203-731] Internal stream variable 'A1' (source/systolic_array.cpp:129) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V1' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V2' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V3' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V1' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V2' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V3' (source/systolic_array.cpp:73) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 2 process function(s): 
	 'pe_array_Loop_VITIS_LOOP_76_1_proc3'
	 'pe_array_Loop_VITIS_LOOP_82_2_proc4'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 216.041 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_2' (source/systolic_array.cpp:38:17) in function 'pe_array_Loop_VITIS_LOOP_82_2_proc4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (source/systolic_array.cpp:29:17) in function 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 237.597 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_76_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_82_2_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2_VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_82_2_VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 238.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 238.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_2'.
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_141_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:146) and fifo write on port 'A' (source/systolic_array.cpp:146).
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_141_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:146) and fifo write on port 'A' (source/systolic_array.cpp:146).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_141_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_4'.
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_150_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:155) and fifo write on port 'A' (source/systolic_array.cpp:155).
WARNING: [HLS 200-880] The II Violation in module 'systolic_array' (loop 'VITIS_LOOP_150_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write on port 'A' (source/systolic_array.cpp:155) and fifo write on port 'A' (source/systolic_array.cpp:155).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_150_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 238.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 239.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_76_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 239.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_82_2_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_82_2_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 240.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/a_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/b_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/c_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WID' to 0.
WARNING: [RTGEN 206-101] Port 'systolic_array/m_axi_c_ddr_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'systolic_array/m_axi_c_ddr_WUSER' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:88:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:71:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.62 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.63 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_4' (source/systolic_array.cpp:106:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:106:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_3' (source/systolic_array.cpp:101:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:101:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:89:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:89:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.72 seconds. CPU system time: 0.31 seconds. Elapsed time: 5.08 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 196.135 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.657 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_1' (source/systolic_array.cpp:128) in function 'systolic_array' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:88:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:71:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.55 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_4' (source/systolic_array.cpp:106:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:106:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_3' (source/systolic_array.cpp:101:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:101:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:89:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:89:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.08 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.59 seconds; current allocated memory: 194.606 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.134 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.656 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_1' (source/systolic_array.cpp:128) in function 'systolic_array' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:82:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:88:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:71:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.55 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:73:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_4' (source/systolic_array.cpp:106:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:106:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_3' (source/systolic_array.cpp:101:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:101:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:89:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:89:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:93:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:93:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:116:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.63 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.06 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 196.135 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.657 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_128_1' (source/systolic_array.cpp:128) in function 'systolic_array' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.57 seconds; current allocated memory: 192.791 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_4' (source/systolic_array.cpp:104:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:104:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_3' (source/systolic_array.cpp:99:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:99:22)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:87:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:87:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:91:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:91:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:91:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.51 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.96 seconds; current allocated memory: 194.538 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.985 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-62] source/systolic_array.cpp:67: in function 'pe_array': warning: out of bound array access on variable 'A_inter.V'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.479 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_126_1' (source/systolic_array.cpp:126) in function 'systolic_array' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:74:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:80:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:86:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.63 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.69 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_4' (source/systolic_array.cpp:104:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:104:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_3' (source/systolic_array.cpp:99:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:99:22)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:87:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:87:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:91:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:91:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:91:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:114:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.1 seconds. CPU system time: 0.41 seconds. Elapsed time: 5.56 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.127 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 195.648 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_126_1' (source/systolic_array.cpp:126) in function 'systolic_array' for pipelining.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:5
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.6 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.63 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_4' (source/systolic_array.cpp:108:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:108:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:91:5) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:5)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:9) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:9)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.83 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.3 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.608 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.128 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_1' (source/systolic_array.cpp:130) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_3' (source/systolic_array.cpp:139) in function 'systolic_array' for pipelining.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:103:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.25 seconds. Elapsed time: 0.54 seconds; current allocated memory: 192.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_4' (source/systolic_array.cpp:108:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:108:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.99 seconds. CPU system time: 0.47 seconds. Elapsed time: 5.49 seconds; current allocated memory: 194.604 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.605 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.042 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.508 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_1' (source/systolic_array.cpp:130) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_3' (source/systolic_array.cpp:139) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_76_1' (source/systolic_array.cpp:29) in function 'pe_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:38) in function 'pe_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_133_2' (source/systolic_array.cpp:133) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_4' (source/systolic_array.cpp:142) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:103:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.32 seconds. Elapsed time: 0.57 seconds; current allocated memory: 192.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_108_4' (source/systolic_array.cpp:108:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:108:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (source/systolic_array.cpp:76:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:76:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.81 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.29 seconds; current allocated memory: 194.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.540 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.987 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.585 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_1' (source/systolic_array.cpp:130) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_3' (source/systolic_array.cpp:139) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_133_2' (source/systolic_array.cpp:133) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_4' (source/systolic_array.cpp:142) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
ERROR: [HLS 200-970] Internal stream 'A_inter.V' (source/systolic_array.cpp:69) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a11' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:80).
INFO: [HLS 200-992] Variable 'A_inter.V' has write operations in process function 'load_a12' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:80).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.53 seconds; current allocated memory: 192.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (source/systolic_array.cpp:76:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:76:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.77 seconds. CPU system time: 0.45 seconds. Elapsed time: 5.29 seconds; current allocated memory: 194.479 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.479 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.861 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_1' (source/systolic_array.cpp:130) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_3' (source/systolic_array.cpp:139) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_133_2' (source/systolic_array.cpp:133) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_4' (source/systolic_array.cpp:142) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
ERROR: [HLS 200-970] Internal stream 'A_inter[0][0].V' (source/systolic_array.cpp:69) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'A_inter[0][0].V' has write operations in process function 'load_a7' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:80).
ERROR: [HLS 200-970] Internal stream 'A_inter[1][0].V' (source/systolic_array.cpp:69) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'A_inter[1][0].V' has write operations in process function 'load_a8' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:80).
ERROR: [HLS 200-970] Internal stream 'A_inter[2][0].V' (source/systolic_array.cpp:69) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'A_inter[2][0].V' has write operations in process function 'load_a9' (source/systolic_array.cpp:29:46) (around source/systolic_array.cpp:80).
ERROR: [HLS 200-970] Internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:71) failed dataflow checking: it must be produced and consumed exactly once.
INFO: [HLS 200-992] Variable 'B_inter[0][0].V' has write operations in process function 'load_b10' (source/systolic_array.cpp:38:46) (around source/systolic_array.cpp:87).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.3 seconds. Elapsed time: 0.52 seconds; current allocated memory: 192.782 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.75 seconds. CPU system time: 0.43 seconds. Elapsed time: 5.23 seconds; current allocated memory: 194.528 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 194.529 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 195.193 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_1' (source/systolic_array.cpp:130) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_3' (source/systolic_array.cpp:139) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_133_2' (source/systolic_array.cpp:133) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_4' (source/systolic_array.cpp:142) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_83_2_proc' (source/systolic_array.cpp:38) to a process function for dataflow in function 'pe_array'.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 2 process function(s): 
	 'pe_array_Loop_VITIS_LOOP_76_1_proc3'
	 'pe_array_Loop_VITIS_LOOP_83_2_proc4'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 215.832 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (source/systolic_array.cpp:38:17) in function 'pe_array_Loop_VITIS_LOOP_83_2_proc4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (source/systolic_array.cpp:29:17) in function 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:135:22)
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:144:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 237.295 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_76_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 237.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_83_2_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 237.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 238.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_130_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_139_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 238.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 238.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_76_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 239.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_83_2_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_83_2_proc4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 240.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 241.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/a_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/b_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/c_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 242.860 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:103:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.42 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.52 seconds; current allocated memory: 192.831 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:118:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.59 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.97 seconds; current allocated memory: 194.634 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.635 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.019 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.384 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_130_1' (source/systolic_array.cpp:130) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_139_3' (source/systolic_array.cpp:139) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_133_2' (source/systolic_array.cpp:133) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_4' (source/systolic_array.cpp:142) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_83_2_proc' (source/systolic_array.cpp:38) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_103_3_proc' (source/systolic_array.cpp:49) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_108_4_proc' (source/systolic_array.cpp:59) to a process function for dataflow in function 'pe_array'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:103:5
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
WARNING: [HLS 207-5301] unused parameter 'C': source/systolic_array.cpp:67:51
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.78 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.74 seconds; current allocated memory: 192.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.06 seconds. CPU system time: 0.44 seconds. Elapsed time: 5.6 seconds; current allocated memory: 194.635 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.636 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 195.384 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_131_1' (source/systolic_array.cpp:131) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_3' (source/systolic_array.cpp:140) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_2' (source/systolic_array.cpp:134) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_143_4' (source/systolic_array.cpp:143) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_83_2_proc' (source/systolic_array.cpp:38) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_103_3_proc' (source/systolic_array.cpp:49) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_109_4_proc' (source/systolic_array.cpp:59) to a process function for dataflow in function 'pe_array'.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][3].V1' (source/systolic_array.cpp:69) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][3].V2' (source/systolic_array.cpp:69) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][3].V3' (source/systolic_array.cpp:69) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][1].V2' (source/systolic_array.cpp:71) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][2].V3' (source/systolic_array.cpp:71) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][0].V1' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][0].V2' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][0].V3' (source/systolic_array.cpp:69) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][1].V2' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[0][2].V3' (source/systolic_array.cpp:71) is invalid: it has no data consumer.
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[0][3].V1' (source/systolic_array.cpp:69) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[1][3].V2' (source/systolic_array.cpp:69) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'A_inter[2][3].V3' (source/systolic_array.cpp:69) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][0].V1' (source/systolic_array.cpp:71) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][1].V2' (source/systolic_array.cpp:71) is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'B_inter[3][2].V3' (source/systolic_array.cpp:71) is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 4 process function(s): 
	 'pe_array_Loop_VITIS_LOOP_76_1_proc3'
	 'pe_array_Loop_VITIS_LOOP_83_2_proc4'
	 'pe_array_Loop_VITIS_LOOP_103_3_proc5'
	 'pe_array_Loop_VITIS_LOOP_109_4_proc6'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 216.102 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (source/systolic_array.cpp:38:17) in function 'pe_array_Loop_VITIS_LOOP_83_2_proc4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (source/systolic_array.cpp:29:17) in function 'pe_array_Loop_VITIS_LOOP_76_1_proc3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_4' (source/systolic_array.cpp:59:31) in function 'pe_array_Loop_VITIS_LOOP_109_4_proc6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_3' (source/systolic_array.cpp:49:31) in function 'pe_array_Loop_VITIS_LOOP_103_3_proc5'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:145:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 256.927 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_76_1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_83_2_proc4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 257.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_103_3_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_3_VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_103_3_VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.570 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:6
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.5 seconds; current allocated memory: 192.829 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:91:6) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:6)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_a(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'drain_b(hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.86 seconds; current allocated memory: 194.639 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.640 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.089 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 195.524 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (source/systolic_array.cpp:49) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (source/systolic_array.cpp:59) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_131_1' (source/systolic_array.cpp:131) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_3' (source/systolic_array.cpp:140) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_2' (source/systolic_array.cpp:134) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_143_4' (source/systolic_array.cpp:143) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_83_2_proc' (source/systolic_array.cpp:38) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_103_3_proc' (source/systolic_array.cpp:49) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_109_4_proc' (source/systolic_array.cpp:59) to a process function for dataflow in function 'pe_array'.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 13 process function(s): 
	 'pe_array_Loop_VITIS_LOOP_76_1_proc8'
	 'pe_array_Loop_VITIS_LOOP_83_2_proc9'
	 'PE10'
	 'PE11'
	 'PE12'
	 'PE13'
	 'PE14'
	 'PE15'
	 'PE16'
	 'PE17'
	 'PE'
	 'pe_array_Loop_VITIS_LOOP_103_3_proc18'
	 'pe_array_Loop_VITIS_LOOP_109_4_proc19'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 216.719 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (source/systolic_array.cpp:38:17) in function 'pe_array_Loop_VITIS_LOOP_83_2_proc9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (source/systolic_array.cpp:29:17) in function 'pe_array_Loop_VITIS_LOOP_76_1_proc8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_4' (source/systolic_array.cpp:59:31) in function 'pe_array_Loop_VITIS_LOOP_109_4_proc19'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_3' (source/systolic_array.cpp:49:31) in function 'pe_array_Loop_VITIS_LOOP_103_3_proc18'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:145:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 345.409 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_76_1_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 345.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_83_2_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 346.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 346.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 347.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 347.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 347.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 347.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 347.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 347.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 348.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_103_3_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_3_VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_3_VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 348.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_109_4_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_4_VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_4_VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 349.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_1_0_V (from pe_array_Loop_VITIS_LOOP_76_1_proc8_U0 to PE13_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_2_0_V (from pe_array_Loop_VITIS_LOOP_76_1_proc8_U0 to PE16_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_1_V (from pe_array_Loop_VITIS_LOOP_83_2_proc9_U0 to PE11_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_2_V (from pe_array_Loop_VITIS_LOOP_83_2_proc9_U0 to PE12_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_0_3_V (from PE12_U0 to pe_array_Loop_VITIS_LOOP_103_3_proc18_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_1_3_V (from PE15_U0 to pe_array_Loop_VITIS_LOOP_103_3_proc18_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_3_0_V (from PE16_U0 to pe_array_Loop_VITIS_LOOP_109_4_proc19_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_3_1_V (from PE17_U0 to pe_array_Loop_VITIS_LOOP_109_4_proc19_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 349.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 350.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 350.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 350.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_76_1_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_76_1_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 351.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_83_2_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_83_2_proc9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 352.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 353.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 353.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 354.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 355.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 355.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 356.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 357.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 358.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 358.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_103_3_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_103_3_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 359.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_109_4_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_109_4_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 360.545 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:6
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.36 seconds. CPU system time: 0.23 seconds. Elapsed time: 0.47 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_4' (source/systolic_array.cpp:109:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:109:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:91:6) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:6)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-178] Inlining function 'load_a(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'load_b(int, float (*) [3], hls::stream<float, 0>&)' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:68:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.94 seconds. CPU system time: 0.46 seconds. Elapsed time: 5.44 seconds; current allocated memory: 194.606 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.607 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 196.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 195.655 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'pe_array' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'pe_array' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_131_1' (source/systolic_array.cpp:131) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_3' (source/systolic_array.cpp:140) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_2' (source/systolic_array.cpp:134) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_143_4' (source/systolic_array.cpp:143) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_76_1_proc' (source/systolic_array.cpp:29) to a process function for dataflow in function 'pe_array'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_83_2_proc' (source/systolic_array.cpp:38) to a process function for dataflow in function 'pe_array'.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 17 process function(s): 
	 'pe_array_Loop_VITIS_LOOP_76_1_proc18'
	 'pe_array_Loop_VITIS_LOOP_83_2_proc19'
	 'PE20'
	 'PE21'
	 'PE22'
	 'PE23'
	 'PE24'
	 'PE25'
	 'PE26'
	 'PE27'
	 'PE'
	 'drain_a28'
	 'drain_a29'
	 'drain_a'
	 'drain_b30'
	 'drain_b31'
	 'drain_b'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 217.002 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_2' (source/systolic_array.cpp:38:17) in function 'pe_array_Loop_VITIS_LOOP_83_2_proc19'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (source/systolic_array.cpp:29:17) in function 'pe_array_Loop_VITIS_LOOP_76_1_proc18'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:145:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.07 seconds; current allocated memory: 383.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_76_1_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_76_1_VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 384.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 384.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array_Loop_VITIS_LOOP_83_2_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_2_VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 385.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 385.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 386.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 386.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 386.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 387.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 387.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 387.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 388.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 388.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_1_0_V (from pe_array_Loop_VITIS_LOOP_76_1_proc18_U0 to PE23_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_2_0_V (from pe_array_Loop_VITIS_LOOP_76_1_proc18_U0 to PE26_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_1_V (from pe_array_Loop_VITIS_LOOP_83_2_proc19_U0 to PE21_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_2_V (from pe_array_Loop_VITIS_LOOP_83_2_proc19_U0 to PE22_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 388.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 389.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 389.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 389.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_76_1_proc18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_76_1_proc18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 390.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array_Loop_VITIS_LOOP_83_2_proc19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array_Loop_VITIS_LOOP_83_2_proc19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 391.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 392.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 392.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 393.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 394.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 395.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 395.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 396.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 397.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 397.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 398.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 399.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 399.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_b30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_b30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 400.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_b31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_b31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 401.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 401.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 403.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/a_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/b_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'systolic_array/c_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'systolic_array' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'systolic_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 406.633 MB.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_2_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_0_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_0_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_0_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_1_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_1_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_0_3_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_1_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_2_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_2_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_1_3_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_2_2_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_inter_2_1_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_inter_3_0_V_U(systolic_array_fifo_w32_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name systolic_array systolic_array 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.569 MB.
INFO: [HLS 200-10] Analyzing design file 'source/systolic_array.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:76:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:83:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: source/systolic_array.cpp:90:6
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: source/systolic_array.cpp:69:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/systolic_array.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.51 seconds. CPU system time: 0.33 seconds. Elapsed time: 0.59 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_a(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'load_b(int, float (*) [3], hls::stream<float, 0>&)' (source/systolic_array.cpp:42:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::operator>>(float&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:18:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:23:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'PE(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, float)' (source/systolic_array.cpp:19:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_a(hls::stream<float, 0>&)' (source/systolic_array.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator>>(float&)' into 'drain_b(hls::stream<float, 0>&)' (source/systolic_array.cpp:62:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'pe_array(float (*) [3], float (*) [3], float (*) [3])' (source/systolic_array.cpp:71:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_4' (source/systolic_array.cpp:109:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:109:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (source/systolic_array.cpp:103:23) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:103:23)
INFO: [HLS 214-186] Unrolling loop 'C_ROW' (source/systolic_array.cpp:91:6) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:91:6)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'C_COL' (source/systolic_array.cpp:95:10) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:95:10)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_83_2' (source/systolic_array.cpp:83:22) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:83:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (source/systolic_array.cpp:76:19) in function 'pe_array' completely with a factor of 3 (source/systolic_array.cpp:76:19)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'systolic_array(float*, float*, float*)' (source/systolic_array.cpp:119:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.08 seconds; current allocated memory: 194.542 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 194.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 196.072 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 195.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (source/systolic_array.cpp:31) in function 'load_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (source/systolic_array.cpp:40) in function 'load_b' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_a' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'drain_b' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_131_1' (source/systolic_array.cpp:131) in function 'systolic_array' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_3' (source/systolic_array.cpp:140) in function 'systolic_array' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_2' (source/systolic_array.cpp:134) in function 'systolic_array' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_143_4' (source/systolic_array.cpp:143) in function 'systolic_array' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'A_inter.V' (source/systolic_array.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'B_inter.V' (source/systolic_array.cpp:71) .
INFO: [XFORM 203-101] Partitioning array 'A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A_inter.V' (source/systolic_array.cpp:69) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B_inter.V' (source/systolic_array.cpp:71) in dimension 2 completely.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[0][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[1][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][0].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][1].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][2].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'A_inter[2][3].V' (source/systolic_array.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[0][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[1][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[2][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][0].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][1].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'B_inter[3][2].V' (source/systolic_array.cpp:71) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'pe_array' (source/systolic_array.cpp:67:5), detected/extracted 21 process function(s): 
	 'load_a13'
	 'load_a14'
	 'load_a15'
	 'load_b16'
	 'load_b17'
	 'load_b18'
	 'PE19'
	 'PE20'
	 'PE21'
	 'PE22'
	 'PE23'
	 'PE24'
	 'PE25'
	 'PE26'
	 'PE27'
	 'drain_a28'
	 'drain_a29'
	 'drain_a30'
	 'drain_b31'
	 'drain_b32'
	 'drain_b33'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 217.177 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:136:22)
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (source/systolic_array.cpp:145:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.09 seconds; current allocated memory: 422.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'systolic_array' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 423.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_a15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 423.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 423.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_b18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 424.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 424.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 424.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 424.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 424.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 424.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 425.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 425.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 425.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'K_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'K_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 426.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 426.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 426.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_a30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 426.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 427.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 427.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'drain_b33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_59_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 427.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 427.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_1_0_V (from load_a14_U0 to PE22_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO A_inter_2_0_V (from load_a15_U0 to PE25_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_1_V (from load_b17_U0 to PE20_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO B_inter_0_2_V (from load_b18_U0 to PE21_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 427.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 428.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'systolic_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 428.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 428.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 429.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 429.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_a15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_a15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 430.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 431.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 431.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_b18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_b18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 432.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 433.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 433.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 434.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 435.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 435.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 436.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 437.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 438.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 438.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 439.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 440.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drain_a30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'drain_a30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 440.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO