---
layout: page
---
# Lab notes

- Aug 30, 2021 : [Quartus Setup](/lab_pdfs/ECE275_Lab1_Quartus_Setup.pdf)
- Sep 13, 2021 : [Verilog and Multiplexers](/lab_pdfs/ECE275_Lab2_Multiplexers_Verilog_and_Schematics.pdf)
- Sep 20, 2021 : [Verilog Modules](/lab_pdfs/ECE275_Lab3_Verilog_Modules.pdf)
- Sep 27, 2021 : [Ripple Adder](/lab_pdfs/ECE275_Lab4.pdf)
- Oct 18, 2021 : [Logic Synthesis and Always Blocks](/lab_pdfs/ECE275_Lab5.pdf)
- Oct 25, 2021 : [Procedural Verilog and Binary to BCD](/lab_pdfs/ECE275_Lab6.pdf)
- Nov 1, 2021  : [Verilog Code Quality](/lab_pdfs/ECE275_Lab7.pdf)

# Lab supporting documents

- Pin Assignments : [DE0_TOP.qsf](/lab_pdfs/DE0_TOP.qsf)
- DE0 FPGA Manual : [DEO User Manual](https://intel.com/content/dam/altera-www/global/en_US/portal/dsn/42/doc-us-dsnbk-42-5804152209-de0-user-manual.pdf)

# Prelabs

- Prelab for Lab 5 : [Lab 5 Prelab](/lab_pdfs/ECE275_Lab5_Prelab.pdf)

# Additional Resources

- Intel/Altera Document on Synthesis of Math Functions : [Advanced Synthesis Cookbook](https://intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/stx_cookbook.pdf)
