#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov  3 15:49:40 2021
# Process ID: 15184
# Current directory: C:/Users/Anestman/Documents/VLSI_labs/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log ALU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_top.tcl
# Log file: C:/Users/Anestman/Documents/VLSI_labs/project_3/project_3.runs/synth_1/ALU_top.vds
# Journal file: C:/Users/Anestman/Documents/VLSI_labs/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU_top.tcl -notrace
Command: synth_design -top ALU_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1129.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_top' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_top.vhd:21]
INFO: [Synth 8-3491] module 'ALU_ctrl' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_ctrl.vhd:5' bound to instance 'ALU_ctrl_inst' of component 'ALU_ctrl' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'ALU_ctrl' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_ctrl.vhd:18]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:56' bound to instance 'Debouncer_enter_inst' of component 'debouncer' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_ctrl.vhd:43]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:64]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:56' bound to instance 'Debouncer_sign_inst' of component 'debouncer' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_ctrl.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ALU_ctrl' (2#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_ctrl.vhd:18]
INFO: [Synth 8-3491] module 'regUpdate' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/regUpdate.vhd:9' bound to instance 'regUpdate_inst' of component 'regUpdate' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'regUpdate' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/regUpdate.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'regUpdate' (3#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/regUpdate.vhd:19]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU.vhd:9' bound to instance 'ALU_inst' of component 'ALU' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU.vhd:19]
INFO: [Synth 8-3491] module 'binary2BCD' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:7' bound to instance 'binary2BCD_inst' of component 'binary2BCD' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'binary2BCD' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Shift_Add_3' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:134' bound to instance 'Shift_ADD3_1' of component 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'Shift_Add_3' (5#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:140]
INFO: [Synth 8-3491] module 'Shift_Add_3' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:134' bound to instance 'Shift_ADD3_2' of component 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:54]
INFO: [Synth 8-3491] module 'Shift_Add_3' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:134' bound to instance 'Shift_ADD3_3' of component 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:60]
INFO: [Synth 8-3491] module 'Shift_Add_3' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:134' bound to instance 'Shift_ADD3_4' of component 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:65]
INFO: [Synth 8-3491] module 'Shift_Add_3' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:134' bound to instance 'Shift_ADD3_5' of component 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:71]
INFO: [Synth 8-3491] module 'Shift_Add_3' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:134' bound to instance 'Shift_ADD3_6' of component 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:76]
INFO: [Synth 8-3491] module 'Shift_Add_3' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_components.vhd:134' bound to instance 'Shift_ADD3_7' of component 'Shift_Add_3' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'binary2BCD' (6#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/binary2BCD.vhd:19]
INFO: [Synth 8-3491] module 'seven_seg_driver' declared at 'C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/7SegDriver.vhd:5' bound to instance 'seven_seg_driver_inst' of component 'seven_seg_driver' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_top.vhd:136]
INFO: [Synth 8-638] synthesizing module 'seven_seg_driver' [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/7SegDriver.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/7SegDriver.vhd:93]
INFO: [Synth 8-226] default block is never used [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/7SegDriver.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_driver' (7#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/7SegDriver.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ALU_top' (8#1) [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/ALU_top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1129.105 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1129.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/Nexys4Master.xdc]
Finished Parsing XDC File [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/Nexys4Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Anestman/Documents/VLSI_labs/project_3/VHDL/Nexys4Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1142.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1142.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.379 ; gain = 13.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.379 ; gain = 13.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1142.379 ; gain = 13.273
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FN_buffer_reg' in module 'ALU_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                             0000
                  iSTATE |                              001 |                             0001
                 iSTATE0 |                              010 |                             0010
                 iSTATE1 |                              011 |                             0011
                 iSTATE2 |                              100 |                             0100
                 iSTATE3 |                              101 |                             1010
                 iSTATE4 |                              110 |                             1011
                 iSTATE6 |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FN_buffer_reg' using encoding 'sequential' in module 'ALU_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1142.379 ; gain = 13.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    7 Bit        Muxes := 1     
	  15 Input    7 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 13    
	   6 Input    4 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1142.379 ; gain = 13.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1142.379 ; gain = 13.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1170.621 ; gain = 41.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1182.594 ; gain = 53.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |    68|
|5     |LUT3   |    27|
|6     |LUT4   |    42|
|7     |LUT5   |    37|
|8     |LUT6   |   118|
|9     |FDCE   |    29|
|10    |FDRE   |    17|
|11    |IBUF   |    12|
|12    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1188.363 ; gain = 45.984
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1188.363 ; gain = 59.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1200.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1699b01d
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1207.055 ; gain = 77.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/Anestman/Documents/VLSI_labs/project_3/project_3.runs/synth_1/ALU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_top_utilization_synth.rpt -pb ALU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  3 15:51:03 2021...
