<module name="MSS_CTRL_MSS_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="MSS_CTRL_PID" acronym="MSS_CTRL_PID" offset="0x0" width="32" description="">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="Not Defined" range="31 - 16" rwaccess="RO"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="Not Defined" range="15 - 11" rwaccess="RO"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Not Defined" range="10 - 8" rwaccess="RO"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Not Defined" range="7 - 6" rwaccess="RO"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="Not Defined" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CONTROL" acronym="MSS_CTRL_R5SS0_CONTROL" offset="0x20" width="32" description="">
		<bitfield id="ROM_WAIT_STATE" width="3" begin="26" end="24" resetval="0x0" description="writing '111'  enables a single cycle wait state with respect to CR5A_clk for rom access.This needs to be set when R5 clock is at 400MHZ and Interconnect-clk is at 200MHZ. (because it is a timing issue in this scenario)" range="26 - 24" rwaccess="RW"/> 
		<bitfield id="RESET_FSM_TRIGGER" width="3" begin="18" end="16" resetval="0x0" description="Write pulse bit field:writing 3'b111 will trigger the reset FSM. Reset FSM ensures reset to R5SS and inturn ensures the latching of lock_step and also mem_swap bit" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="LOCK_STEP_SWITCH_WAIT" width="3" begin="10" end="8" resetval="0x7" description="writing 3'b111 ensures switch happens only after R5SS reset. Orelse it will be a immediate switch." range="10 - 8" rwaccess="RW"/> 
		<bitfield id="LOCK_STEP" width="3" begin="2" end="0" resetval="0x7" description="writing 3'b000 ensures R5 to be in Dual-Core mode. Note: The change happens after the R5SS reset assertion if R5_CONTROL_lock_step_switch_wait is set. Or else the switiching to Dual-core happens on the fly." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_HALT" acronym="MSS_CTRL_R5SS0_CORE0_HALT" offset="0x24" width="8" description="">
		<bitfield id="HALT" width="3" begin="2" end="0" resetval="0x7" description="writing '000'  will unhalt CR5A. This register should be written only once." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_HALT" acronym="MSS_CTRL_R5SS0_CORE1_HALT" offset="0x28" width="8" description="">
		<bitfield id="HALT" width="3" begin="2" end="0" resetval="0x7" description="writing '000'  will unhalt for CR5B.  This register should be written only once." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_STATUS_REG" acronym="MSS_CTRL_R5SS0_STATUS_REG" offset="0x2C" width="8" description="">
		<bitfield id="LOCK_STEP" width="1" begin="8" end="8" resetval="0x0" description="Reading 1: confirms R5SS is in lockstep mode. Reading 0: confirms R5SS is in Dual-core mode." range="8" rwaccess="RO"/> 
		<bitfield id="MEMSWAP" width="1" begin="0" end="0" resetval="0x0" description="reading 1: confirms ROM is Eclipsed from with RAM for R5." range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_STAT" acronym="MSS_CTRL_R5SS0_CORE0_STAT" offset="0x30" width="8" description="">
		<bitfield id="WFE_STAT" width="1" begin="4" end="4" resetval="0x0" description="WFE Status" range="4" rwaccess="RO"/> 
		<bitfield id="WFI_STAT" width="1" begin="0" end="0" resetval="0x0" description="WFI Status" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_STAT" acronym="MSS_CTRL_R5SS0_CORE1_STAT" offset="0x34" width="8" description="">
		<bitfield id="WFE_STAT" width="1" begin="4" end="4" resetval="0x0" description="WFE Status" range="4" rwaccess="RO"/> 
		<bitfield id="WFI_STAT" width="1" begin="0" end="0" resetval="0x0" description="WFI Status" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_FORCE_WFI" acronym="MSS_CTRL_R5SS0_FORCE_WFI" offset="0x38" width="8" description="">
		<bitfield id="CR5_WFI_OVERIDE" width="3" begin="2" end="0" resetval="0x0" description="writing 3'b111 will force the wfi signals of R5SS to 1" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CONTROL" acronym="MSS_CTRL_R5SS1_CONTROL" offset="0x40" width="24" description="">
		<bitfield id="RESET_FSM_TRIGGER" width="3" begin="18" end="16" resetval="0x0" description="Write pulse bit field:writing 3'b111 will trigger the reset FSM. Reset FSM ensures reset to R5SS and inturn ensures the latching of lock_step and also mem_swap bit" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="LOCK_STEP_SWITCH_WAIT" width="3" begin="10" end="8" resetval="0x7" description="writing 3'b111 ensures switch happens only after R5SS reset. Orelse it will be a immediate switch." range="10 - 8" rwaccess="RW"/> 
		<bitfield id="LOCK_STEP" width="3" begin="2" end="0" resetval="0x7" description="writing 3'b000 ensures R5 to be in Dual-Core mode. Note: The change happens after the R5SS reset assertion if R5_CONTROL_lock_step_switch_wait is set. Or else the switiching to Dual-core happens on the fly." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_HALT" acronym="MSS_CTRL_R5SS1_CORE0_HALT" offset="0x44" width="8" description="">
		<bitfield id="HALT" width="3" begin="2" end="0" resetval="0x7" description="writing '000'  will unhalt CR5A. This register should be written only once." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_HALT" acronym="MSS_CTRL_R5SS1_CORE1_HALT" offset="0x48" width="8" description="">
		<bitfield id="HALT" width="3" begin="2" end="0" resetval="0x7" description="writing '000'  will unhalt for CR5B.  This register should be written only once." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_STATUS_REG" acronym="MSS_CTRL_R5SS1_STATUS_REG" offset="0x4C" width="8" description="">
		<bitfield id="LOCK_STEP" width="1" begin="8" end="8" resetval="0x0" description="Reading 1: confirms R5SS is in lockstep mode. Reading 0: confirms R5SS is in Dual-core mode." range="8" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_STAT" acronym="MSS_CTRL_R5SS1_CORE0_STAT" offset="0x50" width="8" description="">
		<bitfield id="WFE_STAT" width="1" begin="4" end="4" resetval="0x0" description="WFE Status" range="4" rwaccess="RO"/> 
		<bitfield id="WFI_STAT" width="1" begin="0" end="0" resetval="0x0" description="WFI Status" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_STAT" acronym="MSS_CTRL_R5SS1_CORE1_STAT" offset="0x54" width="8" description="">
		<bitfield id="WFE_STAT" width="1" begin="4" end="4" resetval="0x0" description="WFE Status" range="4" rwaccess="RO"/> 
		<bitfield id="WFI_STAT" width="1" begin="0" end="0" resetval="0x0" description="WFI Status" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_FORCE_WFI" acronym="MSS_CTRL_R5SS1_FORCE_WFI" offset="0x58" width="8" description="">
		<bitfield id="CR5_WFI_OVERIDE" width="3" begin="2" end="0" resetval="0x0" description="writing 3'b111 will force the wfi signals of R5SS to 1" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_ROM_ECLIPSE" acronym="MSS_CTRL_R5SS0_ROM_ECLIPSE" offset="0x80" width="16" description="">
		<bitfield id="MEMSWAP_WAIT" width="3" begin="10" end="8" resetval="0x7" description="writing 3'b111 ensures ROM-Eclipsing happens only after R5SS reset. Orelse it will be a immediate change." range="10 - 8" rwaccess="RW"/> 
		<bitfield id="MEMSWAP" width="3" begin="2" end="0" resetval="0x0" description="writing '111' ensures eclipsing of CR5A_ROM immediately if memswap_wait is not set. If memswap_wait is set then ROM is eclipsed after R5SS reset assertion." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_TEINIT" acronym="MSS_CTRL_R5SS0_TEINIT" offset="0x90" width="0" description="">
		<bitfield id="TEINIT" width="1" begin="0" end="0" resetval="0x0" description="Exception handling state at reset. 0-ARM 1-Thumb" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_TEINIT" acronym="MSS_CTRL_R5SS1_TEINIT" offset="0x94" width="0" description="">
		<bitfield id="TEINIT" width="1" begin="0" end="0" resetval="0x0" description="Exception handling state at reset. 0-ARM 1-Thumb" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_AHB_EN" acronym="MSS_CTRL_R5SS0_AHB_EN" offset="0x98" width="24" description="">
		<bitfield id="CPU1_AHB_INIT" width="3" begin="18" end="16" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not." range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU0_AHB_INIT" width="3" begin="2" end="0" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_AHB_EN" acronym="MSS_CTRL_R5SS1_AHB_EN" offset="0x9C" width="24" description="">
		<bitfield id="CPU1_AHB_INIT" width="3" begin="18" end="16" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not." range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU0_AHB_INIT" width="3" begin="2" end="0" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedSignal decides whehter ahb interface is enabled or not." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BASE" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BASE" offset="0xA0" width="24" description="">
		<bitfield id="AHB_BASE" width="20" begin="19" end="0" resetval="0x327680" description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BASE" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BASE" offset="0xA4" width="24" description="">
		<bitfield id="AHB_BASE" width="20" begin="19" end="0" resetval="0x327680" description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_SIZE" acronym="MSS_CTRL_R5SS0_CORE0_AHB_SIZE" offset="0xA8" width="8" description="">
		<bitfield id="AHB_SIZE" width="5" begin="4" end="0" resetval="0x19" description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_SIZE" acronym="MSS_CTRL_R5SS1_CORE0_AHB_SIZE" offset="0xAC" width="8" description="">
		<bitfield id="AHB_SIZE" width="5" begin="4" end="0" resetval="0x19" description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BASE" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BASE" offset="0xB0" width="24" description="">
		<bitfield id="AHB_BASE" width="20" begin="19" end="0" resetval="0x327680" description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BASE" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BASE" offset="0xB4" width="24" description="">
		<bitfield id="AHB_BASE" width="20" begin="19" end="0" resetval="0x327680" description="Ti internal Register. Modifying this register is not recommendedDecides the base address of ahb region" range="19 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_SIZE" acronym="MSS_CTRL_R5SS0_CORE1_AHB_SIZE" offset="0xB8" width="8" description="">
		<bitfield id="AHB_SIZE" width="5" begin="4" end="0" resetval="0x19" description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_SIZE" acronym="MSS_CTRL_R5SS1_CORE1_AHB_SIZE" offset="0xBC" width="8" description="">
		<bitfield id="AHB_SIZE" width="5" begin="4" end="0" resetval="0x19" description="Ti internal Register. Modifying this register is not recommendedCode for selecting size for ahb.b00011    4KBb00100    8KBb00101    16KBb00110    32KBb00111    64KBb01000    128KBb01001    256KBb01010    512KBb01011    1MBb01100    2MBb01101    4MBb01110    8MBb01111    16MBb10000    32MBb10001    64MBb10010    128MBb10011    256MBb10100    512MBb10101    1GBb10110    2GBb10111    4GB" range="4 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_TCM_EXT_ERR_EN" acronym="MSS_CTRL_R5SS0_TCM_EXT_ERR_EN" offset="0xC0" width="24" description="">
		<bitfield id="CPU1_TCM" width="3" begin="18" end="16" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU0_TCM" width="3" begin="2" end="0" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_TCM_EXT_ERR_EN" acronym="MSS_CTRL_R5SS1_TCM_EXT_ERR_EN" offset="0xC4" width="24" description="">
		<bitfield id="CPU1_TCM" width="3" begin="18" end="16" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU0_TCM" width="3" begin="2" end="0" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedTCMs external error enable. Tie each bit high to enable the external error signal for each TCM at reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_TCM_ERR_EN" acronym="MSS_CTRL_R5SS0_TCM_ERR_EN" offset="0xC8" width="24" description="">
		<bitfield id="CPU1_TCM" width="3" begin="18" end="16" resetval="0x0" description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU0_TCM" width="3" begin="2" end="0" resetval="0x0" description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_TCM_ERR_EN" acronym="MSS_CTRL_R5SS1_TCM_ERR_EN" offset="0xCC" width="24" description="">
		<bitfield id="CPU1_TCM" width="3" begin="18" end="16" resetval="0x0" description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU0_TCM" width="3" begin="2" end="0" resetval="0x0" description="Ti internal Register. Modifying this register is not recommendedTCMs ECC check enable. Tie each bit high to enable ECC checking on appropraite TCM" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_INIT_TCM" acronym="MSS_CTRL_R5SS0_INIT_TCM" offset="0xD0" width="24" description="">
		<bitfield id="LOCKZRAM_CPU1" width="3" begin="22" end="20" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="TCMB_CPU1" width="3" begin="18" end="16" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="TCMA_CPU1" width="3" begin="14" end="12" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="LOCKZRAM_CPU0" width="3" begin="10" end="8" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="TCMB_CPU0" width="3" begin="6" end="4" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="TCMA_CPU0" width="3" begin="2" end="0" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_INIT_TCM" acronym="MSS_CTRL_R5SS1_INIT_TCM" offset="0xD4" width="24" description="">
		<bitfield id="LOCKZRAM_CPU1" width="3" begin="22" end="20" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="TCMB_CPU1" width="3" begin="18" end="16" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="TCMA_CPU1" width="3" begin="14" end="12" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="LOCKZRAM_CPU0" width="3" begin="10" end="8" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH ATCM base address at reset is 0x0 when LOW BTCM base address at reset is 0x0" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="TCMB_CPU0" width="3" begin="6" end="4" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables BTCM interface out of reset" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="TCMA_CPU0" width="3" begin="2" end="0" resetval="0x7" description="Ti internal Register. Modifying this register is not recommendedWhen HIGH enables ATCM interface out of reset" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_TCM_ECC_WRENZ_EN" acronym="MSS_CTRL_R5SS0_TCM_ECC_WRENZ_EN" offset="0xD8" width="24" description="">
		<bitfield id="CPU1_TCMB1_WRENZ_EN" width="3" begin="22" end="20" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5B" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="CPU1_TCMB0_WRENZ_EN" width="3" begin="18" end="16" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5B" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU1_TCMA_WRENZ_EN" width="3" begin="14" end="12" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5B" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="CPU0_TCMB1_WRENZ_EN" width="3" begin="10" end="8" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5A" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="CPU0_TCMB0_WRENZ_EN" width="3" begin="6" end="4" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5A" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="CPU0_TCMA_WRENZ_EN" width="3" begin="2" end="0" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5A" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_TCM_ECC_WRENZ_EN" acronym="MSS_CTRL_R5SS1_TCM_ECC_WRENZ_EN" offset="0xDC" width="24" description="">
		<bitfield id="CPU1_TCMB1_WRENZ_EN" width="3" begin="22" end="20" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5B" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="CPU1_TCMB0_WRENZ_EN" width="3" begin="18" end="16" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5B" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="CPU1_TCMA_WRENZ_EN" width="3" begin="14" end="12" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5B.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5B" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="CPU0_TCMB1_WRENZ_EN" width="3" begin="10" end="8" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB1-RAM of CR5A" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="CPU0_TCMB0_WRENZ_EN" width="3" begin="6" end="4" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMB0-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMB0-RAM of CR5A" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="CPU0_TCMA_WRENZ_EN" width="3" begin="2" end="0" resetval="0x7" description="writing '000'  blocks the writes to ECC-bits of TCMA-RAM of CR5A.Writing '111' unblocks the writes to ECC-bits of TCMA-RAM of CR5A" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG0" acronym="MSS_CTRL_BOOT_INFO_REG0" offset="0x100" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG1" acronym="MSS_CTRL_BOOT_INFO_REG1" offset="0x104" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG2" acronym="MSS_CTRL_BOOT_INFO_REG2" offset="0x108" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG3" acronym="MSS_CTRL_BOOT_INFO_REG3" offset="0x10C" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG4" acronym="MSS_CTRL_BOOT_INFO_REG4" offset="0x110" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG5" acronym="MSS_CTRL_BOOT_INFO_REG5" offset="0x114" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG6" acronym="MSS_CTRL_BOOT_INFO_REG6" offset="0x118" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_BOOT_INFO_REG7" acronym="MSS_CTRL_BOOT_INFO_REG7" offset="0x11C" width="32" description="">
		<bitfield id="CONFIG" width="32" begin="31" end="0" resetval="0x0" description="Reserved Register for Software use" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_ATCM_MEM_INIT" acronym="MSS_CTRL_R5SS0_ATCM_MEM_INIT" offset="0x200" width="0" description="">
		<bitfield id="MEM_INIT" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the ATCM banks of CR5A/B. Value in each row is initialized to 0x0C_0000_0000" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE" acronym="MSS_CTRL_R5SS0_ATCM_MEM_INIT_DONE" offset="0x204" width="0" description="">
		<bitfield id="MEM_INIT_DONE" width="1" begin="0" end="0" resetval="0x0" description="This field will be high once initialization of ATCM banks is finished. Writing '1' would clear the bit." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS" acronym="MSS_CTRL_R5SS0_ATCM_MEM_INIT_STATUS" offset="0x208" width="0" description="">
		<bitfield id="MEM_STATUS" width="1" begin="0" end="0" resetval="0x0" description="1'b0: No initialization is happening for ATCM banks of CR5A/B1'b1: Initialization is in progress for ATCM banks of CR5A/B" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_BTCM_MEM_INIT" acronym="MSS_CTRL_R5SS0_BTCM_MEM_INIT" offset="0x210" width="0" description="">
		<bitfield id="MEM_INIT" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the B0/1TCM banks of CR5A/B" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE" acronym="MSS_CTRL_R5SS0_BTCM_MEM_INIT_DONE" offset="0x214" width="0" description="">
		<bitfield id="MEM_INIT_DONE" width="1" begin="0" end="0" resetval="0x0" description="This field will be high once initialization of B0/1TCM banks is finished. Writing '1' would clear the bit." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS" acronym="MSS_CTRL_R5SS0_BTCM_MEM_INIT_STATUS" offset="0x218" width="0" description="">
		<bitfield id="MEM_STATUS" width="1" begin="0" end="0" resetval="0x0" description="1'b0: No initialization is happening for B0/1TCM banks of CR5A/B1'b1: Initialization is in progress for B0/1TCM banks of CR5A/B" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_ATCM_MEM_INIT" acronym="MSS_CTRL_R5SS1_ATCM_MEM_INIT" offset="0x220" width="0" description="">
		<bitfield id="MEM_INIT" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the ATCM banks of CR5A/B. Value in each row is initialized to 0x0C_0000_0000" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_ATCM_MEM_INIT_DONE" acronym="MSS_CTRL_R5SS1_ATCM_MEM_INIT_DONE" offset="0x224" width="0" description="">
		<bitfield id="MEM_INIT_DONE" width="1" begin="0" end="0" resetval="0x0" description="This field will be high once initialization of ATCM banks is finished. Writing '1' would clear the bit." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_ATCM_MEM_INIT_STATUS" acronym="MSS_CTRL_R5SS1_ATCM_MEM_INIT_STATUS" offset="0x228" width="0" description="">
		<bitfield id="MEM_STATUS" width="1" begin="0" end="0" resetval="0x0" description="1'b0: No initialization is happening for ATCM banks of CR5A/B1'b1: Initialization is in progress for ATCM banks of CR5A/B" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_BTCM_MEM_INIT" acronym="MSS_CTRL_R5SS1_BTCM_MEM_INIT" offset="0x230" width="0" description="">
		<bitfield id="MEM_INIT" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the B0/1TCM banks of CR5A/B" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_BTCM_MEM_INIT_DONE" acronym="MSS_CTRL_R5SS1_BTCM_MEM_INIT_DONE" offset="0x234" width="0" description="">
		<bitfield id="MEM_INIT_DONE" width="1" begin="0" end="0" resetval="0x0" description="This field will be high once initialization of B0/1TCM banks is finished. Writing '1' would clear the bit." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_BTCM_MEM_INIT_STATUS" acronym="MSS_CTRL_R5SS1_BTCM_MEM_INIT_STATUS" offset="0x238" width="0" description="">
		<bitfield id="MEM_STATUS" width="1" begin="0" end="0" resetval="0x0" description="1'b0: No initialization is happening for B0/1TCM banks of CR5A/B1'b1: Initialization is in progress for B0/1TCM banks of CR5A/B" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2IOCRAM_MEM_INIT" acronym="MSS_CTRL_L2IOCRAM_MEM_INIT" offset="0x240" width="8" description="">
		<bitfield id="PARTITION3" width="1" begin="3" end="3" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank3. Value in each row is initialized to 0x0" range="3" rwaccess="RW"/> 
		<bitfield id="PARTITION2" width="1" begin="2" end="2" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank2. Value in each row is initialized to 0x0" range="2" rwaccess="RW"/> 
		<bitfield id="PARTITION1" width="1" begin="1" end="1" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank1. Value in each row is initialized to 0x0" range="1" rwaccess="RW"/> 
		<bitfield id="PARTITION0" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the L2 Bank0. Value in each row is initialized to 0x0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_MEM_INIT_DONE" acronym="MSS_CTRL_L2OCRAM_MEM_INIT_DONE" offset="0x244" width="8" description="">
		<bitfield id="PARTITION3" width="1" begin="3" end="3" resetval="0x0" description="This field will be high once intialization of L2 bank3 is finished. Writing '1' would clear the bit" range="3" rwaccess="RW"/> 
		<bitfield id="PARTITION2" width="1" begin="2" end="2" resetval="0x0" description="This field will be high once intialization of L2 bank2 is finished. Writing '1' would clear the bit" range="2" rwaccess="RW"/> 
		<bitfield id="PARTITION1" width="1" begin="1" end="1" resetval="0x0" description="This field will be high once intialization of L2 bank1 is finished. Writing '1' would clear the bit" range="1" rwaccess="RW"/> 
		<bitfield id="PARTITION0" width="1" begin="0" end="0" resetval="0x0" description="This field will be high once intialization of L2 bank0 is finished. Writing '1' would clear the bit" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_MEM_INIT_STATUS" acronym="MSS_CTRL_L2OCRAM_MEM_INIT_STATUS" offset="0x248" width="8" description="">
		<bitfield id="PARTITION3" width="1" begin="3" end="3" resetval="0x0" description="1'b0: No initialization is happening for L2 bank31'b1: Initialization is in progress for L2 bank3" range="3" rwaccess="RO"/> 
		<bitfield id="PARTITION2" width="1" begin="2" end="2" resetval="0x0" description="1'b0: No initialization is happening for L2 bank2 1'b1: Initialization is in progress for L2 bank2" range="2" rwaccess="RO"/> 
		<bitfield id="PARTITION1" width="1" begin="1" end="1" resetval="0x0" description="1'b0: No initialization is happening for L2 bank11'b1: Initialization is in progress for L2 bank1" range="1" rwaccess="RO"/> 
		<bitfield id="PARTITION0" width="1" begin="0" end="0" resetval="0x0" description="1'b0: No initialization is happening for L2 bank0 1'b1: Initialization is in progress for L2 bank0" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MAILBOXRAM_MEM_INIT" acronym="MSS_CTRL_MAILBOXRAM_MEM_INIT" offset="0x250" width="0" description="">
		<bitfield id="MEM0_INIT" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the MSS_MBOX. Value in each row is initialized to 0x0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE" acronym="MSS_CTRL_MAILBOXRAM_MEM_INIT_DONE" offset="0x254" width="0" description="">
		<bitfield id="MEM0_DONE" width="1" begin="0" end="0" resetval="0x0" description="This field will be high once intialization of MSS_MBOX is finished. Writing '1' would clear the bit" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS" acronym="MSS_CTRL_MAILBOXRAM_MEM_INIT_STATUS" offset="0x258" width="0" description="">
		<bitfield id="MEM0_STATUS" width="1" begin="0" end="0" resetval="0x0" description="1'b0: No initialization is happening for MSS_MBOX 1'b1: Initialization is in progress for MSS_MBOX" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPCC_MEM_INIT" acronym="MSS_CTRL_TPCC_MEM_INIT" offset="0x260" width="0" description="">
		<bitfield id="TPCC_A_MEMINIT_START" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:Writing 1'b1 will start initializing the MSS_TPCCA" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC_MEM_INIT_DONE" acronym="MSS_CTRL_TPCC_MEM_INIT_DONE" offset="0x264" width="0" description="">
		<bitfield id="TPCC_A_MEMINIT_DONE" width="1" begin="0" end="0" resetval="0x0" description="This field will be high once intialization of MSS_TPCCA is finished. Writing '1' would clear the bit" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC_MEMINIT_STATUS" acronym="MSS_CTRL_TPCC_MEMINIT_STATUS" offset="0x268" width="0" description="">
		<bitfield id="TPCC_A_MEMINIT_STATUS" width="1" begin="0" end="0" resetval="0x0" description="1'b0: No initialization is happening for MSS_TPCCA1'b1: Initialization is in progress for MSS_TPCCB" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TOP_PBIST_KEY_RST" acronym="MSS_CTRL_TOP_PBIST_KEY_RST" offset="0x300" width="8" description="">
		<bitfield id="PBIST_ST_RST" width="4" begin="7" end="4" resetval="0x0" description="MSS PBIST controller will be brought out of reset when value is 0xA" range="7 - 4" rwaccess="RW"/> 
		<bitfield id="PBIST_ST_KEY" width="4" begin="3" end="0" resetval="0x0" description="Top PBIST Selftest Key. Valid value is 0x5" range="3 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TOP_PBIST_REG0" acronym="MSS_CTRL_TOP_PBIST_REG0" offset="0x304" width="32" description="">
		<bitfield id="PBIST_REG" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TOP_PBIST_REG1" acronym="MSS_CTRL_TOP_PBIST_REG1" offset="0x308" width="32" description="">
		<bitfield id="PBIST_REG" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TOP_PBIST_REG2" acronym="MSS_CTRL_TOP_PBIST_REG2" offset="0x30C" width="32" description="">
		<bitfield id="PBIST_REG" width="32" begin="31" end="0" resetval="0x0" description="Not Defined" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CTI_TRIG_SEL" acronym="MSS_CTRL_R5SS0_CTI_TRIG_SEL" offset="0x400" width="16" description="">
		<bitfield id="TRIG1" width="8" begin="15" end="8" resetval="0x0" description="Used for selecting the trigger source for 1st trigger of MSS_R5SS" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="TRIG0" width="8" begin="7" end="0" resetval="0x0" description="Used for selecting the trigger source for 0th trigger of MSS_R5SS" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CTI_TRIG_SEL" acronym="MSS_CTRL_R5SS1_CTI_TRIG_SEL" offset="0x404" width="16" description="">
		<bitfield id="TRIG1" width="8" begin="15" end="8" resetval="0x0" description="Used for selecting the trigger source for 1st trigger of MSS_R5SS" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="TRIG0" width="8" begin="7" end="0" resetval="0x0" description="Used for selecting the trigger source for 0th trigger of MSS_R5SS" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_DBGSS_CTI_TRIG_SEL" acronym="MSS_CTRL_DBGSS_CTI_TRIG_SEL" offset="0x408" width="32" description="">
		<bitfield id="TRIG3" width="8" begin="31" end="24" resetval="0x0" description="Used for selecting the trigger source for 3rd trigger  of ONE_MCU_CTI" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="TRIG2" width="8" begin="23" end="16" resetval="0x0" description="Used for selecting the trigger source for 2nd trigger of ONE_MCU_CTI" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="TRIG1" width="8" begin="15" end="8" resetval="0x0" description="Used for selecting the trigger source for 1st trigger  of ONE_MCU_CTI" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="TRIG0" width="8" begin="7" end="0" resetval="0x0" description="Used for selecting the trigger source for 0th trigger  of ONE_MCU_CTI" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_DEBUGSS_CSETB_FLUSH" acronym="MSS_CTRL_DEBUGSS_CSETB_FLUSH" offset="0x40C" width="16" description="">
		<bitfield id="CSETB_FULL" width="1" begin="10" end="10" resetval="0x0" description="When HIGH indicates that the ETB RAM has overflowed or wrapped around to address zero" range="10" rwaccess="RO"/> 
		<bitfield id="CSETB_ACQ_COMPLETE" width="1" begin="9" end="9" resetval="0x0" description="When HIGH, indicates that trace acquisition is complete by ETB, that is, the trigger counter is at zero" range="9" rwaccess="RO"/> 
		<bitfield id="CSETB_FLUSHINACK" width="1" begin="8" end="8" resetval="0x0" description="Return acknowledgement to CSETBFLUSHIN" range="8" rwaccess="RO"/> 
		<bitfield id="CSETB_FLUSHIN" width="1" begin="0" end="0" resetval="0x0" description="External control used to assert the ATB signal AFVALIDS and drain any historical FIFO information on the bus" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_DEBUGSS_STM_NSGUAREN" acronym="MSS_CTRL_DEBUGSS_STM_NSGUAREN" offset="0x410" width="16" description="">
		<bitfield id="ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Non secure guarenteed access control0:Access does not stall the CPU. Trace not guarenteed1: Access may stall. Trace guarenteed" range="10" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MCAN0_HALTEN" acronym="MSS_CTRL_MCAN0_HALTEN" offset="0x420" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MCAN1_HALTEN" acronym="MSS_CTRL_MCAN1_HALTEN" offset="0x424" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MCAN2_HALTEN" acronym="MSS_CTRL_MCAN2_HALTEN" offset="0x428" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MCAN3_HALTEN" acronym="MSS_CTRL_MCAN3_HALTEN" offset="0x42C" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_LIN0_HALTEN" acronym="MSS_CTRL_LIN0_HALTEN" offset="0x430" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_LIN1_HALTEN" acronym="MSS_CTRL_LIN1_HALTEN" offset="0x434" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_LIN2_HALTEN" acronym="MSS_CTRL_LIN2_HALTEN" offset="0x438" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_LIN3_HALTEN" acronym="MSS_CTRL_LIN3_HALTEN" offset="0x43C" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_LIN4_HALTEN" acronym="MSS_CTRL_LIN4_HALTEN" offset="0x440" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_I2C0_HALTEN" acronym="MSS_CTRL_I2C0_HALTEN" offset="0x444" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_I2C1_HALTEN" acronym="MSS_CTRL_I2C1_HALTEN" offset="0x448" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_I2C2_HALTEN" acronym="MSS_CTRL_I2C2_HALTEN" offset="0x44C" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_I2C3_HALTEN" acronym="MSS_CTRL_I2C3_HALTEN" offset="0x450" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_RTI0_HALTEN" acronym="MSS_CTRL_RTI0_HALTEN" offset="0x454" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_RTI1_HALTEN" acronym="MSS_CTRL_RTI1_HALTEN" offset="0x458" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_RTI2_HALTEN" acronym="MSS_CTRL_RTI2_HALTEN" offset="0x45C" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_RTI3_HALTEN" acronym="MSS_CTRL_RTI3_HALTEN" offset="0x460" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_CPSW_HALTEN" acronym="MSS_CTRL_CPSW_HALTEN" offset="0x474" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MCRC0_HALTEN" acronym="MSS_CTRL_MCRC0_HALTEN" offset="0x478" width="8" description="">
		<bitfield id="CR5B1_HALTEN" width="1" begin="3" end="3" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_HALTEN" width="1" begin="2" end="2" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_HALTEN" width="1" begin="1" end="1" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_HALTEN" width="1" begin="0" end="0" resetval="0x0" description="1'b0: IP Halt disabled with corresponding CPU halt1'b1: IP Halt enabled with corresponding CPU halt" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC_DBS_CONFIG" acronym="MSS_CTRL_TPTC_DBS_CONFIG" offset="0x800" width="8" description="">
		<bitfield id="TPTC_A1" width="2" begin="5" end="4" resetval="0x1" description="Default burst size tieoff value for TPTC_A1" range="5 - 4" rwaccess="RW"/> 
		<bitfield id="TPTC_A0" width="2" begin="1" end="0" resetval="0x1" description="Default burst size tieoff value for TPTC_A0" range="1 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC_BOUNDARY_CFG" acronym="MSS_CTRL_TPTC_BOUNDARY_CFG" offset="0x804" width="16" description="">
		<bitfield id="TPTC_A1_SIZE" width="6" begin="13" end="8" resetval="0x19" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of MSS_TPTC_A1Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" range="13 - 8" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_SIZE" width="6" begin="5" end="0" resetval="0x19" description="6 bit signal used for deciding the boundary crossing size for CID-RID-SID reordering of MSS_TPTC_A0Example: writing 6'd19 decidies boundary to be 2^19  i.e. 512 KB" range="5 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC_XID_REORDER_CFG" acronym="MSS_CTRL_TPTC_XID_REORDER_CFG" offset="0x808" width="8" description="">
		<bitfield id="TPTC_A1_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="writing 1'b1 will disable the CID-RID-SID reodering feature for MSS_TPTC_A1" range="8" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="writing 1'b1 will disable the CID-RID-SID reodering feature for MSS_TPTC_A0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_CPSW_CONTROL" acronym="MSS_CTRL_CPSW_CONTROL" offset="0x810" width="24" description="">
		<bitfield id="RGMII2_ID_MODE" width="1" begin="24" end="24" resetval="0x1" description="Internal delay mode for port 2. Only for TX0 : ID mode is disabled1 : ID mode is enabled" range="24" rwaccess="RW"/> 
		<bitfield id="RMII2_REF_CLK_SEL" width="1" begin="22" end="22" resetval="0x0" description="To select the rmii_ref_clk loopback mux output either from PAD or from MSS_RCM.   Write 0 to get clock will be from IO pad(pad loopback). Write 1 to get clock from internal loopback." range="22" rwaccess="RW"/> 
		<bitfield id="RMII2_REF_CLK_OE_N" width="1" begin="20" end="20" resetval="0x0" description="RMII_REF_CLK IO Output enable control0: Output enable1: Output Disable" range="20" rwaccess="RW"/> 
		<bitfield id="PORT2_MODE_SEL" width="3" begin="18" end="16" resetval="0x0" description="Port 2 Interface 000 = MII001 = RMII010 = RGMII011 - 111 = Not Supported" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="RGMII1_ID_MODE" width="1" begin="8" end="8" resetval="0x1" description="Internal delay mode for port 1. Only for TX0 : ID mode is disabled1 : ID mode is enabled" range="8" rwaccess="RW"/> 
		<bitfield id="RMII1_REF_CLK_SEL" width="1" begin="6" end="6" resetval="0x0" description="To select the rmii_ref_clk loopback mux output either from PAD or from MSS_RCM.   Write 0 to get clock will be from IO pad(pad loopback). Write 1 to get clock from internal source" range="6" rwaccess="RW"/> 
		<bitfield id="RMII1_REF_CLK_OE_N" width="1" begin="4" end="4" resetval="0x0" description="RMII_REF_CLK IO Output enable control0: Output enable1: Output Disable" range="4" rwaccess="RW"/> 
		<bitfield id="PORT1_MODE_SEL" width="3" begin="2" end="0" resetval="0x0" description="Port 1 Interface 000 = MII001 = RMII010 = RGMII011 - 111 = Not Supported" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_QSPI_CONFIG" acronym="MSS_CTRL_QSPI_CONFIG" offset="0x814" width="8" description="">
		<bitfield id="EXT_CLK" width="3" begin="2" end="0" resetval="0x0" description="Write 3'b111 to external clock as QSPI baud clock source     needed for DFT IO char." range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_IDLE_CONTROL" acronym="MSS_CTRL_ICSSM_IDLE_CONTROL" offset="0x818" width="0" description="">
		<bitfield id="NOGATE" width="1" begin="0" end="0" resetval="0x1" description="Writing 1'b0 will enable local auto-clock gating (lower power) at IP level with increase in access/functional latency. Following IPs are controlled with this signalICSSM" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU0_GPI_SEL" acronym="MSS_CTRL_ICSSM_PRU0_GPI_SEL" offset="0x81C" width="32" description="">
		<bitfield id="SEL" width="30" begin="29" end="0" resetval="0x0" description="GPI or PWMXBar select for ICSM Port00: GPI1: PWMXBAR" range="29 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU1_GPI_SEL" acronym="MSS_CTRL_ICSSM_PRU1_GPI_SEL" offset="0x820" width="32" description="">
		<bitfield id="SEL" width="30" begin="29" end="0" resetval="0x0" description="GPI or PWMXBar select for ICSM Port00: GPI1: PWMXBAR" range="29 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU0_GPIO_OUT_CTRL" acronym="MSS_CTRL_ICSSM_PRU0_GPIO_OUT_CTRL" offset="0x824" width="32" description="">
		<bitfield id="OUTDISABLE" width="30" begin="29" end="0" resetval="0x0" description="GPO output disable for ICSSM Port 0 IO. Disable output for using the pin  as input. Each Bit maps to the corresponding bit in the IO0: Output Enable1: Output Disable" range="29 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU1_GPIO_OUT_CTRL" acronym="MSS_CTRL_ICSSM_PRU1_GPIO_OUT_CTRL" offset="0x828" width="32" description="">
		<bitfield id="OUTDISABLE" width="30" begin="29" end="0" resetval="0x0" description="GPO output disable for ICSSM Port 1 IO. Disable output for using the pin  as input. Each Bit maps to the corresponding bit in the IO0: Output Enable1: Output Disable" range="29 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_GPMC_CONTROL" acronym="MSS_CTRL_GPMC_CONTROL" offset="0x82C" width="16" description="">
		<bitfield id="CLK_LB_OE_N" width="1" begin="12" end="12" resetval="0x0" description="GPMC_CLK_LB oe_n1: GPMC_dev_clk is driven to pad0: GPMC_dev_clk is not driven to pad" range="12" rwaccess="RW"/> 
		<bitfield id="CLK_OE_N" width="1" begin="8" end="8" resetval="0x1" description="GPMC_CLKOUT oe_n1: GPMC_dev_clk mux output is driven to pad0: GPMC_dev_clk mux output is not driven to pad" range="8" rwaccess="RW"/> 
		<bitfield id="CLK_LB_SEL" width="1" begin="4" end="4" resetval="0x0" description="GPMC_CLK_LB sel0: GPMC_CLK_LB pad clock1: GPMC_CLK pad clock" range="4" rwaccess="RW"/> 
		<bitfield id="CLKOUT_SEL" width="1" begin="0" end="0" resetval="0x0" description="GPMC_CLKOUT sel0: GPMC_func_clock1: GPMC_dev clock" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_INTAGG_MASK" acronym="MSS_CTRL_TPCC0_INTAGG_MASK" offset="0x830" width="24" description="">
		<bitfield id="TPTC_A1" width="1" begin="17" end="17" resetval="0x0" description="Mask Interrupt from TPTC A1 to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="TPTC_A0" width="1" begin="16" end="16" resetval="0x0" description="Mask Interrupt from TPTC A0 to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT7" width="1" begin="8" end="8" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT6" width="1" begin="7" end="7" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT5" width="1" begin="6" end="6" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT4" width="1" begin="5" end="5" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT3" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT2" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT1" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT0" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt from TPCC A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INTG" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt from MSS_TPCC_A to aggregated Interrupt MSS_TPCC_A_INTAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_INTAGG_STATUS" acronym="MSS_CTRL_TPCC0_INTAGG_STATUS" offset="0x834" width="24" description="">
		<bitfield id="TPTC_A1" width="1" begin="17" end="17" resetval="0x0" description="Status of Interrupt from TPTC A1. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="17" rwaccess="RW"/> 
		<bitfield id="TPTC_A0" width="1" begin="16" end="16" resetval="0x0" description="Status of Interrupt from TPTC A0. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="16" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT7" width="1" begin="8" end="8" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="8" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT6" width="1" begin="7" end="7" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="7" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT5" width="1" begin="6" end="6" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT4" width="1" begin="5" end="5" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT3" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT2" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT1" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT0" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from TPCC A Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INTG" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_INTAGG_MASKWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_INTAGG_STATUS_RAW" acronym="MSS_CTRL_TPCC0_INTAGG_STATUS_RAW" offset="0x838" width="24" description="">
		<bitfield id="TPTC_A1" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Interrupt from TPTC A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_INTAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="TPTC_A0" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Interrupt from TPTC A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_INTAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT7" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT6" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT5" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT4" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT3" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT2" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT1" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INT0" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from TPCC A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_INTAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="TPCC_A_INTG" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_C_INTAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RW0" acronym="MSS_CTRL_HW_SPARE_RW0" offset="0xFD0" width="32" description="">
		<bitfield id="HW_SPARE_RW0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RW1" acronym="MSS_CTRL_HW_SPARE_RW1" offset="0xFD4" width="32" description="">
		<bitfield id="HW_SPARE_RW1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RW2" acronym="MSS_CTRL_HW_SPARE_RW2" offset="0xFD8" width="32" description="">
		<bitfield id="HW_SPARE_RW2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RW3" acronym="MSS_CTRL_HW_SPARE_RW3" offset="0xFDC" width="32" description="">
		<bitfield id="HW_SPARE_RW3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RO0" acronym="MSS_CTRL_HW_SPARE_RO0" offset="0xFE0" width="32" description="">
		<bitfield id="HW_SPARE_RO0" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RO1" acronym="MSS_CTRL_HW_SPARE_RO1" offset="0xFE4" width="32" description="">
		<bitfield id="HW_SPARE_RO1" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RO2" acronym="MSS_CTRL_HW_SPARE_RO2" offset="0xFE8" width="32" description="">
		<bitfield id="HW_SPARE_RO2" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_RO3" acronym="MSS_CTRL_HW_SPARE_RO3" offset="0xFEC" width="32" description="">
		<bitfield id="HW_SPARE_RO3" width="32" begin="31" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HW_SPARE_REC" acronym="MSS_CTRL_HW_SPARE_REC" offset="0xFF0" width="32" description="">
		<bitfield id="HW_SPARE_REC31" width="1" begin="31" end="31" resetval="0x0" description="Reserved for HW R&#38;D" range="31" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC30" width="1" begin="30" end="30" resetval="0x0" description="Reserved for HW R&#38;D" range="30" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC29" width="1" begin="29" end="29" resetval="0x0" description="Reserved for HW R&#38;D" range="29" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC28" width="1" begin="28" end="28" resetval="0x0" description="Reserved for HW R&#38;D" range="28" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC27" width="1" begin="27" end="27" resetval="0x0" description="Reserved for HW R&#38;D" range="27" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC26" width="1" begin="26" end="26" resetval="0x0" description="Reserved for HW R&#38;D" range="26" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC25" width="1" begin="25" end="25" resetval="0x0" description="Reserved for HW R&#38;D" range="25" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC24" width="1" begin="24" end="24" resetval="0x0" description="Reserved for HW R&#38;D" range="24" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC23" width="1" begin="23" end="23" resetval="0x0" description="Reserved for HW R&#38;D" range="23" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC22" width="1" begin="22" end="22" resetval="0x0" description="Reserved for HW R&#38;D" range="22" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC21" width="1" begin="21" end="21" resetval="0x0" description="Reserved for HW R&#38;D" range="21" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC20" width="1" begin="20" end="20" resetval="0x0" description="Reserved for HW R&#38;D" range="20" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC19" width="1" begin="19" end="19" resetval="0x0" description="Reserved for HW R&#38;D" range="19" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC18" width="1" begin="18" end="18" resetval="0x0" description="Reserved for HW R&#38;D" range="18" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC17" width="1" begin="17" end="17" resetval="0x0" description="Reserved for HW R&#38;D" range="17" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC16" width="1" begin="16" end="16" resetval="0x0" description="Reserved for HW R&#38;D" range="16" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC15" width="1" begin="15" end="15" resetval="0x0" description="Reserved for HW R&#38;D" range="15" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC14" width="1" begin="14" end="14" resetval="0x0" description="Reserved for HW R&#38;D" range="14" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC13" width="1" begin="13" end="13" resetval="0x0" description="Reserved for HW R&#38;D" range="13" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC12" width="1" begin="12" end="12" resetval="0x0" description="Reserved for HW R&#38;D" range="12" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC11" width="1" begin="11" end="11" resetval="0x0" description="Reserved for HW R&#38;D" range="11" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC10" width="1" begin="10" end="10" resetval="0x0" description="Reserved for HW R&#38;D" range="10" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC9" width="1" begin="9" end="9" resetval="0x0" description="Reserved for HW R&#38;D" range="9" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC8" width="1" begin="8" end="8" resetval="0x0" description="Reserved for HW R&#38;D" range="8" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC7" width="1" begin="7" end="7" resetval="0x0" description="Reserved for HW R&#38;D" range="7" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC6" width="1" begin="6" end="6" resetval="0x0" description="Reserved for HW R&#38;D" range="6" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC5" width="1" begin="5" end="5" resetval="0x0" description="Reserved for HW R&#38;D" range="5" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC4" width="1" begin="4" end="4" resetval="0x0" description="Reserved for HW R&#38;D" range="4" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC3" width="1" begin="3" end="3" resetval="0x0" description="Reserved for HW R&#38;D" range="3" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC2" width="1" begin="2" end="2" resetval="0x0" description="Reserved for HW R&#38;D" range="2" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC1" width="1" begin="1" end="1" resetval="0x0" description="Reserved for HW R&#38;D" range="1" rwaccess="RW"/> 
		<bitfield id="HW_SPARE_REC0" width="1" begin="0" end="0" resetval="0x0" description="Reserved for HW R&#38;D" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_LOCK0_KICK0" acronym="MSS_CTRL_LOCK0_KICK0" offset="0x1008" width="32" description="">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description="- KICK0 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_LOCK0_KICK1" acronym="MSS_CTRL_LOCK0_KICK1" offset="0x100C" width="32" description="">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description="- KICK1 component" range="31 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_INTR_RAW_STATUS" acronym="MSS_CTRL_INTR_RAW_STATUS" offset="0x1010" width="8" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_INTR_ENABLED_STATUS_CLEAR" acronym="MSS_CTRL_INTR_ENABLED_STATUS_CLEAR" offset="0x1014" width="8" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_INTR_ENABLE" acronym="MSS_CTRL_INTR_ENABLE" offset="0x1018" width="8" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_INTR_ENABLE_CLEAR" acronym="MSS_CTRL_INTR_ENABLE_CLEAR" offset="0x101C" width="8" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="RW"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="RW"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="RW"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_EOI" acronym="MSS_CTRL_EOI" offset="0x1020" width="8" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_FAULT_ADDRESS" acronym="MSS_CTRL_FAULT_ADDRESS" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_FAULT_TYPE_STATUS" acronym="MSS_CTRL_FAULT_TYPE_STATUS" offset="0x1028" width="8" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="RO"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type  10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1   01_0000 = Supervisor write fault  - priv = 1 dir = 0  00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1  00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1  00_0010 = User write fault - priv = 0 dir = 0  00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1  00_0000 = No fault" range="5 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_FAULT_ATTR_STATUS" acronym="MSS_CTRL_FAULT_ATTR_STATUS" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="RO"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="RO"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_FAULT_CLEAR" acronym="MSS_CTRL_FAULT_CLEAR" offset="0x1030" width="0" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="WO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE" acronym="MSS_CTRL_R5SS0_CORE0_MBOX_WRITE_DONE" offset="0x4000" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ" acronym="MSS_CTRL_R5SS0_CORE0_MBOX_READ_REQ" offset="0x4004" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This is request from  processor 7 to mss_cr5a. Requesting it to read from mailbox." range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This is request from  processor 6 to mss_cr5a. Requesting it to read from mailbox." range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This is request from  processor 5 to mss_cr5a. Requesting it to read from mailbox." range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This is request from  processor 4 to mss_cr5a. Requesting it to read from mailbox." range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This is request from  processor 3 to mss_cr5a. Requesting it to read from mailbox." range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This is request from  processor 2 to mss_cr5a. Requesting it to read from mailbox." range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This is request from  processor 1 to mss_cr5a. Requesting it to read from mailbox." range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This is request from  processor 0 to mss_cr5a. Requesting it to read from mailbox." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK" acronym="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK" offset="0x4008" width="8" description="">
		<bitfield id="PROC" width="8" begin="7" end="0" resetval="0x0" description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE" acronym="MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE" offset="0x400C" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_SW_INT" acronym="MSS_CTRL_R5SS0_CORE0_SW_INT" offset="0x4010" width="0" description="">
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_MASK" offset="0x4020" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS" offset="0x4024" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU0_STATUS_RAW" offset="0x4028" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_MASK" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_MASK" offset="0x4030" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS" offset="0x4034" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_RAW" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU0_STATUS_RAW" offset="0x4038" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE" acronym="MSS_CTRL_R5SS0_CORE1_MBOX_WRITE_DONE" offset="0x8000" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ" acronym="MSS_CTRL_R5SS0_CORE1_MBOX_READ_REQ" offset="0x8004" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This is request from  processor 7 to mss_CR5B. Requesting it to read from mailbox." range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This is request from  processor 6 to mss_CR5B. Requesting it to read from mailbox." range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This is request from  processor 5 to mss_CR5B. Requesting it to read from mailbox." range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This is request from  processor 4 to mss_CR5B. Requesting it to read from mailbox." range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This is request from  processor 3 to mss_CR5B. Requesting it to read from mailbox." range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This is request from  processor 2 to mss_CR5B. Requesting it to read from mailbox." range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This is request from  processor 1 to mss_CR5B. Requesting it to read from mailbox." range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This is request from  processor 0 to mss_CR5B. Requesting it to read from mailbox." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK" acronym="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK" offset="0x8008" width="8" description="">
		<bitfield id="PROC" width="8" begin="7" end="0" resetval="0x0" description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE" acronym="MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE" offset="0x800C" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_SW_INT" acronym="MSS_CTRL_R5SS0_CORE1_SW_INT" offset="0x8010" width="0" description="">
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_MASK" offset="0x8020" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS" offset="0x8024" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS0_CPU1_STATUS_RAW" offset="0x8028" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_MASK" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_MASK" offset="0x8030" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS" offset="0x8034" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_RAW" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS0_CPU1_STATUS_RAW" offset="0x8038" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_MBOX_WRITE_DONE" acronym="MSS_CTRL_R5SS1_CORE0_MBOX_WRITE_DONE" offset="0xC000" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_MBOX_READ_REQ" acronym="MSS_CTRL_R5SS1_CORE0_MBOX_READ_REQ" offset="0xC004" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This is request from  processor 7 to mss_cr5a. Requesting it to read from mailbox." range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This is request from  processor 6 to mss_cr5a. Requesting it to read from mailbox." range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This is request from  processor 5 to mss_cr5a. Requesting it to read from mailbox." range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This is request from  processor 4 to mss_cr5a. Requesting it to read from mailbox." range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This is request from  processor 3 to mss_cr5a. Requesting it to read from mailbox." range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This is request from  processor 2 to mss_cr5a. Requesting it to read from mailbox." range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This is request from  processor 1 to mss_cr5a. Requesting it to read from mailbox." range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This is request from  processor 0 to mss_cr5a. Requesting it to read from mailbox." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE_ACK" acronym="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE_ACK" offset="0xC008" width="8" description="">
		<bitfield id="PROC" width="8" begin="7" end="0" resetval="0x0" description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE" acronym="MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE" offset="0xC00C" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This register should be written once finishing reading from CR5A's mailbox written by proc 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_SW_INT" acronym="MSS_CTRL_R5SS1_CORE0_SW_INT" offset="0xC010" width="0" description="">
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_MASK" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_MASK" offset="0xC020" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS" offset="0xC024" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS_RAW" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU0_STATUS_RAW" offset="0xC028" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_MASK" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_MASK" offset="0xC030" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS" offset="0xC034" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS_RAW" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU0_STATUS_RAW" offset="0xC038" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_MBOX_WRITE_DONE" acronym="MSS_CTRL_R5SS1_CORE1_MBOX_WRITE_DONE" offset="0x10000" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_MBOX_READ_REQ" acronym="MSS_CTRL_R5SS1_CORE1_MBOX_READ_REQ" offset="0x10004" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This is request from  processor 7 to mss_CR5B. Requesting it to read from mailbox." range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This is request from  processor 6 to mss_CR5B. Requesting it to read from mailbox." range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This is request from  processor 5 to mss_CR5B. Requesting it to read from mailbox." range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This is request from  processor 4 to mss_CR5B. Requesting it to read from mailbox." range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This is request from  processor 3 to mss_CR5B. Requesting it to read from mailbox." range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This is request from  processor 2 to mss_CR5B. Requesting it to read from mailbox." range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This is request from  processor 1 to mss_CR5B. Requesting it to read from mailbox." range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This is request from  processor 0 to mss_CR5B. Requesting it to read from mailbox." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE_ACK" acronym="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE_ACK" offset="0x10008" width="8" description="">
		<bitfield id="PROC" width="8" begin="7" end="0" resetval="0x0" description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from MSS_CR5" range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE" acronym="MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE" offset="0x1000C" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This register should be written once finishing reading from CR5B's mailbox written by proc 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_SW_INT" acronym="MSS_CTRL_R5SS1_CORE1_SW_INT" offset="0x10010" width="0" description="">
		<bitfield id="PULSE" width="1" begin="0" end="0" resetval="0x0" description="Write_pulse bit field:writing 1'b1 to each bit will trigger MSS_SW_INT respectively to CR5A/B." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_MASK" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_MASK" offset="0x10020" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_ADDR_INTR to aggregated Error MPU_ADDR_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS" offset="0x10024" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_ADDR_INTR. Set only if Interupt is unmasked in MPU_ADDR_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS_RAW" acronym="MSS_CTRL_MPU_ADDR_ERRAGG_R5SS1_CPU1_STATUS_RAW" offset="0x10028" width="24" description="">
		<bitfield id="MPU_HSM_ADDR_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_ADDR_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_ADDR_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_ADDR_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_ADDR_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_ADDR_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_ADDR_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_ADDR_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_ADDR_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_ADDR_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_ADDR_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_ADDR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_ADDR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_ADDR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_ADDR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_ADDR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_ADDR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_ADDR_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_ADDR_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_MASK" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_MASK" offset="0x10030" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MPU_PROT_INTR to aggregated Error MPU_PROT_INTR_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS" offset="0x10034" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MPU_PROT_INTR. Set only if Interupt is unmasked in MPU_PROT_INTR_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS_RAW" acronym="MSS_CTRL_MPU_PROT_ERRAGG_R5SS1_CPU1_STATUS_RAW" offset="0x10038" width="24" description="">
		<bitfield id="MPU_HSM_PROT_ERR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AHB_PROT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AHB_PROT_ERR" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AHB_PROT_ERR" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AHB_PROT_ERR" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP1_PROT_ERR" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="MPU_SCRM2SCRP0_PROT_ERR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="MPU_QSPI_PROT_ERR" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="MPU_MBOX_PROT_ERR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="MPU_DTHE_A_PROT_ERR" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B1_AXIS_PROT_ERR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A1_AXIS_PROT_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="MPU_CR5B0_AXIS_PROT_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MPU_CR5A0_AXIS_PROT_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_D_PROT_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_C_PROT_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_B_PROT_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="MPU_L2_BANK_A_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MPU_PROT_INTR. Set irrespective if the Interupt is masked or unmasked in MPU_PROT_INTR_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU0_MBOX_WRITE_DONE" acronym="MSS_CTRL_ICSSM_PRU0_MBOX_WRITE_DONE" offset="0x14000" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU0_MBOX_READ_REQ" acronym="MSS_CTRL_ICSSM_PRU0_MBOX_READ_REQ" offset="0x14004" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This is request from  processor 7 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This is request from  processor 6 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This is request from  processor 5 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This is request from  processor 4 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This is request from  processor 3 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This is request from  processor 2 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This is request from  processor 1 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This is request from  processor 0 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE_ACK" acronym="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE_ACK" offset="0x14008" width="8" description="">
		<bitfield id="PROC" width="8" begin="7" end="0" resetval="0x0" description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU0.For bits 8 to 15:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU1." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE" acronym="MSS_CTRL_ICSSM_PRU0_MBOX_READ_DONE" offset="0x1400C" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU1_MBOX_WRITE_DONE" acronym="MSS_CTRL_ICSSM_PRU1_MBOX_WRITE_DONE" offset="0x14010" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="Write pulse bit field:This register should be written once finishing writing into the mailbox memory of processor 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU1_MBOX_READ_REQ" acronym="MSS_CTRL_ICSSM_PRU1_MBOX_READ_REQ" offset="0x14014" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This is request from  processor 7 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This is request from  processor 6 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This is request from  processor 5 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This is request from  processor 4 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This is request from  processor 3 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This is request from  processor 2 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This is request from  processor 1 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This is request from  processor 0 to corresponding ICSSM_PRU. Requesting it to read from mailbox." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE_ACK" acronym="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE_ACK" offset="0x14018" width="8" description="">
		<bitfield id="PROC" width="8" begin="7" end="0" resetval="0x0" description="Write pulse bit field:For bits 0 to 7:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU0.For bits 8 to 15:Wrting1'b1 : Generates pulse interrupt to corresponding proc from ICSSM_PRU1." range="7 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE" acronym="MSS_CTRL_ICSSM_PRU1_MBOX_READ_DONE" offset="0x1401C" width="32" description="">
		<bitfield id="PROC_7" width="1" begin="28" end="28" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 7" range="28" rwaccess="RW"/> 
		<bitfield id="PROC_6" width="1" begin="24" end="24" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 6" range="24" rwaccess="RW"/> 
		<bitfield id="PROC_5" width="1" begin="20" end="20" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 5" range="20" rwaccess="RW"/> 
		<bitfield id="PROC_4" width="1" begin="16" end="16" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 4" range="16" rwaccess="RW"/> 
		<bitfield id="PROC_3" width="1" begin="12" end="12" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 3" range="12" rwaccess="RW"/> 
		<bitfield id="PROC_2" width="1" begin="8" end="8" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 2" range="8" rwaccess="RW"/> 
		<bitfield id="PROC_1" width="1" begin="4" end="4" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 1" range="4" rwaccess="RW"/> 
		<bitfield id="PROC_0" width="1" begin="0" end="0" resetval="0x0" description="This register should be written once finishing reading from corresponding ICSSM_PRU's mailbox written by proc 0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_ERRAGG_MASK" acronym="MSS_CTRL_TPCC0_ERRAGG_MASK" offset="0x18000" width="32" description="">
		<bitfield id="TPTC_A1_READ_ACCESS_ERROR" width="1" begin="26" end="26" resetval="0x0" description="Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="26" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_READ_ACCESS_ERROR" width="1" begin="25" end="25" resetval="0x0" description="Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="25" rwaccess="RW"/> 
		<bitfield id="TPCC_A_READ_ACCESS_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="24" rwaccess="RW"/> 
		<bitfield id="TPTC_A1_WRITE_ACCESS_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="18" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_WRITE_ACCESS_ERROR" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="TPCC_A_WRITE_ACCESS_ERROR" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="TPCC_A_PAR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="TPTC_A1_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MSS_TPTC_A1 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MSS_TPTC_A0 to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="TPCC_A_MPINT" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="TPCC_A_ERRINT" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MSS_TPCC_A to aggregated Error MSS_TPCC_A_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_ERRAGG_STATUS" acronym="MSS_CTRL_TPCC0_ERRAGG_STATUS" offset="0x18004" width="32" description="">
		<bitfield id="TPTC_A1_READ_ACCESS_ERROR" width="1" begin="26" end="26" resetval="0x0" description="Status of Error from MSS_TPTC_A1. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="26" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_READ_ACCESS_ERROR" width="1" begin="25" end="25" resetval="0x0" description="Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="25" rwaccess="RW"/> 
		<bitfield id="TPCC_A_READ_ACCESS_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="24" rwaccess="RW"/> 
		<bitfield id="TPTC_A1_WRITE_ACCESS_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Status of Error from MSS_TPTC_A1. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="18" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_WRITE_ACCESS_ERROR" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="TPCC_A_WRITE_ACCESS_ERROR" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="TPCC_A_PAR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="TPTC_A1_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MSS_TPTC_A1. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MSS_TPTC_A0. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="TPCC_A_MPINT" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="TPCC_A_ERRINT" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MSS_TPCC_A. Set only if Interupt is unmasked in MSS_TPCC_A_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_TPCC0_ERRAGG_STATUS_RAW" offset="0x18008" width="32" description="">
		<bitfield id="TPTC_A1_READ_ACCESS_ERROR" width="1" begin="26" end="26" resetval="0x0" description="Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="26" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_READ_ACCESS_ERROR" width="1" begin="25" end="25" resetval="0x0" description="Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="25" rwaccess="RW"/> 
		<bitfield id="TPCC_A_READ_ACCESS_ERROR" width="1" begin="24" end="24" resetval="0x0" description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="24" rwaccess="RW"/> 
		<bitfield id="TPTC_A1_WRITE_ACCESS_ERROR" width="1" begin="18" end="18" resetval="0x0" description="Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="18" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_WRITE_ACCESS_ERROR" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="TPCC_A_WRITE_ACCESS_ERROR" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="TPCC_A_PAR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="TPTC_A1_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MSS_TPTC_A1. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="TPTC_A0_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MSS_TPTC_A0. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="TPCC_A_MPINT" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="TPCC_A_ERRINT" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MSS_TPCC_A. Set irrespective if the Interupt is masked or unmasked in MSS_TPCC_A_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0" acronym="MSS_CTRL_MMR_ACCESS_ERRAGG_MASK0" offset="0x18010" width="16" description="">
		<bitfield id="HSM_CTRL_WR" width="1" begin="11" end="11" resetval="0x0" description="Mask Interrupt from HSM_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="HSM_CTRL_RD" width="1" begin="10" end="10" resetval="0x0" description="Mask Interrupt from HSM_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="HSM_SOC_CTRL_WR" width="1" begin="9" end="9" resetval="0x0" description="Mask Interrupt from HSM_SOC_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="HSM_SOC_CTRL_RD" width="1" begin="8" end="8" resetval="0x0" description="Mask Interrupt from HSM_SOC_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="TOP_RCM_WR" width="1" begin="7" end="7" resetval="0x0" description="Mask Interrupt from TOP_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="TOP_RCM_RD" width="1" begin="6" end="6" resetval="0x0" description="Mask Interrupt from TOP_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="TOP_CTRL_WR" width="1" begin="5" end="5" resetval="0x0" description="Mask Interrupt from TOP_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="TOP_CTRL_RD" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt from TOP_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="MSS_RCM_WR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt from MSS_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="MSS_RCM_RD" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt from MSS_RCM to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="MSS_CTRL_WR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt from MSS_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="MSS_CTRL_RD" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt from MSS_CTRL to aggregated Interrupt MSS_PERIPH_ACCESS_ERRAGG1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0" acronym="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS0" offset="0x18014" width="16" description="">
		<bitfield id="HSM_CTRL_WR" width="1" begin="11" end="11" resetval="0x0" description="Status of Interrupt from HSM_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="11" rwaccess="RW"/> 
		<bitfield id="HSM_CTRL_RD" width="1" begin="10" end="10" resetval="0x0" description="Status of Interrupt from HSM_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="10" rwaccess="RW"/> 
		<bitfield id="HSM_SOC_CTRL_WR" width="1" begin="9" end="9" resetval="0x0" description="Status of Interrupt from HSM_SOC_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="9" rwaccess="RW"/> 
		<bitfield id="HSM_SOC_CTRL_RD" width="1" begin="8" end="8" resetval="0x0" description="Status of Interrupt from HSM_SOC_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="8" rwaccess="RW"/> 
		<bitfield id="TOP_RCM_WR" width="1" begin="7" end="7" resetval="0x0" description="Status of Interrupt from TOP_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="7" rwaccess="RW"/> 
		<bitfield id="TOP_RCM_RD" width="1" begin="6" end="6" resetval="0x0" description="Status of Interrupt from TOP_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="TOP_CTRL_WR" width="1" begin="5" end="5" resetval="0x0" description="Status of Interrupt from TOP_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="TOP_CTRL_RD" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from TOP_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="MSS_RCM_WR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from MSS_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="MSS_RCM_RD" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from MSS_RCMSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="MSS_CTRL_WR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from MSS_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="MSS_CTRL_RD" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from MSS_CTRLSet only if Interupt is unmasked in MSS_PERIPH_ERRAGG_MASK0Wrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0" acronym="MSS_CTRL_MMR_ACCESS_ERRAGG_STATUS_RAW0" offset="0x18018" width="16" description="">
		<bitfield id="HSM_CTRL_WR" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Interrupt from HSM_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="11" rwaccess="RW"/> 
		<bitfield id="HSM_CTRL_RD" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Interrupt from HSM_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="10" rwaccess="RW"/> 
		<bitfield id="HSM_SOC_CTRL_WR" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Interrupt from HSM_SOC_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="9" rwaccess="RW"/> 
		<bitfield id="HSM_SOC_CTRL_RD" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Interrupt from HSM_SOC_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="8" rwaccess="RW"/> 
		<bitfield id="TOP_RCM_WR" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Interrupt from TOP_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="7" rwaccess="RW"/> 
		<bitfield id="TOP_RCM_RD" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Interrupt from TOP_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="6" rwaccess="RW"/> 
		<bitfield id="TOP_CTRL_WR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Interrupt from TOP_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="5" rwaccess="RW"/> 
		<bitfield id="TOP_CTRL_RD" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from TOP_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="4" rwaccess="RW"/> 
		<bitfield id="MSS_RCM_WR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from MSS_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="3" rwaccess="RW"/> 
		<bitfield id="MSS_RCM_RD" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from MSS_RCM. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="2" rwaccess="RW"/> 
		<bitfield id="MSS_CTRL_WR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from MSS_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="1" rwaccess="RW"/> 
		<bitfield id="MSS_CTRL_RD" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from MSS_CTRL. Set irrespective if the Interupt is masked or unmasked in MSS_PERIPH_ERRAGG_MASK0" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_MASK" offset="0x18080" width="8" description="">
		<bitfield id="R5SS0_CPU0_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS" offset="0x18084" width="8" description="">
		<bitfield id="R5SS0_CPU0_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS0_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x18088" width="8" description="">
		<bitfield id="R5SS0_CPU0_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_MASK" offset="0x18090" width="8" description="">
		<bitfield id="R5SS0_CPU0_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS" offset="0x18094" width="8" description="">
		<bitfield id="R5SS0_CPU0_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS0_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x18098" width="8" description="">
		<bitfield id="R5SS0_CPU0_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_MASK" offset="0x180A0" width="8" description="">
		<bitfield id="R5SS0_CPU1_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS" offset="0x180A4" width="8" description="">
		<bitfield id="R5SS0_CPU1_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS0_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x180A8" width="8" description="">
		<bitfield id="R5SS0_CPU1_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_MASK" offset="0x180B0" width="8" description="">
		<bitfield id="R5SS0_CPU1_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS" offset="0x180B4" width="8" description="">
		<bitfield id="R5SS0_CPU1_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS0_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x180B8" width="8" description="">
		<bitfield id="R5SS0_CPU1_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_MASK" offset="0x180C0" width="8" description="">
		<bitfield id="R5SS1_CPU0_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS" offset="0x180C4" width="8" description="">
		<bitfield id="R5SS1_CPU0_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS1_CPU0_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x180C8" width="8" description="">
		<bitfield id="R5SS1_CPU0_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_MASK" offset="0x180D0" width="8" description="">
		<bitfield id="R5SS1_CPU0_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS" offset="0x180D4" width="8" description="">
		<bitfield id="R5SS1_CPU0_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS1_CPU0_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x180D8" width="8" description="">
		<bitfield id="R5SS1_CPU0_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_MASK" offset="0x180E0" width="8" description="">
		<bitfield id="R5SS1_CPU1_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS" offset="0x180E4" width="8" description="">
		<bitfield id="R5SS1_CPU1_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS1_CPU1_ECC_CORR_ERRAGG_STATUS_RAW" offset="0x180E8" width="8" description="">
		<bitfield id="R5SS1_CPU1_IDATA_CORR_ERR" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="6" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ITAG_CORR_ERR" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="5" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DDATA_CORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DTAG_CORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM_CORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B1TCM_CORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_CORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_MASK" acronym="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_MASK" offset="0x180F0" width="8" description="">
		<bitfield id="R5SS1_CPU1_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for correctable errors  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS" offset="0x180F4" width="8" description="">
		<bitfield id="R5SS1_CPU1_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS1_CPU1_ECC_UNCORR_ERRAGG_STATUS_RAW" offset="0x180F8" width="8" description="">
		<bitfield id="R5SS1_CPU1_DDATA_UNCORR_ERR" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="4" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_DTAG_UNCORR_ERR" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="3" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM_UNCORR_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B1TCM_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM_UNCORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from correctable error of corresponding CPUSet only if Interupt is unmasked in corresponding R5SS*_CPU*_ECC_UNCORR_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" acronym="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18100" width="8" description="">
		<bitfield id="R5SS0_CPU0_B1TCM0_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM0_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM0_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18104" width="8" description="">
		<bitfield id="R5SS0_CPU0_B1TCM0_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM0_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM0_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS0_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18108" width="8" description="">
		<bitfield id="R5SS0_CPU0_B1TCM0_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_B0TCM0_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU0_ATCM0_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" acronym="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18110" width="8" description="">
		<bitfield id="R5SS0_CPU1_B1TCM1_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B1TCM0_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM1_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18114" width="8" description="">
		<bitfield id="R5SS0_CPU1_B1TCM1_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM1_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM1_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS0_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18118" width="8" description="">
		<bitfield id="R5SS0_CPU1_B1TCM1_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_B0TCM1_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS0_CPU1_ATCM1_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR" acronym="MSS_CTRL_R5SS0_TCM_ADDRPARITY_CLR" offset="0x18120" width="24" description="">
		<bitfield id="B1TCM1_ERRADDR_CLR" width="3" begin="22" end="20" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5B" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="B1TCM0_ERRADDR_CLR" width="3" begin="18" end="16" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5A" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="B0CM1_ERRADDR_CLR" width="3" begin="14" end="12" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5B" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="B0TCM0_ERRADDR_CLR" width="3" begin="10" end="8" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5A" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="ATCM1_ERRADDR_CLR" width="3" begin="6" end="4" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for ATCM of CR5B" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ATCM0_ERRADDR_CLR" width="3" begin="2" end="0" resetval="0x0" description="Pulse bit-field writing 3'b111 clears  the Address latched after parity error for ATCM of CR5A" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM" acronym="MSS_CTRL_R5SS0_CORE0_ADDRPARITY_ERR_ATCM" offset="0x18124" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for ATCM of CR5A" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM" acronym="MSS_CTRL_R5SS0_CORE1_ADDRPARITY_ERR_ATCM" offset="0x18128" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for ATCM of CR5B" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM" acronym="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B0TCM" offset="0x1812C" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B0TCM of CR5A" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM" acronym="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B0TCM" offset="0x18130" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B0TCM of CR5B" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM" acronym="MSS_CTRL_R5SS0_CORE0_ERR_ADDRPARITY_B1TCM" offset="0x18134" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B1TCM of CR5A" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM" acronym="MSS_CTRL_R5SS0_CORE1_ERR_ADDRPARITY_B1TCM" offset="0x18138" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B1TCM of CR5B" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE" acronym="MSS_CTRL_R5SS0_TCM_ADDRPARITY_ERRFORCE" offset="0x1813C" width="24" description="">
		<bitfield id="B1TCM1" width="3" begin="22" end="20" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5B" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="B1TCM0" width="3" begin="18" end="16" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5A" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="B0TCM1" width="3" begin="14" end="12" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5B" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="B0TCM0" width="3" begin="10" end="8" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5A" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="ATCM1" width="3" begin="6" end="4" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5B" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ATCM0" width="3" begin="2" end="0" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5A" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" acronym="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18140" width="8" description="">
		<bitfield id="R5SS1_CPU0_B1TCM0_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM0_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM0_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18144" width="8" description="">
		<bitfield id="R5SS1_CPU0_B1TCM0_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM0_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM0_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS1_CPU0_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18148" width="8" description="">
		<bitfield id="R5SS1_CPU0_B1TCM0_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_B0TCM0_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU0_ATCM0_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" acronym="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_MASK" offset="0x18150" width="8" description="">
		<bitfield id="R5SS1_CPU1_B1TCM1_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM1_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM1_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Mask Interrupt for address parity error s  to aggregated Interrupt of corresponding CPU1 : Interrupt is Masked0 : Interrupt is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" acronym="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS" offset="0x18154" width="8" description="">
		<bitfield id="R5SS1_CPU1_B1TCM1_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM1_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM1_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_R5SS1_CPU1_TCM_ADDRPARITY_ERRAGG_STATUS_RAW" offset="0x18158" width="8" description="">
		<bitfield id="R5SS1_CPU1_B1TCM1_PARITY_ERR" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="2" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_B0TCM1_PARITY_ERR" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="1" rwaccess="RW"/> 
		<bitfield id="R5SS1_CPU1_ATCM1_PARITY_ERR" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Interrupt from address parity error  of corresponding CPU*_TCM_ADDRPARITY_ERRAGG_MASK registerWrie 0x1 to clear this interrupt." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_TCM_ADDRPARITY_CLR" acronym="MSS_CTRL_R5SS1_TCM_ADDRPARITY_CLR" offset="0x18160" width="24" description="">
		<bitfield id="B1TCM1_ERRADDR_CLR" width="3" begin="22" end="20" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5B" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="B1TCM0_ERRADDR_CLR" width="3" begin="18" end="16" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B1TCM of CR5A" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="B0CM1_ERRADDR_CLR" width="3" begin="14" end="12" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5B" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="B0TCM0_ERRADDR_CLR" width="3" begin="10" end="8" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for B0TCM of CR5A" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="ATCM1_ERRADDR_CLR" width="3" begin="6" end="4" resetval="0x0" description="Write pulse bit field:writing 3'b111 clears  the Address latched after parity error for ATCM of CR5B" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ATCM0_ERRADDR_CLR" width="3" begin="2" end="0" resetval="0x0" description="Pulse bit-field writing 3'b111 clears  the Address latched after parity error for ATCM of CR5A" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_ADDRPARITY_ERR_ATCM" acronym="MSS_CTRL_R5SS1_CORE0_ADDRPARITY_ERR_ATCM" offset="0x18164" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for ATCM of CR5A" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_ADDRPARITY_ERR_ATCM" acronym="MSS_CTRL_R5SS1_CORE1_ADDRPARITY_ERR_ATCM" offset="0x18168" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for ATCM of CR5B" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B0TCM" acronym="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B0TCM" offset="0x1816C" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B0TCM of CR5A" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B0TCM" acronym="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B0TCM" offset="0x18170" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B0TCM of CR5B" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B1TCM" acronym="MSS_CTRL_R5SS1_CORE0_ERR_ADDRPARITY_B1TCM" offset="0x18174" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B1TCM of CR5A" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B1TCM" acronym="MSS_CTRL_R5SS1_CORE1_ERR_ADDRPARITY_B1TCM" offset="0x18178" width="24" description="">
		<bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x0" description="Address lathched when parity error is occurred for B1TCM of CR5B" range="19 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_TCM_ADDRPARITY_ERRFORCE" acronym="MSS_CTRL_R5SS1_TCM_ADDRPARITY_ERRFORCE" offset="0x1817C" width="24" description="">
		<bitfield id="B1TCM1" width="3" begin="22" end="20" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5B" range="22 - 20" rwaccess="RW"/> 
		<bitfield id="B1TCM0" width="3" begin="18" end="16" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B1TCM of CR5A" range="18 - 16" rwaccess="RW"/> 
		<bitfield id="B0TCM1" width="3" begin="14" end="12" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5B" range="14 - 12" rwaccess="RW"/> 
		<bitfield id="B0TCM0" width="3" begin="10" end="8" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for B0TCM of CR5A" range="10 - 8" rwaccess="RW"/> 
		<bitfield id="ATCM1" width="3" begin="6" end="4" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5B" range="6 - 4" rwaccess="RW"/> 
		<bitfield id="ATCM0" width="3" begin="2" end="0" resetval="0x0" description="Write pulse bit field:writing 3'b111 forces  a parity error for ATCM of CR5A" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_PARITY_CTRL" acronym="MSS_CTRL_TPCC0_PARITY_CTRL" offset="0x18180" width="16" description="">
		<bitfield id="TPCC_A_PARITY_ERR_CLR" width="1" begin="16" end="16" resetval="0x0" description="Write pulse bit field:parity clear bit. Writing 1'b1 will clear the tpcc_a_parity_addr" range="16" rwaccess="RW"/> 
		<bitfield id="TPCC_A_PARITY_TESTEN" width="1" begin="4" end="4" resetval="0x0" description="parity test enable for tpcc a" range="4" rwaccess="RW"/> 
		<bitfield id="TPCC_A_PARITY_EN" width="1" begin="0" end="0" resetval="0x0" description="writing 1'b1 enables parity for TPCC_A" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPCC0_PARITY_STATUS" acronym="MSS_CTRL_TPCC0_PARITY_STATUS" offset="0x18184" width="8" description="">
		<bitfield id="TPCC_A_PARITY_ADDR" width="9" begin="8" end="0" resetval="0x0" description="address where parity error happened for tpcca" range="8 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_BUS_SAFETY_CTRL" acronym="MSS_CTRL_BUS_SAFETY_CTRL" offset="0x18200" width="8" description="">
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_CTRL" offset="0x18220" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_FI" offset="0x18224" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR" offset="0x18228" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1822C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18230" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS0_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18234" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_CTRL" offset="0x18240" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_FI" offset="0x18244" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR" offset="0x18248" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1824C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18250" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS0_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18254" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_CTRL" offset="0x18260" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_FI" offset="0x18264" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR" offset="0x18268" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1826C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18270" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS1_CORE0_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18274" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_CTRL" offset="0x18280" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_FI" offset="0x18284" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR" offset="0x18288" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1828C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18290" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS1_CORE1_AXI_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18294" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_CTRL" offset="0x182A0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_FI" offset="0x182A4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR" offset="0x182A8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x182AC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x182B0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x182B4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS0_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x182B8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_CTRL" offset="0x182C0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_FI" offset="0x182C4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR" offset="0x182C8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x182CC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x182D0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x182D4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS0_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x182D8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_CTRL" offset="0x182E0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_FI" offset="0x182E4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR" offset="0x182E8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x182EC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x182F0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x182F4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS1_CORE0_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x182F8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_CTRL" offset="0x18300" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_FI" offset="0x18304" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR" offset="0x18308" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1830C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18310" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18314" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS1_CORE1_AXI_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18318" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_CTRL" offset="0x18320" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_FI" offset="0x18324" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR" offset="0x18328" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1832C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18330" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18334" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18338" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS0_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1833C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_CTRL" offset="0x18340" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_FI" offset="0x18344" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR" offset="0x18348" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1834C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18350" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18354" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18358" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS0_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1835C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_CTRL" offset="0x18360" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_FI" offset="0x18364" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR" offset="0x18368" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1836C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18370" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18374" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18378" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS1_CORE0_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1837C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_CTRL" offset="0x18380" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_FI" offset="0x18384" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR" offset="0x18388" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1838C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x18390" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18394" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_READ" offset="0x18398" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS1_CORE1_AXI_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1839C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_CTRL" offset="0x183A0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_FI" offset="0x183A4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR" offset="0x183A8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x183AC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x183B0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_TPTC00_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x183B4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_CTRL" offset="0x183C0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_FI" offset="0x183C4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR" offset="0x183C8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x183CC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x183D0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_TPTC01_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x183D4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_CTRL" offset="0x183E0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_FI" offset="0x183E4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR" offset="0x183E8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x183EC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x183F0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x183F4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_TPTC00_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x183F8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_CTRL" offset="0x18400" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_FI" offset="0x18404" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR" offset="0x18408" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1840C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18410" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18414" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_TPTC01_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18418" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_CTRL" offset="0x18420" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_FI" offset="0x18424" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR" offset="0x18428" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1842C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18430" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_HSM_TPTC0_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18434" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_CTRL" acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_CTRL" offset="0x18440" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_FI" acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_FI" offset="0x18444" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR" acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR" offset="0x18448" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1844C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_CMD" offset="0x18450" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_HSM_TPTC1_RD_BUS_SAFETY_ERR_STAT_READ" offset="0x18454" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_CTRL" offset="0x18460" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_FI" offset="0x18464" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR" offset="0x18468" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1846C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18470" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18474" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_HSM_TPTC0_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18478" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_CTRL" acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_CTRL" offset="0x18480" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_FI" acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_FI" offset="0x18484" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR" acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR" offset="0x18488" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1848C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_CMD" offset="0x18490" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18494" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_HSM_TPTC1_WR_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x18498" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_CTRL" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_CTRL" offset="0x184A0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_FI" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_FI" offset="0x184A4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR" offset="0x184A8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x184AC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_CMD" offset="0x184B0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x184B4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_READ" offset="0x184B8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_QSPI0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x184BC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_CTRL" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_CTRL" offset="0x184C0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_FI" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_FI" offset="0x184C4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR" offset="0x184C8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_DATA0" offset="0x184CC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_CMD" offset="0x184D0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITE" offset="0x184D4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_READ" offset="0x184D8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_HSM_DTHE_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x184DC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_CTRL" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_CTRL" offset="0x184E0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_FI" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_FI" offset="0x184E4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR" offset="0x184E8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_DATA0" offset="0x184EC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_CMD" offset="0x184F0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITE" offset="0x184F4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_READ" offset="0x184F8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_MSS_CPSW_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x184FC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_CTRL" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_CTRL" offset="0x18500" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_FI" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_FI" offset="0x18504" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR" offset="0x18508" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1850C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18510" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18514" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_READ" offset="0x18518" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_ICSSM_PDSP0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1851C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_CTRL" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_CTRL" offset="0x18520" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_FI" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_FI" offset="0x18524" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR" offset="0x18528" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1852C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_CMD" offset="0x18530" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18534" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_READ" offset="0x18538" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_ICSSM_PDSP1_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1853C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_CTRL" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_CTRL" offset="0x18540" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_FI" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_FI" offset="0x18544" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR" offset="0x18548" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1854C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18550" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18554" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_READ" offset="0x18558" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_MCRC0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1855C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_CTRL" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_CTRL" offset="0x18560" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_FI" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_FI" offset="0x18564" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR" offset="0x18568" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1856C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18570" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18574" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_READ" offset="0x18578" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_SCRM2SCRP_0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1857C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_CTRL" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_CTRL" offset="0x18580" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_FI" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_FI" offset="0x18584" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR" offset="0x18588" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1858C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_CMD" offset="0x18590" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18594" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_READ" offset="0x18598" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_SCRM2SCRP_1_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1859C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_CTRL" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_CTRL" offset="0x185A0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_FI" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_FI" offset="0x185A4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR" offset="0x185A8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_DATA0" offset="0x185AC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_CMD" offset="0x185B0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITE" offset="0x185B4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_READ" offset="0x185B8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_HSM_M_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x185BC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_CTRL" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_CTRL" offset="0x185C0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_FI" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_FI" offset="0x185C4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR" offset="0x185C8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x185CC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x185D0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x185D4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_READ" offset="0x185D8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_HSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x185DC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_CTRL" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_CTRL" offset="0x185E0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_FI" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_FI" offset="0x185E4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR" offset="0x185E8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_DATA0" offset="0x185EC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_CMD" offset="0x185F0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITE" offset="0x185F4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_READ" offset="0x185F8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_ICSSM_S_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x185FC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_CTRL" acronym="MSS_CTRL_DAP_BUS_SAFETY_CTRL" offset="0x18600" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_FI" acronym="MSS_CTRL_DAP_BUS_SAFETY_FI" offset="0x18604" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_ERR" acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR" offset="0x18608" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1860C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_CMD" offset="0x18610" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18614" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_READ" offset="0x18618" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_DAP_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1861C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_CTRL" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_CTRL" offset="0x18620" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_FI" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_FI" offset="0x18624" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR" offset="0x18628" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1862C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18630" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18634" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_READ" offset="0x18638" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_L2OCRAM_BANK0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1863C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_CTRL" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_CTRL" offset="0x18640" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_FI" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_FI" offset="0x18644" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR" offset="0x18648" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1864C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_CMD" offset="0x18650" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18654" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_READ" offset="0x18658" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_L2OCRAM_BANK1_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1865C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_CTRL" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_CTRL" offset="0x18660" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_FI" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_FI" offset="0x18664" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR" offset="0x18668" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1866C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_CMD" offset="0x18670" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18674" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_READ" offset="0x18678" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_L2OCRAM_BANK2_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1867C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_CTRL" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_CTRL" offset="0x18680" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_FI" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_FI" offset="0x18684" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR" offset="0x18688" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1868C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_CMD" offset="0x18690" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18694" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_READ" offset="0x18698" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_L2OCRAM_BANK3_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1869C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_CTRL" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_CTRL" offset="0x186A0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_FI" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_FI" offset="0x186A4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR" offset="0x186A8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_DATA0" offset="0x186AC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_CMD" offset="0x186B0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITE" offset="0x186B4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_READ" offset="0x186B8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_MBOX_SRAM_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x186BC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_CTRL" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_CTRL" offset="0x186C0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_FI" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_FI" offset="0x186C4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR" offset="0x186C8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_DATA0" offset="0x186CC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_CMD" offset="0x186D0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITE" offset="0x186D4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_READ" offset="0x186D8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_STM_STIM_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x186DC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_CTRL" acronym="MSS_CTRL_MMC0_BUS_SAFETY_CTRL" offset="0x186E0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_FI" acronym="MSS_CTRL_MMC0_BUS_SAFETY_FI" offset="0x186E4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_ERR" acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR" offset="0x186E8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x186EC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_CMD" offset="0x186F0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x186F4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_READ" offset="0x186F8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_MMC0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x186FC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_CTRL" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_CTRL" offset="0x18700" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_FI" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_FI" offset="0x18704" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR" offset="0x18708" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1870C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_CMD" offset="0x18710" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18714" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_READ" offset="0x18718" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_GPMC0_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1871C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_CTRL" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_CTRL" offset="0x18720" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_FI" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_FI" offset="0x18724" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR" offset="0x18728" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1872C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_CMD" offset="0x18730" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18734" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_READ" offset="0x18738" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_MAIN_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1873C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_CTRL" offset="0x18740" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_FI" offset="0x18744" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR" offset="0x18748" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1874C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x18750" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18754" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x18758" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS0_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1875C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_CTRL" offset="0x18760" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_FI" offset="0x18764" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR" offset="0x18768" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1876C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x18770" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18774" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x18778" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS0_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1877C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_CTRL" offset="0x18780" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_FI" offset="0x18784" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR" offset="0x18788" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x1878C" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x18790" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x18794" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x18798" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS1_CORE0_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x1879C" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_CTRL" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_CTRL" offset="0x187A0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_FI" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_FI" offset="0x187A4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR" offset="0x187A8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_DATA0" offset="0x187AC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_CMD" offset="0x187B0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITE" offset="0x187B4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_READ" offset="0x187B8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_R5SS1_CORE1_AHB_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x187BC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_CTRL" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_CTRL" offset="0x187C0" width="24" description="">
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="8" rwaccess="RW"/> 
		<bitfield id="ENABLE" width="3" begin="2" end="0" resetval="0x7" description="Refer to AM602 Substem Microarch document for more details" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_FI" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_FI" offset="0x187C4" width="32" description="">
		<bitfield id="SAFE" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RW"/> 
		<bitfield id="MAIN" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RW"/> 
		<bitfield id="DATA" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RW"/> 
		<bitfield id="DED" width="1" begin="5" end="5" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="5" rwaccess="RW"/> 
		<bitfield id="SEC" width="1" begin="4" end="4" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="4" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE_REQ" width="1" begin="3" end="3" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="3" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN_REQ" width="1" begin="2" end="2" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="2" rwaccess="RW"/> 
		<bitfield id="GLOBAL_SAFE" width="1" begin="1" end="1" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="1" rwaccess="RW"/> 
		<bitfield id="GLOBAL_MAIN" width="1" begin="0" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR" offset="0x187C8" width="32" description="">
		<bitfield id="DED" width="8" begin="31" end="24" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 24" rwaccess="RO"/> 
		<bitfield id="SEC" width="8" begin="23" end="16" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="23 - 16" rwaccess="RO"/> 
		<bitfield id="COMP_CHECK" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="COMP_ERR" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_DATA0" offset="0x187CC" width="16" description="">
		<bitfield id="D1" width="8" begin="15" end="8" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="15 - 8" rwaccess="RO"/> 
		<bitfield id="D0" width="8" begin="7" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="7 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_CMD" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_CMD" offset="0x187D0" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITE" offset="0x187D4" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_READ" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_READ" offset="0x187D8" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" acronym="MSS_CTRL_PERI_VBUSP_BUS_SAFETY_ERR_STAT_WRITERESP" offset="0x187DC" width="32" description="">
		<bitfield id="STAT" width="32" begin="31" end="0" resetval="0x0" description="Refer to AM602 Substem Microarch document for more details" range="31 - 0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_NERROR_MASK" acronym="MSS_CTRL_NERROR_MASK" offset="0x18820" width="8" description="">
		<bitfield id="MASK" width="3" begin="2" end="0" resetval="0x0" description="writing 3'b111 will mask the Nerror propagation to padWriting 3'b000 will unmask the Nerror propagation to pad" range="2 - 0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT0" acronym="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT0" offset="0x18824" width="32" description="">
		<bitfield id="ICSSM_SLAVE" width="1" begin="30" end="30" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="30" rwaccess="RO"/> 
		<bitfield id="ICSSM_PDSP1" width="1" begin="29" end="29" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="29" rwaccess="RO"/> 
		<bitfield id="ICSSM_PDSP0" width="1" begin="28" end="28" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="28" rwaccess="RO"/> 
		<bitfield id="MSS_MBOX" width="1" begin="27" end="27" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="27" rwaccess="RO"/> 
		<bitfield id="L2RAM3" width="1" begin="26" end="26" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="26" rwaccess="RO"/> 
		<bitfield id="L2RAM2" width="1" begin="25" end="25" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="25" rwaccess="RO"/> 
		<bitfield id="L2RAM1" width="1" begin="24" end="24" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="24" rwaccess="RO"/> 
		<bitfield id="L2RAM0" width="1" begin="23" end="23" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="23" rwaccess="RO"/> 
		<bitfield id="SCRM2SCRP_1" width="1" begin="22" end="22" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="22" rwaccess="RO"/> 
		<bitfield id="SCRM2SCRP_0" width="1" begin="21" end="21" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="21" rwaccess="RO"/> 
		<bitfield id="DTHE" width="1" begin="20" end="20" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="20" rwaccess="RO"/> 
		<bitfield id="HSM_S" width="1" begin="19" end="19" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="19" rwaccess="RO"/> 
		<bitfield id="MCRC" width="1" begin="18" end="18" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="18" rwaccess="RO"/> 
		<bitfield id="QSPI" width="1" begin="17" end="17" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="17" rwaccess="RO"/> 
		<bitfield id="HSM_TPTC_A1_WR" width="1" begin="16" end="16" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="16" rwaccess="RO"/> 
		<bitfield id="HSM_TPTC_A1_RD" width="1" begin="15" end="15" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="15" rwaccess="RO"/> 
		<bitfield id="HSM_TPTC_A0_WR" width="1" begin="14" end="14" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="14" rwaccess="RO"/> 
		<bitfield id="HSM_TPTC_A0_RD" width="1" begin="13" end="13" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="13" rwaccess="RO"/> 
		<bitfield id="MSS_TPTC_A1_WR" width="1" begin="12" end="12" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="12" rwaccess="RO"/> 
		<bitfield id="MSS_TPTC_A0_WR" width="1" begin="11" end="11" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="11" rwaccess="RO"/> 
		<bitfield id="MSS_TPTC_A1_RD" width="1" begin="10" end="10" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="10" rwaccess="RO"/> 
		<bitfield id="MSS_TPTC_A0_RD" width="1" begin="9" end="9" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="9" rwaccess="RO"/> 
		<bitfield id="CPSW" width="1" begin="8" end="8" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="8" rwaccess="RO"/> 
		<bitfield id="HSM" width="1" begin="7" end="7" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="7" rwaccess="RO"/> 
		<bitfield id="DAP" width="1" begin="6" end="6" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="6" rwaccess="RO"/> 
		<bitfield id="CR5B_SLV" width="1" begin="5" end="5" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="5" rwaccess="RO"/> 
		<bitfield id="CR5A_SLV" width="1" begin="4" end="4" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="4" rwaccess="RO"/> 
		<bitfield id="CR5B_WR" width="1" begin="3" end="3" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="3" rwaccess="RO"/> 
		<bitfield id="CR5A_WR" width="1" begin="2" end="2" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="2" rwaccess="RO"/> 
		<bitfield id="CR5B_RD" width="1" begin="1" end="1" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="1" rwaccess="RO"/> 
		<bitfield id="CR5A_RD" width="1" begin="0" end="0" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT1" acronym="MSS_CTRL_MSS_BUS_SAFETY_SEC_ERR_STAT1" offset="0x18828" width="32" description="">
		<bitfield id="CR5A1_WR" width="1" begin="26" end="26" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="26" rwaccess="RO"/> 
		<bitfield id="CR5B1_RD" width="1" begin="25" end="25" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="25" rwaccess="RO"/> 
		<bitfield id="CR5A1_RD" width="1" begin="24" end="24" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="24" rwaccess="RO"/> 
		<bitfield id="GPMC" width="1" begin="5" end="5" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="5" rwaccess="RO"/> 
		<bitfield id="MMC" width="1" begin="4" end="4" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="4" rwaccess="RO"/> 
		<bitfield id="STM_STIM" width="1" begin="3" end="3" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="3" rwaccess="RO"/> 
		<bitfield id="CR5B1_SLV" width="1" begin="2" end="2" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="2" rwaccess="RO"/> 
		<bitfield id="CR5A1_SLV" width="1" begin="1" end="1" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="1" rwaccess="RO"/> 
		<bitfield id="CR5B1_WR" width="1" begin="0" end="0" resetval="0x0" description="Bus safety single-bit-error of Node mentioned in the field" range="0" rwaccess="RO"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK0" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK0" offset="0x18834" width="32" description="">
		<bitfield id="DTHE_VBUSM_ERRH" width="1" begin="31" end="31" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="31" rwaccess="RW"/> 
		<bitfield id="MCRC_VBUSM_ERRH" width="1" begin="30" end="30" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="30" rwaccess="RW"/> 
		<bitfield id="QSPI_VBUSM_ERRH" width="1" begin="29" end="29" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="29" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP1_VBUSM_ERRH" width="1" begin="28" end="28" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="28" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP0_VBUSM_ERRH" width="1" begin="27" end="27" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="27" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_WR_VBUSM_ERRH" width="1" begin="26" end="26" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="26" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_RD_VBUSM_ERRH" width="1" begin="25" end="25" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="25" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_WR_VBUSM_ERRH" width="1" begin="24" end="24" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="24" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_RD_VBUSM_ERRH" width="1" begin="23" end="23" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="23" rwaccess="RW"/> 
		<bitfield id="TPTC1_WR_VBUSM_ERRH" width="1" begin="22" end="22" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="22" rwaccess="RW"/> 
		<bitfield id="TPTC0_WR_VBUSM_ERRH" width="1" begin="21" end="21" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="21" rwaccess="RW"/> 
		<bitfield id="TPTC1_RD_VBUSM_ERRH" width="1" begin="20" end="20" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="20" rwaccess="RW"/> 
		<bitfield id="TPTC0_RD_VBUSM_ERRH" width="1" begin="19" end="19" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="19" rwaccess="RW"/> 
		<bitfield id="L2RAM3_VBUSM_ERRH" width="1" begin="18" end="18" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="18" rwaccess="RW"/> 
		<bitfield id="L2RAM2_VBUSM_ERRH" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="L2RAM1_VBUSM_ERRH" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="L2RAM0_VBUSM_ERRH" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="CPSW_VBUSM_ERRH" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="HSM_VBUSM_ERRH" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="DAP_VBUSM_ERRH" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="CR5B1_SLV_VBUSM_ERRH" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="CR5A1_SLV_VBUSM_ERRH" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="CR5B1_WR_VBUSM_ERRH" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="CR5A1_WR_VBUSM_ERRH" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="CR5B1_RD_VBUSM_ERRH" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="CR5A1_RD_VBUSM_ERRH" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="CR5B0_SLV_VBUSM_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="CR5A0_SLV_VBUSM_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="CR5B0_WR_VBUSM_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A0_WR_VBUSM_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_RD_VBUSM_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_RD_VBUSM_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS0" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS0" offset="0x18838" width="32" description="">
		<bitfield id="DTHE_VBUSM_ERRH" width="1" begin="31" end="31" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="31" rwaccess="RW"/> 
		<bitfield id="MCRC_VBUSM_ERRH" width="1" begin="30" end="30" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="30" rwaccess="RW"/> 
		<bitfield id="QSPI_VBUSM_ERRH" width="1" begin="29" end="29" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="29" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP1_VBUSM_ERRH" width="1" begin="28" end="28" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="28" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP0_VBUSM_ERRH" width="1" begin="27" end="27" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="27" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_WR_VBUSM_ERRH" width="1" begin="26" end="26" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="26" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_RD_VBUSM_ERRH" width="1" begin="25" end="25" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="25" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_WR_VBUSM_ERRH" width="1" begin="24" end="24" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="24" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_RD_VBUSM_ERRH" width="1" begin="23" end="23" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="23" rwaccess="RW"/> 
		<bitfield id="TPTC1_WR_VBUSM_ERRH" width="1" begin="22" end="22" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="22" rwaccess="RW"/> 
		<bitfield id="TPTC0_WR_VBUSM_ERRH" width="1" begin="21" end="21" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="21" rwaccess="RW"/> 
		<bitfield id="TPTC1_RD_VBUSM_ERRH" width="1" begin="20" end="20" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="20" rwaccess="RW"/> 
		<bitfield id="TPTC0_RD_VBUSM_ERRH" width="1" begin="19" end="19" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="19" rwaccess="RW"/> 
		<bitfield id="L2RAM3_VBUSM_ERRH" width="1" begin="18" end="18" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="18" rwaccess="RW"/> 
		<bitfield id="L2RAM2_VBUSM_ERRH" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="L2RAM1_VBUSM_ERRH" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="L2RAM0_VBUSM_ERRH" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="CPSW_VBUSM_ERRH" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="HSM_VBUSM_ERRH" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="DAP_VBUSM_ERRH" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="CR5B1_SLV_VBUSM_ERRH" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="CR5A1_SLV_VBUSM_ERRH" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="CR5B1_WR_VBUSM_ERRH" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="CR5A1_WR_VBUSM_ERRH" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="CR5B1_RD_VBUSM_ERRH" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="CR5A1_RD_VBUSM_ERRH" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="CR5B0_SLV_VBUSM_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="CR5A0_SLV_VBUSM_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="CR5B0_WR_VBUSM_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="CR5A0_WR_VBUSM_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_RD_VBUSM_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_RD_VBUSM_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW0" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW0" offset="0x1883C" width="32" description="">
		<bitfield id="DTHE_VBUSM_ERRH" width="1" begin="31" end="31" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="31" rwaccess="RW"/> 
		<bitfield id="MCRC_VBUSM_ERRH" width="1" begin="30" end="30" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="30" rwaccess="RW"/> 
		<bitfield id="QSPI_VBUSM_ERRH" width="1" begin="29" end="29" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="29" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP1_VBUSM_ERRH" width="1" begin="28" end="28" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="28" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP0_VBUSM_ERRH" width="1" begin="27" end="27" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="27" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_WR_VBUSM_ERRH" width="1" begin="26" end="26" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="26" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_RD_VBUSM_ERRH" width="1" begin="25" end="25" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="25" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_WR_VBUSM_ERRH" width="1" begin="24" end="24" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="24" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_RD_VBUSM_ERRH" width="1" begin="23" end="23" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="23" rwaccess="RW"/> 
		<bitfield id="TPTC1_WR_VBUSM_ERRH" width="1" begin="22" end="22" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="22" rwaccess="RW"/> 
		<bitfield id="TPTC0_WR_VBUSM_ERRH" width="1" begin="21" end="21" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="21" rwaccess="RW"/> 
		<bitfield id="TPTC1_RD_VBUSM_ERRH" width="1" begin="20" end="20" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="20" rwaccess="RW"/> 
		<bitfield id="TPTC0_RD_VBUSM_ERRH" width="1" begin="19" end="19" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="19" rwaccess="RW"/> 
		<bitfield id="L2RAM3_VBUSM_ERRH" width="1" begin="18" end="18" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="18" rwaccess="RW"/> 
		<bitfield id="L2RAM2_VBUSM_ERRH" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="L2RAM1_VBUSM_ERRH" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="L2RAM0_VBUSM_ERRH" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="CPSW_VBUSM_ERRH" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="HSM_VBUSM_ERRH" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="DAP_VBUSM_ERRH" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="CR5B1_SLV_VBUSM_ERRH" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="CR5A1_SLV_VBUSM_ERRH" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="CR5B1_WR_VBUSM_ERRH" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="CR5A1_WR_VBUSM_ERRH" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="CR5B1_RD_VBUSM_ERRH" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="CR5A1_RD_VBUSM_ERRH" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="CR5B0_SLV_VBUSM_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="CR5A0_SLV_VBUSM_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="CR5B0_WR_VBUSM_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A0_WR_VBUSM_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_RD_VBUSM_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_RD_VBUSM_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H0_ERRAGG_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK1" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_MASK1" offset="0x18844" width="8" description="">
		<bitfield id="GPMC_VBUSM_ERRH" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MMC_VBUSM_ERRH" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="STM_STIM_VBUSM_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MSS_MBOX_VBUSM_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="ICSSMSLAVE_VBUSM_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="HSM_S_VBUSM_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_1_VBUSM_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_0_VBUSM_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_H1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS1" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS1" offset="0x18848" width="8" description="">
		<bitfield id="GPMC_VBUSM_ERRH" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MMC_VBUSM_ERRH" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="STM_STIM_VBUSM_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MSS_MBOX_VBUSM_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="ICSSMSLAVE_VBUSM_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="HSM_S_VBUSM_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_1_VBUSM_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_0_VBUSM_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW1" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_H_ERRAGG_STATUS_RAW1" offset="0x1884C" width="8" description="">
		<bitfield id="GPMC_VBUSM_ERRH" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MMC_VBUSM_ERRH" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="STM_STIM_VBUSM_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MSS_MBOX_VBUSM_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="ICSSMSLAVE_VBUSM_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="HSM_S_VBUSM_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_1_VBUSM_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_0_VBUSM_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_H1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_H1_ERRAGG_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK0" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK0" offset="0x18854" width="32" description="">
		<bitfield id="DTHE_VBUSM_ERRL" width="1" begin="31" end="31" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="31" rwaccess="RW"/> 
		<bitfield id="MCRC_VBUSM_ERRL" width="1" begin="30" end="30" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="30" rwaccess="RW"/> 
		<bitfield id="QSPI_VBUSM_ERRL" width="1" begin="29" end="29" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="29" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP1_VBUSM_ERRL" width="1" begin="28" end="28" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="28" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP0_VBUSM_ERRL" width="1" begin="27" end="27" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="27" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_WR_VBUSM_ERRL" width="1" begin="26" end="26" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="26" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_RD_VBUSM_ERRL" width="1" begin="25" end="25" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="25" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_WR_VBUSM_ERRL" width="1" begin="24" end="24" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="24" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_RD_VBUSM_ERRL" width="1" begin="23" end="23" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="23" rwaccess="RW"/> 
		<bitfield id="TPTC1_WR_VBUSM_ERRL" width="1" begin="22" end="22" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="22" rwaccess="RW"/> 
		<bitfield id="TPTC0_WR_VBUSM_ERRL" width="1" begin="21" end="21" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="21" rwaccess="RW"/> 
		<bitfield id="TPTC1_RD_VBUSM_ERRL" width="1" begin="20" end="20" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="20" rwaccess="RW"/> 
		<bitfield id="TPTC0_RD_VBUSM_ERRL" width="1" begin="19" end="19" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="19" rwaccess="RW"/> 
		<bitfield id="L2RAM3_VBUSM_ERRL" width="1" begin="18" end="18" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="18" rwaccess="RW"/> 
		<bitfield id="L2RAM2_VBUSM_ERRL" width="1" begin="17" end="17" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="17" rwaccess="RW"/> 
		<bitfield id="L2RAM1_VBUSM_ERRL" width="1" begin="16" end="16" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="16" rwaccess="RW"/> 
		<bitfield id="L2RAM0_VBUSM_ERRL" width="1" begin="15" end="15" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="15" rwaccess="RW"/> 
		<bitfield id="CPSW_VBUSM_ERRL" width="1" begin="14" end="14" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="14" rwaccess="RW"/> 
		<bitfield id="HSM_VBUSM_ERRL" width="1" begin="13" end="13" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="13" rwaccess="RW"/> 
		<bitfield id="DAP_VBUSM_ERRL" width="1" begin="12" end="12" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="12" rwaccess="RW"/> 
		<bitfield id="CR5B1_SLV_VBUSM_ERRL" width="1" begin="11" end="11" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="11" rwaccess="RW"/> 
		<bitfield id="CR5A1_SLV_VBUSM_ERRL" width="1" begin="10" end="10" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="10" rwaccess="RW"/> 
		<bitfield id="CR5B1_WR_VBUSM_ERRL" width="1" begin="9" end="9" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="9" rwaccess="RW"/> 
		<bitfield id="CR5A1_WR_VBUSM_ERRL" width="1" begin="8" end="8" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="8" rwaccess="RW"/> 
		<bitfield id="CR5B1_RD_VBUSM_ERRL" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="CR5A1_RD_VBUSM_ERRL" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="CR5B0_SLV_VBUSM_ERRL" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="CR5A0_SLV_VBUSM_ERRL" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="CR5B0_WR_VBUSM_ERRL" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A0_WR_VBUSM_ERRL" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_RD_VBUSM_ERRL" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_RD_VBUSM_ERRL" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L0_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS0" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS0" offset="0x18858" width="32" description="">
		<bitfield id="DTHE_VBUSM_ERRL" width="1" begin="31" end="31" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="31" rwaccess="RW"/> 
		<bitfield id="MCRC_VBUSM_ERRL" width="1" begin="30" end="30" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="30" rwaccess="RW"/> 
		<bitfield id="QSPI_VBUSM_ERRL" width="1" begin="29" end="29" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="29" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP1_VBUSM_ERRL" width="1" begin="28" end="28" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="28" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP0_VBUSM_ERRL" width="1" begin="27" end="27" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="27" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_WR_VBUSM_ERRL" width="1" begin="26" end="26" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="26" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_RD_VBUSM_ERRL" width="1" begin="25" end="25" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="25" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_WR_VBUSM_ERRL" width="1" begin="24" end="24" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="24" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_RD_VBUSM_ERRL" width="1" begin="23" end="23" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="23" rwaccess="RW"/> 
		<bitfield id="TPTC1_WR_VBUSM_ERRL" width="1" begin="22" end="22" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="22" rwaccess="RW"/> 
		<bitfield id="TPTC0_WR_VBUSM_ERRL" width="1" begin="21" end="21" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="21" rwaccess="RW"/> 
		<bitfield id="TPTC1_RD_VBUSM_ERRL" width="1" begin="20" end="20" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="20" rwaccess="RW"/> 
		<bitfield id="TPTC0_RD_VBUSM_ERRL" width="1" begin="19" end="19" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="19" rwaccess="RW"/> 
		<bitfield id="L2RAM3_VBUSM_ERRL" width="1" begin="18" end="18" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="18" rwaccess="RW"/> 
		<bitfield id="L2RAM2_VBUSM_ERRL" width="1" begin="17" end="17" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="17" rwaccess="RW"/> 
		<bitfield id="L2RAM1_VBUSM_ERRL" width="1" begin="16" end="16" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="16" rwaccess="RW"/> 
		<bitfield id="L2RAM0_VBUSM_ERRL" width="1" begin="15" end="15" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="15" rwaccess="RW"/> 
		<bitfield id="CPSW_VBUSM_ERRL" width="1" begin="14" end="14" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="14" rwaccess="RW"/> 
		<bitfield id="HSM_VBUSM_ERRL" width="1" begin="13" end="13" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="13" rwaccess="RW"/> 
		<bitfield id="DAP_VBUSM_ERRL" width="1" begin="12" end="12" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="12" rwaccess="RW"/> 
		<bitfield id="CR5B1_SLV_VBUSM_ERRL" width="1" begin="11" end="11" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="11" rwaccess="RW"/> 
		<bitfield id="CR5A1_SLV_VBUSM_ERRL" width="1" begin="10" end="10" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="10" rwaccess="RW"/> 
		<bitfield id="CR5B1_WR_VBUSM_ERRL" width="1" begin="9" end="9" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="9" rwaccess="RW"/> 
		<bitfield id="CR5A1_WR_VBUSM_ERRL" width="1" begin="8" end="8" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="8" rwaccess="RW"/> 
		<bitfield id="CR5B1_RD_VBUSM_ERRL" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="CR5A1_RD_VBUSM_ERRL" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="CR5B0_SLV_VBUSM_ERRL" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="CR5A0_SLV_VBUSM_ERRL" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="CR5B0_WR_VBUSM_ERRL" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="CR5A0_WR_VBUSM_ERRL" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_RD_VBUSM_ERRL" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_RD_VBUSM_ERRL" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW0" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW0" offset="0x1885C" width="32" description="">
		<bitfield id="DTHE_VBUSM_ERRL" width="1" begin="31" end="31" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="31" rwaccess="RW"/> 
		<bitfield id="MCRC_VBUSM_ERRL" width="1" begin="30" end="30" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="30" rwaccess="RW"/> 
		<bitfield id="QSPI_VBUSM_ERRL" width="1" begin="29" end="29" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="29" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP1_VBUSM_ERRL" width="1" begin="28" end="28" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="28" rwaccess="RW"/> 
		<bitfield id="ICSSM_PDSP0_VBUSM_ERRL" width="1" begin="27" end="27" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="27" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_WR_VBUSM_ERRL" width="1" begin="26" end="26" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="26" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC1_RD_VBUSM_ERRL" width="1" begin="25" end="25" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="25" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_WR_VBUSM_ERRL" width="1" begin="24" end="24" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="24" rwaccess="RW"/> 
		<bitfield id="HSM_TPTC0_RD_VBUSM_ERRL" width="1" begin="23" end="23" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="23" rwaccess="RW"/> 
		<bitfield id="TPTC1_WR_VBUSM_ERRL" width="1" begin="22" end="22" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="22" rwaccess="RW"/> 
		<bitfield id="TPTC0_WR_VBUSM_ERRL" width="1" begin="21" end="21" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="21" rwaccess="RW"/> 
		<bitfield id="TPTC1_RD_VBUSM_ERRL" width="1" begin="20" end="20" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="20" rwaccess="RW"/> 
		<bitfield id="TPTC0_RD_VBUSM_ERRL" width="1" begin="19" end="19" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="19" rwaccess="RW"/> 
		<bitfield id="L2RAM3_VBUSM_ERRL" width="1" begin="18" end="18" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="18" rwaccess="RW"/> 
		<bitfield id="L2RAM2_VBUSM_ERRL" width="1" begin="17" end="17" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="17" rwaccess="RW"/> 
		<bitfield id="L2RAM1_VBUSM_ERRL" width="1" begin="16" end="16" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="16" rwaccess="RW"/> 
		<bitfield id="L2RAM0_VBUSM_ERRL" width="1" begin="15" end="15" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="15" rwaccess="RW"/> 
		<bitfield id="CPSW_VBUSM_ERRL" width="1" begin="14" end="14" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="14" rwaccess="RW"/> 
		<bitfield id="HSM_VBUSM_ERRL" width="1" begin="13" end="13" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="13" rwaccess="RW"/> 
		<bitfield id="DAP_VBUSM_ERRL" width="1" begin="12" end="12" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="12" rwaccess="RW"/> 
		<bitfield id="CR5B1_SLV_VBUSM_ERRL" width="1" begin="11" end="11" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="11" rwaccess="RW"/> 
		<bitfield id="CR5A1_SLV_VBUSM_ERRL" width="1" begin="10" end="10" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="10" rwaccess="RW"/> 
		<bitfield id="CR5B1_WR_VBUSM_ERRL" width="1" begin="9" end="9" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="9" rwaccess="RW"/> 
		<bitfield id="CR5A1_WR_VBUSM_ERRL" width="1" begin="8" end="8" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="8" rwaccess="RW"/> 
		<bitfield id="CR5B1_RD_VBUSM_ERRL" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="CR5A1_RD_VBUSM_ERRL" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="CR5B0_SLV_VBUSM_ERRL" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="CR5A0_SLV_VBUSM_ERRL" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="CR5B0_WR_VBUSM_ERRL" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A0_WR_VBUSM_ERRL" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_RD_VBUSM_ERRL" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_RD_VBUSM_ERRL" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L0_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L0_ERRAGG_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK1" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_MASK1" offset="0x18864" width="8" description="">
		<bitfield id="GPMC_VBUSM_ERRL" width="1" begin="7" end="7" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="7" rwaccess="RW"/> 
		<bitfield id="MMC_VBUSM_ERRL" width="1" begin="6" end="6" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="6" rwaccess="RW"/> 
		<bitfield id="STM_STIM_VBUSM_ERRL" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MSS_MBOX_VBUSM_ERRL" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="ICSSMSLAVE_VBUSM_ERRL" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="HSM_S_VBUSM_ERRL" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_1_VBUSM_ERRL" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_0_VBUSM_ERRL" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MSS_VBUSM_SAFETY_L1_ERRAGG to aggregated Error MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS1" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS1" offset="0x18868" width="8" description="">
		<bitfield id="GPMC_VBUSM_ERRL" width="1" begin="7" end="7" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="7" rwaccess="RW"/> 
		<bitfield id="MMC_VBUSM_ERRL" width="1" begin="6" end="6" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="6" rwaccess="RW"/> 
		<bitfield id="STM_STIM_VBUSM_ERRL" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MSS_MBOX_VBUSM_ERRL" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="ICSSMSLAVE_VBUSM_ERRL" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="HSM_S_VBUSM_ERRL" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_1_VBUSM_ERRL" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_0_VBUSM_ERRL" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW1" acronym="MSS_CTRL_MSS_VBUSM_SAFETY_L_ERRAGG_STATUS_RAW1" offset="0x1886C" width="8" description="">
		<bitfield id="GPMC_VBUSM_ERRL" width="1" begin="7" end="7" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="7" rwaccess="RW"/> 
		<bitfield id="MMC_VBUSM_ERRL" width="1" begin="6" end="6" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="6" rwaccess="RW"/> 
		<bitfield id="STM_STIM_VBUSM_ERRL" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MSS_MBOX_VBUSM_ERRL" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="ICSSMSLAVE_VBUSM_ERRL" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="HSM_S_VBUSM_ERRL" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_1_VBUSM_ERRL" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="SCRM2SCRP_0_VBUSM_ERRL" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MSS_VBUSM_SAFETY_L1_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSM_SAFETY_L1_ERRAGG_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_MASK" acronym="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_MASK" offset="0x18874" width="8" description="">
		<bitfield id="PERI_VBUSP_VBUSP_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="5" rwaccess="RW"/> 
		<bitfield id="MAIN_VBUSP_VBUSP_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="4" rwaccess="RW"/> 
		<bitfield id="CR5B1_AHB_VBUSP_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_AHB_VBUSP_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_AHB_VBUSP_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_AHB_VBUSP_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Mask Error from MSS_VBUSP_SAFETY_H_ERRAGG to aggregated Error MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG1 : Error is Masked0 : Error is Unmasked" range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS" acronym="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS" offset="0x18878" width="8" description="">
		<bitfield id="PERI_VBUSP_VBUSP_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="5" rwaccess="RW"/> 
		<bitfield id="MAIN_VBUSP_VBUSP_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="4" rwaccess="RW"/> 
		<bitfield id="CR5B1_AHB_VBUSP_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_AHB_VBUSP_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_AHB_VBUSP_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_AHB_VBUSP_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set only if Interupt is unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASKWrie 0x1 to clear this Error." range="0" rwaccess="RW"/>
	</register>
	<register id="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS_RAW" acronym="MSS_CTRL_MSS_VBUSP_SAFETY_H_ERRAGG_STATUS_RAW" offset="0x1887C" width="8" description="">
		<bitfield id="PERI_VBUSP_VBUSP_ERRH" width="1" begin="5" end="5" resetval="0x0" description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK" range="5" rwaccess="RW"/> 
		<bitfield id="MAIN_VBUSP_VBUSP_ERRH" width="1" begin="4" end="4" resetval="0x0" description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK" range="4" rwaccess="RW"/> 
		<bitfield id="CR5B1_AHB_VBUSP_ERRH" width="1" begin="3" end="3" resetval="0x0" description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK" range="3" rwaccess="RW"/> 
		<bitfield id="CR5A1_AHB_VBUSP_ERRH" width="1" begin="2" end="2" resetval="0x0" description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK" range="2" rwaccess="RW"/> 
		<bitfield id="CR5B0_AHB_VBUSP_ERRH" width="1" begin="1" end="1" resetval="0x0" description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK" range="1" rwaccess="RW"/> 
		<bitfield id="CR5A0_AHB_VBUSP_ERRH" width="1" begin="0" end="0" resetval="0x0" description="Raw Status of Error from MSS_VBUSP_SAFETY_H_ERRAGG. Set irrespective if the Interupt is masked or unmasked in MSS_VBUSP_SAFETY_H_ERRAGG_ERRAGG_MASK" range="0" rwaccess="RW"/>
	</register>
</module>