
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6.v
# synth_design -part xc7z020clg484-3 -top f3m_mux6 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f3m_mux6 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 259764 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 25.895 ; free physical = 246670 ; free virtual = 314468
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.301 ; gain = 84.660 ; free physical = 246662 ; free virtual = 314460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.301 ; gain = 84.660 ; free physical = 246638 ; free virtual = 314437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.301 ; gain = 92.660 ; free physical = 246637 ; free virtual = 314436
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.297 ; gain = 113.656 ; free physical = 246511 ; free virtual = 314311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246215 ; free virtual = 314017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246212 ; free virtual = 314014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246210 ; free virtual = 314012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246258 ; free virtual = 314060
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246257 ; free virtual = 314060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246256 ; free virtual = 314058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246255 ; free virtual = 314058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246255 ; free virtual = 314060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246256 ; free virtual = 314062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   388|
|2     |LUT6 |   194|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   582|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246256 ; free virtual = 314061
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246256 ; free virtual = 314062
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1741.945 ; gain = 267.305 ; free physical = 246265 ; free virtual = 314070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.078 ; gain = 0.000 ; free physical = 246046 ; free virtual = 313849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1788.078 ; gain = 313.535 ; free physical = 246083 ; free virtual = 313886
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2416.766 ; gain = 628.688 ; free physical = 245313 ; free virtual = 313117
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.766 ; gain = 0.000 ; free physical = 245313 ; free virtual = 313117
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2440.773 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313113
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245166 ; free virtual = 312969

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 46739184

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245164 ; free virtual = 312968

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 46739184

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245122 ; free virtual = 312925
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 46739184

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245122 ; free virtual = 312925
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 46739184

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245122 ; free virtual = 312925
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 46739184

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245122 ; free virtual = 312925
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 46739184

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245122 ; free virtual = 312926
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 46739184

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245123 ; free virtual = 312927
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245123 ; free virtual = 312927
Ending Logic Optimization Task | Checksum: 46739184

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245124 ; free virtual = 312927

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 46739184

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312929

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 46739184

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312929

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312929
Ending Netlist Obfuscation Task | Checksum: 46739184

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312929
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.840 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312929
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 46739184
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f3m_mux6 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.820 ; gain = 0.000 ; free physical = 245103 ; free virtual = 312907
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.820 ; gain = 0.000 ; free physical = 245103 ; free virtual = 312906
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.820 ; gain = 0.000 ; free physical = 245101 ; free virtual = 312905
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.820 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312904
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2526.820 ; gain = 0.000 ; free physical = 245081 ; free virtual = 312885
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245091 ; free virtual = 312894


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f3m_mux6 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 46739184

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245091 ; free virtual = 312895
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 46739184
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2646.879 ; gain = 136.039 ; free physical = 245093 ; free virtual = 312896
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27365232 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 46739184

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245119 ; free virtual = 312922
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 46739184

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245119 ; free virtual = 312922
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 46739184

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245116 ; free virtual = 312920
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 46739184

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245116 ; free virtual = 312920
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 46739184

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245116 ; free virtual = 312920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245116 ; free virtual = 312920
Ending Netlist Obfuscation Task | Checksum: 46739184

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245116 ; free virtual = 312920
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244706 ; free virtual = 312510
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244706 ; free virtual = 312510
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244706 ; free virtual = 312510

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244696 ; free virtual = 312499

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f1eb7ec6

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244692 ; free virtual = 312495

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f1eb7ec6

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244691 ; free virtual = 312494
Phase 1 Placer Initialization | Checksum: f1eb7ec6

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244691 ; free virtual = 312494

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f1eb7ec6

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244689 ; free virtual = 312493
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 9a60d387

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244651 ; free virtual = 312454

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9a60d387

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244650 ; free virtual = 312453

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: df2a3401

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244649 ; free virtual = 312452

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f17cf4fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244656 ; free virtual = 312459

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f17cf4fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244663 ; free virtual = 312466

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d5bc5929

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244599 ; free virtual = 312402

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d5bc5929

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244597 ; free virtual = 312400

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d5bc5929

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244596 ; free virtual = 312400
Phase 3 Detail Placement | Checksum: d5bc5929

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244596 ; free virtual = 312400

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: d5bc5929

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312398

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d5bc5929

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312398

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d5bc5929

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244594 ; free virtual = 312398

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244594 ; free virtual = 312397
Phase 4.4 Final Placement Cleanup | Checksum: d5bc5929

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244593 ; free virtual = 312397
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d5bc5929

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244593 ; free virtual = 312397
Ending Placer Task | Checksum: 7c89a2df

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244611 ; free virtual = 312414
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244611 ; free virtual = 312414
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244577 ; free virtual = 312381
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244647 ; free virtual = 312451
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 244630 ; free virtual = 312435
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7c89a2df ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "v5[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "l3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "l3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v4[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v4[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v3[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v3[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v5[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v5[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v2[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v2[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f690368c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245947 ; free virtual = 313750
Post Restoration Checksum: NetGraph: 9025e097 NumContArr: 666a55f5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f690368c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245941 ; free virtual = 313746

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f690368c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245906 ; free virtual = 313712

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f690368c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245906 ; free virtual = 313713

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f690368c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245885 ; free virtual = 313699
Phase 2 Router Initialization | Checksum: f690368c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245885 ; free virtual = 313699

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 97405694

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245865 ; free virtual = 313678

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 97405694

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245863 ; free virtual = 313676
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 97405694

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245856 ; free virtual = 313671

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245834 ; free virtual = 313634
Phase 4 Rip-up And Reroute | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245834 ; free virtual = 313635

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245834 ; free virtual = 313634

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245834 ; free virtual = 313634
Phase 5 Delay and Skew Optimization | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245832 ; free virtual = 313633

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245835 ; free virtual = 313635
Phase 6.1 Hold Fix Iter | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245836 ; free virtual = 313636
Phase 6 Post Hold Fix | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245836 ; free virtual = 313637

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245856 ; free virtual = 313656

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245854 ; free virtual = 313654

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245846 ; free virtual = 313646

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: a7b68cc3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245847 ; free virtual = 313647
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245882 ; free virtual = 313682

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245894 ; free virtual = 313694
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245892 ; free virtual = 313693
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245856 ; free virtual = 313675
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.879 ; gain = 0.000 ; free physical = 245870 ; free virtual = 313678
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f3m_mux6/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.695 ; gain = 0.000 ; free physical = 246689 ; free virtual = 314473
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:21:11 2022...
