-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                al3515@EEWS104A-002                                 
-- Generated date:              Tue Mar 08 14:48:01 +0000 2016                      

Solution Settings: addition.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../addition_source/addition.cpp
      $PROJECT_HOME/../addition_source/addition.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../addition_source/addition.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../addition_source/tb_addition.cpp
      $PROJECT_HOME/../addition_source/addition.h
        $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/mc_scverify.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /addition/core                      33       5          5            0  1          
    Design Total:                       33       5          5            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(3,0,2,0,3)                           4.306      4.306 0.764          0           1 
    mgc_add(3,0,2,1,3)                           4.000      4.000 0.764          1           1 
    mgc_add(4,0,3,0,4)                           5.297      5.297 0.856          1           0 
    mgc_add(8,0,8,0,8)                           9.259      9.259 1.163          1           1 
    mgc_and(1,2)                                 0.730      0.730 0.263          0           3 
    mgc_and(3,2)                                 2.189      2.189 0.263          1           1 
    mgc_mux(8,1,2)                               7.355      7.355 0.369          5           5 
    mgc_not(1)                                   0.000      0.000 0.000          0          10 
    mgc_or(1,2)                                  0.730      0.730 0.268          0           3 
    mgc_or(1,3)                                  1.054      1.054 0.425          0           2 
    mgc_or(1,4)                                  1.379      1.379 0.536          0           2 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(3,1,0,0,0,1,1)                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(8,1,0,0,0,1,1)                   0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,8)                             0.000      0.000 0.000          1           1 
    mgc_in_wire(2,8)                             0.000      0.000 0.000          1           1 
    mgc_out_stdreg(3,40)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              65.777     66.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     57.5          75.1            65.8        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             57.5 (100%)   75.1 (100%)     65.8 (100%) 
      MUX:                36.8  (64%)   44.1  (59%)     36.8  (56%) 
      FUNC:               18.6  (32%)   18.6  (25%)     17.6  (27%) 
      LOGIC:               2.2   (4%)   12.5  (17%)     11.4  (17%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    io_read(output:rsc.d).sdt#1.lpi.dfm            8         Y                  io_read(output:rsc.d).sdt#1.lpi.dfm                   
    io_read(output:rsc.d).sdt.sg1.lpi.dfm          8         Y                  io_read(output:rsc.d).sdt.sg1.lpi.dfm                 
    io_read(output:rsc.d).sdt.sg2.lpi.dfm          8         Y                  io_read(output:rsc.d).sdt.sg2.lpi.dfm                 
    io_read(output:rsc.d).sdt.sg3.lpi.dfm          8         Y                  io_read(output:rsc.d).sdt.sg3.lpi.dfm                 
    io_read(output:rsc.d).sdt.sg4.lpi.dfm          8         Y                  io_read(output:rsc.d).sdt.sg4.lpi.dfm                 
    i#1.sva#1                                      3         Y                  i#1.sva#1                                             
    exit:MAC.lpi                                   1         Y                  exit:MAC.lpi                                          
                                                                                                                                      
    Total:                                        44             44           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  1.7913329999999998
      Slack:      18.208667
      
      Path                                                       Startpoint                              Endpoint                                                 Delay  Slack   
      ---------------------------------------------------------- --------------------------------------- -------------------------------------------------------- ------ -------
      1                                                          addition:core/reg(i#1.sva#1)            addition:core/reg(exit:MAC.lpi)                          1.7913 18.2087 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/reg(i#1.sva#1)                             mgc_reg_pos_3_1_0_0_0_1_1                                                                        0.0000 0.0000  
        addition:core/i#1.sva#1                                                                                                                                   0.0000 0.0000  
        addition:core/MAC:and#8                                  mgc_and_3_2                                                                                      0.2625 0.2625  
        addition:core/MAC:and#8.itm                                                                                                                               0.0000 0.2625  
        addition:core/MAC:acc#5                                  mgc_add_3_0_2_1_3                                                                                0.7644 1.0269  
        addition:core/MAC:acc#5.tmp                                                                                                                               0.0000 1.0269  
        addition:core/MAC:acc                                    mgc_add_3_0_2_0_3                                                                                0.7644 1.7913  
        addition:core/MAC:acc.itm                                                                                                                                 0.0000 1.7913  
        addition:core/MAC:slc                                                                                                                                     0.0000 1.7913  
        addition:core/MAC:slc.itm                                                                                                                                 0.0000 1.7913  
        addition:core/MAC:not                                    mgc_not_1                                                                                        0.0000 1.7913  
        addition:core/MAC:not.itm                                                                                                                                 0.0000 1.7913  
        addition:core/reg(exit:MAC.lpi)                          mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.7913  
                                                                                                                                                                                 
      2                                                          addition:core/reg(exit:MAC.lpi)         addition:core/reg(exit:MAC.lpi)                          1.7913 18.2087 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/reg(exit:MAC.lpi)                          mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 0.0000  
        addition:core/exit:MAC.lpi                                                                                                                                0.0000 0.0000  
        addition:core/MAC:not#4                                  mgc_not_1                                                                                        0.0000 0.0000  
        addition:core/MAC:not#4.itm                                                                                                                               0.0000 0.0000  
        addition:core/MAC:exs#1                                                                                                                                   0.0000 0.0000  
        addition:core/MAC:exs#1.itm                                                                                                                               0.0000 0.0000  
        addition:core/MAC:and#8                                  mgc_and_3_2                                                                                      0.2625 0.2625  
        addition:core/MAC:and#8.itm                                                                                                                               0.0000 0.2625  
        addition:core/MAC:acc#5                                  mgc_add_3_0_2_1_3                                                                                0.7644 1.0269  
        addition:core/MAC:acc#5.tmp                                                                                                                               0.0000 1.0269  
        addition:core/MAC:acc                                    mgc_add_3_0_2_0_3                                                                                0.7644 1.7913  
        addition:core/MAC:acc.itm                                                                                                                                 0.0000 1.7913  
        addition:core/MAC:slc                                                                                                                                     0.0000 1.7913  
        addition:core/MAC:slc.itm                                                                                                                                 0.0000 1.7913  
        addition:core/MAC:not                                    mgc_not_1                                                                                        0.0000 1.7913  
        addition:core/MAC:not.itm                                                                                                                                 0.0000 1.7913  
        addition:core/reg(exit:MAC.lpi)                          mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.7913  
                                                                                                                                                                                 
      3                                                          addition:core/input_a:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt.sg4.lpi.dfm) 1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_a:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux                                        mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux.itm                                                                                                                                     0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt.sg4.lpi.dfm) mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      4                                                          addition:core/input_a:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt.sg2.lpi.dfm) 1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_a:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux#2                                      mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux#2.itm                                                                                                                                   0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt.sg2.lpi.dfm) mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      5                                                          addition:core/input_b:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt.sg2.lpi.dfm) 1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_b:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux#2                                      mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux#2.itm                                                                                                                                   0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt.sg2.lpi.dfm) mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      6                                                          addition:core/input_a:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt.sg1.lpi.dfm) 1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_a:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux#3                                      mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux#3.itm                                                                                                                                   0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt.sg1.lpi.dfm) mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      7                                                          addition:core/input_a:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt#1.lpi.dfm)   1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_a:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux#4                                      mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux#4.itm                                                                                                                                   0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt#1.lpi.dfm)   mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      8                                                          addition:core/input_b:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt#1.lpi.dfm)   1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_b:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux#4                                      mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux#4.itm                                                                                                                                   0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt#1.lpi.dfm)   mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      9                                                          addition:core/input_a:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt.sg3.lpi.dfm) 1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_a:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux#1                                      mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux#1.itm                                                                                                                                   0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt.sg3.lpi.dfm) mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      10                                                         addition:core/input_b:rsc:mgc_in_wire.d addition:core/reg(io_read(output:rsc.d).sdt.sg3.lpi.dfm) 1.5321 18.4679 
                                                                                                                                                                                 
        Instance                                                 Component                                                                                        Delta  Delay   
        --------                                                 ---------                                                                                        -----  -----   
        addition:core/input_b:rsc:mgc_in_wire.d                                                                                                                   0.0000 0.0000  
        addition:core/MAC:acc#3                                  mgc_add_8_0_8_0_8                                                                                1.1631 1.1631  
        addition:core/MAC:acc#3.cmx.sva                                                                                                                           0.0000 1.1631  
        addition:core/mux#1                                      mgc_mux_8_1_2                                                                                    0.3690 1.5321  
        addition:core/mux#1.itm                                                                                                                                   0.0000 1.5321  
        addition:core/reg(io_read(output:rsc.d).sdt.sg3.lpi.dfm) mgc_reg_pos_8_1_0_0_0_1_1                                                                        0.0000 1.5321  
                                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                 Port            Slack (Delay) Messages 
      -------------------------------------------------------- ------------- ------- ------- --------
      addition:core/reg(io_read(output:rsc.d).sdt.sg4.lpi.dfm) mux.itm       18.4679  1.5321          
      addition:core/reg(io_read(output:rsc.d).sdt.sg3.lpi.dfm) mux#1.itm     18.4679  1.5321          
      addition:core/reg(io_read(output:rsc.d).sdt.sg2.lpi.dfm) mux#2.itm     18.4679  1.5321          
      addition:core/reg(io_read(output:rsc.d).sdt.sg1.lpi.dfm) mux#3.itm     18.4679  1.5321          
      addition:core/reg(io_read(output:rsc.d).sdt#1.lpi.dfm)   mux#4.itm     18.4679  1.5321          
      addition:core/reg(i#1.sva#1)                             MAC:acc#5.tmp 18.2087  1.7913          
      addition:core/reg(exit:MAC.lpi)                          MAC:not.itm   18.2087  1.7913          
      addition                                                 output:rsc.z  20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    8     1 
    -                    3     2 
    and                          
    -                    2     4 
    mux                          
    -                    1     5 
    not                          
    -                    1    10 
    or                           
    -                    4     2 
    -                    3     2 
    -                    2     3 
    read_port                    
    -                    8     2 
    reg                          
    -                    8     5 
    -                    3     1 
    -                    1     1 
    write_port                   
    -                   40     1 
    
  End of Report
