library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity left_rotate is

   generic (N:integer:=32);
   port( M : in std_logic_vector(N-1 downto 0);
	
		   rl:out std_logic_vector(N-1 downto 0);
		   
			
end left_rotate;

architecture behavioral of left_rotate is


begin
process (M)
begin

 rl<=M(N-2 downto 0) & M(N-1);    rl_kon<= to_stdlogicvector(to_bitvector(std_logic_vector(M)) rol 1);

 end process;
end behavioral;