/* m33mu -- an ARMv8-M Emulator
 *
 * SPDX-License-Identifier: AGPL-3.0-or-later
 */

#include <string.h>
#include <stdio.h>
#include "rw612/rw612_flexcomm.h"
#include "rw612/rw612_mmio.h"
#include "m33mu/mmio.h"
#include "m33mu/target_hal.h"
#include "m33mu/spi_bus.h"

/*
 * RW612 FlexComm — 5 instances exposed to firmware:
 *   FC0  0x40106000  (domain 0, PSCCTL1 bit 8)
 *   FC1  0x40107000  (domain 0, PSCCTL1 bit 9)
 *   FC2  0x40108000  (domain 0, PSCCTL1 bit 10)
 *   FC3  0x40109000  (domain 0, PSCCTL1 bit 11)
 *   FC14 0x40126000  (domain 1, PSCCTL1 bit 8)
 *
 * The clock/reset bit positions are an emulator convention: the test board
 * code in tests/firmware/test-rw612-sdk uses the same map, and any HAL we
 * exercise (NXP FSL fsl_usart) is fed clock-enable stubs that bypass the
 * register-level access entirely.
 *
 * The register layout matches LPC55S69 FlexComm verbatim — same USART/SPI
 * mode select, same FIFO controls, same status bits — so the NXP SDK driver
 * source compiles unmodified.
 */
#define FLEXCOMM_COUNT  5
#define FLEXCOMM_SIZE   0x1000u

struct flexcomm_inst_def {
    mm_u32 base;
    mm_u32 clkrst_domain;
    mm_u32 pscctl_offset;
    mm_u32 pscctl_bit;
};

static const struct flexcomm_inst_def flexcomm_defs[FLEXCOMM_COUNT] = {
    { 0x40106000u, 0u, 0x14u,  8u },  /* FC0 */
    { 0x40107000u, 0u, 0x14u,  9u },  /* FC1 */
    { 0x40108000u, 0u, 0x14u, 10u },  /* FC2 */
    { 0x40109000u, 0u, 0x14u, 11u },  /* FC3 */
    { 0x40126000u, 1u, 0x14u,  8u },  /* FC14 */
};

#define FC_PSELID          0xFF8u
#define PSELID_PERSEL_MASK 0x7u
#define PERSEL_NONE        0u
#define PERSEL_USART       1u
#define PERSEL_SPI         2u

#define USART_CFG          0x000u
#define USART_STAT         0x008u
#define USART_STAT_RXIDLE  (1u << 1)
#define USART_STAT_TXIDLE  (1u << 3)
#define CFG_ENABLE         (1u << 0)

#define SPI_CFG            0x400u
#define SPI_STAT           0x408u
#define SPI_CFG_ENABLE     (1u << 0)
#define SPI_STAT_MSTIDLE   (1u << 8)

#define FIFO_CFG           0xE00u
#define FIFO_STAT          0xE04u
#define FIFO_WR            0xE20u
#define FIFO_RD            0xE30u
#define FIFO_RDNOPOP       0xE40u
#define FC_ID              0xFFCu

#define FIFOCFG_EMPTYTX    (1u << 16)
#define FIFOCFG_EMPTYRX    (1u << 17)

#define FIFOSTAT_TXEMPTY    (1u << 4)
#define FIFOSTAT_TXNOTFULL  (1u << 5)
#define FIFOSTAT_RXNOTEMPTY (1u << 6)
#define FIFOSTAT_RXFULL     (1u << 7)

#define FIFOWR_RXIGNORE    (1u << 22)

struct flexcomm_inst {
    mm_u32  base;
    int     index;
    mm_u32  regs[FLEXCOMM_SIZE / 4u];
    struct mm_uart_io uart_io;
    char    uart_label[16];
    int     spi_bus_index;
    mm_u8   spi_last_rx;
    mm_bool spi_rx_valid;
    mm_bool initialized;
};

static struct flexcomm_inst flexcomms[FLEXCOMM_COUNT];
static mm_bool global_init_done = MM_FALSE;

static mm_bool fc_periph_active(int idx)
{
    if (idx < 0 || idx >= FLEXCOMM_COUNT) return MM_FALSE;
    return mm_rw612_clkctl_periph_active(flexcomm_defs[idx].clkrst_domain,
                                         flexcomm_defs[idx].pscctl_offset,
                                         flexcomm_defs[idx].pscctl_bit);
}

static mm_u32 fc_get_mode(const struct flexcomm_inst *fc)
{
    if (fc == 0) return PERSEL_NONE;
    return fc->regs[FC_PSELID / 4u] & PSELID_PERSEL_MASK;
}

/* ---------- USART path ---------- */

static void usart_ensure_open(struct flexcomm_inst *fc)
{
    if (fc == 0 || fc->uart_io.fd >= 0) return;
    if (mm_uart_io_open(&fc->uart_io, fc->base)) {
        if (mm_tui_is_active()) {
            mm_tui_attach_uart(fc->uart_label, fc->uart_io.name);
        }
    }
}

static void usart_update_fifostat(struct flexcomm_inst *fc)
{
    mm_u32 fs = fc->regs[FIFO_STAT / 4u];
    fs |= FIFOSTAT_TXNOTFULL | FIFOSTAT_TXEMPTY;
    if (mm_uart_io_has_rx(&fc->uart_io)) fs |= FIFOSTAT_RXNOTEMPTY;
    else fs &= ~(FIFOSTAT_RXNOTEMPTY | FIFOSTAT_RXFULL);
    fc->regs[FIFO_STAT / 4u] = fs;
    fc->regs[USART_STAT / 4u] |= USART_STAT_TXIDLE | USART_STAT_RXIDLE;
}

static mm_bool usart_read(struct flexcomm_inst *fc, mm_u32 offset,
                          mm_u32 size_bytes, mm_u32 *value_out)
{
    if (offset == FIFO_RD && size_bytes == 4u) {
        mm_u32 v = 0;
        if (mm_uart_io_has_rx(&fc->uart_io)) {
            if (mmio_peek_mode()) {
                v = (mm_u32)mm_uart_io_peek(&fc->uart_io);
            } else {
                v = (mm_u32)mm_uart_io_read(&fc->uart_io);
                fc->regs[FIFO_STAT / 4u] &= ~FIFOSTAT_RXNOTEMPTY;
            }
        }
        *value_out = v;
        return MM_TRUE;
    }
    if (offset == FIFO_RDNOPOP && size_bytes == 4u) {
        mm_u32 v = 0;
        if (mm_uart_io_has_rx(&fc->uart_io))
            v = (mm_u32)mm_uart_io_peek(&fc->uart_io);
        *value_out = v;
        return MM_TRUE;
    }
    memcpy(value_out, (mm_u8 *)fc->regs + offset, size_bytes);
    return MM_TRUE;
}

static mm_bool usart_write(struct flexcomm_inst *fc, mm_u32 offset,
                           mm_u32 size_bytes, mm_u32 value)
{
    if (offset == FIFO_WR && size_bytes == 4u) {
        mm_u32 cfg = fc->regs[USART_CFG / 4u];
        if ((cfg & CFG_ENABLE) != 0u) {
            usart_ensure_open(fc);
            mm_uart_io_queue_tx(&fc->uart_io, (mm_u8)(value & 0xFFu));
            (void)mm_uart_io_flush(&fc->uart_io);
        }
        return MM_TRUE;
    }
    if (offset == USART_CFG && size_bytes == 4u) {
        mm_u32 prev = fc->regs[USART_CFG / 4u];
        memcpy((mm_u8 *)fc->regs + offset, &value, size_bytes);
        if (((prev | value) & CFG_ENABLE) != 0u)
            usart_ensure_open(fc);
        return MM_TRUE;
    }
    if (offset == FIFO_CFG && size_bytes == 4u) {
        fc->regs[FIFO_CFG / 4u] = value & ~(FIFOCFG_EMPTYTX | FIFOCFG_EMPTYRX);
        return MM_TRUE;
    }
    memcpy((mm_u8 *)fc->regs + offset, &value, size_bytes);
    return MM_TRUE;
}

/* ---------- SPI path ---------- */

static void spi_update_fifostat(struct flexcomm_inst *fc)
{
    mm_u32 fs = fc->regs[FIFO_STAT / 4u];
    fs |= FIFOSTAT_TXNOTFULL | FIFOSTAT_TXEMPTY;
    if (fc->spi_rx_valid) fs |= FIFOSTAT_RXNOTEMPTY;
    else fs &= ~(FIFOSTAT_RXNOTEMPTY | FIFOSTAT_RXFULL);
    fc->regs[FIFO_STAT / 4u] = fs;
    fc->regs[SPI_STAT / 4u] |= SPI_STAT_MSTIDLE;
}

static mm_bool spi_read(struct flexcomm_inst *fc, mm_u32 offset,
                        mm_u32 size_bytes, mm_u32 *value_out)
{
    if (offset == FIFO_RD && size_bytes == 4u) {
        mm_u32 v = fc->spi_rx_valid ? (mm_u32)fc->spi_last_rx : 0u;
        if (!mmio_peek_mode()) {
            fc->spi_rx_valid = MM_FALSE;
            fc->regs[FIFO_STAT / 4u] &= ~FIFOSTAT_RXNOTEMPTY;
        }
        *value_out = v;
        return MM_TRUE;
    }
    if (offset == FIFO_RDNOPOP && size_bytes == 4u) {
        *value_out = fc->spi_rx_valid ? (mm_u32)fc->spi_last_rx : 0u;
        return MM_TRUE;
    }
    memcpy(value_out, (mm_u8 *)fc->regs + offset, size_bytes);
    return MM_TRUE;
}

static mm_bool spi_write(struct flexcomm_inst *fc, mm_u32 offset,
                         mm_u32 size_bytes, mm_u32 value)
{
    if (offset == FIFO_WR && size_bytes == 4u) {
        mm_u8 out = (mm_u8)(value & 0xFFu);
        mm_u8 in  = 0xFFu;
        if ((fc->regs[SPI_CFG / 4u] & SPI_CFG_ENABLE) != 0u) {
            if ((value & FIFOWR_RXIGNORE) == 0u) {
                in = mm_spi_bus_xfer(fc->spi_bus_index, out);
                fc->spi_last_rx = in;
                fc->spi_rx_valid = MM_TRUE;
            } else {
                (void)mm_spi_bus_xfer(fc->spi_bus_index, out);
            }
        }
        spi_update_fifostat(fc);
        return MM_TRUE;
    }
    if (offset == FIFO_CFG && size_bytes == 4u) {
        fc->regs[FIFO_CFG / 4u] = value & ~(FIFOCFG_EMPTYTX | FIFOCFG_EMPTYRX);
        return MM_TRUE;
    }
    memcpy((mm_u8 *)fc->regs + offset, &value, size_bytes);
    spi_update_fifostat(fc);
    return MM_TRUE;
}

/* ---------- Unified handlers ---------- */

static mm_bool fc_read(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                       mm_u32 *value_out)
{
    struct flexcomm_inst *fc = (struct flexcomm_inst *)opaque;
    mm_u32 mode;
    if (fc == 0 || value_out == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > FLEXCOMM_SIZE) return MM_FALSE;
    if (!fc_periph_active(fc->index)) return MM_FALSE;

    if (offset == FC_PSELID && size_bytes == 4u) {
        memcpy(value_out, (mm_u8 *)fc->regs + offset, size_bytes);
        return MM_TRUE;
    }
    if (offset == FC_ID && size_bytes == 4u) {
        *value_out = fc->regs[FC_ID / 4u];
        return MM_TRUE;
    }

    mode = fc_get_mode(fc);
    switch (mode) {
    case PERSEL_USART: return usart_read(fc, offset, size_bytes, value_out);
    case PERSEL_SPI:   return spi_read(fc, offset, size_bytes, value_out);
    default:
        memcpy(value_out, (mm_u8 *)fc->regs + offset, size_bytes);
        return MM_TRUE;
    }
}

static mm_bool fc_write(void *opaque, mm_u32 offset, mm_u32 size_bytes,
                        mm_u32 value)
{
    struct flexcomm_inst *fc = (struct flexcomm_inst *)opaque;
    mm_u32 mode;
    if (fc == 0 || size_bytes == 0 || size_bytes > 4u) return MM_FALSE;
    if ((offset + size_bytes) > FLEXCOMM_SIZE) return MM_FALSE;
    if (!fc_periph_active(fc->index)) return MM_FALSE;

    if (offset == FC_PSELID && size_bytes == 4u) {
        mm_u32 old_mode = fc_get_mode(fc);
        mm_u32 new_mode = value & PSELID_PERSEL_MASK;
        fc->regs[FC_PSELID / 4u] = value;
        if (old_mode != new_mode && !fc->initialized) {
            if (new_mode == PERSEL_USART) {
                fc->regs[USART_STAT / 4u] = USART_STAT_TXIDLE | USART_STAT_RXIDLE;
                fc->regs[FIFO_STAT  / 4u] = FIFOSTAT_TXNOTFULL | FIFOSTAT_TXEMPTY;
                fc->initialized = MM_TRUE;
            } else if (new_mode == PERSEL_SPI) {
                fc->regs[SPI_STAT  / 4u] = SPI_STAT_MSTIDLE;
                fc->regs[FIFO_STAT / 4u] = FIFOSTAT_TXNOTFULL | FIFOSTAT_TXEMPTY;
                fc->initialized = MM_TRUE;
            }
        }
        return MM_TRUE;
    }

    mode = fc_get_mode(fc);
    switch (mode) {
    case PERSEL_USART: return usart_write(fc, offset, size_bytes, value);
    case PERSEL_SPI:   return spi_write(fc, offset, size_bytes, value);
    default:
        memcpy((mm_u8 *)fc->regs + offset, &value, size_bytes);
        return MM_TRUE;
    }
}

/* ---------- Public ---------- */

void mm_rw612_flexcomm_poll(void)
{
    int i;
    for (i = 0; i < FLEXCOMM_COUNT; ++i) {
        struct flexcomm_inst *fc = &flexcomms[i];
        mm_u32 mode = fc_get_mode(fc);
        if (mode == PERSEL_USART) {
            if (mm_uart_io_poll(&fc->uart_io))
                usart_update_fifostat(fc);
        } else if (mode == PERSEL_SPI) {
            spi_update_fifostat(fc);
        }
    }
}

void mm_rw612_flexcomm_init(struct mmio_bus *bus, struct mm_nvic *nvic)
{
    int i;
    if (global_init_done) return;
    global_init_done = MM_TRUE;
    (void)nvic;

    for (i = 0; i < FLEXCOMM_COUNT; ++i) {
        struct flexcomm_inst *fc = &flexcomms[i];
        struct mmio_region reg;

        memset(fc, 0, sizeof(*fc));
        fc->base          = flexcomm_defs[i].base;
        fc->index         = i;
        fc->spi_bus_index = i;
        mm_uart_io_init(&fc->uart_io);
        sprintf(fc->uart_label, "USART%d", i);

        /* PSELID reset: ID field 0x101 in upper half, USART/SPI/I2C/I2S all
         * present.  Same value LPC55S69 uses for FC0-7. */
        fc->regs[FC_PSELID / 4u] = 0x001010F0u;
        fc->regs[FC_ID / 4u]     = 0xE0100000u + (mm_u32)i;

        memset(&reg, 0, sizeof(reg));
        reg.base   = fc->base;
        reg.size   = FLEXCOMM_SIZE;
        reg.opaque = fc;
        reg.read   = fc_read;
        reg.write  = fc_write;
        mmio_bus_register_region(bus, &reg);
        reg.base = fc->base + 0x10000000u;
        mmio_bus_register_region(bus, &reg);
    }
}

void mm_rw612_flexcomm_reset(void)
{
    int i;
    for (i = 0; i < FLEXCOMM_COUNT; ++i) {
        mm_uart_io_close(&flexcomms[i].uart_io);
        memset(&flexcomms[i], 0, sizeof(flexcomms[i]));
    }
    global_init_done = MM_FALSE;
}
