[{"commit":{"message":"Use t2 directly instead of temp2"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"9f5c783171a8d088eb5766559daab6d73092cc4b"},{"commit":{"message":"Rename temp1 -> x0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"3f1a9cb921267e5bba4f0a54d78f754ee801f44a"},{"commit":{"message":"Left a note on a side effect of generate_vle32_pack4"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"cb5252dade5194a556792bd34878f128baf80d7e"},{"commit":{"message":"8334999: RISC-V: implement AES single block encryption\/decryption intrinsics"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"02dc4e29c71bca835c35218184ac5382ed0eb36c"}]