fsm top {
  in       u4 i;
  out wire u4 o;

  gen if (true) {
    from a import C;

    void main() {
      o = i + a.C;
      fence;
    }
  }
}

// .*/top.alogic:9: ERROR: 'a' is undefined
