// Seed: 3918866993
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3
    , id_11,
    output id_4,
    output reg id_5,
    input id_6,
    input logic id_7,
    output id_8,
    input id_9,
    inout id_10
);
  assign id_4 = 1;
  type_18(
      1
  );
  always @* begin
    id_8 <= 1'b0;
    id_5 = 1;
    id_5 = 1'b0;
    id_8 <= id_9 ? 1 : id_9;
    #id_12;
    #1;
    id_5 = id_9;
  end
  assign id_5 = id_1;
  always @(1 or posedge id_1) id_4 = 1;
endmodule
