<img src="https://github.com/AnderMendoza/AnderMendoza/raw/main/assets/line-neon.gif" width="100%">
<h1 style="margin-bottom: 0;"><b>Hello, I'm </b><a href="https://github.com/JuanCantu1">Juan Manuel Cantu</a> <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="30"></h1>
<img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif">

<img src="https://github.com/7oSkaaa/7oSkaaa/blob/main/Images/about_me.gif?raw=true" width="35">&nbsp;***About Me***

<img align="right" width="200px" alt="Profile Photo" src="https://media.licdn.com/dms/image/v2/D5603AQH-8Wa2nzHa5Q/profile-displayphoto-shrink_800_800/B56ZPyK2H4G4Ac-/0/1734934750466?e=1745452800&v=beta&t=F5vDRrJHCas10nLcb7tgmI5B-NJxrccqdfvQbLHlrus"/>

I am a **Computer Engineer** and **Graduate Researcher** pursuing advanced studies in Electrical Engineering at the University of Texas Rio Grande Valley. My work spans **machine learning, digital system design, and embedded systems**. Iâ€™ve contributed to projects ranging from **federated learning implementations and realâ€‘time facial recognition systems to autonomous vehicle algorithms**. Iâ€™m passionate about bridging academic research with practical applications to create innovative, high-impact solutions.

- ðŸš€ Iâ€™m eager to collaborate on challenging research and engineering projects.
- âœ” Feel free to ask me anythingâ€”I'm always ready to help!
- ðŸŽ¯ My interests include **machine learning, FPGA design, and Embedded Systems**.
- ðŸ“« Reach out to me at: <a href="mailto:Juan.Cantu01@outlook.com">Juan.Cantu01@outlook.com</a>

<br>    
<!-- Social Links -->
<div align="center">
  <a href="mailto:Juan.Cantu01@outlook.com"><img src="https://img.shields.io/badge/Outlook-0078D4?style=for-the-badge&logo=microsoft-outlook&logoColor=white&color=black" /></a>
  <a href="https://www.linkedin.com/in/juancantu1"><img src="https://img.shields.io/badge/LinkedIn-%230A66C2.svg?style=for-the-badge&logo=linkedin&logoColor=white&color=black" /></a>
  <a href="https://github.com/JuanCantu1"><img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white&color=black" /></a>
</div>

<br>

***Skills***
<img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif">

### Programming Languages:
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)&nbsp;
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)&nbsp;
![Python](https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)&nbsp;
![Bash](https://img.shields.io/badge/Bash-121011?style=for-the-badge&logo=gnu-bash&logoColor=white)

<img align="right" width="310px" alt="FPGA" src="https://media1.tenor.com/m/XwmLgqDr19YAAAAC/colin-ritman-bandersnatch.gif"/>

### Machine Learning:
![PyTorch](https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge&logo=pytorch&logoColor=white)&nbsp;
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)&nbsp;
![Keras](https://img.shields.io/badge/Keras-D00000?style=for-the-badge&logo=keras&logoColor=white)&nbsp;
![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)

### Hardware Design:
![Verilog](https://img.shields.io/badge/Verilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)&nbsp;
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)&nbsp;
![Embedded C](https://img.shields.io/badge/Embedded%20C-00599C?style=for-the-badge&logo=c&logoColor=white)

### EDA Tools:
![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-007ACC?style=for-the-badge&logo=xilinx&logoColor=white)&nbsp;
![Intel Quartus](https://img.shields.io/badge/Intel%20Quartus-007ACC?style=for-the-badge&logo=intel&logoColor=white)&nbsp;
![Cadence Virtuoso](https://img.shields.io/badge/Cadence%20Virtuoso-FF0000?style=for-the-badge&logo=cadence&logoColor=white)

---

## ðŸ”¥ Projects:
- **Chess AI:** Designing a CNN-based system to predict optimal chess moves using data from Chess.com.
- **FPGA-based DSP for Trumpet Audio Enhancement:** Implementing real-time audio processing algorithms in Verilog.
- **Pipelined CPU Design:** Developing a 32-bit pipelined CPU with hazard detection and forwarding mechanisms.
- **Network-Controlled LED System:** Creating a client-server architecture for remote LED control on an FPGA board.
- **Interactive Memory Game:** Implementing a state machineâ€“driven game on an FPGA board.

---

## ðŸ’¼ Experience:
- **Graduate Research Assistant** at UTRGV *(Jan 2025 â€“ Present)*  
  Investigating Incremental Ensemble Gaussian Processes (IE-GP) in the context of Federated Learning.

- **Undergraduate Researcher â€“ Senior Design** at UTRGV *(Jan 2024 â€“ Dec 2024)*  
  Developed a real-time facial recognition system to monitor student attentiveness.

- **Undergraduate Researcher** at CREST (MECIS) *(Jun 2023 â€“ Aug 2023)*  
  Created machine learning algorithms for autonomous vehicle conflict detection, reducing collision rates by 50%.

---
