m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/maker/intelFPGA/20.1/modelsim_ase/bin
vlogic_unit
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1756684263
!i10b 1
!s100 KiQeoPdF?9]AJg[6AjzAZ0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IfIJ<be@GHeKU?OnB[3oiV3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1
w1756684075
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/logic.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/logic.sv
!i122 71
L0 20 21
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1756684263.000000
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/logic.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vlong_mult_8
R0
Z9 !s110 1756682783
!i10b 1
!s100 ja1^03g]4n^8XAQgzJe`L3
R2
IoNQTdFSkVCRI_zH[DzXa?0
R3
S1
Z10 d/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1
w1756682505
Z11 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
Z12 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
!i122 66
Z13 L0 3 21
R5
r1
!s85 0
31
Z14 !s108 1756682783.000000
Z15 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
Z16 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
!i113 1
R7
R8
vmult4
R0
R9
!i10b 1
!s100 oaIcJoLlfcU[gY]^ELzdD3
R2
IQ7cY9:lgoza^G65PkU8><2
R3
S1
R10
w1756682308
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv
!i122 67
L0 2 17
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!i113 1
R7
R8
vmult8
R0
Z17 !s110 1756682452
!i10b 1
!s100 Il6fba4bkJJIcG<eNRBQk0
R2
I8U01ciOf`22@=KO8EgEW?3
R3
S1
R10
w1756682256
R11
R12
!i122 30
R13
R5
r1
!s85 0
31
Z18 !s108 1756682452.000000
R15
R16
!i113 1
R7
R8
vmult_4
R0
R9
!i10b 1
!s100 fbhGeINELHBGHNjQzGU:_2
R2
ID`l:HDf0N1g8gG6=z>7ok3
R3
S1
R10
Z19 w1756681773
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
!i122 61
L0 18 9
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
!i113 1
R7
R8
vmult_4_display
R0
R9
!i10b 1
!s100 DHlj@i?lj`c7Q?Ae6>U5_3
R2
IVOX8ZS10M;17]eOk`OW;d3
R3
S1
R10
R19
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
!i122 62
L0 26 44
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
!i113 1
R7
R8
vmult_8
R0
R9
!i10b 1
!s100 g`^R4f4d7aa;DfhQfl4Z42
R2
I2a>NNBDkoUX^jJeI>?oVb2
R3
S1
R10
w1755483780
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
!i122 65
L0 1 7
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
!i113 1
R7
R8
vmulti_digit_display
R0
R9
!i10b 1
!s100 bRi4JFXzeK2`iZ=X8zDHc2
R2
IM0SjZ_6`XSNY1@oF6Kc`f3
R3
S1
R10
R19
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
!i122 57
L0 61 63
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
!i113 1
R7
R8
vseven_segment_decoder
R0
R9
!i10b 1
!s100 `JXbamhLIcN<JEZYYVMXV1
R2
IG]mO:f5o3OmiMZ]C3>I=;3
R3
S1
R10
R19
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
!i122 58
L0 29 56
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
!i113 1
R7
R8
vtb_long_mult_8
R0
R9
!i10b 1
!s100 ;B:4Kb3zAnWa1>KmVTM^V2
R2
IFZi6O]M>X[`7@zSCCPIS:0
R3
S1
R10
w1756682775
Z20 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
Z21 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
!i122 68
L0 1 34
R5
r1
!s85 0
31
R14
Z22 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
Z23 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
!i113 1
R7
R8
vtb_mult4
R0
R9
!i10b 1
!s100 CHJcLWa?h8Y9g30U_mkh@0
R2
I_J`HeI=CP39`jg8F@HIa53
R3
S1
R10
R19
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
!i122 63
L0 13 33
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
!i113 1
R7
R8
vtb_mult4_display
R0
R9
!i10b 1
!s100 dg9LReBe>[]A126dnEG@i0
R2
IOQJ3;?mieOz::T4TbSHfh2
R3
S1
R10
R19
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
!i122 64
L0 22 31
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
!i113 1
R7
R8
vtb_mult8
R0
R17
!i10b 1
!s100 Z=ckRYd1;AGV2N8W12@8Z1
R2
Iz0Yo[dfWGE98[Q3X0J_`L1
R3
S1
R10
w1756682421
R20
R21
!i122 32
L0 1 30
R5
r1
!s85 0
31
R18
R22
R23
!i113 1
R7
R8
vtb_multi_digit_display
R0
R9
!i10b 1
!s100 HFcjQ1e?RPH@BmXAAfMTX1
R2
IH]c;hIT6?U_9HWYH4OfZi3
R3
S1
R10
R19
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
!i122 59
L0 21 31
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
!i113 1
R7
R8
vtb_q4_logic
R0
R1
!i10b 1
!s100 IPHL9=[iYDM4`A217Gm]j2
R2
I5kL1o;fbel6C]2f7C<Qg83
R3
S1
R4
w1756684236
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
!i122 72
L0 11 58
R5
r1
!s85 0
31
R6
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!i113 1
R7
R8
vtb_seven_segment_decoder
R0
R9
!i10b 1
!s100 5GVBf99<MUPSFXhAMM4gC3
R2
I=Y>Mjak<Wo43]VZNba5DP1
R3
S1
R10
R19
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
!i122 60
L0 18 50
R5
r1
!s85 0
31
R14
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
!i113 1
R7
R8
