{
  "module_name": "psoc_mme_pll_regs.h",
  "hash_id": "744cf38905916a159f85e6bbbc7855bf37feceb3c62f8c1dbb749746349ddd93",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/psoc_mme_pll_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PSOC_MME_PLL_REGS_H_\n#define ASIC_REG_PSOC_MME_PLL_REGS_H_\n\n \n\n#define mmPSOC_MME_PLL_NR                                            0xC71100\n\n#define mmPSOC_MME_PLL_NF                                            0xC71104\n\n#define mmPSOC_MME_PLL_OD                                            0xC71108\n\n#define mmPSOC_MME_PLL_NB                                            0xC7110C\n\n#define mmPSOC_MME_PLL_CFG                                           0xC71110\n\n#define mmPSOC_MME_PLL_LOSE_MASK                                     0xC71120\n\n#define mmPSOC_MME_PLL_LOCK_INTR                                     0xC71128\n\n#define mmPSOC_MME_PLL_LOCK_BYPASS                                   0xC7112C\n\n#define mmPSOC_MME_PLL_DATA_CHNG                                     0xC71130\n\n#define mmPSOC_MME_PLL_RST                                           0xC71134\n\n#define mmPSOC_MME_PLL_SLIP_WD_CNTR                                  0xC71150\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_0                                  0xC71200\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_1                                  0xC71204\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_2                                  0xC71208\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_3                                  0xC7120C\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_CMD_0                              0xC71220\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_CMD_1                              0xC71224\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_CMD_2                              0xC71228\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_CMD_3                              0xC7122C\n\n#define mmPSOC_MME_PLL_DIV_SEL_0                                     0xC71280\n\n#define mmPSOC_MME_PLL_DIV_SEL_1                                     0xC71284\n\n#define mmPSOC_MME_PLL_DIV_SEL_2                                     0xC71288\n\n#define mmPSOC_MME_PLL_DIV_SEL_3                                     0xC7128C\n\n#define mmPSOC_MME_PLL_DIV_EN_0                                      0xC712A0\n\n#define mmPSOC_MME_PLL_DIV_EN_1                                      0xC712A4\n\n#define mmPSOC_MME_PLL_DIV_EN_2                                      0xC712A8\n\n#define mmPSOC_MME_PLL_DIV_EN_3                                      0xC712AC\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_BUSY_0                             0xC712C0\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_BUSY_1                             0xC712C4\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_BUSY_2                             0xC712C8\n\n#define mmPSOC_MME_PLL_DIV_FACTOR_BUSY_3                             0xC712CC\n\n#define mmPSOC_MME_PLL_CLK_GATER                                     0xC71300\n\n#define mmPSOC_MME_PLL_CLK_RLX_0                                     0xC71310\n\n#define mmPSOC_MME_PLL_CLK_RLX_1                                     0xC71314\n\n#define mmPSOC_MME_PLL_CLK_RLX_2                                     0xC71318\n\n#define mmPSOC_MME_PLL_CLK_RLX_3                                     0xC7131C\n\n#define mmPSOC_MME_PLL_REF_CNTR_PERIOD                               0xC71400\n\n#define mmPSOC_MME_PLL_REF_LOW_THRESHOLD                             0xC71410\n\n#define mmPSOC_MME_PLL_REF_HIGH_THRESHOLD                            0xC71420\n\n#define mmPSOC_MME_PLL_PLL_NOT_STABLE                                0xC71430\n\n#define mmPSOC_MME_PLL_FREQ_CALC_EN                                  0xC71440\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}