---
layout:     post
title:      Andgate
subtitle:   and
date:       2020-10-5
author:     HH
header-img: img/post-bg-iWatch.jpg
catalog: true
tags:
    - and
    - hh
    - Git
---



# Andgate

```verilog
module top_module( 
    input a, 
    input b, 
    output out );
	assign out=a && b;
endmodule

```

