// Seed: 3244502208
module module_0 (
    output uwire id_0
    , id_2
);
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  tri0  id_8,
    input  uwire id_9,
    output tri0  id_10,
    input  tri   id_11
);
  assign id_0  = 'b0;
  assign id_10 = -1;
  module_0 modCall_1 (id_10);
  wire [1  &  -1 : 1] id_13;
  assign id_3 = id_5;
  logic [-1 'h0 |  -1 : 1] id_14;
  wire id_15;
  assign id_0 = id_11;
endmodule
