eclipse.preferences.version=1
includePath=include;default;include
propertiesDefine=`define RV_PIC_MEIGWCTRL_OFFSET 'h4000\n`define RV_PIC_INT_WORDS 1\n`define RV_PIC_TOTAL_INT_PLUS1 9\n`define RV_PIC_SIZE 32\n`define RV_PIC_MEIE_OFFSET 'h2000\n`define RV_PIC_MPICCFG_OFFSET 'h3000\n`define RV_PIC_MEIPT_OFFSET 'h3004\n`define RV_PIC_TOTAL_INT 8\n`define RV_PIC_REGION 4'hf\n`define RV_PIC_MEIGWCLR_OFFSET 'h5000\n`define RV_PIC_BASE_ADDR 32'hf00c0000\n`define RV_PIC_MEIP_OFFSET 'h1000\n`define RV_PIC_MEIPL_OFFSET 'h0000\n`define RV_PIC_OFFSET 10'hc0000\n`define RV_PIC_BITS 15\n`define RV_DCCM_RESERVED 'h1000\n`define RV_DCCM_ECC_WIDTH 7\n`define RV_LSU_SB_BITS 16\n`define RV_DCCM_SIZE_64\n`define RV_DCCM_ENABLE 1\n`define RV_DCCM_OFFSET 28'h40000\n`define RV_DCCM_DATA_CELL ram_2048x39\n`define RV_DCCM_BYTE_WIDTH 4\n`define RV_DCCM_ROWS 2048\n`define RV_DCCM_REGION 4'hf\n`define RV_DCCM_BITS 16\n`define RV_DCCM_BANK_BITS 3\n`define RV_DCCM_EADR 32'hf004ffff\n`define RV_DCCM_INDEX_BITS 11\n`define RV_DCCM_WIDTH_BITS 2\n`define RV_DCCM_FDATA_WIDTH 39\n`define RV_DCCM_SADR 32'hf0040000\n`define RV_DCCM_NUM_BANKS 8\n`define RV_DCCM_NUM_BANKS_8\n`define RV_DCCM_DATA_WIDTH 32\n`define RV_DCCM_SIZE 64\n`define RV_TARGET default\n`define RV_DMA_BUF_DEPTH 4\n`define RV_LSU_STBUF_DEPTH 8\n`define RV_DEC_INSTBUF_DEPTH 4\n`define RV_LSU_NUM_NBLOAD_WIDTH 3\n`define RV_LSU_NUM_NBLOAD 8\n`define REGWIDTH 32\n`define RV_IFU_BUS_TAG 3\n`define RV_LSU_BUS_TAG 4\n`define RV_DMA_BUS_TAG 1\n`define RV_SB_BUS_TAG 1\n`define RV_ICACHE_TAG_CELL ram_64x21\n`define RV_ICACHE_TAG_LOW 6\n`define RV_ICACHE_IC_ROWS 256\n`define RV_ICACHE_TAG_DEPTH 64\n`define RV_ICACHE_ENABLE 1\n`define RV_ICACHE_SIZE 16\n`define RV_ICACHE_IC_INDEX 8\n`define RV_ICACHE_TADDR_HIGH 5\n`define RV_ICACHE_DATA_CELL ram_256x34\n`define RV_ICACHE_IC_DEPTH 8\n`define RV_ICACHE_TAG_HIGH 12\n`define RV_RET_STACK_SIZE 4\n`define RV_BUILD_AXI4\n`define RV_TOP `TOP.rvtop\n`define DATAWIDTH 64\n`define ASSERT_ON\n`define SDVT_AHB 1\n`define RV_STERR_ROLLBACK 0\n`define RV_EXT_DATAWIDTH 64\n`define RV_EXT_ADDRWIDTH 32\n`define CPU_TOP `RV_TOP.swerv\n`define TOP tb_top\n`define RV_LDERR_ROLLBACK 1\n`define CLOCK_PERIOD 100\n`define RV_ICCM_BITS 19\n`define RV_ICCM_REGION 4'he\n`define RV_ICCM_ROWS 16384\n`define RV_ICCM_INDEX_BITS 14\n`define RV_ICCM_EADR 32'hee07ffff\n`define RV_ICCM_BANK_BITS 3\n`define RV_ICCM_NUM_BANKS_8\n`define RV_ICCM_NUM_BANKS 8\n`define RV_ICCM_SADR 32'hee000000\n`define RV_ICCM_SIZE 512\n`define RV_ICCM_RESERVED 'h1000\n`define RV_ICCM_SIZE_512\n`define RV_ICCM_DATA_CELL ram_16384x39\n`define RV_ICCM_OFFSET 10'he000000\n`define RV_NUMIREGS 32\n`define RV_NMI_VEC 'h11110000\n`define RV_XLEN 32\n`define RV_EXTERNAL_DATA_1 'h00000000\n`define RV_SERIALIO 'hd0580000\n`define RV_DEBUG_SB_MEM 'hb0580000\n`define RV_EXTERNAL_PROG 'hb0000000\n`define RV_EXTERNAL_DATA 'hc0580000\n`define RV_INST_ACCESS_ADDR1 'h00000000\n`define RV_DATA_ACCESS_ADDR0 'h00000000\n`define RV_DATA_ACCESS_ADDR4 'h00000000\n`define RV_INST_ACCESS_MASK5 'hffffffff\n`define RV_INST_ACCESS_ADDR4 'h00000000\n`define RV_INST_ACCESS_ADDR0 'h00000000\n`define RV_DATA_ACCESS_ADDR1 'h00000000\n`define RV_DATA_ACCESS_MASK5 'hffffffff\n`define RV_INST_ACCESS_ADDR2 'h00000000\n`define RV_INST_ACCESS_ADDR7 'h00000000\n`define RV_INST_ACCESS_ENABLE0 1'h0\n`define RV_DATA_ACCESS_MASK3 'hffffffff\n`define RV_INST_ACCESS_ENABLE7 1'h0\n`define RV_INST_ACCESS_ENABLE5 1'h0\n`define RV_INST_ACCESS_MASK6 'hffffffff\n`define RV_INST_ACCESS_ENABLE4 1'h0\n`define RV_DATA_ACCESS_ADDR7 'h00000000\n`define RV_DATA_ACCESS_ADDR2 'h00000000\n`define RV_INST_ACCESS_MASK3 'hffffffff\n`define RV_DATA_ACCESS_ENABLE0 1'h0\n`define RV_DATA_ACCESS_ENABLE4 1'h0\n`define RV_DATA_ACCESS_ENABLE7 1'h0\n`define RV_DATA_ACCESS_MASK6 'hffffffff\n`define RV_DATA_ACCESS_ENABLE5 1'h0\n`define RV_DATA_ACCESS_ADDR6 'h00000000\n`define RV_INST_ACCESS_ENABLE1 1'h0\n`define RV_DATA_ACCESS_MASK7 'hffffffff\n`define RV_DATA_ACCESS_MASK2 'hffffffff\n`define RV_INST_ACCESS_ADDR3 'h00000000\n`define RV_DATA_ACCESS_ENABLE6 1'h0\n`define RV_INST_ACCESS_ADDR6 'h00000000\n`define RV_DATA_ACCESS_ENABLE1 1'h0\n`define RV_INST_ACCESS_MASK2 'hffffffff\n`define RV_INST_ACCESS_MASK7 'hffffffff\n`define RV_INST_ACCESS_ENABLE6 1'h0\n`define RV_DATA_ACCESS_ADDR3 'h00000000\n`define RV_DATA_ACCESS_ENABLE2 1'h0\n`define RV_DATA_ACCESS_ADDR5 'h00000000\n`define RV_DATA_ACCESS_ENABLE3 1'h0\n`define RV_INST_ACCESS_MASK4 'hffffffff\n`define RV_DATA_ACCESS_MASK1 'hffffffff\n`define RV_INST_ACCESS_MASK0 'hffffffff\n`define RV_INST_ACCESS_ADDR5 'h00000000\n`define RV_INST_ACCESS_ENABLE3 1'h0\n`define RV_INST_ACCESS_ENABLE2 1'h0\n`define RV_INST_ACCESS_MASK1 'hffffffff\n`define RV_DATA_ACCESS_MASK0 'hffffffff\n`define RV_DATA_ACCESS_MASK4 'hffffffff\n`define RV_BHT_HASH_STRING {ghr[3\:2] ^ {ghr[3+1], {4-1-2{1'b0} } },hashin[5\:4]^ghr[2-1\:0]}\n`define RV_BHT_GHR_PAD fghr[4],3'b0\n`define RV_BHT_ARRAY_DEPTH 16\n`define RV_BHT_GHR_PAD2 fghr[4\:3],2'b0\n`define RV_BHT_GHR_RANGE 4\:0\n`define RV_BHT_ADDR_HI 7\n`define RV_BHT_SIZE 128\n`define RV_BHT_GHR_SIZE 5\n`define RV_BHT_ADDR_LO 4\n`define RV_RESET_VEC 'h80000000\n`define RV_BTB_INDEX1_HI 5\n`define RV_BTB_INDEX2_HI 7\n`define RV_BTB_INDEX3_LO 8\n`define RV_BTB_ADDR_LO 4\n`define RV_BTB_ADDR_HI 5\n`define RV_BTB_BTAG_SIZE 9\n`define RV_BTB_ARRAY_DEPTH 4\n`define RV_BTB_INDEX3_HI 9\n`define RV_BTB_BTAG_FOLD 1\n`define RV_BTB_INDEX1_LO 4\n`define RV_BTB_SIZE 32\n`define RV_BTB_INDEX2_LO 6\n`define TEC_RV_ICG clockhdr
task.caseSensitive=true
task.priorities=NORMAL,HIGH
task.tags=TODO,FIXME
