// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nnlayer_nnlayer_Pipeline_VITIS_LOOP_86_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_r_load,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        idxprom,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        sext_ln736,
        bias_address0,
        bias_ce0,
        bias_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] output_r_load;
output  [7:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;
input  [7:0] idxprom;
output  [7:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
input  [15:0] sext_ln736;
output  [7:0] bias_address0;
output   bias_ce0;
input  [15:0] bias_q0;

reg ap_idle;
reg output_r_ce0;
reg output_r_we0;
reg input_r_ce0;
reg bias_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln86_fu_152_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [23:0] sext_ln736_cast_fu_130_p1;
reg  signed [23:0] sext_ln736_cast_reg_246;
reg   [7:0] output_r_addr_reg_251;
reg   [7:0] output_r_addr_reg_251_pp0_iter1_reg;
reg   [7:0] output_r_addr_reg_251_pp0_iter2_reg;
reg   [7:0] output_r_addr_reg_251_pp0_iter3_reg;
wire   [63:0] zext_ln88_fu_164_p1;
reg   [63:0] zext_ln88_reg_260;
reg   [63:0] zext_ln88_reg_260_pp0_iter1_reg;
wire   [0:0] ifzero_fu_169_p2;
reg   [0:0] ifzero_reg_270;
reg   [0:0] ifzero_reg_270_pp0_iter1_reg;
reg   [0:0] ifzero_reg_270_pp0_iter2_reg;
reg   [0:0] ifzero_reg_270_pp0_iter3_reg;
wire   [63:0] idxprom_cast_fu_134_p1;
wire    ap_block_pp0_stage0;
reg   [8:0] inc5659_fu_66;
wire   [8:0] add_ln86_fu_158_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_inc5659_load;
reg   [15:0] lhs_fu_70;
wire  signed [23:0] ret_V_fu_203_p0;
wire   [23:0] grp_fu_224_p3;
wire   [23:0] lhs_1_fu_195_p3;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_fu_203_p2;
wire  signed [15:0] grp_fu_224_p1;
wire   [23:0] grp_fu_224_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

nnlayer_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(grp_fu_224_p1),
    .din2(grp_fu_224_p2),
    .ce(1'b1),
    .dout(grp_fu_224_p3)
);

nnlayer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln86_fu_152_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            inc5659_fu_66 <= add_ln86_fu_158_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            inc5659_fu_66 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            lhs_fu_70 <= output_r_load;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            lhs_fu_70 <= {{ret_V_fu_203_p2[23:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ifzero_reg_270_pp0_iter1_reg <= ifzero_reg_270;
        output_r_addr_reg_251 <= idxprom_cast_fu_134_p1;
        output_r_addr_reg_251_pp0_iter1_reg <= output_r_addr_reg_251;
        sext_ln736_cast_reg_246 <= sext_ln736_cast_fu_130_p1;
        zext_ln88_reg_260_pp0_iter1_reg[8 : 0] <= zext_ln88_reg_260[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ifzero_reg_270_pp0_iter2_reg <= ifzero_reg_270_pp0_iter1_reg;
        ifzero_reg_270_pp0_iter3_reg <= ifzero_reg_270_pp0_iter2_reg;
        output_r_addr_reg_251_pp0_iter2_reg <= output_r_addr_reg_251_pp0_iter1_reg;
        output_r_addr_reg_251_pp0_iter3_reg <= output_r_addr_reg_251_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln86_fu_152_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ifzero_reg_270 <= ifzero_fu_169_p2;
        zext_ln88_reg_260[8 : 0] <= zext_ln88_fu_164_p1[8 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln86_fu_152_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_inc5659_load = 9'd0;
    end else begin
        ap_sig_allocacmp_inc5659_load = inc5659_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bias_ce0 = 1'b1;
    end else begin
        bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ifzero_reg_270_pp0_iter3_reg == 1'd1))) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln86_fu_158_p2 = (ap_sig_allocacmp_inc5659_load + 9'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bias_address0 = zext_ln88_reg_260_pp0_iter1_reg;

assign grp_fu_224_p1 = sext_ln736_cast_reg_246;

assign grp_fu_224_p2 = {{bias_q0}, {8'd0}};

assign icmp_ln86_fu_152_p2 = ((ap_sig_allocacmp_inc5659_load == 9'd256) ? 1'b1 : 1'b0);

assign idxprom_cast_fu_134_p1 = idxprom;

assign ifzero_fu_169_p2 = ((add_ln86_fu_158_p2 == 9'd256) ? 1'b1 : 1'b0);

assign input_r_address0 = zext_ln88_fu_164_p1;

assign lhs_1_fu_195_p3 = {{lhs_fu_70}, {8'd0}};

assign output_r_address0 = output_r_addr_reg_251_pp0_iter3_reg;

assign output_r_d0 = {{ret_V_fu_203_p2[23:8]}};

assign ret_V_fu_203_p0 = grp_fu_224_p3;

assign ret_V_fu_203_p2 = ($signed(ret_V_fu_203_p0) + $signed(lhs_1_fu_195_p3));

assign sext_ln736_cast_fu_130_p1 = $signed(sext_ln736);

assign zext_ln88_fu_164_p1 = ap_sig_allocacmp_inc5659_load;

always @ (posedge ap_clk) begin
    zext_ln88_reg_260[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln88_reg_260_pp0_iter1_reg[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //nnlayer_nnlayer_Pipeline_VITIS_LOOP_86_2
