msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2023-12-18 07:38+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdlexamplessimple-onespll_resetctrl/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.3\n"

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:2
msgid "PLL BlackBox and reset controller"
msgstr "锁相环黑盒和复位控制器"

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:4
msgid ""
"Let's imagine you want to define a ``TopLevel`` component which instantiates"
" a PLL ``BlackBox``\\ , and create a new clock domain from it which will be "
"used by your core logic. Let's also imagine that you want to adapt an "
"external asynchronous reset into this core clock domain to a synchronous "
"reset source."
msgstr ""
"假设您想要定义一个 ``TopLevel`` 组件来实例化 PLL ``BlackBox`` ，并利用它创建"
"一个新的时钟域，该时钟域将由您的核心逻辑使用。我们还假设您希望将一个外部的异"
"步复位适配到这个核心时钟域的同步复位源中。"

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:6
msgid "The following imports will be used in code examples on this page:"
msgstr "本页的代码示例中将默认使用以下导入："

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:14
msgid "The PLL BlackBox definition"
msgstr "PLL BlackBox定义"

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:16
msgid "This is how to define the PLL ``BlackBox``\\ :"
msgstr "这是定义PLL ``BlackBox`` 的方法："

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:23
msgid "This will correspond to the following VHDL component:"
msgstr "其对应下面的VHDL组件："

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:36
msgid "TopLevel definition"
msgstr "TopLevel定义"

#: ../../source/SpinalHDL/Examples/Simple ones/pll_resetctrl.rst:38
msgid ""
"This is how to define your ``TopLevel`` which instantiates the PLL, creates "
"the new ``ClockDomain``\\ , and also adapts the asynchronous reset input to "
"a synchronous reset:"
msgstr ""
"下面的例子展示了如何定义 ``TopLevel`` 来实例化锁相环，创建新的 "
"``ClockDomain`` 并将异步复位输入调整连接至同步复位端口："
