Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Nov 17 19:08:14 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.8671
  Critical Path Slack:         3.5879
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.9134
  Critical Path Slack:        10.8462
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.5617
  Critical Path Slack:         3.0384
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            37.0000
  Critical Path Length:       11.4344
  Critical Path Slack:        -0.2347
  Critical Path Clk Period:   12.0000
  Total Negative Slack:       -0.8426
  No. of Violating Paths:      4.0000
  Worst Hold Violation:       -0.1377
  Total Hold Violation:      -10.9858
  No. of Hold Violations:    349.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              28745
  Buf/Inv Cell Count:            5592
  Buf Cell Count:                1209
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23358
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      52994.0122
  Noncombinational Area:   37354.6680
  Buf/Inv Area:             5699.3384
  Total Buffer Area:        1647.9962
  Total Inverter Area:      4051.3423
  Macro/Black Box Area:        0.0000
  Net Area:                  843.5033
  Net XLength        :    569877.3125
  Net YLength        :    612578.0000
  -----------------------------------
  Cell Area:               90348.6802
  Design Area:             91192.1835
  Net Length        :    1182455.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         31314
  Nets With Violations:            13
  Max Trans Violations:            13
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             94.9586
  -----------------------------------------
  Overall Compile Time:             95.9024
  Overall Compile Wall Clock Time:  96.1244

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.2347  TNS: 0.8426  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.2347  TNS: 0.8426  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.1377  TNS: 10.9858  Number of Violating Paths: 349  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.1377  TNS: 10.9858  Number of Violating Paths: 349  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
