{
    "runtime": ["OpenCL"],
    "example": "Stream Vector Addition (C)",
    "overview": [
        "This is a simple Vector Add C Kernel design with 2 Stream inputs and 1 Stream output that demonstrates on how to process an input stream of data for computation in an application."
    ],
    "boards": [ "xilinx_u200_qdma" ],
    "key_concepts": [ "Read/Write Stream", "Create/Release Stream"],
    "keywords": [ "cl_stream", "CL_STREAM_EOT", "CL_STREAM_NONBLOCKING"],
    "os": [
        "Linux"
    ],
    "host_hdrs": "src/streams_vadd.h",
    "host_srcs": "src/host.cpp",
    "linker": {
        "options": [ "-pthread" ]
    },
    "host_exe": "vadd_stream",
    "cmd_args": "BUILD/krnl_stream_vadd.xclbin",
    "libs": [
        "xcl2"
    ],
    "containers": [
    {
       "name": "krnl_stream_vadd",       
       "accelerators": [
        {
            "name": "krnl_stream_vadd", 
            "location": "src/krnl_stream_vadd.cpp"
        }
       ]
     }
    ],
    "testinfo": {
        "parkinglot": "true"
    },
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ]
}
