// Seed: 2336270542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_9;
  assign #id_10 id_9 = 1 & 1;
  wire id_11;
  wire id_12, id_13;
  assign id_8[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  and primCall (id_4, id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_4
  );
  initial begin : LABEL_0
    id_2 <= 1;
    id_4[1] <= 1;
    disable id_7;
  end
endmodule
