// Seed: 603721831
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_2;
endmodule
module module_0 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    input wand module_1
);
  logic id_8;
  ;
  nand primCall (id_2, id_3, id_1, id_4, id_5, id_8);
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2
    , id_15,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri0 id_11,
    output wand id_12,
    output tri0 id_13
);
  logic [1 'b0 : 1 'b0] id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
  logic id_17;
endmodule
