$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Mon Feb 27 18:28:46 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module AdderDemo_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 18 " SW [17:0] $end
$var wire 1 # LEDR [14] $end
$var wire 1 $ LEDR [13] $end
$var wire 1 % LEDR [12] $end
$var wire 1 & LEDR [11] $end
$var wire 1 ' LEDR [10] $end
$var wire 1 ( LEDR [9] $end
$var wire 1 ) LEDR [8] $end
$var wire 1 * LEDR [7] $end
$var wire 1 + LEDR [6] $end
$var wire 1 , LEDR [5] $end
$var wire 1 - LEDR [4] $end
$var wire 1 . LEDR [3] $end
$var wire 1 / LEDR [2] $end
$var wire 1 0 LEDR [1] $end
$var wire 1 1 LEDR [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 SW[9]~input_o $end
$var wire 1 9 SW[8]~input_o $end
$var wire 1 : LEDR[14]~output_o $end
$var wire 1 ; LEDR[13]~output_o $end
$var wire 1 < LEDR[12]~output_o $end
$var wire 1 = LEDR[11]~output_o $end
$var wire 1 > LEDR[10]~output_o $end
$var wire 1 ? LEDR[9]~output_o $end
$var wire 1 @ LEDR[8]~output_o $end
$var wire 1 A LEDR[7]~output_o $end
$var wire 1 B LEDR[6]~output_o $end
$var wire 1 C LEDR[5]~output_o $end
$var wire 1 D LEDR[4]~output_o $end
$var wire 1 E LEDR[3]~output_o $end
$var wire 1 F LEDR[2]~output_o $end
$var wire 1 G LEDR[1]~output_o $end
$var wire 1 H LEDR[0]~output_o $end
$var wire 1 I SW[12]~input_o $end
$var wire 1 J SW[15]~input_o $end
$var wire 1 K SW[14]~input_o $end
$var wire 1 L SW[10]~input_o $end
$var wire 1 M KEY[0]~input_o $end
$var wire 1 N inst1|add4|bit0|cout~0_combout $end
$var wire 1 O SW[11]~input_o $end
$var wire 1 P inst1|add4|bit1|cout~0_combout $end
$var wire 1 Q SW[16]~input_o $end
$var wire 1 R inst1|add4|bit2|cout~0_combout $end
$var wire 1 S SW[13]~input_o $end
$var wire 1 T SW[17]~input_o $end
$var wire 1 U inst1|add4|bit3|cout~0_combout $end
$var wire 1 V inst1|add4|bit3|s~0_combout $end
$var wire 1 W inst1|add4|bit2|s~0_combout $end
$var wire 1 X inst1|add4|bit1|s~combout $end
$var wire 1 Y inst1|add4|bit0|s~0_combout $end
$var wire 1 Z SW[2]~input_o $end
$var wire 1 [ SW[0]~input_o $end
$var wire 1 \ SW[1]~input_o $end
$var wire 1 ] SW[5]~input_o $end
$var wire 1 ^ SW[4]~input_o $end
$var wire 1 _ inst|bit1|cout~0_combout $end
$var wire 1 ` SW[6]~input_o $end
$var wire 1 a inst|bit2|cout~0_combout $end
$var wire 1 b SW[3]~input_o $end
$var wire 1 c SW[7]~input_o $end
$var wire 1 d inst|bit3|cout~0_combout $end
$var wire 1 e inst|bit3|s~combout $end
$var wire 1 f inst|bit2|s~0_combout $end
$var wire 1 g inst|bit1|s~0_combout $end
$var wire 1 h inst|bit0|s~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
$end
#10000
b10000000000000000 "
b11000000000000000 "
b11100000000000000 "
1K
1J
1Q
1Y
1X
1W
1<
1=
1>
1'
1&
1%
#90000
b11100100000000000 "
b11100110000000000 "
b11100111000000000 "
18
1L
1O
1N
1P
0Y
0X
0=
0>
1R
0'
0&
1X
0W
0<
1=
1&
0%
1V
1;
1$
#100000
b1100111000000000 "
b100111000000000 "
b111000000000 "
0K
0J
0Q
0N
0R
1Y
0X
1W
1<
0=
1>
0P
1'
0&
1%
1X
0V
0;
1=
1&
0$
0W
0<
0%
#220000
b11000000000 "
b1000000000 "
b0 "
08
0L
0O
0Y
0X
0=
0>
0'
0&
#230000
b1 !
b10000000000000 "
b1010000000000000 "
b1110000000000000 "
1M
1S
1K
1J
1P
1N
1W
1Y
1>
1<
1R
1%
1'
0W
1X
1=
0<
0%
1&
1V
1;
1$
#270000
b110000000000000 "
0J
0X
0=
0&
#300000
b111000000000000 "
b111100000000000 "
1O
1I
0P
0R
1X
1W
1<
1=
1&
1%
0W
0V
0;
0<
0%
0$
#340000
b10111100000000000 "
b10101100000000000 "
b10100100000000000 "
b10100000000000000 "
0O
0I
0S
1Q
1P
1R
0X
1V
1;
0=
0&
1$
1W
0V
1U
1:
0;
1<
1%
0$
1#
#350000
b10100010000000000 "
b10100011000000000 "
18
1L
0Y
0>
0'
#370000
b10000011000000000 "
b11000000000 "
0K
0Q
0N
1Y
0W
0<
1>
0P
1'
0%
1X
1=
0R
1&
1W
1<
1%
1V
0U
0:
1;
1$
0#
#470000
b1000000000 "
b0 "
08
0L
1N
0Y
0>
1P
0'
0X
0=
1R
0&
0W
0<
0%
0V
1U
1:
0;
0$
1#
#480000
b0 !
0M
0R
0P
0N
1X
1W
1V
0U
0:
1;
1<
1=
1&
1%
1$
0#
0V
0W
0X
0=
0<
0;
0$
0%
0&
#490000
b1000 "
b1100 "
b1110 "
b1111 "
1[
1\
1Z
1b
1h
1g
1f
1e
1E
1F
1G
1H
11
10
1/
1.
#610000
b10001111 "
b11001111 "
b11101111 "
b11111111 "
b1 !
b11110111 "
b11110011 "
b11110001 "
b11110000 "
0[
0\
0Z
0b
1^
1]
1`
1c
1M
1N
1X
1W
1V
1;
1<
1=
1P
1&
1%
1$
0X
0=
1R
0&
0W
0<
0%
0V
1U
1:
0;
0$
1#
#660000
b0 !
0M
0R
0P
0N
1X
1W
1V
0U
0:
1;
1<
1=
1&
1%
1$
0#
0V
0W
0X
0=
0<
0;
0$
0%
0&
#710000
b1110000 "
b110000 "
b10000 "
b0 "
0^
0]
0`
0c
0h
0g
0f
0e
0E
0F
0G
0H
01
00
0/
0.
#720000
b100 "
1Z
1f
1F
1/
#730000
b100100 "
b110100 "
1^
1]
1h
1g
1G
1H
11
10
#780000
b1 !
1M
1N
1X
1W
1V
1;
1<
1=
1P
1&
1%
1$
0X
0=
1R
0&
0W
0<
0%
0V
1U
1:
0;
0$
1#
#810000
b10100 "
b100 "
0^
0]
0h
0g
0G
0H
01
00
#820000
b0 "
0Z
0f
0F
0/
#840000
b0 !
0M
0R
0P
0N
1X
1W
1V
0U
0:
1;
1<
1=
1&
1%
1$
0#
0V
0W
0X
0=
0<
0;
0$
0%
0&
#1000000
