/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:1.1-26.10" *)
module ASS1(A, B, C, D, a, b, c, d, e, f, g);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:2.14-2.15" *)
  input A;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:3.14-3.15" *)
  input B;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:4.14-4.15" *)
  input C;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:5.14-5.15" *)
  input D;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:7.15-7.16" *)
  output a;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:8.15-8.16" *)
  output b;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:9.15-9.16" *)
  output c;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:10.15-10.16" *)
  output d;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:11.15-11.16" *)
  output e;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:12.15-12.16" *)
  output f;
  (* src = "/home/deekshitha/qorc-sdk/fpga-examples/ASS1/ASS1.v:13.15-13.16" *)
  output g;
  logic_1 _07_ (
    .a(_00_)
  );
  logic_0 _08_ (
    .a(_01_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .P(A),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y32"),
    .IO_PAD("36"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .P(B),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X26Y32"),
    .IO_PAD("37"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .P(C),
    .Q(_04_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X1Y31"),
    .IO_PAD("20"),
    .IO_TYPE("SDIOMUX")
  ) _12_ (
    .P(D),
    .Q(_05_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X3Y29"),
    .IO_PAD("16"),
    .IO_TYPE("SDIOMUX")
  ) _13_ (
    .A(_06_),
    .P(a)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X2Y31"),
    .IO_PAD("21"),
    .IO_TYPE("SDIOMUX")
  ) _14_ (
    .A(_01_),
    .P(b)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X32Y32"),
    .IO_PAD("42"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .A(_01_),
    .P(c)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .A(_06_),
    .P(d)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .A(_06_),
    .P(e)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .A(_06_),
    .P(f)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _19_ (
    .A(_00_),
    .P(g)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)+(~I0*I1*~I2*~I3)+(~I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(~I0*~I1*~I2*I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(~I0*~I1*I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'hf7d5)
  ) a_LUT4_O (
    .I0(_03_),
    .I1(_02_),
    .I2(_04_),
    .I3(_05_),
    .O(_06_)
  );
endmodule
