dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_location "\DAC:viDAC8\" vidaccell -1 -1 3
set_location "DMA_1" drqcell -1 -1 0
# Note: port 15 is the logical name for port 8
set_io "Wave(0)" iocell 15 1
