#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar  7 16:38:14 2025
# Process ID: 15168
# Current directory: C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.runs/synth_1
# Command line: vivado.exe -log Top_Upcounter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Upcounter.tcl
# Log file: C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.runs/synth_1/Top_Upcounter.vds
# Journal file: C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Upcounter.tcl -notrace
Command: synth_design -top Top_Upcounter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8428
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Upcounter' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'm_1khz' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:57]
INFO: [Synth 8-6155] done synthesizing module 'm_1khz' (1#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:57]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:30]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:191]
	Parameter STOP bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter CLEAR bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (3#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:191]
INFO: [Synth 8-6157] synthesizing module 'tick_100hz' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:81]
	Parameter STOP bound to: 1'b0 
	Parameter RUN bound to: 1'b1 
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:104]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:121]
INFO: [Synth 8-6155] done synthesizing module 'tick_100hz' (4#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:81]
INFO: [Synth 8-6157] synthesizing module 'count_tick' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:146]
	Parameter COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_tick' (5#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:146]
WARNING: [Synth 8-689] width (14) of port connection 'o_tick' does not match port width (1) of module 'count_tick' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:55]
INFO: [Synth 8-6157] synthesizing module 'count_tick__parameterized0' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:146]
	Parameter COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_tick__parameterized0' (5#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:146]
WARNING: [Synth 8-689] width (14) of port connection 'clk' does not match port width (1) of module 'count_tick__parameterized0' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:62]
WARNING: [Synth 8-689] width (14) of port connection 'counter' does not match port width (7) of module 'count_tick__parameterized0' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:66]
WARNING: [Synth 8-689] width (14) of port connection 'o_tick' does not match port width (1) of module 'count_tick__parameterized0' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:67]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:3]
	Parameter BCD_BIT bound to: 16 - type: integer 
	Parameter FCOUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:63]
	Parameter FCOUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (6#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:63]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:93]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (7#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:93]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:113]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:120]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (8#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:113]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:131]
	Parameter BCD_BIT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (9#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:131]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:147]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:160]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (10#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:147]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:171]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:178]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (11#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:171]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (12#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/imports/FPGA_Harman/fnd_controlloer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_Upcounter' (13#1) [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1104.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/constrs_1/imports/FPGA_Harman/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Upcounter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Upcounter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1173.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.375 ; gain = 69.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.375 ; gain = 69.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.375 ; gain = 69.043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                              000
                     RUN |                              010 |                              001
                   CLEAR |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'r_tick_reg' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:177]
WARNING: [Synth 8-327] inferring latch for variable 'r_tick_reg' [C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.srcs/sources_1/new/watch.v:177]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.375 ; gain = 69.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1173.375 ; gain = 69.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1173.375 ; gain = 69.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1176.875 ; gain = 72.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1177.660 ; gain = 73.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    21|
|3     |LUT1   |     4|
|4     |LUT2   |    21|
|5     |LUT3   |     6|
|6     |LUT4   |    26|
|7     |LUT5   |    31|
|8     |LUT6   |    69|
|9     |FDCE   |   116|
|10    |FDPE   |     1|
|11    |LD     |     1|
|12    |IBUF   |     4|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1185.480 ; gain = 12.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.480 ; gain = 81.148
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1197.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1197.539 ; gain = 93.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/FPGA_Harman/0307watch_v1/0307watch_v1.runs/synth_1/Top_Upcounter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Upcounter_utilization_synth.rpt -pb Top_Upcounter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 16:38:38 2025...
