[06/21 02:43:13      0s] 
[06/21 02:43:13      0s] Cadence Innovus(TM) Implementation System.
[06/21 02:43:13      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/21 02:43:13      0s] 
[06/21 02:43:13      0s] Version:	v23.31-s109_1, built Mon Apr 22 16:02:43 PDT 2024
[06/21 02:43:13      0s] Options:	
[06/21 02:43:13      0s] Date:		Sat Jun 21 02:43:13 2025
[06/21 02:43:13      0s] Host:		ei-vm-018.othr.de (x86_64 w/Linux 4.18.0-553.56.1.el8_10.x86_64) (32cores*32cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
[06/21 02:43:13      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[06/21 02:43:13      0s] 
[06/21 02:43:13      0s] License:
[06/21 02:43:13      0s] 		[02:43:13.483180] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[06/21 02:43:13      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[06/21 02:43:13      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/21 02:43:14      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[06/21 02:43:32     18s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.31-s109_1 (64bit) 04/22/2024 16:02 (Linux 3.10.0-693.el7.x86_64)
[06/21 02:43:34     20s] @(#)CDS: NanoRoute 23.31-s109_1 NR240401-0735/23_11-UB (database version 18.20.622_1) {superthreading v2.20}
[06/21 02:43:34     20s] @(#)CDS: AAE 23.11-s030 (64bit) 04/22/2024 (Linux 3.10.0-693.el7.x86_64)
[06/21 02:43:34     20s] @(#)CDS: CTE 23.11-s024_1 () Apr 22 2024 08:03:17 ( )
[06/21 02:43:34     20s] @(#)CDS: SYNTECH 23.11-s010_1 () Apr  5 2024 04:21:08 ( )
[06/21 02:43:34     20s] @(#)CDS: CPE v23.11-s057
[06/21 02:43:34     20s] @(#)CDS: IQuantus/TQuantus 22.1.1-s233 (64bit) Mon Dec 11 23:11:23 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[06/21 02:43:34     20s] @(#)CDS: OA 22.61-p011 Thu Nov 30 12:26:13 2023
[06/21 02:43:34     20s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[06/21 02:43:34     20s] @(#)CDS: RCDB 11.15.0
[06/21 02:43:34     20s] @(#)CDS: STYLUS 23.10-a010_1 (02/06/2024 03:59 PST)
[06/21 02:43:34     20s] @(#)CDS: IntegrityPlanner-23.11-14100 (23.11) (2024-02-05 09:01:07+0800)
[06/21 02:43:34     20s] @(#)CDS: SYNTHESIS_ENGINE 23.11-s099
[06/21 02:43:34     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2011674_5ff9044d-929c-4bc0-ad9e-d16fd0e0873b_ei-vm-018.othr.de_bas33767_YPNijd.

[06/21 02:43:34     20s] Change the soft stacksize limit to 0.2%RAM (386 mbytes). Set global soft_stack_size_limit to change the value.
[06/21 02:43:36     21s] 
[06/21 02:43:36     21s] **INFO:  MMMC transition support version v31-84 
[06/21 02:43:36     21s] 
[06/21 02:43:36     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/21 02:43:36     21s] <CMD> suppressMessage ENCEXT-2799
[06/21 02:43:36     21s] <CMD> getVersion
[06/21 02:43:36     21s] <CMD> getVersion
[06/21 02:43:36     22s] <CMD> getVersion
[06/21 02:43:36     22s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[06/21 02:43:37     22s] [INFO] Loading Pegasus 24.10 fill procedures
[06/21 02:43:37     22s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[06/21 02:43:37     22s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[06/21 02:43:37     22s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[06/21 02:43:37     22s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[06/21 02:43:37     22s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[06/21 02:43:37     22s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[06/21 02:43:37     22s] <CMD> win
[06/21 02:43:38     22s] **ERROR: (IMPSYT-6000):	No Object Selected.
[06/21 02:44:09     24s] <CMD> set ::MSV::initSNetPrimarySNetDone 1
[06/21 02:44:09     24s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/21 02:44:09     24s] <CMD> set ::dft::debug_attribute 0
[06/21 02:44:09     24s] <CMD> set _scale_capacitance_to_1ff 1
[06/21 02:44:09     24s] <CMD> set _scale_leakage_power_to_1pw 1
[06/21 02:44:09     24s] <CMD> set _scale_time_to_100fs 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_constraint_performance_statistics_precision 2
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_efficient_set_timing_derate 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_diskcaching_io_performance 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_dump_reset_clock 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_efficient_clocks_collection 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_efficient_hier_obj 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_efficient_save_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_enable_view_pruning_enhancements 4
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_is_imm_info_cached 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_latch_period_based_threshold 0.0001
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[06/21 02:44:09     24s] <CMD> set dbgDBHasPGConnFile 1
[06/21 02:44:09     24s] <CMD> set dbgDualViewAwareXTree 1
[06/21 02:44:09     24s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[06/21 02:44:09     24s] <CMD> set dcgHonorSignalNetNDR 1
[06/21 02:44:09     24s] <CMD> set defHierChar /
[06/21 02:44:09     24s] <CMD> set distributed_client_message_echo 1
[06/21 02:44:09     24s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/21 02:44:09     24s] <CMD> set edi_pe::pegWeightMultiplier2ForHLS 1.3345
[06/21 02:44:09     24s] <CMD> set edi_pe::pegWireCapacityRatio 0.5338
[06/21 02:44:09     24s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[06/21 02:44:09     24s] <CMD> set enc_before_startup_file 0
[06/21 02:44:09     24s] <CMD> set enc_check_rename_command_name 1
[06/21 02:44:09     24s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/21 02:44:09     24s] <CMD> set floorplan_default_site CoreSite
[06/21 02:44:09     24s] <CMD> set fpIsMaxIoHeight 0
[06/21 02:44:09     24s] <CMD> set init_design_settop 0
[06/21 02:44:09     24s] <CMD> set init_gnd_net {VSS iovss vss}
[06/21 02:44:09     24s] <CMD> set init_lef_file {/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_tech.lef /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_stdcell.lef /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_io.lef}
[06/21 02:44:09     24s] <CMD> set init_mmmc_file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/viewDefinition.tcl
[06/21 02:44:09     24s] <CMD> set init_original_verilog_files SRC/fabric_netlists.v
[06/21 02:44:09     24s] <CMD> set init_pwr_net {VDD iovdd vdd}
[06/21 02:44:09     24s] <CMD> set init_top_cell grid_clb
[06/21 02:44:09     24s] <CMD> set init_verilog /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/grid_clb.v.bin
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set latch_time_borrow_mode max_borrow
[06/21 02:44:09     24s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[06/21 02:44:09     24s] <CMD> set pegDefaultResScaleFactor 1
[06/21 02:44:09     24s] <CMD> set pegDetailResScaleFactor 1
[06/21 02:44:09     24s] <CMD> set pegEnableDualViewForTQuantus 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/21 02:44:09     24s] <CMD> set spgUnflattenIlmInCheckPlace 2
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_aocv_efficient_accurate_mode 1
[06/21 02:44:09     24s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 02:44:09     24s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 02:44:09     24s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 02:44:09     24s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_clock_root_frequency_compatibility 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_efficient_lib_pin 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_enable_add_brackets_name 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_enable_efficient_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_disable_efficient_derate_mode 1
[06/21 02:44:09     24s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 02:44:09     24s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 02:44:09     24s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 02:44:09     24s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/21 02:44:09     24s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_enable_multi_threaded_reporting 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_enable_new_power_view_mode 1
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     24s] <CMD> set timing_enable_view_based_tlatch_mode 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_disable_3d_arcs 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_improved_waveform_cache 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[06/21 02:44:09     25s] <CMD> set timing_library_ca_derate_data_consistency 0
[06/21 02:44:09     25s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[06/21 02:44:09     25s] <CMD> set timing_library_refactor_db_arc_processing 1
[06/21 02:44:09     25s] <CMD> set timing_library_refactor_db_arc_processing3 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_path_based_override_distance 1e+30
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_backward_compatible_to_adjust 0
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_enable_efficient_collection_handling 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_enable_efficient_cone_marking 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_enable_improved_drv_reporting 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_enable_variable_verbose_fields 0
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_latch_analysis_compatibility 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[06/21 02:44:09     25s] <CMD> set defStreamOutCheckUncolored false
[06/21 02:44:09     25s] <CMD> set init_lef_check_antenna 1
[06/21 02:44:09     25s] <CMD> set init_verilog_tolerate_port_mismatch 0
[06/21 02:44:09     25s] <CMD> set lefdefInputCheckColoredShape 0
[06/21 02:44:09     25s] <CMD> set load_netlist_ignore_undefined_cell 1
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_remove_clock_reconvergence_pessimism false
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_case_analysis_for_sequential_propagation false
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_allow_useful_skew_latency_per_view false
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_disable_set_case_analysis false
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_disable_recovery_removal_checks false
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_use_latch_time_borrow true
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_disable_clock_gating_checks false
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 02:44:09     25s] <CMD> set timing_self_loop_paths_no_skew false
[06/21 02:44:09     25s] <CMD> set_global _scale_capacitance_to_1ff "true"
[06/21 02:44:09     25s] <CMD> set_global _scale_time_to_100fs "true"
[06/21 02:44:09     25s] <CMD> set_global _scale_leakage_power_to_1pw "true"
[06/21 02:44:09     25s] <CMD> set_global timing_library_refactor_db_arc_processing "true"
[06/21 02:44:09     25s] <CMD> set_global timing_library_refactor_db_arc_processing3 "true"
[06/21 02:44:47     27s] <CMD> init_design
[06/21 02:44:47     27s] #% Begin Load MMMC data ... (date=06/21 02:44:47, mem=1885.0M)
[06/21 02:44:47     27s] #% End Load MMMC data ... (date=06/21 02:44:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.4M, current mem=1886.4M)
[06/21 02:44:47     27s] 
[06/21 02:44:47     27s] Loading LEF file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_tech.lef ...
[06/21 02:44:47     27s] 
[06/21 02:44:47     27s] Loading LEF file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_stdcell.lef ...
[06/21 02:44:47     27s] Set DBUPerIGU to M1 pitch 480.
[06/21 02:44:47     27s] 
[06/21 02:44:47     27s] Loading LEF file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_io.lef ...
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-200' for more detail.
[06/21 02:44:47     27s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/21 02:44:47     27s] To increase the message display limit, refer to the product command reference manual.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 02:44:47     27s] Type 'man IMPLF-201' for more detail.
[06/21 02:44:47     27s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/21 02:44:47     27s] Loading view definition file from /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/viewDefinition.tcl
[06/21 02:44:47     27s] Reading MAX_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
[06/21 02:44:47     27s] Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
[06/21 02:44:47     27s] Reading MIN_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[06/21 02:44:47     27s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[06/21 02:44:47     27s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1947.3M, current mem=1902.5M)
[06/21 02:44:47     27s] *** End library_loading (cpu=0.00min, real=0.00min, mem=32.0M, fe_cpu=0.46min, fe_real=1.57min, fe_mem=1806.8M) ***
[06/21 02:44:47     27s] #% Begin Load netlist data ... (date=06/21 02:44:47, mem=1902.5M)
[06/21 02:44:47     27s] *** Begin netlist parsing (mem=1806.8M) ***
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/21 02:44:47     27s] Type 'man IMPVL-159' for more detail.
[06/21 02:44:47     27s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/21 02:44:47     27s] To increase the message display limit, refer to the product command reference manual.
[06/21 02:44:47     27s] Created 78 new cells from 2 timing libraries.
[06/21 02:44:47     27s] Reading netlist ...
[06/21 02:44:47     27s] Backslashed names will retain backslash and a trailing blank character.
[06/21 02:44:47     27s] Reading verilogBinary netlist '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/grid_clb.v.bin'
[06/21 02:44:47     27s] 
[06/21 02:44:47     27s] *** Memory Usage v#2 (Current mem = 1816.840M, initial mem = 843.586M) ***
[06/21 02:44:47     27s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1816.8M) ***
[06/21 02:44:47     27s] #% End Load netlist data ... (date=06/21 02:44:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1909.1M, current mem=1909.1M)
[06/21 02:44:47     27s] Set top cell to grid_clb.
[06/21 02:44:48     27s] Hooked 156 DB cells to tlib cells.
[06/21 02:44:48     27s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1916.3M, current mem=1916.3M)
[06/21 02:44:48     27s] Starting recursive module instantiation check.
[06/21 02:44:48     27s] No recursion found.
[06/21 02:44:48     27s] Building hierarchical netlist for Cell grid_clb ...
[06/21 02:44:48     27s] ***** UseNewTieNetMode *****.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'direct_interc' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6_mux' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6_dffr_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'const1' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size2' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size2_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size60' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size60_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 02:44:48     27s] Type 'man IMPECO-560' for more detail.
[06/21 02:44:48     27s] *** Netlist is NOT unique.
[06/21 02:44:48     27s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[06/21 02:44:48     27s] ** info: there are 196 modules.
[06/21 02:44:48     27s] ** info: there are 11240 stdCell insts.
[06/21 02:44:48     27s] ** info: there are 11240 stdCell insts with at least one signal pin.
[06/21 02:44:48     27s] 
[06/21 02:44:48     27s] *** Memory Usage v#2 (Current mem = 1879.754M, initial mem = 843.586M) ***
[06/21 02:44:48     27s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/21 02:44:48     27s] Type 'man IMPFP-3961' for more detail.
[06/21 02:44:48     27s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/21 02:44:48     27s] Start create_tracks
[06/21 02:44:48     27s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/21 02:44:48     28s] Extraction setup Started for TopCell grid_clb 
[06/21 02:44:48     28s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/21 02:44:48     28s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2773' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2773' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 02:44:48     28s] Type 'man IMPEXT-2776' for more detail.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 02:44:48     28s] Summary of Active RC-Corners : 
[06/21 02:44:48     28s]  
[06/21 02:44:48     28s]  Analysis View: WORST_CASE
[06/21 02:44:48     28s]     RC-Corner Name        : RC_BEST
[06/21 02:44:48     28s]     RC-Corner Index       : 0
[06/21 02:44:48     28s]     RC-Corner Temperature : 40 Celsius
[06/21 02:44:48     28s]     RC-Corner Cap Table   : ''
[06/21 02:44:48     28s]     RC-Corner PreRoute Res Factor         : 1
[06/21 02:44:48     28s]     RC-Corner PreRoute Cap Factor         : 1
[06/21 02:44:48     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/21 02:44:48     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/21 02:44:48     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/21 02:44:48     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/21 02:44:48     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/21 02:44:48     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/21 02:44:48     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/21 02:44:48     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/21 02:44:48     28s]  
[06/21 02:44:48     28s]  Analysis View: Best_CASE
[06/21 02:44:48     28s]     RC-Corner Name        : RC_WORST
[06/21 02:44:48     28s]     RC-Corner Index       : 1
[06/21 02:44:48     28s]     RC-Corner Temperature : 125 Celsius
[06/21 02:44:48     28s]     RC-Corner Cap Table   : ''
[06/21 02:44:48     28s]     RC-Corner PreRoute Res Factor         : 1
[06/21 02:44:48     28s]     RC-Corner PreRoute Cap Factor         : 1
[06/21 02:44:48     28s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/21 02:44:48     28s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/21 02:44:48     28s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/21 02:44:48     28s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/21 02:44:48     28s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/21 02:44:48     28s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/21 02:44:48     28s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/21 02:44:48     28s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/21 02:44:48     28s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[06/21 02:44:48     28s] Updating RC Grid density data for preRoute extraction ...
[06/21 02:44:48     28s] eee: pegSigSF=1.070000
[06/21 02:44:48     28s] Initializing multi-corner resistance tables ...
[06/21 02:44:48     28s] eee: Grid unit RC data computation started
[06/21 02:44:48     28s] eee: Grid unit RC data computation completed
[06/21 02:44:48     28s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 02:44:48     28s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 02:44:48     28s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 02:44:48     28s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 02:44:48     28s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 02:44:48     28s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 02:44:48     28s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 02:44:48     28s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/21 02:44:48     28s] eee: LAM-FP: thresh=1 ; dimX=1152.297619 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/21 02:44:48     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/21 02:44:48     28s] eee: NetCapCache creation started. (Current Mem: 2116.527M) 
[06/21 02:44:48     28s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2116.527M) 
[06/21 02:44:48     28s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(483.965000, 483.840000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (13 X 13)
[06/21 02:44:48     28s] eee: Metal Layers Info:
[06/21 02:44:48     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 02:44:48     28s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/21 02:44:48     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 02:44:48     28s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/21 02:44:48     28s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/21 02:44:48     28s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/21 02:44:48     28s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/21 02:44:48     28s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/21 02:44:48     28s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/21 02:44:48     28s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/21 02:44:48     28s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 02:44:48     28s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/21 02:44:48     28s] *Info: initialize multi-corner CTS.
[06/21 02:44:49     28s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=2212.4M, current mem=1972.5M)
[06/21 02:44:49     28s] Reading timing constraints file '/dev/null' ...
[06/21 02:44:49     29s] Current (total cpu=0:00:29.0, real=0:01:36, peak res=2323.8M, current mem=2292.0M)
[06/21 02:44:49     29s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/21 02:44:49     29s] Summary for sequential cells identification: 
[06/21 02:44:49     29s]   Identified SBFF number: 3
[06/21 02:44:49     29s]   Identified MBFF number: 0
[06/21 02:44:49     29s]   Identified SB Latch number: 5
[06/21 02:44:49     29s]   Identified MB Latch number: 0
[06/21 02:44:49     29s]   Not identified SBFF number: 0
[06/21 02:44:49     29s]   Not identified MBFF number: 0
[06/21 02:44:49     29s]   Not identified SB Latch number: 0
[06/21 02:44:49     29s]   Not identified MB Latch number: 0
[06/21 02:44:49     29s]   Number of sequential cells which are not FFs: 2
[06/21 02:44:49     29s] Total number of combinational cells: 56
[06/21 02:44:49     29s] Total number of sequential cells: 10
[06/21 02:44:49     29s] Total number of tristate cells: 6
[06/21 02:44:49     29s] Total number of level shifter cells: 0
[06/21 02:44:49     29s] Total number of power gating cells: 0
[06/21 02:44:49     29s] Total number of isolation cells: 0
[06/21 02:44:49     29s] Total number of power switch cells: 0
[06/21 02:44:49     29s] Total number of pulse generator cells: 0
[06/21 02:44:49     29s] Total number of always on buffers: 0
[06/21 02:44:49     29s] Total number of retention cells: 0
[06/21 02:44:49     29s] Total number of physical cells: 6
[06/21 02:44:49     29s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[06/21 02:44:49     29s] Total number of usable buffers: 5
[06/21 02:44:49     29s] List of unusable buffers:
[06/21 02:44:49     29s] Total number of unusable buffers: 0
[06/21 02:44:49     29s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[06/21 02:44:49     29s] Total number of usable inverters: 5
[06/21 02:44:49     29s] List of unusable inverters:
[06/21 02:44:49     29s] Total number of unusable inverters: 0
[06/21 02:44:49     29s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[06/21 02:44:49     29s] Total number of identified usable delay cells: 3
[06/21 02:44:49     29s] List of identified unusable delay cells:
[06/21 02:44:49     29s] Total number of identified unusable delay cells: 0
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Deleting Cell Server Begin ...
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Deleting Cell Server End ...
[06/21 02:44:49     29s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2320.2M, current mem=2320.2M)
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/21 02:44:49     29s] Summary for sequential cells identification: 
[06/21 02:44:49     29s]   Identified SBFF number: 3
[06/21 02:44:49     29s]   Identified MBFF number: 0
[06/21 02:44:49     29s]   Identified SB Latch number: 5
[06/21 02:44:49     29s]   Identified MB Latch number: 0
[06/21 02:44:49     29s]   Not identified SBFF number: 0
[06/21 02:44:49     29s]   Not identified MBFF number: 0
[06/21 02:44:49     29s]   Not identified SB Latch number: 0
[06/21 02:44:49     29s]   Not identified MB Latch number: 0
[06/21 02:44:49     29s]   Number of sequential cells which are not FFs: 2
[06/21 02:44:49     29s]  Visiting view : WORST_CASE
[06/21 02:44:49     29s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/21 02:44:49     29s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/21 02:44:49     29s]  Visiting view : Best_CASE
[06/21 02:44:49     29s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/21 02:44:49     29s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/21 02:44:49     29s] TLC MultiMap info (StdDelay):
[06/21 02:44:49     29s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/21 02:44:49     29s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/21 02:44:49     29s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/21 02:44:49     29s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/21 02:44:49     29s]  Setting StdDelay to: 25.6ps
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Deleting Cell Server Begin ...
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] TimeStamp Deleting Cell Server End ...
[06/21 02:44:49     29s] 
[06/21 02:44:49     29s] *** Summary of all messages that are not suppressed in this session:
[06/21 02:44:49     29s] Severity  ID               Count  Summary                                  
[06/21 02:44:49     29s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/21 02:44:49     29s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/21 02:44:49     29s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[06/21 02:44:49     29s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/21 02:44:49     29s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/21 02:44:49     29s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/21 02:44:49     29s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/21 02:44:49     29s] WARNING   IMPECO-560          16  The netlist is not unique, because the m...
[06/21 02:44:49     29s] *** Message Summary: 245 warning(s), 0 error(s)
[06/21 02:44:49     29s] 
[06/21 02:45:02     29s] <CMD> getIoFlowFlag
[06/21 02:45:27     31s] <CMD> setIoFlowFlag 0
[06/21 02:45:27     31s] <CMD> floorPlan -site CoreSite -r 0.99974171686 0.699999 20 20 20 20
[06/21 02:45:27     31s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 02:45:27     31s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 02:45:27     31s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 02:45:27     31s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 02:45:27     31s] Adjusting core size to PlacementGrid : width :488.16 height : 480.06
[06/21 02:45:27     31s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/21 02:45:27     31s] Type 'man IMPFP-3961' for more detail.
[06/21 02:45:27     31s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/21 02:45:27     31s] Start create_tracks
[06/21 02:45:27     31s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/21 02:45:27     31s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/21 02:45:27     31s] <CMD> uiSetTool select
[06/21 02:45:27     31s] <CMD> getIoFlowFlag
[06/21 02:45:27     31s] <CMD> fit
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingLayers {}
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingLayers {}
[06/21 02:45:45     32s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeRingLayers {}
[06/21 02:45:45     32s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 02:45:45     32s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 02:46:53     35s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/21 02:46:53     35s] The ring targets are set to core/block ring wires.
[06/21 02:46:53     35s] addRing command will consider rows while creating rings.
[06/21 02:46:53     35s] addRing command will disallow rings to go over rows.
[06/21 02:46:53     35s] addRing command will ignore shorts while creating rings.
[06/21 02:46:53     35s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/21 02:46:53     35s] 
[06/21 02:46:53     35s] 
[06/21 02:46:53     35s] viaInitial starts at Sat Jun 21 02:46:53 2025
viaInitial ends at Sat Jun 21 02:46:53 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2587.4M)
[06/21 02:46:53     35s] Ring generation is complete.
[06/21 02:46:53     35s] vias are now being generated.
[06/21 02:46:53     35s] addRing created 8 wires.
[06/21 02:46:53     35s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/21 02:46:53     35s] +--------+----------------+----------------+
[06/21 02:46:53     35s] |  Layer |     Created    |     Deleted    |
[06/21 02:46:53     35s] +--------+----------------+----------------+
[06/21 02:46:53     35s] |TopMetal1|        4       |       NA       |
[06/21 02:46:53     35s] | TopVia2|        8       |        0       |
[06/21 02:46:53     35s] |TopMetal2|        4       |       NA       |
[06/21 02:46:53     35s] +--------+----------------+----------------+
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingLayers {}
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingLayers {}
[06/21 02:47:31     37s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeRingLayers {}
[06/21 02:47:31     37s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 02:47:31     37s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 02:48:12     39s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 02:48:12     39s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 02:48:12     39s] 
[06/21 02:48:12     39s] Stripes will stop at the boundary of the specified area.
[06/21 02:48:12     39s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 02:48:12     39s] Stripes will not extend to closest target.
[06/21 02:48:12     39s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 02:48:12     39s] Stripes will not be created over regions without power planning wires.
[06/21 02:48:12     39s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 02:48:12     39s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 02:48:12     39s] Offset for stripe breaking is set to 0.
[06/21 02:48:12     39s] <CMD> addStripe -nets {VDD VSS} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 20 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 02:48:12     39s] 
[06/21 02:48:12     39s] Initialize fgc environment(mem: 2590.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:12     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:12     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:12     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:12     39s] Starting stripe generation ...
[06/21 02:48:12     39s] Non-Default Mode Option Settings :
[06/21 02:48:12     39s]   NONE
[06/21 02:48:12     39s] Stripe generation is complete.
[06/21 02:48:12     39s] vias are now being generated.
[06/21 02:48:12     39s] addStripe created 10 wires.
[06/21 02:48:12     39s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[06/21 02:48:12     39s] +--------+----------------+----------------+
[06/21 02:48:12     39s] |  Layer |     Created    |     Deleted    |
[06/21 02:48:12     39s] +--------+----------------+----------------+
[06/21 02:48:12     39s] | TopVia2|       20       |        0       |
[06/21 02:48:12     39s] |TopMetal2|       10       |       NA       |
[06/21 02:48:12     39s] +--------+----------------+----------------+
[06/21 02:48:22     39s] <CMD> undo
[06/21 02:48:33     40s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 02:48:33     40s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 02:48:33     40s] 
[06/21 02:48:33     40s] Stripes will stop at the boundary of the specified area.
[06/21 02:48:33     40s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 02:48:33     40s] Stripes will not extend to closest target.
[06/21 02:48:33     40s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 02:48:33     40s] Stripes will not be created over regions without power planning wires.
[06/21 02:48:33     40s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 02:48:33     40s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 02:48:33     40s] Offset for stripe breaking is set to 0.
[06/21 02:48:33     40s] <CMD> addStripe -nets {VDD VSS} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 02:48:33     40s] 
[06/21 02:48:33     40s] Initialize fgc environment(mem: 2590.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:33     40s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:33     40s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:33     40s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:33     40s] Starting stripe generation ...
[06/21 02:48:33     40s] Non-Default Mode Option Settings :
[06/21 02:48:33     40s]   NONE
[06/21 02:48:33     40s] Stripe generation is complete.
[06/21 02:48:33     40s] vias are now being generated.
[06/21 02:48:33     40s] addStripe created 8 wires.
[06/21 02:48:33     40s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[06/21 02:48:33     40s] +--------+----------------+----------------+
[06/21 02:48:33     40s] |  Layer |     Created    |     Deleted    |
[06/21 02:48:33     40s] +--------+----------------+----------------+
[06/21 02:48:33     40s] | TopVia2|       16       |        0       |
[06/21 02:48:33     40s] |TopMetal2|        8       |       NA       |
[06/21 02:48:33     40s] +--------+----------------+----------------+
[06/21 02:48:42     41s] <CMD> undo
[06/21 02:48:47     41s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 02:48:47     41s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 02:48:47     41s] 
[06/21 02:48:47     41s] Stripes will stop at the boundary of the specified area.
[06/21 02:48:47     41s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 02:48:47     41s] Stripes will not extend to closest target.
[06/21 02:48:47     41s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 02:48:47     41s] Stripes will not be created over regions without power planning wires.
[06/21 02:48:47     41s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 02:48:47     41s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 02:48:47     41s] Offset for stripe breaking is set to 0.
[06/21 02:48:47     41s] <CMD> addStripe -nets {VDD VSS} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 80 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 02:48:47     41s] 
[06/21 02:48:47     41s] Initialize fgc environment(mem: 2590.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:47     41s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:47     41s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:47     41s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:47     41s] Starting stripe generation ...
[06/21 02:48:47     41s] Non-Default Mode Option Settings :
[06/21 02:48:47     41s]   NONE
[06/21 02:48:47     41s] Stripe generation is complete.
[06/21 02:48:47     41s] vias are now being generated.
[06/21 02:48:47     41s] addStripe created 9 wires.
[06/21 02:48:47     41s] ViaGen created 18 vias, deleted 0 via to avoid violation.
[06/21 02:48:47     41s] +--------+----------------+----------------+
[06/21 02:48:47     41s] |  Layer |     Created    |     Deleted    |
[06/21 02:48:47     41s] +--------+----------------+----------------+
[06/21 02:48:47     41s] | TopVia2|       18       |        0       |
[06/21 02:48:47     41s] |TopMetal2|        9       |       NA       |
[06/21 02:48:47     41s] +--------+----------------+----------------+
[06/21 02:48:55     41s] <CMD> undo
[06/21 02:48:59     41s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 02:48:59     41s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 02:48:59     41s] 
[06/21 02:48:59     41s] Stripes will stop at the boundary of the specified area.
[06/21 02:48:59     41s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 02:48:59     41s] Stripes will not extend to closest target.
[06/21 02:48:59     41s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 02:48:59     41s] Stripes will not be created over regions without power planning wires.
[06/21 02:48:59     41s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 02:48:59     41s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 02:48:59     41s] Offset for stripe breaking is set to 0.
[06/21 02:48:59     41s] <CMD> addStripe -nets {VDD VSS} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 02:48:59     41s] 
[06/21 02:48:59     41s] Initialize fgc environment(mem: 2590.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:59     41s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:59     41s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:59     41s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:48:59     41s] Starting stripe generation ...
[06/21 02:48:59     41s] Non-Default Mode Option Settings :
[06/21 02:48:59     41s]   NONE
[06/21 02:48:59     41s] Stripe generation is complete.
[06/21 02:48:59     41s] vias are now being generated.
[06/21 02:48:59     41s] addStripe created 8 wires.
[06/21 02:48:59     41s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[06/21 02:48:59     41s] +--------+----------------+----------------+
[06/21 02:48:59     41s] |  Layer |     Created    |     Deleted    |
[06/21 02:48:59     41s] +--------+----------------+----------------+
[06/21 02:48:59     41s] | TopVia2|       16       |        0       |
[06/21 02:48:59     41s] |TopMetal2|        8       |       NA       |
[06/21 02:48:59     41s] +--------+----------------+----------------+
[06/21 02:49:07     42s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 02:49:07     42s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 02:49:07     42s] 
[06/21 02:49:07     42s] Stripes will stop at the boundary of the specified area.
[06/21 02:49:07     42s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 02:49:07     42s] Stripes will not extend to closest target.
[06/21 02:49:07     42s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 02:49:07     42s] Stripes will not be created over regions without power planning wires.
[06/21 02:49:07     42s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 02:49:07     42s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 02:49:07     42s] Offset for stripe breaking is set to 0.
[06/21 02:49:07     42s] <CMD> addStripe -nets {VDD VSS} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 02:49:07     42s] 
[06/21 02:49:07     42s] Initialize fgc environment(mem: 2590.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:49:07     42s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:49:07     42s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:49:07     42s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2590.1M)
[06/21 02:49:07     42s] Starting stripe generation ...
[06/21 02:49:07     42s] Non-Default Mode Option Settings :
[06/21 02:49:07     42s]   NONE
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (112.660004, 10.160000) (112.660004, 510.220001) because same wire already exists.
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (212.660004, 10.160000) (212.660004, 510.220001) because same wire already exists.
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (312.660004, 10.160000) (312.660004, 510.220001) because same wire already exists.
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (412.660004, 10.160000) (412.660004, 510.220001) because same wire already exists.
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (122.660004, 0.160000) (122.660004, 520.219971) because same wire already exists.
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (222.660004, 0.160000) (222.660004, 520.219971) because same wire already exists.
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (322.660004, 0.160000) (322.660004, 520.219971) because same wire already exists.
[06/21 02:49:07     42s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (422.660004, 0.160000) (422.660004, 520.219971) because same wire already exists.
[06/21 02:49:07     42s] Stripe generation is complete.
[06/21 03:03:18     83s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:03:18     83s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:03:18     83s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 5 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 03:03:18     83s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[06/21 03:03:18     83s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[06/21 03:03:18     83s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 205 out of 205 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[06/21 03:03:18     83s] Type 'man IMPTR-2108' for more detail.
[06/21 03:03:18     83s]  As a result, your trialRoute congestion could be incorrect.
[06/21 03:03:18     83s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[06/21 03:03:18     83s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:03:18     83s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:03:18     83s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:03:18     83s] Successfully spread [16] pins.
[06/21 03:03:18     83s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.1M).
[06/21 03:03:18     83s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:03:37     84s] <CMD> zoomBox 189.37800 16.16800 323.38400 -26.84600
[06/21 03:03:40     84s] <CMD> zoomBox 214.34200 7.31600 312.28900 -10.36600
[06/21 03:03:42     84s] <CMD> zoomBox 274.65600 5.69700 299.11100 -10.64900
[06/21 03:03:43     84s] <CMD> zoomBox 288.79800 2.17400 292.65700 -2.79300
[06/21 03:03:45     84s] <CMD> zoomBox 287.45200 -3.19600 293.98000 2.64800
[06/21 03:03:46     84s] <CMD> zoomBox 286.86300 -3.67000 294.54300 3.20500
[06/21 03:03:50     85s] <CMD> zoomBox 284.39600 -5.65600 296.90300 5.54000
[06/21 03:03:50     85s] <CMD> zoomBox 280.38000 -8.89000 300.74600 9.34200
[06/21 03:03:50     85s] <CMD> zoomBox 273.84000 -14.15500 307.00400 15.53400
[06/21 03:03:51     85s] <CMD> zoomBox 267.33000 -19.39600 313.23300 21.69700
[06/21 03:03:51     85s] <CMD> zoomBox 252.59200 -31.26100 327.33700 35.65200
[06/21 03:03:52     85s] <CMD> zoomBox 217.61700 -59.41800 360.80600 68.76700
[06/21 03:03:52     85s] <CMD> zoomBox 171.64100 -96.43100 404.80100 112.29700
[06/21 03:03:52     85s] <CMD> zoomBox 96.77700 -156.70000 476.44100 183.18000
[06/21 03:03:53     85s] <CMD> zoomBox -80.87400 -299.72000 646.44500 351.38600
[06/21 03:03:53     85s] <CMD> zoomBox -314.39900 -487.72200 869.91900 572.49500
[06/21 03:03:54     85s] <CMD> zoomBox -546.84000 -674.85100 1092.35500 792.57800
[06/21 03:03:56     85s] <CMD> fit
[06/21 03:07:33     95s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:07:33     95s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:07:33     95s] <CMD> editPin -pinWidth 0.5 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 15 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 03:07:33     95s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:07:33     95s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:07:33     95s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:07:33     95s] Successfully spread [16] pins.
[06/21 03:07:33     95s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.2M).
[06/21 03:07:33     95s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:07:38     95s] <CMD> zoomBox 115.75800 12.85900 420.16500 -24.36500
[06/21 03:07:40     96s] <CMD> zoomBox 249.65000 10.39200 307.93200 -30.56300
[06/21 03:07:41     96s] <CMD> zoomBox 272.19400 4.31500 278.90400 -10.23600
[06/21 03:07:43     96s] <CMD> zoomBox 272.23700 1.37100 275.49700 -3.84400
[06/21 03:07:44     96s] <CMD> zoomBox 272.66500 1.03200 274.11900 -0.98000
[06/21 03:07:46     96s] <CMD> zoomBox 272.77400 0.79900 273.57600 -0.59600
[06/21 03:07:48     96s] <CMD> zoomBox 272.26700 -0.70700 274.10000 0.93400
[06/21 03:07:49     96s] <CMD> zoomBox 272.59700 -0.42200 273.72300 0.58600
[06/21 03:07:49     96s] <CMD> zoomBox 272.74300 -0.29700 273.55700 0.43200
[06/21 03:07:50     96s] <CMD> zoomBox 272.79900 -0.24800 273.49200 0.37200
[06/21 03:07:50     96s] <CMD> zoomBox 272.88900 -0.17100 273.39000 0.27800
[06/21 03:07:51     96s] <CMD> zoomBox 272.97800 -0.09400 273.28700 0.18300
[06/21 03:07:51     96s] <CMD> zoomBox 272.99900 -0.07500 273.26200 0.16000
[06/21 03:07:51     97s] <CMD> zoomBox 273.01700 -0.06000 273.24100 0.14100
[06/21 03:07:53     97s] <CMD> zoomBox 272.99700 -0.07700 273.26200 0.16000
[06/21 03:07:54     97s] <CMD> zoomBox 272.97500 -0.09600 273.28700 0.18300
[06/21 03:07:55     97s] <CMD> zoomBox 272.94900 -0.11900 273.31600 0.21000
[06/21 03:07:55     97s] <CMD> zoomBox 272.79000 -0.25600 273.49600 0.37600
[06/21 03:07:55     97s] <CMD> zoomBox 272.58300 -0.43500 273.73200 0.59400
[06/21 03:07:56     97s] <CMD> zoomBox 272.08900 -0.86100 274.29300 1.11200
[06/21 03:07:56     97s] <CMD> zoomBox 271.14600 -1.67600 275.36900 2.10400
[06/21 03:07:56     97s] <CMD> zoomBox 269.90700 -2.74700 276.78300 3.40800
[06/21 03:07:57     97s] <CMD> zoomBox 266.96400 -5.29100 280.13900 6.50300
[06/21 03:07:57     97s] <CMD> zoomBox 263.09700 -8.63300 284.55100 10.57300
[06/21 03:07:57     97s] <CMD> zoomBox 256.80100 -14.07400 291.73600 17.20000
[06/21 03:07:58     97s] <CMD> zoomBox 246.55000 -22.93400 303.43600 27.99100
[06/21 03:07:58     97s] <CMD> zoomBox 222.22300 -43.96100 331.20100 53.59800
[06/21 03:07:58     97s] <CMD> zoomBox 190.24300 -71.60000 367.69700 87.25900
[06/21 03:07:59     97s] <CMD> zoomBox 175.61800 -84.24100 384.38800 102.65300
[06/21 03:07:59     97s] <CMD> zoomBox 158.41200 -99.11100 404.02400 120.76400
[06/21 03:07:59     97s] <CMD> zoomBox 138.17000 -116.60500 427.12500 142.07100
[06/21 03:08:00     97s] <CMD> zoomBox 86.33900 -161.40100 486.27700 196.62900
[06/21 03:08:00     97s] <CMD> zoomBox 53.37800 -189.88800 523.89400 231.32400
[06/21 03:08:01     97s] <CMD> zoomBox 14.60100 -223.40200 568.14900 272.14200
[06/21 03:08:01     97s] <CMD> zoomBox -31.02000 -262.83000 620.21400 320.16300
[06/21 03:08:21     98s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:08:21     98s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:08:21     98s] <CMD> editPin -pinWidth 2.0 -pinDepth 1.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 25 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 03:08:21     98s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:08:21     98s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:08:21     98s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:08:21     98s] Successfully spread [16] pins.
[06/21 03:08:21     98s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.3M).
[06/21 03:08:21     98s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:08:24     98s] <CMD> zoomBox 19.52900 21.08400 188.02400 -95.17800
[06/21 03:08:24     98s] <CMD> zoomBox 104.32100 -64.29400 107.15500 -63.42300
[06/21 03:08:26     99s] <CMD> fit
[06/21 03:08:28     99s] <CMD> zoomBox 294.43200 10.37800 329.17400 -19.40100
[06/21 03:08:29     99s] <CMD> zoomBox 306.11800 2.90400 311.82500 -4.73600
[06/21 03:08:43    100s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:08:43    100s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:08:43    100s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 29.76 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 03:08:43    100s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:08:43    100s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:08:43    100s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:08:43    100s] Successfully spread [16] pins.
[06/21 03:08:43    100s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.4M).
[06/21 03:08:43    100s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:08:47    100s] <CMD> fit
[06/21 03:08:50    100s] <CMD> zoomBox 237.35600 13.68600 258.03500 -16.09300
[06/21 03:08:52    100s] <CMD> zoomBox 244.40300 6.62900 250.34200 -4.64600
[06/21 03:08:54    100s] <CMD> fit
[06/21 03:09:10    101s] <CMD> getIoFlowFlag
[06/21 03:10:37    105s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:10:37    105s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:10:37    105s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 2 -spreadType center -spacing 24 -pin {{left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]} {ccff_tail[0]} {ccff_head[0]}}
[06/21 03:10:37    105s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:10:37    105s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:10:37    105s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:10:37    105s] Successfully spread [17] pins.
[06/21 03:10:37    105s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.5M).
[06/21 03:10:37    105s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:10:49    106s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:10:49    106s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:10:49    106s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 2 -spreadType center -spacing 26 -pin {{left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]} {ccff_tail[0]} {ccff_head[0]}}
[06/21 03:10:49    106s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:10:49    106s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:10:49    106s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:10:49    106s] Successfully spread [17] pins.
[06/21 03:10:49    106s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.6M).
[06/21 03:10:49    106s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:11:18    107s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:11:18    107s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:11:18    107s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 2 -spreadType center -spacing 27 -pin {{left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]} {ccff_tail[0]} {ccff_head[0]}}
[06/21 03:11:18    108s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:11:18    108s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:11:18    108s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:11:18    108s] Successfully spread [17] pins.
[06/21 03:11:18    108s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.7M).
[06/21 03:11:18    108s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:11:50    109s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:11:50    109s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:11:50    109s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 28 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 03:11:50    109s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:11:50    109s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:11:50    109s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:11:50    109s] Successfully spread [16] pins.
[06/21 03:11:50    109s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.8M).
[06/21 03:11:50    109s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:12:01    110s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:12:01    110s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:12:01    110s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 28 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 03:12:01    110s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:12:01    110s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:12:01    110s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:12:01    110s] Successfully spread [16] pins.
[06/21 03:12:01    110s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2614.9M).
[06/21 03:12:01    110s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:12:06    110s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:12:06    110s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:12:06    110s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 27 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 03:12:06    110s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:12:06    110s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:12:06    110s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:12:06    110s] Successfully spread [16] pins.
[06/21 03:12:06    110s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.0M).
[06/21 03:12:06    110s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:13:35    115s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:13:35    115s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:13:35    115s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 27 -pin {{right_width_0_height_0_subtile_0__pin_I_1_[0]} {right_width_0_height_0_subtile_0__pin_I_5_[0]} {right_width_0_height_0_subtile_0__pin_I_9_[0]} {right_width_0_height_0_subtile_0__pin_I_13_[0]} {right_width_0_height_0_subtile_0__pin_I_17_[0]} {right_width_0_height_0_subtile_0__pin_I_21_[0]} {right_width_0_height_0_subtile_0__pin_I_25_[0]} {right_width_0_height_0_subtile_0__pin_I_29_[0]} {right_width_0_height_0_subtile_0__pin_I_33_[0]} {right_width_0_height_0_subtile_0__pin_I_37_[0]} {right_width_0_height_0_subtile_0__pin_O_1_[0]} {right_width_0_height_0_subtile_0__pin_O_5_[0]} {right_width_0_height_0_subtile_0__pin_O_9_[0]} {right_width_0_height_0_subtile_0__pin_O_13_[0]} {right_width_0_height_0_subtile_0__pin_O_17_[0]} {prog_clk[0]} {pReset[0]}}
[06/21 03:13:35    115s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:13:35    115s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:13:35    115s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:13:35    115s] Successfully spread [17] pins.
[06/21 03:13:35    115s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.1M).
[06/21 03:13:35    115s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:14:14    117s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:14:14    117s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:14:14    117s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 27 -pin {{set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]} {reset[0]}}
[06/21 03:14:14    117s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:14:14    117s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/21 03:14:14    117s] #To increase the message display limit, refer to the product command reference manual.
[06/21 03:14:14    117s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:14:14    117s] 
[06/21 03:14:14    117s] Following pins are not spread:
[06/21 03:14:14    117s]   set[0]
[06/21 03:14:14    117s]   reset[0]
[06/21 03:14:14    117s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.2M).
[06/21 03:14:14    117s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:14:21    117s] <CMD> zoomBox -24.03800 16.99500 9.87700 -8.64800
[06/21 03:14:23    117s] <CMD> zoomBox -1.31100 3.12000 1.40900 -3.41700
[06/21 03:14:24    118s] <CMD> selectObject IO_Pin {set[0]}
[06/21 03:14:26    118s] <CMD> zoomBox -0.74000 0.55100 0.04400 -0.71500
[06/21 03:14:28    118s] <CMD> deselectAll
[06/21 03:14:44    119s] <CMD> selectObject IO_Pin {set[0]}
[06/21 03:15:21    121s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:15:21    121s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:15:21    121s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 32.16 -pin {{set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]} {reset[0]}}
[06/21 03:15:21    121s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:15:21    121s] Selected [18] pin for spreading. Could not spread (4 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:15:21    121s] 
[06/21 03:15:21    121s] Following pins are not spread:
[06/21 03:15:21    121s]   set[0]
[06/21 03:15:21    121s]   top_width_0_height_0_subtile_0__pin_clk_0_[0]
[06/21 03:15:21    121s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 03:15:21    121s]   reset[0]
[06/21 03:15:21    121s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.3M).
[06/21 03:15:21    121s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:15:23    121s] <CMD> deselectAll
[06/21 03:15:25    121s] <CMD> fit
[06/21 03:15:28    121s] <CMD> zoomBox 3.26000 536.47300 526.04600 497.59500
[06/21 03:15:30    121s] <CMD> zoomBox 199.77100 373.06600 520.82600 660.47900
[06/21 03:15:30    121s] <CMD> zoomBox 320.45200 428.35800 517.62100 604.86600
[06/21 03:15:31    122s] <CMD> zoomBox 394.46800 462.31400 515.55500 570.71300
[06/21 03:15:31    122s] <CMD> zoomBox 449.72600 488.44400 512.93500 545.03000
[06/21 03:15:32    122s] <CMD> zoomBox 472.06900 500.00000 510.88900 534.75200
[06/21 03:15:32    122s] <CMD> zoomBox 485.53700 507.13000 509.37800 528.47300
[06/21 03:15:33    122s] <CMD> zoomBox 492.79200 511.93000 507.43400 525.03800
[06/21 03:15:33    122s] <CMD> zoomBox 498.25900 515.64100 505.90400 522.48500
[06/21 03:15:33    122s] <CMD> zoomBox 501.11300 517.57800 505.10500 521.15200
[06/21 03:15:34    122s] <CMD> zoomBox 501.97800 518.16500 504.86300 520.74800
[06/21 03:15:35    122s] <CMD> zoomBox 499.91200 516.76200 505.44000 521.71100
[06/21 03:15:35    122s] <CMD> zoomBox 494.49500 513.08600 506.95600 524.24100
[06/21 03:15:35    122s] <CMD> zoomBox 482.28800 504.79900 510.37200 529.94000
[06/21 03:15:36    122s] <CMD> zoomBox 462.19400 491.15900 515.99500 539.32200
[06/21 03:15:36    122s] <CMD> zoomBox 423.69900 465.02800 526.76600 557.29500
[06/21 03:15:36    122s] <CMD> zoomBox 373.09700 430.67900 540.92400 580.92000
[06/21 03:15:37    122s] <CMD> zoomBox 253.01800 349.16600 574.52300 636.98200
[06/21 03:15:37    122s] <CMD> zoomBox 95.16900 242.01800 618.68800 710.67900
[06/21 03:15:38    122s] <CMD> zoomBox -279.40400 -12.24700 723.49400 885.56100
[06/21 03:15:39    122s] <CMD> zoomBox -203.11700 67.34900 649.34700 830.48600
[06/21 03:15:39    122s] <CMD> zoomBox -138.27200 135.00600 586.32200 783.67200
[06/21 03:15:45    123s] <CMD> gui_select -rect {4.21000 546.51500 80.13700 504.33300}
[06/21 03:15:47    123s] <CMD> zoomBox 5.14700 554.01400 86.69900 485.58500
[06/21 03:15:48    123s] <CMD> zoomBox 13.51800 500.39100 56.08900 538.50100
[06/21 03:15:49    123s] <CMD> zoomBox 18.60300 510.77600 37.49200 527.68600
[06/21 03:15:49    123s] <CMD> zoomBox 20.16700 513.97200 31.76800 524.35700
[06/21 03:15:49    123s] <CMD> zoomBox 21.12800 515.93400 28.25400 522.31300
[06/21 03:15:50    123s] <CMD> zoomBox 21.86800 517.45600 26.24500 521.37400
[06/21 03:15:50    123s] <CMD> zoomBox 22.05100 517.82100 25.77200 521.15200
[06/21 03:15:51    123s] <CMD> zoomBox 21.86700 517.45500 26.24500 521.37400
[06/21 03:15:52    123s] <CMD> zoomBox 21.09800 515.92000 28.22800 522.30300
[06/21 03:15:52    123s] <CMD> zoomBox 19.27200 512.27800 32.93400 524.50800
[06/21 03:15:53    123s] <CMD> zoomBox 17.80400 509.35100 36.71500 526.28000
[06/21 03:15:53    123s] <CMD> zoomBox 12.96400 499.69500 49.19300 532.12800
[06/21 03:15:53    123s] <CMD> zoomBox 6.60100 487.00100 65.59700 539.81500
[06/21 03:15:54    123s] <CMD> zoomBox -8.49500 456.88000 104.52300 558.05500
[06/21 03:15:54    123s] <CMD> zoomBox -20.62500 432.67600 135.80100 572.71100
[06/21 03:15:55    123s] <CMD> zoomBox 11.38900 466.40900 107.45500 552.40900
[06/21 03:15:55    123s] <CMD> zoomBox 35.74400 492.07100 85.89100 536.96300
[06/21 03:15:56    123s] <CMD> zoomBox 48.45800 505.46600 74.63500 528.90000
[06/21 03:15:56    123s] <CMD> zoomBox 53.69700 511.08400 69.77400 525.47600
[06/21 03:15:57    123s] <CMD> zoomBox 54.78900 512.46600 68.45400 524.69900
[06/21 03:15:57    123s] <CMD> zoomBox 56.44700 514.67300 66.32100 523.51200
[06/21 03:15:57    123s] <CMD> zoomBox 58.45500 517.44300 63.61000 522.05800
[06/21 03:15:58    124s] <CMD> zoomBox 59.49000 518.89000 62.18200 521.30000
[06/21 03:15:59    124s] <CMD> zoomBox 58.50100 517.52500 63.65800 522.14200
[06/21 03:15:59    124s] <CMD> zoomBox 56.60600 514.90900 66.48700 523.75500
[06/21 03:15:59    124s] <CMD> zoomBox 52.97600 509.89900 71.90700 526.84600
[06/21 03:16:00    124s] <CMD> zoomBox 46.02400 500.30000 82.29000 532.76600
[06/21 03:16:00    124s] <CMD> zoomBox 36.88300 487.68100 95.93900 540.54900
[06/21 03:16:00    124s] <CMD> zoomBox 15.19500 457.73700 128.33000 559.01700
[06/21 03:16:01    124s] <CMD> zoomBox -26.35200 400.37700 190.38000 594.39800
[06/21 03:16:01    124s] <CMD> zoomBox -80.96500 324.97400 271.94700 640.90600
[06/21 03:16:02    124s] <CMD> zoomBox -210.56200 146.04600 465.50700 751.27200
[06/21 03:16:02    124s] <CMD> zoomBox -380.92000 -89.15800 719.94500 896.35100
[06/21 03:16:04    124s] <CMD> deselectAll
[06/21 03:16:33    125s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:16:33    125s] <CMD> setPtnPinStatus -cell grid_clb -pin {reset[0]} -status unplaced -silent
[06/21 03:16:33    125s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 03:16:33    125s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:16:33    125s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_16_[0]} -status unplaced -silent
[06/21 03:16:33    125s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:16:33    125s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:18:06    127s] <CMD> zoomBox -47.67000 21.92500 29.23400 -26.49600
[06/21 03:18:06    127s] <CMD> zoomBox -44.98400 -35.33600 20.38500 23.18300
[06/21 03:18:10    127s] <CMD> zoomBox -2.02500 3.98700 1.61100 -3.11700
[06/21 03:18:12    127s] <CMD> fit
[06/21 03:18:36    129s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_16_[0]} -status unplaced -silent
[06/21 03:18:36    129s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:18:36    129s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:19:08    130s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:19:08    130s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:19:08    130s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 27 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:19:08    130s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:19:08    130s] Successfully spread [18] pins.
[06/21 03:19:08    130s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.4M).
[06/21 03:19:08    130s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:19:17    131s] <CMD> zoomBox 463.17900 536.47300 521.08300 494.28600
[06/21 03:19:23    131s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:19:23    131s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:19:23    131s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 28.32 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:19:23    131s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:19:23    131s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:19:23    131s] 
[06/21 03:19:23    131s] Following pins are not spread:
[06/21 03:19:23    131s]   reset[0]
[06/21 03:19:23    131s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 03:19:23    131s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.5M).
[06/21 03:19:23    131s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:19:31    132s] <CMD> fit
[06/21 03:19:41    132s] <CMD> zoomBox 504.53900 535.64500 546.72600 454.58100
[06/21 03:19:46    133s] <CMD> fit
[06/21 03:19:50    133s] <CMD> zoomBox -21.55600 16.16800 4.91400 -16.92000
[06/21 03:19:51    133s] <CMD> zoomBox -1.60300 1.77600 1.55200 -0.90200
[06/21 03:19:52    133s] <CMD> zoomBox -0.66800 0.24900 0.15200 -0.35100
[06/21 03:19:54    133s] <CMD> selectObject IO_Pin {reset[0]}
[06/21 03:19:55    133s] <CMD> deselectAll
[06/21 03:19:55    133s] <CMD> selectObject IO_Pin {top_width_0_height_0_subtile_0__pin_O_16_[0]}
[06/21 03:19:57    133s] <CMD> fit
[06/21 03:20:13    134s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {reset[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_16_[0]} -status unplaced -silent
[06/21 03:20:13    134s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:20:13    134s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:20:26    135s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:20:26    135s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:20:26    135s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 28.32 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:20:27    135s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:20:27    135s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:20:27    135s] 
[06/21 03:20:27    135s] Following pins are not spread:
[06/21 03:20:27    135s]   reset[0]
[06/21 03:20:27    135s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 03:20:27    135s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 2615.6M).
[06/21 03:20:27    135s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:21:02    137s] <CMD> deselectAll
[06/21 03:21:08    137s] <CMD> zoomBox -24.86500 7.89600 18.14900 -18.57400
[06/21 03:21:10    137s] <CMD> zoomBox -1.49400 2.34000 2.95800 -3.50300
[06/21 03:21:11    137s] <CMD> zoomBox -0.89400 0.48200 0.49100 -1.26500
[06/21 03:21:13    137s] <CMD> zoomBox -0.58600 0.25200 0.05800 -0.32300
[06/21 03:21:13    137s] <CMD> selectObject IO_Pin {reset[0]}
[06/21 03:21:16    138s] <CMD> uiSetTool move
[06/21 03:21:17    138s] Press the <F3> key to bring up the form.
[06/21 03:21:18    138s] <CMD> zoomBox -0.79400 -0.43400 0.44300 0.67300
[06/21 03:21:19    138s] <CMD> zoomBox -0.96000 -0.52200 0.75200 1.01100
[06/21 03:21:20    138s] <CMD> moveGroupPins -loc {-0.48000 0.39600}
[06/21 03:21:20    138s] **WARN: (IMPPTN-1553):	Pin 'reset[0]' of partition 'grid_clb' is unplaced. Status of the unplaced pin will be not changed by setPtnPinStatus command. Place the pin to get the desired status on this pin.
[06/21 03:21:20    138s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:21:22    138s] <CMD> deselectAll
[06/21 03:21:22    138s] <CMD> selectObject IO_Pin {top_width_0_height_0_subtile_0__pin_O_16_[0]}
[06/21 03:21:22    138s] Press the <F3> key to bring up the form.
[06/21 03:21:24    138s] <CMD> uiSetTool move
[06/21 03:21:26    139s] <CMD> moveGroupPins -loc {-0.48000 0.49600}
[06/21 03:21:26    139s] **WARN: (IMPPTN-1553):	Pin 'top_width_0_height_0_subtile_0__pin_O_16_[0]' of partition 'grid_clb' is unplaced. Status of the unplaced pin will be not changed by setPtnPinStatus command. Place the pin to get the desired status on this pin.
[06/21 03:21:26    139s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:21:26    139s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:21:26    139s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:21:28    139s] <CMD> zoomBox -1.04800 -0.61400 0.96600 1.18900
[06/21 03:21:28    139s] <CMD> zoomBox -1.15300 -0.72300 1.21700 1.39900
[06/21 03:21:28    139s] <CMD> zoomBox -1.27600 -0.85100 1.51300 1.64600
[06/21 03:21:34    139s] Press the <F3> key to bring up the form.
[06/21 03:21:40    140s] <CMD> uiSetTool select
[06/21 03:21:41    140s] <CMD> deselectAll
[06/21 03:21:41    140s] <CMD> selectObject IO_Pin {top_width_0_height_0_subtile_0__pin_O_16_[0]}
[06/21 03:21:53    140s] **ERROR: (IMPSYT-16250):	Choose the pin list first.
[06/21 03:21:57    141s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:21:57    141s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:21:57    141s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.42 -pin {}
[06/21 03:21:57    141s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
<CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:22:00    141s] <CMD> deselectAll
[06/21 03:22:00    141s] <CMD> fit
[06/21 03:22:05    141s] <CMD> zoomBox -24.03800 30.23000 22.28500 -21.88300
[06/21 03:22:06    141s] <CMD> zoomBox -3.39900 5.98100 9.25200 -9.60800
[06/21 03:22:08    142s] <CMD> zoomBox -0.98300 2.06100 2.87000 -3.21000
[06/21 03:22:09    142s] <CMD> fit
[06/21 03:22:55    144s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_16_[0]} -status unplaced -silent
[06/21 03:22:55    144s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:22:55    144s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:23:15    145s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:23:15    145s] <CMD> setPtnPinStatus -cell grid_clb -pin {reset[0]} -status unplaced -silent
[06/21 03:23:15    145s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:23:15    145s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:24:13    148s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:24:13    148s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:24:13    148s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 27 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:24:13    148s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:24:13    148s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:24:13    148s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:24:13    148s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:24:13    148s] 
[06/21 03:24:13    148s] Following pins are not spread:
[06/21 03:24:13    148s]   reset[0]
[06/21 03:24:13    148s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 03:24:13    148s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.8M).
[06/21 03:24:13    148s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:25:03    150s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 03:25:03    150s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:25:03    150s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:25:23    152s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:25:23    152s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:25:23    152s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 20 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:25:23    152s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:25:23    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:23    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:23    152s] Successfully spread [18] pins.
[06/21 03:25:23    152s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2615.9M).
[06/21 03:25:23    152s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:25:30    152s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:25:30    152s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:25:30    152s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 23 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:25:30    152s] ### import design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:25:30    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:30    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:30    152s] Successfully spread [18] pins.
[06/21 03:25:30    152s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.0M).
[06/21 03:25:30    152s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:25:38    152s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:25:38    152s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:25:38    152s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 25 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:25:38    152s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:25:38    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:38    152s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:38    152s] Successfully spread [18] pins.
[06/21 03:25:38    152s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.1M).
[06/21 03:25:38    152s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:25:47    153s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:25:47    153s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:25:47    153s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 27 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:25:47    153s] ### import design signature (23): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:25:47    153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:47    153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:47    153s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:25:47    153s] 
[06/21 03:25:47    153s] Following pins are not spread:
[06/21 03:25:47    153s]   reset[0]
[06/21 03:25:47    153s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 03:25:47    153s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.2M).
[06/21 03:25:47    153s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:25:53    153s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:25:53    153s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:25:53    153s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 26 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:25:53    153s] ### import design signature (24): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:25:53    153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:53    153s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:25:53    153s] Successfully spread [18] pins.
[06/21 03:25:53    153s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.3M).
[06/21 03:25:53    153s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:26:00    154s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:26:00    154s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:26:00    154s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 25 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:26:00    154s] ### import design signature (25): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:26:00    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:26:00    154s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:26:00    154s] Successfully spread [18] pins.
[06/21 03:26:00    154s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.4M).
[06/21 03:26:00    154s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:26:13    154s] <CMD> fit
[06/21 03:26:18    155s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:26:18    155s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:26:18    155s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 28.8 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:26:18    155s] ### import design signature (26): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:26:18    155s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:26:18    155s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:26:18    155s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:26:18    155s] 
[06/21 03:26:18    155s] Following pins are not spread:
[06/21 03:26:18    155s]   reset[0]
[06/21 03:26:18    155s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 03:26:18    155s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.5M).
[06/21 03:26:18    155s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:26:21    155s] <CMD> zoomBox -20.72900 16.16800 14.01300 -11.95700
[06/21 03:26:23    155s] <CMD> zoomBox -1.04300 1.65600 1.69800 -3.42300
[06/21 03:26:24    155s] <CMD> zoomBox -0.73400 0.62100 0.45500 -0.89800
[06/21 03:26:25    155s] <CMD> zoomBox -0.52300 0.34700 -0.03800 -0.31400
[06/21 03:26:28    155s] <CMD> fit
[06/21 03:26:46    156s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 03:26:46    156s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:26:46    156s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:27:20    158s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:27:20    158s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:27:20    158s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 23 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:27:20    158s] ### import design signature (27): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:27:20    158s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:27:20    158s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:27:20    158s] Successfully spread [18] pins.
[06/21 03:27:20    158s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.6M).
[06/21 03:27:20    158s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:27:27    158s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:27:27    158s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:27:27    158s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 27.36 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:27:27    158s] ### import design signature (28): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:27:27    158s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:27:27    158s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 03:27:27    158s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 03:27:27    158s] 
[06/21 03:27:27    158s] Following pins are not spread:
[06/21 03:27:27    158s]   reset[0]
[06/21 03:27:27    158s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 03:27:27    158s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.7M).
[06/21 03:27:27    158s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:28:00    160s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 03:28:00    160s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:28:00    160s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:28:18    161s] <CMD> set ptngSprNoRefreshPins 1
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {reset[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_16_[0]} -status unplaced -silent
[06/21 03:28:18    161s] <CMD> set ptngSprNoRefreshPins 0
[06/21 03:28:18    161s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 03:28:36    162s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:28:36    162s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:28:36    162s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 20 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:28:36    162s] ### import design signature (29): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:28:36    162s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/21 03:28:36    162s] #To increase the message display limit, refer to the product command reference manual.
[06/21 03:28:36    162s] Successfully spread [18] pins.
[06/21 03:28:36    162s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.8M).
[06/21 03:28:36    162s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:28:43    162s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:28:43    162s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:28:43    162s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 25 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:28:43    162s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:28:43    162s] Successfully spread [18] pins.
[06/21 03:28:43    162s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2616.9M).
[06/21 03:28:43    162s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:28:49    162s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:28:49    162s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:28:49    162s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 26 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:28:49    162s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:28:49    162s] Successfully spread [18] pins.
[06/21 03:28:49    162s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2617.0M).
[06/21 03:28:49    162s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:28:55    163s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:28:55    163s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:28:55    163s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 24 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:28:55    163s] ### import design signature (32): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:28:55    163s] Successfully spread [18] pins.
[06/21 03:28:55    163s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2617.1M).
[06/21 03:28:55    163s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:28:59    163s] <CMD> zoomBox -33.43400 130.53000 428.54800 544.10300
[06/21 03:29:00    163s] <CMD> zoomBox -11.75700 286.65800 271.95800 540.64300
[06/21 03:29:01    163s] <CMD> zoomBox -4.62800 353.87900 200.35700 537.38400
[06/21 03:29:01    163s] <CMD> zoomBox 2.53500 421.41300 128.42200 534.10900
[06/21 03:29:02    163s] <CMD> zoomBox 6.87100 462.69900 84.18200 531.90900
[06/21 03:29:02    163s] <CMD> zoomBox 9.73700 487.58700 57.21600 530.09100
[06/21 03:29:04    163s] <CMD> zoomBox 6.38000 464.08300 83.69200 533.29400
[06/21 03:29:04    163s] <CMD> zoomBox 0.91100 425.81000 126.80300 538.51000
[06/21 03:29:05    163s] <CMD> zoomBox -7.99300 363.48900 197.00300 547.00400
[06/21 03:29:05    163s] <CMD> zoomBox -22.49100 262.00900 311.31200 560.83400
[06/21 03:29:06    163s] <CMD> zoomBox -46.09700 96.76700 497.44600 583.35400
[06/21 03:29:06    163s] <CMD> zoomBox -84.53600 -172.30200 800.53500 620.02500
[06/21 03:29:07    163s] <CMD> zoomBox -69.59400 -67.70800 682.71600 605.77000
[06/21 03:29:07    163s] <CMD> zoomBox -56.89300 21.19700 582.57000 593.65300
[06/21 03:29:16    164s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 03:29:16    164s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 03:29:16    164s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 23 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 03:29:16    164s] ### import design signature (33): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:29:16    164s] Successfully spread [18] pins.
[06/21 03:29:16    164s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2617.1M).
[06/21 03:29:16    164s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 03:29:18    164s] <CMD> zoomBox -370.84600 -234.01900 670.41300 698.13000
[06/21 03:29:19    164s] <CMD> zoomBox -226.37600 -167.54300 658.69400 624.78400
[06/21 03:29:28    165s] <CMD> zoomBox 2.62000 556.08500 552.21100 505.70600
[06/21 03:29:30    165s] <CMD> zoomBox 14.51400 388.54500 301.40500 645.37400
[06/21 03:29:30    165s] <CMD> zoomBox 19.52600 432.22500 195.71300 589.95000
[06/21 03:29:31    165s] <CMD> zoomBox 23.33800 465.45300 115.31000 547.78800
[06/21 03:29:32    165s] <CMD> zoomBox 25.03600 480.09800 81.52000 530.66300
[06/21 03:29:32    165s] <CMD> zoomBox 25.56100 483.86800 73.57300 526.84900
[06/21 03:29:32    165s] <CMD> zoomBox 26.03600 487.09200 66.84600 523.62600
[06/21 03:29:34    165s] <CMD> zoomBox 24.19000 478.04800 80.67500 528.61400
[06/21 03:29:34    165s] <CMD> zoomBox 20.01000 457.57000 111.98700 539.90900
[06/21 03:29:34    165s] <CMD> zoomBox 13.20500 424.22400 162.97500 558.30000
[06/21 03:29:35    165s] <CMD> zoomBox 2.12700 369.92700 246.00300 588.24800
[06/21 03:29:35    165s] <CMD> zoomBox -8.90000 315.88300 328.64400 618.05700
[06/21 03:29:35    165s] <CMD> zoomBox -24.16200 241.08200 443.02600 659.31500
[06/21 03:29:36    165s] <CMD> zoomBox -58.72100 71.71100 702.01800 752.73500
[06/21 03:29:38    165s] <CMD> fit
[06/21 03:30:13    167s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/21 03:30:13    167s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/21 03:30:14    167s] *** Begin SPECIAL ROUTE on Sat Jun 21 03:30:14 2025 ***
[06/21 03:30:14    167s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb
[06/21 03:30:14    167s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 3.79Ghz)
[06/21 03:30:14    167s] 
[06/21 03:30:14    167s] Begin option processing ...
[06/21 03:30:14    167s] srouteConnectPowerBump set to false
[06/21 03:30:14    167s] routeSelectNet set to "VDD VSS"
[06/21 03:30:14    167s] routeSpecial set to true
[06/21 03:30:14    167s] srouteBlockPin set to "useLef"
[06/21 03:30:14    167s] srouteBottomLayerLimit set to 1
[06/21 03:30:14    167s] srouteBottomTargetLayerLimit set to 1
[06/21 03:30:14    167s] srouteConnectConverterPin set to false
[06/21 03:30:14    167s] srouteCrossoverViaBottomLayer set to 1
[06/21 03:30:14    167s] srouteCrossoverViaTopLayer set to 7
[06/21 03:30:14    167s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/21 03:30:14    167s] srouteFollowCorePinEnd set to 3
[06/21 03:30:14    167s] srouteJogControl set to "preferWithChanges differentLayer"
[06/21 03:30:14    167s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/21 03:30:14    167s] sroutePadPinAllPorts set to true
[06/21 03:30:14    167s] sroutePreserveExistingRoutes set to true
[06/21 03:30:14    167s] srouteRoutePowerBarPortOnBothDir set to true
[06/21 03:30:14    167s] srouteStopBlockPin set to "nearestTarget"
[06/21 03:30:14    167s] srouteTopLayerLimit set to 7
[06/21 03:30:14    167s] srouteTopTargetLayerLimit set to 7
[06/21 03:30:14    167s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 318.00 megs.
[06/21 03:30:14    167s] 
[06/21 03:30:14    167s] Reading DB technology information...
[06/21 03:30:14    167s] Finished reading DB technology information.
[06/21 03:30:14    167s] Reading floorplan and netlist information...
[06/21 03:30:14    167s] Finished reading floorplan and netlist information.
[06/21 03:30:14    167s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/21 03:30:14    167s] Read in 78 macros, 8 used
[06/21 03:30:14    167s] Read in 7 components
[06/21 03:30:14    167s]   7 core components: 7 unplaced, 0 placed, 0 fixed
[06/21 03:30:14    167s] Read in 68 physical pins
[06/21 03:30:14    167s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[06/21 03:30:14    167s] Read in 68 nets
[06/21 03:30:14    167s] Read in 6 special nets, 2 routed
[06/21 03:30:14    167s] Read in 68 terminals
[06/21 03:30:14    167s] 2 nets selected.
[06/21 03:30:14    167s] 
[06/21 03:30:14    167s] Begin power routing ...
[06/21 03:30:14    167s] ### import design signature (34): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 03:30:14    167s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[06/21 03:30:14    167s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 03:30:14    167s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 03:30:14    167s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 03:30:14    167s] Type 'man IMPSR-1256' for more detail.
[06/21 03:30:14    167s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 03:30:14    167s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[06/21 03:30:14    167s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 03:30:14    167s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 03:30:14    167s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 03:30:14    167s] Type 'man IMPSR-1256' for more detail.
[06/21 03:30:14    167s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] CPU time for VDD FollowPin 0 seconds
[06/21 03:30:14    167s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/21 03:30:14    167s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 03:30:14    167s] CPU time for VSS FollowPin 0 seconds
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 03:30:14    167s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/21 03:30:14    167s] To increase the message display limit, refer to the product command reference manual.
[06/21 03:30:14    167s]   Number of IO ports routed: 0
[06/21 03:30:14    167s]   Number of Block ports routed: 0
[06/21 03:30:14    167s]   Number of Stripe ports routed: 0
[06/21 03:30:14    167s]   Number of Core ports routed: 256
[06/21 03:30:14    167s]   Number of Pad ports routed: 0
[06/21 03:30:14    167s]   Number of Power Bump ports routed: 0
[06/21 03:30:14    167s]   Number of Followpin connections: 128
[06/21 03:30:14    167s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 320.00 megs.
[06/21 03:30:14    167s] 
[06/21 03:30:14    167s] 
[06/21 03:30:14    167s] 
[06/21 03:30:14    167s]  Begin updating DB with routing results ...
[06/21 03:30:14    167s]  Updating DB with 68 io pins ...
[06/21 03:30:14    167s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/21 03:30:14    167s] Pin and blockage extraction finished
[06/21 03:30:14    167s] 
[06/21 03:30:14    167s] sroute created 640 wires.
[06/21 03:30:14    167s] ViaGen created 1536 vias, deleted 0 via to avoid violation.
[06/21 03:30:14    167s] +--------+----------------+----------------+
[06/21 03:30:14    167s] |  Layer |     Created    |     Deleted    |
[06/21 03:30:14    167s] +--------+----------------+----------------+
[06/21 03:30:14    167s] | Metal1 |       384      |       NA       |
[06/21 03:30:14    167s] |  Via1  |       256      |        0       |
[06/21 03:30:14    167s] | Metal2 |       242      |       NA       |
[06/21 03:30:14    167s] |  Via2  |       256      |        0       |
[06/21 03:30:14    167s] |  Via3  |       256      |        0       |
[06/21 03:30:14    167s] | Metal4 |       14       |       NA       |
[06/21 03:30:14    167s] |  Via4  |       256      |        0       |
[06/21 03:30:14    167s] | TopVia1|       256      |        0       |
[06/21 03:30:14    167s] | TopVia2|       256      |        0       |
[06/21 03:30:14    167s] +--------+----------------+----------------+
[06/21 03:30:18    168s] <CMD> zoomBox 550.03500 71.59000 497.09400 131.97500
[06/21 03:30:21    168s] <CMD> zoomBox 505.19600 104.40000 531.46200 81.27600
[06/21 03:30:27    168s] <CMD> fit
[06/21 03:31:40    172s] 
[06/21 03:31:40    172s] *** Memory Usage v#2 (Current mem = 2618.621M, initial mem = 843.586M) ***
[06/21 03:31:40    172s] 
[06/21 03:31:40    172s] *** Summary of all messages that are not suppressed in this session:
[06/21 03:31:40    172s] Severity  ID               Count  Summary                                  
[06/21 03:31:40    172s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/21 03:31:40    172s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/21 03:31:40    172s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/21 03:31:40    172s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/21 03:31:40    172s] WARNING   IMPPTN-1553          2  Pin '%s' of partition '%s' is unplaced. ...
[06/21 03:31:40    172s] ERROR     IMPPTN-963           1  Either specified pin name for the select...
[06/21 03:31:40    172s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/21 03:31:40    172s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/21 03:31:40    172s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/21 03:31:40    172s] ERROR     IMPSYT-16250         2  Choose the pin list first.               
[06/21 03:31:40    172s] ERROR     IMPSYT-6000          2  No Object Selected.                      
[06/21 03:31:40    172s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/21 03:31:40    172s] WARNING   IMPECO-560          16  The netlist is not unique, because the m...
[06/21 03:31:40    172s] WARNING   IMPPP-531          256  ViaGen Warning: Due to %s rule violation...
[06/21 03:31:40    172s] WARNING   IMPPP-170            8  The power planner failed to create a wir...
[06/21 03:31:40    172s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[06/21 03:31:40    172s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[06/21 03:31:40    172s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[06/21 03:31:40    172s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[06/21 03:31:40    172s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[06/21 03:31:40    172s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[06/21 03:31:40    172s] WARNING   NRDB-407             1  pitch for %s %s is defined too small, re...
[06/21 03:31:40    172s] WARNING   NRIF-95             68  Option setNanoRouteMode -routeTopRouting...
[06/21 03:31:40    172s] WARNING   IMPUDM-33            6  Global variable "%s" is obsolete and wil...
[06/21 03:31:40    172s] WARNING   GLOBAL-100           3  Global '%s' has become obsolete. It will...
[06/21 03:31:40    172s] *** Message Summary: 607 warning(s), 5 error(s)
[06/21 03:31:40    172s] 
[06/21 03:31:40    172s] --- Ending "Innovus" (totcpu=0:02:52, real=0:48:27, mem=2618.6M) ---
