lib_name: project
cell_name: ph2_cml
pins: [  ]
instances:
  M4:
    lib_name: BAG_prim
    cell_name: nmos4_lvt
    instpins:
      S:
        direction: inputOutput
        net_name: "net12"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "Vop"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "Vom"
        num_bits: 1
  M3:
    lib_name: BAG_prim
    cell_name: nmos4_lvt
    instpins:
      S:
        direction: inputOutput
        net_name: "net12"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "Vom"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "Vop"
        num_bits: 1
  M2:
    lib_name: BAG_prim
    cell_name: nmos4_lvt
    instpins:
      S:
        direction: inputOutput
        net_name: "net4"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "Vop"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "Vim"
        num_bits: 1
  M1:
    lib_name: BAG_prim
    cell_name: nmos4_lvt
    instpins:
      S:
        direction: inputOutput
        net_name: "net4"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "Vom"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "Vip"
        num_bits: 1
  R2:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "Vop"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  R1:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "Vom"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  W2:
    lib_name: analogLib
    cell_name: switch
    instpins:
      N-:
        direction: inputOutput
        net_name: "net08"
        num_bits: 1
      N+:
        direction: inputOutput
        net_name: "net12"
        num_bits: 1
      NC-:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      NC+:
        direction: inputOutput
        net_name: "Vregen"
        num_bits: 1
  W1:
    lib_name: analogLib
    cell_name: switch
    instpins:
      N-:
        direction: inputOutput
        net_name: "net08"
        num_bits: 1
      N+:
        direction: inputOutput
        net_name: "net4"
        num_bits: 1
      NC-:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      NC+:
        direction: inputOutput
        net_name: "Vamp"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: idc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net08"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I10:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I9:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I8:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I7:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I12:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I5:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I4:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I3:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I2:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I0:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V1:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  C2:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "Vop"
        num_bits: 1
  C1:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "Vom"
        num_bits: 1
  V0:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "Vregen"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V4:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "Vamp"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V3:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "Vim"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V2:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "Vip"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
