#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Feb 18 20:14:29 2023
# Process ID: 73705
# Current directory: /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1
# Command line: vivado -log main_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main_design_wrapper.tcl -notrace
# Log file: /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper.vdi
# Journal file: /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2386.570 ; gain = 0.023 ; free physical = 1578 ; free virtual = 4675
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/ip_repo_s4e/myip_S4e_4reg_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2386.570 ; gain = 0.000 ; free physical = 1480 ; free virtual = 4594
Command: link_design -top main_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0_1/main_design_axi_gpio_0_0.dcp' for cell 'main_design_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0_1/main_design_axi_quad_spi_0_0.dcp' for cell 'main_design_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0_1/main_design_axi_uartlite_0_0.dcp' for cell 'main_design_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0_1/main_design_clk_wiz_1_0.dcp' for cell 'main_design_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0_1/main_design_mdm_0_0.dcp' for cell 'main_design_i/mdm_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0_1/main_design_microblaze_0_0.dcp' for cell 'main_design_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0_1/main_design_microblaze_0_axi_intc_0.dcp' for cell 'main_design_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0_1/main_design_processing_system7_0_0.dcp' for cell 'main_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0_1/main_design_rst_clk_wiz_1_100M_0.dcp' for cell 'main_design_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_myip_S4e_4reg_0_0_1/main_design_myip_S4e_4reg_0_0.dcp' for cell 'main_design_i/Calcul_Moyenne/myip_S4e_4reg_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_1cycle_A_0/main_design_Delai_1cycle_A_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/Delai_1cycle_A'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Delai_2cycle_0/main_design_Delai_2cycle_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/Delai_2cycle'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_Somme_0/main_design_Somme_0.dcp' for cell 'main_design_i/Calcul_Moyenne/DSP/somme_RnM'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_xbar_0_1/main_design_xbar_0.dcp' for cell 'main_design_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_auto_pc_0_1/main_design_auto_pc_0.dcp' for cell 'main_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_dlmb_bram_if_cntlr_0_1/main_design_dlmb_bram_if_cntlr_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_dlmb_v10_0_1/main_design_dlmb_v10_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_ilmb_bram_if_cntlr_0_1/main_design_ilmb_bram_if_cntlr_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_ilmb_v10_0_1/main_design_ilmb_v10_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_lmb_bram_0_1/main_design_lmb_bram_0.dcp' for cell 'main_design_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2387.012 ; gain = 0.000 ; free physical = 1183 ; free virtual = 4288
INFO: [Netlist 29-17] Analyzing 439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0_1/main_design_microblaze_0_0.xdc] for cell 'main_design_i/microblaze_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0_1/main_design_microblaze_0_0.xdc] for cell 'main_design_i/microblaze_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0_1/main_design_mdm_0_0.xdc] for cell 'main_design_i/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0_1/main_design_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2831.777 ; gain = 389.016 ; free physical = 686 ; free virtual = 3807
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_mdm_0_0_1/main_design_mdm_0_0.xdc] for cell 'main_design_i/mdm_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0_1/main_design_microblaze_0_axi_intc_0.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0_1/main_design_microblaze_0_axi_intc_0.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0_1/main_design_clk_wiz_1_0_board.xdc] for cell 'main_design_i/clk_wiz_1/inst'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0_1/main_design_clk_wiz_1_0_board.xdc] for cell 'main_design_i/clk_wiz_1/inst'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0_1/main_design_clk_wiz_1_0.xdc] for cell 'main_design_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0_1/main_design_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_clk_wiz_1_0_1/main_design_clk_wiz_1_0.xdc] for cell 'main_design_i/clk_wiz_1/inst'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0_1/main_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0_1/main_design_rst_clk_wiz_1_100M_0_board.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0_1/main_design_rst_clk_wiz_1_100M_0.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_rst_clk_wiz_1_100M_0_1/main_design_rst_clk_wiz_1_100M_0.xdc] for cell 'main_design_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0_1/main_design_axi_quad_spi_0_0_board.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0_1/main_design_axi_quad_spi_0_0_board.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0_1/main_design_axi_quad_spi_0_0.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0_1/main_design_axi_quad_spi_0_0.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0_1/main_design_axi_uartlite_0_0_board.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0_1/main_design_axi_uartlite_0_0_board.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0_1/main_design_axi_uartlite_0_0.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_uartlite_0_0_1/main_design_axi_uartlite_0_0.xdc] for cell 'main_design_i/axi_uartlite_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0_1/main_design_axi_gpio_0_0_board.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0_1/main_design_axi_gpio_0_0_board.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0_1/main_design_axi_gpio_0_0.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_gpio_0_0_1/main_design_axi_gpio_0_0.xdc] for cell 'main_design_i/axi_gpio_0/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0_1/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0_1/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.srcs/constrs_1/new/main_design_constr.xdc]
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.srcs/constrs_1/new/main_design_constr.xdc]
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0_1/main_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_axi_intc_0_1/main_design_microblaze_0_axi_intc_0_clocks.xdc] for cell 'main_design_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0_1/main_design_axi_quad_spi_0_0_clocks.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_axi_quad_spi_0_0_1/main_design_axi_quad_spi_0_0_clocks.xdc] for cell 'main_design_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'main_design_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.gen/sources_1/bd/main_design/ip/main_design_microblaze_0_0_1/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 663 ; free virtual = 3808
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 3087.902 ; gain = 701.332 ; free physical = 663 ; free virtual = 3808
write_hwdef: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:06 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 655 ; free virtual = 3801
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 638 ; free virtual = 3784

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1c83fa75e

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 637 ; free virtual = 3784

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fb1cc184

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 473 ; free virtual = 3620
INFO: [Opt 31-389] Phase Retarget created 180 cells and removed 293 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1bf517d2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 473 ; free virtual = 3620
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f62810ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 474 ; free virtual = 3621
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 78 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1d7d87851

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 475 ; free virtual = 3622
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d7d87851

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 475 ; free virtual = 3622
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 178acf83e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 474 ; free virtual = 3621
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             180  |             293  |                                              8  |
|  Constant propagation         |              34  |              84  |                                              2  |
|  Sweep                        |               4  |              78  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 472 ; free virtual = 3619
Ending Logic Optimization Task | Checksum: 10c2898bc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3087.902 ; gain = 0.000 ; free physical = 472 ; free virtual = 3619

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 10c2898bc

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 442 ; free virtual = 3594
Ending Power Optimization Task | Checksum: 10c2898bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3357.598 ; gain = 269.695 ; free physical = 449 ; free virtual = 3602

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10c2898bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 449 ; free virtual = 3602

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 449 ; free virtual = 3602
Ending Netlist Obfuscation Task | Checksum: 10c2898bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 449 ; free virtual = 3602
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3357.598 ; gain = 269.695 ; free physical = 449 ; free virtual = 3602
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 382 ; free virtual = 3566
INFO: [Common 17-1381] The checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 377 ; free virtual = 3538
INFO: [runtcl-4] Executing : report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
Command: report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 232 ; free virtual = 3389
Command: read_checkpoint -auto_incremental -incremental /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/main_design_wrapper_routed.dcp
INFO: [Vivado 12-9151] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives being called in high reuse mode.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 216 ; free virtual = 3377

Phase 2 Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 215 ; free virtual = 3376
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 215 ; free virtual = 3376

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 215 ; free virtual = 3376

Phase 3 Replay Physical Synthesis Transforms
INFO: [Vivado_Tcl 4-521] iPhys_opt_design summary: tried 0 changes and 0 changes are successfully applied

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 218 ; free virtual = 3379
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs

Phase 4 Build Reuse DB
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:04 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 194 ; free virtual = 3356
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 166 ; free virtual = 3329
INFO: [Designutils 20-2297] Reference Design: /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/main_design_wrapper_routed.dcp, Summary | WNS = 0.488 | WHS = 0.042 | State = POST_ROUTE |

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 190 ; free virtual = 3348

Phase 5 Checking legality
Phase 5 Checking legality | Checksum: 10c7f5ed2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 180 ; free virtual = 3338

Phase 6 Reporting
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Feb 18 20:16:47 2023
| Host         : gegi-lab3018-01.gegi.usherbrooke.ca running 64-bit Ubuntu 20.04.3 LTS
| Design       : main_design_wrapper
| Device       : xc7z010
| Design State : Fully Routed
---------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Reuse mode            |             High |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+----------------------+----------------------------+--------------------+-------+
|  Type | Matched % (of Total) | Current Reuse % (of Total) | Fixed % (of Total) | Total |
+-------+----------------------+----------------------------+--------------------+-------+
| Cells |               100.00 |                     100.00 |               1.98 |  7963 |
| Nets  |               100.00 |                     100.00 |               0.00 |  6141 |
| Pins  |                    - |                     100.00 |                  - | 33325 |
| Ports |               100.00 |                     100.00 |             100.00 |   147 |
+-------+----------------------+----------------------------+--------------------+-------+


3. Reference Checkpoint Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------------------------------+
| DCP Location:  | /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/main_design_wrapper_routed.dcp |
+----------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                     2020.2 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      0.488 |
| Recorded WHS                   |                      0.042 |
| Reference Speed File Version   | PRODUCTION 1.12 2019-11-22 |
| Incremental Speed File Version | PRODUCTION 1.12 2019-11-22 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |             |     < 1 min |             |
| place_design    |       0.176 |             |     < 1 min |             |     < 1 min |             |
| phys_opt_design |       0.176 |             |     < 1 min |             |     < 1 min |             |
| route_design    |       0.488 |             |     < 1 min |             |     < 1 min |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-----------------+-------+
| QoR Suggestions | Value |
+-----------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-verilog_define default::[not_specified] -top  main_design_wrapper -part  xc7z010clg400-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/Users/jbm/Desktop/mat_pedago/S4e_APP4/S4e_Depart/S4e_Depart.srcs/utils_1/imports/impl_1/main_design_wrapper_routed.dcp
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-verilog_define default::[not_specified] -top  main_design_wrapper -part  xc7z010clg400-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/main_design_wrapper_routed.dcp

7. Non Reuse Information
------------------------

+-----------------------+------+
|          Type         |   %  |
+-----------------------+------+
| Non-Reused Cells      | 0.00 |
| Partially reused nets | 0.00 |
| Non-Reused nets       | 0.00 |
| Non-Reused Ports      | 0.00 |
+-----------------------+------+



Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 172 ; free virtual = 3331

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 172 ; free virtual = 3331
read_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 172 ; free virtual = 3331
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Incremental Placer Task
INFO: [Vivado_Tcl 4-24] Running Incremental Placer flow for unplaced cells using reference design-checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/main_design_wrapper_routed.dcp'.
INFO: [Place 46-42] Incremental Compile is being run in High Reuse Mode.
INFO: [Place 46-44] place_design is using directive Default with target WNS of 0 ns.
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.176 |       0.488 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |       0.176 |             |     < 1 min |             |     < 1 min |             |
| route_design    |       0.488 |             |     < 1 min |             |     < 1 min |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


Ending Incremental Placer Task | Checksum: 10c7f5ed2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 159 ; free virtual = 3318
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 165 ; free virtual = 3309
INFO: [Common 17-1381] The checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 153 ; free virtual = 3288
INFO: [runtcl-4] Executing : report_io -file main_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 130 ; free virtual = 3265
INFO: [runtcl-4] Executing : report_utilization -file main_design_wrapper_utilization_placed.rpt -pb main_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 132 ; free virtual = 3270
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.176 |       0.488 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |       0.176 |       0.488 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |       0.488 |             |     < 1 min |             |     < 1 min |             |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:06 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 169 ; free virtual = 3276
INFO: [Common 17-1381] The checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 314 ; free virtual = 3240
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Reference - Incremental Comparison Summary

1. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.176 |       0.488 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |       0.176 |       0.488 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |       0.488 |       0.488 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 276 ; free virtual = 3219
INFO: [Common 17-1381] The checkpoint '/mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3357.598 ; gain = 0.000 ; free physical = 283 ; free virtual = 3239
INFO: [runtcl-4] Executing : report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
Command: report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/home/usager/labm1507/Clean_APP/S4e_APP4_zybo_etud/S4e_Depart_etud/S4e_Depart.runs/impl_1/main_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
Command: report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_design_wrapper_route_status.rpt -pb main_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_design_wrapper_incremental_reuse_routed.rpt
INFO: [runtcl-4] Executing : report_clock_utilization -file main_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_design_wrapper_bus_skew_routed.rpt -pb main_design_wrapper_bus_skew_routed.pb -rpx main_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force main_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_NIC100_io0_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_NIC100_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer Pmod_NIC100_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_upper/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_MUL_I/Use_Single_DSP48E1.dsp_module_lower/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3554.484 ; gain = 196.887 ; free physical = 453 ; free virtual = 3173
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 20:18:32 2023...
