
# Generated by vmake version 2021.3

# Define path to each library
LIB_WORK = modelsim/grlib
LIB_IEEE = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../ieee
LIB_STD = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../std
LIB_GRLIB = modelsim/grlib

# Define path to each design unit
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
IEEE__math_real = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__xxor2__xxor_true = $(LIB_GRLIB)/xxor2/xxor_true.dat
GRLIB__xxor2 = $(LIB_GRLIB)/xxor2/_primary.dat
GRLIB__xxor1__xxor_regular = $(LIB_GRLIB)/xxor1/xxor_regular.dat
GRLIB__xxor1 = $(LIB_GRLIB)/xxor1/_primary.dat
GRLIB__xorstage_64__xorstage = $(LIB_GRLIB)/xorstage_64/xorstage.dat
GRLIB__xorstage_64 = $(LIB_GRLIB)/xorstage_64/_primary.dat
GRLIB__xorstage_32__xorstage = $(LIB_GRLIB)/xorstage_32/xorstage.dat
GRLIB__xorstage_32 = $(LIB_GRLIB)/xorstage_32/_primary.dat
GRLIB__xorstage_128__xorstage = $(LIB_GRLIB)/xorstage_128/xorstage.dat
GRLIB__xorstage_128 = $(LIB_GRLIB)/xorstage_128/_primary.dat
GRLIB__wallace_34_34__wallace = $(LIB_GRLIB)/wallace_34_34/wallace.dat
GRLIB__wallace_34_34 = $(LIB_GRLIB)/wallace_34_34/_primary.dat
GRLIB__wallace_34_18__wallace = $(LIB_GRLIB)/wallace_34_18/wallace.dat
GRLIB__wallace_34_18 = $(LIB_GRLIB)/wallace_34_18/_primary.dat
GRLIB__wallace_34_10__wallace = $(LIB_GRLIB)/wallace_34_10/wallace.dat
GRLIB__wallace_34_10 = $(LIB_GRLIB)/wallace_34_10/_primary.dat
GRLIB__wallace_18_18__wallace = $(LIB_GRLIB)/wallace_18_18/wallace.dat
GRLIB__wallace_18_18 = $(LIB_GRLIB)/wallace_18_18/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__trstmux__rtl = $(LIB_GRLIB)/trstmux/rtl.dat
GRLIB__trstmux = $(LIB_GRLIB)/trstmux/_primary.dat
GRLIB__testlib__body = $(LIB_GRLIB)/testlib/body.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
GRLIB__synciotest__rtl = $(LIB_GRLIB)/synciotest/rtl.dat
GRLIB__synciotest = $(LIB_GRLIB)/synciotest/_primary.dat
GRLIB__stdlib__body = $(LIB_GRLIB)/stdlib/body.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__stdio__body = $(LIB_GRLIB)/stdio/body.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__sparc_disas__body = $(LIB_GRLIB)/sparc_disas/body.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__riscv_disas__body = $(LIB_GRLIB)/riscv_disas/body.dat
GRLIB__riscv_disas = $(LIB_GRLIB)/riscv_disas/_primary.dat
GRLIB__riscv = $(LIB_GRLIB)/riscv/_primary.dat
GRLIB__report_version__beh = $(LIB_GRLIB)/report_version/beh.dat
GRLIB__report_version = $(LIB_GRLIB)/report_version/_primary.dat
GRLIB__report_design__beh = $(LIB_GRLIB)/report_design/beh.dat
GRLIB__report_design = $(LIB_GRLIB)/report_design/_primary.dat
GRLIB__r_gate__r_gate = $(LIB_GRLIB)/r_gate/r_gate.dat
GRLIB__r_gate = $(LIB_GRLIB)/r_gate/_primary.dat
GRLIB__prestage_64__prestage = $(LIB_GRLIB)/prestage_64/prestage.dat
GRLIB__prestage_64 = $(LIB_GRLIB)/prestage_64/_primary.dat
GRLIB__prestage_32__prestage = $(LIB_GRLIB)/prestage_32/prestage.dat
GRLIB__prestage_32 = $(LIB_GRLIB)/prestage_32/_primary.dat
GRLIB__prestage_128__prestage = $(LIB_GRLIB)/prestage_128/prestage.dat
GRLIB__prestage_128 = $(LIB_GRLIB)/prestage_128/_primary.dat
GRLIB__pp_middle__pp_middle = $(LIB_GRLIB)/pp_middle/pp_middle.dat
GRLIB__pp_middle = $(LIB_GRLIB)/pp_middle/_primary.dat
GRLIB__pp_low__pp_low = $(LIB_GRLIB)/pp_low/pp_low.dat
GRLIB__pp_low = $(LIB_GRLIB)/pp_low/_primary.dat
GRLIB__pp_high__pp_high = $(LIB_GRLIB)/pp_high/pp_high.dat
GRLIB__pp_high = $(LIB_GRLIB)/pp_high/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
GRLIB__multiplier_34_34__multiplier = $(LIB_GRLIB)/multiplier_34_34/multiplier.dat
GRLIB__multiplier_34_34 = $(LIB_GRLIB)/multiplier_34_34/_primary.dat
GRLIB__multiplier_34_18__multiplier = $(LIB_GRLIB)/multiplier_34_18/multiplier.dat
GRLIB__multiplier_34_18 = $(LIB_GRLIB)/multiplier_34_18/_primary.dat
GRLIB__multiplier_34_10__multiplier = $(LIB_GRLIB)/multiplier_34_10/multiplier.dat
GRLIB__multiplier_34_10 = $(LIB_GRLIB)/multiplier_34_10/_primary.dat
GRLIB__multiplier_18_18__multiplier = $(LIB_GRLIB)/multiplier_18_18/multiplier.dat
GRLIB__multiplier_18_18 = $(LIB_GRLIB)/multiplier_18_18/_primary.dat
GRLIB__mul_33_9__a = $(LIB_GRLIB)/mul_33_9/a.dat
GRLIB__mul_33_9 = $(LIB_GRLIB)/mul_33_9/_primary.dat
GRLIB__mul_33_33__a = $(LIB_GRLIB)/mul_33_33/a.dat
GRLIB__mul_33_33 = $(LIB_GRLIB)/mul_33_33/_primary.dat
GRLIB__mul_33_17__a = $(LIB_GRLIB)/mul_33_17/a.dat
GRLIB__mul_33_17 = $(LIB_GRLIB)/mul_33_17/_primary.dat
GRLIB__mul_17_17__a = $(LIB_GRLIB)/mul_17_17/a.dat
GRLIB__mul_17_17 = $(LIB_GRLIB)/mul_17_17/_primary.dat
GRLIB__invblock__invblock_regular = $(LIB_GRLIB)/invblock/invblock_regular.dat
GRLIB__invblock = $(LIB_GRLIB)/invblock/_primary.dat
GRLIB__half_adder__half_adder = $(LIB_GRLIB)/half_adder/half_adder.dat
GRLIB__half_adder = $(LIB_GRLIB)/half_adder/_primary.dat
GRLIB__generic_bm_pkg__body = $(LIB_GRLIB)/generic_bm_pkg/body.dat
GRLIB__generic_bm_pkg = $(LIB_GRLIB)/generic_bm_pkg/_primary.dat
GRLIB__generic_bm_axi__rtl = $(LIB_GRLIB)/generic_bm_axi/rtl.dat
GRLIB__generic_bm_axi = $(LIB_GRLIB)/generic_bm_axi/_primary.dat
GRLIB__generic_bm_ahb__rtl = $(LIB_GRLIB)/generic_bm_ahb/rtl.dat
GRLIB__generic_bm_ahb = $(LIB_GRLIB)/generic_bm_ahb/_primary.dat
GRLIB__full_adder__full_adder = $(LIB_GRLIB)/full_adder/full_adder.dat
GRLIB__full_adder = $(LIB_GRLIB)/full_adder/_primary.dat
GRLIB__fpu_disas__behav = $(LIB_GRLIB)/fpu_disas/behav.dat
GRLIB__fpu_disas = $(LIB_GRLIB)/fpu_disas/_primary.dat
GRLIB__flipflop__flipflop = $(LIB_GRLIB)/flipflop/flipflop.dat
GRLIB__flipflop = $(LIB_GRLIB)/flipflop/_primary.dat
GRLIB__fifo_control_wc__rtl = $(LIB_GRLIB)/fifo_control_wc/rtl.dat
GRLIB__fifo_control_wc = $(LIB_GRLIB)/fifo_control_wc/_primary.dat
GRLIB__fifo_control_rc__rtl = $(LIB_GRLIB)/fifo_control_rc/rtl.dat
GRLIB__fifo_control_rc = $(LIB_GRLIB)/fifo_control_rc/_primary.dat
GRLIB__dma2ahb_testpackage__body = $(LIB_GRLIB)/dma2ahb_testpackage/body.dat
GRLIB__dma2ahb_testpackage = $(LIB_GRLIB)/dma2ahb_testpackage/_primary.dat
GRLIB__dma2ahb_package = $(LIB_GRLIB)/dma2ahb_package/_primary.dat
GRLIB__dma2ahb__rtl = $(LIB_GRLIB)/dma2ahb/rtl.dat
GRLIB__dma2ahb = $(LIB_GRLIB)/dma2ahb/_primary.dat
GRLIB__dftlib = $(LIB_GRLIB)/dftlib/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB__decoder__decoder = $(LIB_GRLIB)/decoder/decoder.dat
GRLIB__decoder = $(LIB_GRLIB)/decoder/_primary.dat
GRLIB__dblctree_64__dblctree = $(LIB_GRLIB)/dblctree_64/dblctree.dat
GRLIB__dblctree_64 = $(LIB_GRLIB)/dblctree_64/_primary.dat
GRLIB__dblctree_32__dblctree = $(LIB_GRLIB)/dblctree_32/dblctree.dat
GRLIB__dblctree_32 = $(LIB_GRLIB)/dblctree_32/_primary.dat
GRLIB__dblctree_128__dblctree = $(LIB_GRLIB)/dblctree_128/dblctree.dat
GRLIB__dblctree_128 = $(LIB_GRLIB)/dblctree_128/_primary.dat
GRLIB__dblcadder_64_64__dblcadder = $(LIB_GRLIB)/dblcadder_64_64/dblcadder.dat
GRLIB__dblcadder_64_64 = $(LIB_GRLIB)/dblcadder_64_64/_primary.dat
GRLIB__dblcadder_32_32__dblcadder = $(LIB_GRLIB)/dblcadder_32_32/dblcadder.dat
GRLIB__dblcadder_32_32 = $(LIB_GRLIB)/dblcadder_32_32/_primary.dat
GRLIB__dblcadder_128_128__dblcadder = $(LIB_GRLIB)/dblcadder_128_128/dblcadder.dat
GRLIB__dblcadder_128_128 = $(LIB_GRLIB)/dblcadder_128_128/_primary.dat
GRLIB__dblc_6_128__dblc_6 = $(LIB_GRLIB)/dblc_6_128/dblc_6.dat
GRLIB__dblc_6_128 = $(LIB_GRLIB)/dblc_6_128/_primary.dat
GRLIB__dblc_5_64__dblc_5 = $(LIB_GRLIB)/dblc_5_64/dblc_5.dat
GRLIB__dblc_5_64 = $(LIB_GRLIB)/dblc_5_64/_primary.dat
GRLIB__dblc_5_128__dblc_5 = $(LIB_GRLIB)/dblc_5_128/dblc_5.dat
GRLIB__dblc_5_128 = $(LIB_GRLIB)/dblc_5_128/_primary.dat
GRLIB__dblc_4_64__dblc_4 = $(LIB_GRLIB)/dblc_4_64/dblc_4.dat
GRLIB__dblc_4_64 = $(LIB_GRLIB)/dblc_4_64/_primary.dat
GRLIB__dblc_4_32__dblc_4 = $(LIB_GRLIB)/dblc_4_32/dblc_4.dat
GRLIB__dblc_4_32 = $(LIB_GRLIB)/dblc_4_32/_primary.dat
GRLIB__dblc_4_128__dblc_4 = $(LIB_GRLIB)/dblc_4_128/dblc_4.dat
GRLIB__dblc_4_128 = $(LIB_GRLIB)/dblc_4_128/_primary.dat
GRLIB__dblc_3_64__dblc_3 = $(LIB_GRLIB)/dblc_3_64/dblc_3.dat
GRLIB__dblc_3_64 = $(LIB_GRLIB)/dblc_3_64/_primary.dat
GRLIB__dblc_3_32__dblc_3 = $(LIB_GRLIB)/dblc_3_32/dblc_3.dat
GRLIB__dblc_3_32 = $(LIB_GRLIB)/dblc_3_32/_primary.dat
GRLIB__dblc_3_128__dblc_3 = $(LIB_GRLIB)/dblc_3_128/dblc_3.dat
GRLIB__dblc_3_128 = $(LIB_GRLIB)/dblc_3_128/_primary.dat
GRLIB__dblc_2_64__dblc_2 = $(LIB_GRLIB)/dblc_2_64/dblc_2.dat
GRLIB__dblc_2_64 = $(LIB_GRLIB)/dblc_2_64/_primary.dat
GRLIB__dblc_2_32__dblc_2 = $(LIB_GRLIB)/dblc_2_32/dblc_2.dat
GRLIB__dblc_2_32 = $(LIB_GRLIB)/dblc_2_32/_primary.dat
GRLIB__dblc_2_128__dblc_2 = $(LIB_GRLIB)/dblc_2_128/dblc_2.dat
GRLIB__dblc_2_128 = $(LIB_GRLIB)/dblc_2_128/_primary.dat
GRLIB__dblc_1_64__dblc_1 = $(LIB_GRLIB)/dblc_1_64/dblc_1.dat
GRLIB__dblc_1_64 = $(LIB_GRLIB)/dblc_1_64/_primary.dat
GRLIB__dblc_1_32__dblc_1 = $(LIB_GRLIB)/dblc_1_32/dblc_1.dat
GRLIB__dblc_1_32 = $(LIB_GRLIB)/dblc_1_32/_primary.dat
GRLIB__dblc_1_128__dblc_1 = $(LIB_GRLIB)/dblc_1_128/dblc_1.dat
GRLIB__dblc_1_128 = $(LIB_GRLIB)/dblc_1_128/_primary.dat
GRLIB__dblc_0_64__dblc_0 = $(LIB_GRLIB)/dblc_0_64/dblc_0.dat
GRLIB__dblc_0_64 = $(LIB_GRLIB)/dblc_0_64/_primary.dat
GRLIB__dblc_0_32__dblc_0 = $(LIB_GRLIB)/dblc_0_32/dblc_0.dat
GRLIB__dblc_0_32 = $(LIB_GRLIB)/dblc_0_32/_primary.dat
GRLIB__dblc_0_128__dblc_0 = $(LIB_GRLIB)/dblc_0_128/dblc_0.dat
GRLIB__dblc_0_128 = $(LIB_GRLIB)/dblc_0_128/_primary.dat
GRLIB__cpu_disas__behav = $(LIB_GRLIB)/cpu_disas/behav.dat
GRLIB__cpu_disas = $(LIB_GRLIB)/cpu_disas/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__boothcoder_34_34__boothcoder = $(LIB_GRLIB)/boothcoder_34_34/boothcoder.dat
GRLIB__boothcoder_34_34 = $(LIB_GRLIB)/boothcoder_34_34/_primary.dat
GRLIB__boothcoder_34_18__boothcoder = $(LIB_GRLIB)/boothcoder_34_18/boothcoder.dat
GRLIB__boothcoder_34_18 = $(LIB_GRLIB)/boothcoder_34_18/_primary.dat
GRLIB__boothcoder_34_10__boothcoder = $(LIB_GRLIB)/boothcoder_34_10/boothcoder.dat
GRLIB__boothcoder_34_10 = $(LIB_GRLIB)/boothcoder_34_10/_primary.dat
GRLIB__boothcoder_18_18__boothcoder = $(LIB_GRLIB)/boothcoder_18_18/boothcoder.dat
GRLIB__boothcoder_18_18 = $(LIB_GRLIB)/boothcoder_18_18/_primary.dat
GRLIB__bmahbmst__rtl = $(LIB_GRLIB)/bmahbmst/rtl.dat
GRLIB__bmahbmst = $(LIB_GRLIB)/bmahbmst/_primary.dat
GRLIB__bm_me_wc__rtl = $(LIB_GRLIB)/bm_me_wc/rtl.dat
GRLIB__bm_me_wc = $(LIB_GRLIB)/bm_me_wc/_primary.dat
GRLIB__bm_me_rc__rtl = $(LIB_GRLIB)/bm_me_rc/rtl.dat
GRLIB__bm_me_rc = $(LIB_GRLIB)/bm_me_rc/_primary.dat
GRLIB__bm_fr_end__rtl = $(LIB_GRLIB)/bm_fr_end/rtl.dat
GRLIB__bm_fr_end = $(LIB_GRLIB)/bm_fr_end/_primary.dat
GRLIB__blocks = $(LIB_GRLIB)/blocks/_primary.dat
GRLIB__block2a__block2a_regular = $(LIB_GRLIB)/block2a/block2a_regular.dat
GRLIB__block2a = $(LIB_GRLIB)/block2a/_primary.dat
GRLIB__block2__block2_regular = $(LIB_GRLIB)/block2/block2_regular.dat
GRLIB__block2 = $(LIB_GRLIB)/block2/_primary.dat
GRLIB__block1a__block1a_regular = $(LIB_GRLIB)/block1a/block1a_regular.dat
GRLIB__block1a = $(LIB_GRLIB)/block1a/_primary.dat
GRLIB__block1__block1_regular = $(LIB_GRLIB)/block1/block1_regular.dat
GRLIB__block1 = $(LIB_GRLIB)/block1/_primary.dat
GRLIB__block0__block0_regular = $(LIB_GRLIB)/block0/block0_regular.dat
GRLIB__block0 = $(LIB_GRLIB)/block0/_primary.dat
GRLIB__axi4_be__rtl = $(LIB_GRLIB)/axi4_be/rtl.dat
GRLIB__axi4_be = $(LIB_GRLIB)/axi4_be/_primary.dat
GRLIB__apbctrlx__rtl = $(LIB_GRLIB)/apbctrlx/rtl.dat
GRLIB__apbctrlx = $(LIB_GRLIB)/apbctrlx/_primary.dat
GRLIB__apbctrlsp__struct = $(LIB_GRLIB)/apbctrlsp/struct.dat
GRLIB__apbctrlsp = $(LIB_GRLIB)/apbctrlsp/_primary.dat
GRLIB__apbctrldp__struct = $(LIB_GRLIB)/apbctrldp/struct.dat
GRLIB__apbctrldp = $(LIB_GRLIB)/apbctrldp/_primary.dat
GRLIB__apbctrl4p__struct = $(LIB_GRLIB)/apbctrl4p/struct.dat
GRLIB__apbctrl4p = $(LIB_GRLIB)/apbctrl4p/_primary.dat
GRLIB__apbctrl3p__struct = $(LIB_GRLIB)/apbctrl3p/struct.dat
GRLIB__apbctrl3p = $(LIB_GRLIB)/apbctrl3p/_primary.dat
GRLIB__apbctrl__struct = $(LIB_GRLIB)/apbctrl/struct.dat
GRLIB__apbctrl = $(LIB_GRLIB)/apbctrl/_primary.dat
GRLIB__amba_testpackage__body = $(LIB_GRLIB)/amba_testpackage/body.dat
GRLIB__amba_testpackage = $(LIB_GRLIB)/amba_testpackage/_primary.dat
GRLIB__amba__body = $(LIB_GRLIB)/amba/body.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__ahbmst__rtl = $(LIB_GRLIB)/ahbmst/rtl.dat
GRLIB__ahbmst = $(LIB_GRLIB)/ahbmst/_primary.dat
GRLIB__ahblitm2ahbm__rtl = $(LIB_GRLIB)/ahblitm2ahbm/rtl.dat
GRLIB__ahblitm2ahbm = $(LIB_GRLIB)/ahblitm2ahbm/_primary.dat
GRLIB__ahbdefmst__rtl = $(LIB_GRLIB)/ahbdefmst/rtl.dat
GRLIB__ahbdefmst = $(LIB_GRLIB)/ahbdefmst/_primary.dat
GRLIB__ahbctrl__rtl = $(LIB_GRLIB)/ahbctrl/rtl.dat
GRLIB__ahbctrl = $(LIB_GRLIB)/ahbctrl/_primary.dat
GRLIB__ahb_be__rtl = $(LIB_GRLIB)/ahb_be/rtl.dat
GRLIB__ahb_be = $(LIB_GRLIB)/ahb_be/_primary.dat
GRLIB__add32__a = $(LIB_GRLIB)/add32/a.dat
GRLIB__add32 = $(LIB_GRLIB)/add32/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : \
	$(GRLIB__xxor2__xxor_true) \
	$(GRLIB__xxor2) \
	$(GRLIB__xxor1__xxor_regular) \
	$(GRLIB__xxor1) \
	$(GRLIB__xorstage_64__xorstage) \
	$(GRLIB__xorstage_64) \
	$(GRLIB__xorstage_32__xorstage) \
	$(GRLIB__xorstage_32) \
	$(GRLIB__xorstage_128__xorstage) \
	$(GRLIB__xorstage_128) \
	$(GRLIB__wallace_34_34__wallace) \
	$(GRLIB__wallace_34_34) \
	$(GRLIB__wallace_34_18__wallace) \
	$(GRLIB__wallace_34_18) \
	$(GRLIB__wallace_34_10__wallace) \
	$(GRLIB__wallace_34_10) \
	$(GRLIB__wallace_18_18__wallace) \
	$(GRLIB__wallace_18_18) \
	$(GRLIB__version) \
	$(GRLIB__trstmux__rtl) \
	$(GRLIB__trstmux) \
	$(GRLIB__testlib__body) \
	$(GRLIB__testlib) \
	$(GRLIB__synciotest__rtl) \
	$(GRLIB__synciotest) \
	$(GRLIB__stdlib__body) \
	$(GRLIB__stdlib) \
	$(GRLIB__stdio__body) \
	$(GRLIB__stdio) \
	$(GRLIB__sparc_disas__body) \
	$(GRLIB__sparc_disas) \
	$(GRLIB__sparc) \
	$(GRLIB__riscv_disas__body) \
	$(GRLIB__riscv_disas) \
	$(GRLIB__riscv) \
	$(GRLIB__report_version__beh) \
	$(GRLIB__report_version) \
	$(GRLIB__report_design__beh) \
	$(GRLIB__report_design) \
	$(GRLIB__r_gate__r_gate) \
	$(GRLIB__r_gate) \
	$(GRLIB__prestage_64__prestage) \
	$(GRLIB__prestage_64) \
	$(GRLIB__prestage_32__prestage) \
	$(GRLIB__prestage_32) \
	$(GRLIB__prestage_128__prestage) \
	$(GRLIB__prestage_128) \
	$(GRLIB__pp_middle__pp_middle) \
	$(GRLIB__pp_middle) \
	$(GRLIB__pp_low__pp_low) \
	$(GRLIB__pp_low) \
	$(GRLIB__pp_high__pp_high) \
	$(GRLIB__pp_high) \
	$(GRLIB__multlib) \
	$(GRLIB__multiplier_34_34__multiplier) \
	$(GRLIB__multiplier_34_34) \
	$(GRLIB__multiplier_34_18__multiplier) \
	$(GRLIB__multiplier_34_18) \
	$(GRLIB__multiplier_34_10__multiplier) \
	$(GRLIB__multiplier_34_10) \
	$(GRLIB__multiplier_18_18__multiplier) \
	$(GRLIB__multiplier_18_18) \
	$(GRLIB__mul_33_9__a) \
	$(GRLIB__mul_33_9) \
	$(GRLIB__mul_33_33__a) \
	$(GRLIB__mul_33_33) \
	$(GRLIB__mul_33_17__a) \
	$(GRLIB__mul_33_17) \
	$(GRLIB__mul_17_17__a) \
	$(GRLIB__mul_17_17) \
	$(GRLIB__invblock__invblock_regular) \
	$(GRLIB__invblock) \
	$(GRLIB__half_adder__half_adder) \
	$(GRLIB__half_adder) \
	$(GRLIB__generic_bm_pkg__body) \
	$(GRLIB__generic_bm_pkg) \
	$(GRLIB__generic_bm_axi__rtl) \
	$(GRLIB__generic_bm_axi) \
	$(GRLIB__generic_bm_ahb__rtl) \
	$(GRLIB__generic_bm_ahb) \
	$(GRLIB__full_adder__full_adder) \
	$(GRLIB__full_adder) \
	$(GRLIB__fpu_disas__behav) \
	$(GRLIB__fpu_disas) \
	$(GRLIB__flipflop__flipflop) \
	$(GRLIB__flipflop) \
	$(GRLIB__fifo_control_wc__rtl) \
	$(GRLIB__fifo_control_wc) \
	$(GRLIB__fifo_control_rc__rtl) \
	$(GRLIB__fifo_control_rc) \
	$(GRLIB__dma2ahb_testpackage__body) \
	$(GRLIB__dma2ahb_testpackage) \
	$(GRLIB__dma2ahb_package) \
	$(GRLIB__dma2ahb__rtl) \
	$(GRLIB__dma2ahb) \
	$(GRLIB__dftlib) \
	$(GRLIB__devices) \
	$(GRLIB__decoder__decoder) \
	$(GRLIB__decoder) \
	$(GRLIB__dblctree_64__dblctree) \
	$(GRLIB__dblctree_64) \
	$(GRLIB__dblctree_32__dblctree) \
	$(GRLIB__dblctree_32) \
	$(GRLIB__dblctree_128__dblctree) \
	$(GRLIB__dblctree_128) \
	$(GRLIB__dblcadder_64_64__dblcadder) \
	$(GRLIB__dblcadder_64_64) \
	$(GRLIB__dblcadder_32_32__dblcadder) \
	$(GRLIB__dblcadder_32_32) \
	$(GRLIB__dblcadder_128_128__dblcadder) \
	$(GRLIB__dblcadder_128_128) \
	$(GRLIB__dblc_6_128__dblc_6) \
	$(GRLIB__dblc_6_128) \
	$(GRLIB__dblc_5_64__dblc_5) \
	$(GRLIB__dblc_5_64) \
	$(GRLIB__dblc_5_128__dblc_5) \
	$(GRLIB__dblc_5_128) \
	$(GRLIB__dblc_4_64__dblc_4) \
	$(GRLIB__dblc_4_64) \
	$(GRLIB__dblc_4_32__dblc_4) \
	$(GRLIB__dblc_4_32) \
	$(GRLIB__dblc_4_128__dblc_4) \
	$(GRLIB__dblc_4_128) \
	$(GRLIB__dblc_3_64__dblc_3) \
	$(GRLIB__dblc_3_64) \
	$(GRLIB__dblc_3_32__dblc_3) \
	$(GRLIB__dblc_3_32) \
	$(GRLIB__dblc_3_128__dblc_3) \
	$(GRLIB__dblc_3_128) \
	$(GRLIB__dblc_2_64__dblc_2) \
	$(GRLIB__dblc_2_64) \
	$(GRLIB__dblc_2_32__dblc_2) \
	$(GRLIB__dblc_2_32) \
	$(GRLIB__dblc_2_128__dblc_2) \
	$(GRLIB__dblc_2_128) \
	$(GRLIB__dblc_1_64__dblc_1) \
	$(GRLIB__dblc_1_64) \
	$(GRLIB__dblc_1_32__dblc_1) \
	$(GRLIB__dblc_1_32) \
	$(GRLIB__dblc_1_128__dblc_1) \
	$(GRLIB__dblc_1_128) \
	$(GRLIB__dblc_0_64__dblc_0) \
	$(GRLIB__dblc_0_64) \
	$(GRLIB__dblc_0_32__dblc_0) \
	$(GRLIB__dblc_0_32) \
	$(GRLIB__dblc_0_128__dblc_0) \
	$(GRLIB__dblc_0_128) \
	$(GRLIB__cpu_disas__behav) \
	$(GRLIB__cpu_disas) \
	$(GRLIB__config_types) \
	$(GRLIB__config) \
	$(GRLIB__boothcoder_34_34__boothcoder) \
	$(GRLIB__boothcoder_34_34) \
	$(GRLIB__boothcoder_34_18__boothcoder) \
	$(GRLIB__boothcoder_34_18) \
	$(GRLIB__boothcoder_34_10__boothcoder) \
	$(GRLIB__boothcoder_34_10) \
	$(GRLIB__boothcoder_18_18__boothcoder) \
	$(GRLIB__boothcoder_18_18) \
	$(GRLIB__bmahbmst__rtl) \
	$(GRLIB__bmahbmst) \
	$(GRLIB__bm_me_wc__rtl) \
	$(GRLIB__bm_me_wc) \
	$(GRLIB__bm_me_rc__rtl) \
	$(GRLIB__bm_me_rc) \
	$(GRLIB__bm_fr_end__rtl) \
	$(GRLIB__bm_fr_end) \
	$(GRLIB__blocks) \
	$(GRLIB__block2a__block2a_regular) \
	$(GRLIB__block2a) \
	$(GRLIB__block2__block2_regular) \
	$(GRLIB__block2) \
	$(GRLIB__block1a__block1a_regular) \
	$(GRLIB__block1a) \
	$(GRLIB__block1__block1_regular) \
	$(GRLIB__block1) \
	$(GRLIB__block0__block0_regular) \
	$(GRLIB__block0) \
	$(GRLIB__axi4_be__rtl) \
	$(GRLIB__axi4_be) \
	$(GRLIB__apbctrlx__rtl) \
	$(GRLIB__apbctrlx) \
	$(GRLIB__apbctrlsp__struct) \
	$(GRLIB__apbctrlsp) \
	$(GRLIB__apbctrldp__struct) \
	$(GRLIB__apbctrldp) \
	$(GRLIB__apbctrl4p__struct) \
	$(GRLIB__apbctrl4p) \
	$(GRLIB__apbctrl3p__struct) \
	$(GRLIB__apbctrl3p) \
	$(GRLIB__apbctrl__struct) \
	$(GRLIB__apbctrl) \
	$(GRLIB__amba_testpackage__body) \
	$(GRLIB__amba_testpackage) \
	$(GRLIB__amba__body) \
	$(GRLIB__amba) \
	$(GRLIB__ahbmst__rtl) \
	$(GRLIB__ahbmst) \
	$(GRLIB__ahblitm2ahbm__rtl) \
	$(GRLIB__ahblitm2ahbm) \
	$(GRLIB__ahbdefmst__rtl) \
	$(GRLIB__ahbdefmst) \
	$(GRLIB__ahbctrl__rtl) \
	$(GRLIB__ahbctrl) \
	$(GRLIB__ahb_be__rtl) \
	$(GRLIB__ahb_be) \
	$(GRLIB__add32__a) \
	$(GRLIB__add32)

$(GRLIB__ahb_be) \
$(GRLIB__ahb_be__rtl) : ./../../lib/grlib/generic_bm/ahb_be.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/ahb_be.vhd

$(GRLIB__ahbctrl) \
$(GRLIB__ahbctrl__rtl) : ./../../lib/grlib/amba/ahbctrl.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/ahbctrl.vhd

$(GRLIB__ahbdefmst) \
$(GRLIB__ahbdefmst__rtl) : ./../../lib/grlib/amba/defmst.vhd \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/defmst.vhd

$(GRLIB__ahblitm2ahbm) \
$(GRLIB__ahblitm2ahbm__rtl) : ./../../lib/grlib/amba/ahblitm2ahbm.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/ahblitm2ahbm.vhd

$(GRLIB__ahbmst) \
$(GRLIB__ahbmst__rtl) : ./../../lib/grlib/amba/ahbmst.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/ahbmst.vhd

$(GRLIB__amba) \
$(GRLIB__amba__body) : ./../../lib/grlib/amba/amba.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/amba.vhd

$(GRLIB__amba_testpackage) \
$(GRLIB__amba_testpackage__body) : ./../../lib/grlib/amba/amba_tp.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/amba_tp.vhd

$(GRLIB__apbctrl) \
$(GRLIB__apbctrl__struct) : ./../../lib/grlib/amba/apbctrl.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/apbctrl.vhd

$(GRLIB__apbctrl3p) \
$(GRLIB__apbctrl3p__struct) : ./../../lib/grlib/amba/apbctrl3p.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/apbctrl3p.vhd

$(GRLIB__apbctrl4p) \
$(GRLIB__apbctrl4p__struct) : ./../../lib/grlib/amba/apbctrl4p.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/apbctrl4p.vhd

$(GRLIB__apbctrldp) \
$(GRLIB__apbctrldp__struct) : ./../../lib/grlib/amba/apbctrldp.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/apbctrldp.vhd

$(GRLIB__apbctrlsp) \
$(GRLIB__apbctrlsp__struct) : ./../../lib/grlib/amba/apbctrlsp.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/apbctrlsp.vhd

$(GRLIB__apbctrlx) \
$(GRLIB__apbctrlx__rtl) : ./../../lib/grlib/amba/apbctrlx.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/apbctrlx.vhd

$(GRLIB__axi4_be) \
$(GRLIB__axi4_be__rtl) : ./../../lib/grlib/generic_bm/axi4_be.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/axi4_be.vhd

$(GRLIB__bm_fr_end) \
$(GRLIB__bm_fr_end__rtl) : ./../../lib/grlib/generic_bm/bm_fre.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/bm_fre.vhd

$(GRLIB__bm_me_rc) \
$(GRLIB__bm_me_rc__rtl) : ./../../lib/grlib/generic_bm/bm_me_rc.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/bm_me_rc.vhd

$(GRLIB__bm_me_wc) \
$(GRLIB__bm_me_wc__rtl) : ./../../lib/grlib/generic_bm/bm_me_wc.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/bm_me_wc.vhd

$(GRLIB__bmahbmst) \
$(GRLIB__bmahbmst__rtl) : ./../../lib/grlib/generic_bm/bmahbmst.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/bmahbmst.vhd

$(GRLIB__config) : ./grlib_config.vhd \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./grlib_config.vhd

$(GRLIB__config_types) : ./../../lib/grlib/stdlib/config_types.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/stdlib/config_types.vhd

$(GRLIB__cpu_disas) \
$(GRLIB__cpu_disas__behav) : ./../../lib/grlib/riscv/cpu_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__riscv_disas) \
		$(GRLIB__riscv) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/riscv/cpu_disas.vhd

$(GRLIB__devices) : ./../../lib/grlib/amba/devices.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/devices.vhd

$(GRLIB__dftlib) : ./../../lib/grlib/dftlib/dftlib.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/dftlib/dftlib.vhd

$(GRLIB__dma2ahb) \
$(GRLIB__dma2ahb__rtl) : ./../../lib/grlib/amba/dma2ahb.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/dma2ahb.vhd

$(GRLIB__dma2ahb_package) : ./../../lib/grlib/amba/dma2ahb_pkg.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/dma2ahb_pkg.vhd

$(GRLIB__dma2ahb_testpackage) \
$(GRLIB__dma2ahb_testpackage__body) : ./../../lib/grlib/amba/dma2ahb_tp.vhd \
		$(GRLIB__dma2ahb_package) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/amba/dma2ahb_tp.vhd

$(GRLIB__fifo_control_rc) \
$(GRLIB__fifo_control_rc__rtl) : ./../../lib/grlib/generic_bm/fifo_control_rc.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/fifo_control_rc.vhd

$(GRLIB__fifo_control_wc) \
$(GRLIB__fifo_control_wc__rtl) : ./../../lib/grlib/generic_bm/fifo_control_wc.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/fifo_control_wc.vhd

$(GRLIB__fpu_disas) \
$(GRLIB__fpu_disas__behav) : ./../../lib/grlib/sparc/cpu_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/sparc/cpu_disas.vhd

$(GRLIB__generic_bm_ahb) \
$(GRLIB__generic_bm_ahb__rtl) : ./../../lib/grlib/generic_bm/generic_bm_ahb.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/generic_bm_ahb.vhd

$(GRLIB__generic_bm_axi) \
$(GRLIB__generic_bm_axi__rtl) : ./../../lib/grlib/generic_bm/generic_bm_axi.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/generic_bm_axi.vhd

$(GRLIB__generic_bm_pkg) \
$(GRLIB__generic_bm_pkg__body) : ./../../lib/grlib/generic_bm/generic_bm_pkg.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/generic_bm/generic_bm_pkg.vhd

$(GRLIB__multlib) : ./../../lib/grlib/modgen/multlib.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/modgen/multlib.vhd

$(GRLIB__report_design) \
$(GRLIB__report_design__beh) \
$(GRLIB__report_version) \
$(GRLIB__report_version__beh) : ./../../lib/grlib/util/util.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/util/util.vhd

$(GRLIB__riscv) : ./../../lib/grlib/riscv/riscv.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/riscv/riscv.vhd

$(GRLIB__riscv_disas) \
$(GRLIB__riscv_disas__body) : ./../../lib/grlib/riscv/riscv_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__riscv) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/riscv/riscv_disas.vhd

$(GRLIB__sparc) : ./../../lib/grlib/sparc/sparc.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/sparc/sparc.vhd

$(GRLIB__sparc_disas) \
$(GRLIB__sparc_disas__body) : ./../../lib/grlib/sparc/sparc_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/sparc/sparc_disas.vhd

$(GRLIB__stdio) \
$(GRLIB__stdio__body) : ./../../lib/grlib/stdlib/stdio.vhd \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/stdlib/stdio.vhd

$(GRLIB__stdlib) \
$(GRLIB__stdlib__body) : ./../../lib/grlib/stdlib/stdlib.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/stdlib/stdlib.vhd

$(GRLIB__synciotest) \
$(GRLIB__synciotest__rtl) : ./../../lib/grlib/dftlib/synciotest.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/dftlib/synciotest.vhd

$(GRLIB__testlib) \
$(GRLIB__testlib__body) : ./../../lib/grlib/stdlib/testlib.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/stdlib/testlib.vhd

$(GRLIB__trstmux) \
$(GRLIB__trstmux__rtl) : ./../../lib/grlib/dftlib/trstmux.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/dftlib/trstmux.vhd

$(GRLIB__version) : ./../../lib/grlib/stdlib/version.vhd
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/stdlib/version.vhd

$(GRLIB__add32) \
$(GRLIB__add32__a) \
$(GRLIB__block0) \
$(GRLIB__block0__block0_regular) \
$(GRLIB__block1) \
$(GRLIB__block1__block1_regular) \
$(GRLIB__block1a) \
$(GRLIB__block1a__block1a_regular) \
$(GRLIB__block2) \
$(GRLIB__block2__block2_regular) \
$(GRLIB__block2a) \
$(GRLIB__block2a__block2a_regular) \
$(GRLIB__blocks) \
$(GRLIB__boothcoder_18_18) \
$(GRLIB__boothcoder_18_18__boothcoder) \
$(GRLIB__boothcoder_34_10) \
$(GRLIB__boothcoder_34_10__boothcoder) \
$(GRLIB__boothcoder_34_18) \
$(GRLIB__boothcoder_34_18__boothcoder) \
$(GRLIB__boothcoder_34_34) \
$(GRLIB__boothcoder_34_34__boothcoder) \
$(GRLIB__dblc_0_128) \
$(GRLIB__dblc_0_128__dblc_0) \
$(GRLIB__dblc_0_32) \
$(GRLIB__dblc_0_32__dblc_0) \
$(GRLIB__dblc_0_64) \
$(GRLIB__dblc_0_64__dblc_0) \
$(GRLIB__dblc_1_128) \
$(GRLIB__dblc_1_128__dblc_1) \
$(GRLIB__dblc_1_32) \
$(GRLIB__dblc_1_32__dblc_1) \
$(GRLIB__dblc_1_64) \
$(GRLIB__dblc_1_64__dblc_1) \
$(GRLIB__dblc_2_128) \
$(GRLIB__dblc_2_128__dblc_2) \
$(GRLIB__dblc_2_32) \
$(GRLIB__dblc_2_32__dblc_2) \
$(GRLIB__dblc_2_64) \
$(GRLIB__dblc_2_64__dblc_2) \
$(GRLIB__dblc_3_128) \
$(GRLIB__dblc_3_128__dblc_3) \
$(GRLIB__dblc_3_32) \
$(GRLIB__dblc_3_32__dblc_3) \
$(GRLIB__dblc_3_64) \
$(GRLIB__dblc_3_64__dblc_3) \
$(GRLIB__dblc_4_128) \
$(GRLIB__dblc_4_128__dblc_4) \
$(GRLIB__dblc_4_32) \
$(GRLIB__dblc_4_32__dblc_4) \
$(GRLIB__dblc_4_64) \
$(GRLIB__dblc_4_64__dblc_4) \
$(GRLIB__dblc_5_128) \
$(GRLIB__dblc_5_128__dblc_5) \
$(GRLIB__dblc_5_64) \
$(GRLIB__dblc_5_64__dblc_5) \
$(GRLIB__dblc_6_128) \
$(GRLIB__dblc_6_128__dblc_6) \
$(GRLIB__dblcadder_128_128) \
$(GRLIB__dblcadder_128_128__dblcadder) \
$(GRLIB__dblcadder_32_32) \
$(GRLIB__dblcadder_32_32__dblcadder) \
$(GRLIB__dblcadder_64_64) \
$(GRLIB__dblcadder_64_64__dblcadder) \
$(GRLIB__dblctree_128) \
$(GRLIB__dblctree_128__dblctree) \
$(GRLIB__dblctree_32) \
$(GRLIB__dblctree_32__dblctree) \
$(GRLIB__dblctree_64) \
$(GRLIB__dblctree_64__dblctree) \
$(GRLIB__decoder) \
$(GRLIB__decoder__decoder) \
$(GRLIB__flipflop) \
$(GRLIB__flipflop__flipflop) \
$(GRLIB__full_adder) \
$(GRLIB__full_adder__full_adder) \
$(GRLIB__half_adder) \
$(GRLIB__half_adder__half_adder) \
$(GRLIB__invblock) \
$(GRLIB__invblock__invblock_regular) \
$(GRLIB__mul_17_17) \
$(GRLIB__mul_17_17__a) \
$(GRLIB__mul_33_17) \
$(GRLIB__mul_33_17__a) \
$(GRLIB__mul_33_33) \
$(GRLIB__mul_33_33__a) \
$(GRLIB__mul_33_9) \
$(GRLIB__mul_33_9__a) \
$(GRLIB__multiplier_18_18) \
$(GRLIB__multiplier_18_18__multiplier) \
$(GRLIB__multiplier_34_10) \
$(GRLIB__multiplier_34_10__multiplier) \
$(GRLIB__multiplier_34_18) \
$(GRLIB__multiplier_34_18__multiplier) \
$(GRLIB__multiplier_34_34) \
$(GRLIB__multiplier_34_34__multiplier) \
$(GRLIB__pp_high) \
$(GRLIB__pp_high__pp_high) \
$(GRLIB__pp_low) \
$(GRLIB__pp_low__pp_low) \
$(GRLIB__pp_middle) \
$(GRLIB__pp_middle__pp_middle) \
$(GRLIB__prestage_128) \
$(GRLIB__prestage_128__prestage) \
$(GRLIB__prestage_32) \
$(GRLIB__prestage_32__prestage) \
$(GRLIB__prestage_64) \
$(GRLIB__prestage_64__prestage) \
$(GRLIB__r_gate) \
$(GRLIB__r_gate__r_gate) \
$(GRLIB__wallace_18_18) \
$(GRLIB__wallace_18_18__wallace) \
$(GRLIB__wallace_34_10) \
$(GRLIB__wallace_34_10__wallace) \
$(GRLIB__wallace_34_18) \
$(GRLIB__wallace_34_18__wallace) \
$(GRLIB__wallace_34_34) \
$(GRLIB__wallace_34_34__wallace) \
$(GRLIB__xorstage_128) \
$(GRLIB__xorstage_128__xorstage) \
$(GRLIB__xorstage_32) \
$(GRLIB__xorstage_32__xorstage) \
$(GRLIB__xorstage_64) \
$(GRLIB__xorstage_64__xorstage) \
$(GRLIB__xxor1) \
$(GRLIB__xxor1__xxor_regular) \
$(GRLIB__xxor2) \
$(GRLIB__xxor2__xxor_true) : ./../../lib/grlib/modgen/leaves.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 grlib ./../../lib/grlib/modgen/leaves.vhd

# Generated by vmake version 2021.3

# Define path to each library
LIB_WORK = modelsim/techmap
LIB_IEEE = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../ieee
LIB_STD = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../std
LIB_GRLIB = modelsim/grlib
LIB_TECHMAP = modelsim/techmap

# Define path to each design unit
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
IEEE__math_real = $(LIB_IEEE)/_lib.qdb
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_arith = $(LIB_IEEE)/_lib.qdb
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
TECHMAP__toutpadvv__rtl = $(LIB_TECHMAP)/toutpadvv/rtl.dat
TECHMAP__toutpadvv = $(LIB_TECHMAP)/toutpadvv/_primary.dat
TECHMAP__toutpadv__rtl = $(LIB_TECHMAP)/toutpadv/rtl.dat
TECHMAP__toutpadv = $(LIB_TECHMAP)/toutpadv/_primary.dat
TECHMAP__toutpad_tmvv__rtl = $(LIB_TECHMAP)/toutpad_tmvv/rtl.dat
TECHMAP__toutpad_tmvv = $(LIB_TECHMAP)/toutpad_tmvv/_primary.dat
TECHMAP__toutpad_tm__rtl = $(LIB_TECHMAP)/toutpad_tm/rtl.dat
TECHMAP__toutpad_tm = $(LIB_TECHMAP)/toutpad_tm/_primary.dat
TECHMAP__toutpad_dsvv__rtl = $(LIB_TECHMAP)/toutpad_dsvv/rtl.dat
TECHMAP__toutpad_dsvv = $(LIB_TECHMAP)/toutpad_dsvv/_primary.dat
TECHMAP__toutpad_dsv__rtl = $(LIB_TECHMAP)/toutpad_dsv/rtl.dat
TECHMAP__toutpad_dsv = $(LIB_TECHMAP)/toutpad_dsv/_primary.dat
TECHMAP__toutpad_ds__rtl = $(LIB_TECHMAP)/toutpad_ds/rtl.dat
TECHMAP__toutpad_ds = $(LIB_TECHMAP)/toutpad_ds/_primary.dat
TECHMAP__toutpad__rtl = $(LIB_TECHMAP)/toutpad/rtl.dat
TECHMAP__toutpad = $(LIB_TECHMAP)/toutpad/_primary.dat
TECHMAP__techmult__rtl = $(LIB_TECHMAP)/techmult/rtl.dat
TECHMAP__techmult = $(LIB_TECHMAP)/techmult/_primary.dat
TECHMAP__techbuf__rtl = $(LIB_TECHMAP)/techbuf/rtl.dat
TECHMAP__techbuf = $(LIB_TECHMAP)/techbuf/_primary.dat
TECHMAP__tap__rtl = $(LIB_TECHMAP)/tap/rtl.dat
TECHMAP__tap = $(LIB_TECHMAP)/tap/_primary.dat
TECHMAP__system_monitor__struct = $(LIB_TECHMAP)/system_monitor/struct.dat
TECHMAP__system_monitor = $(LIB_TECHMAP)/system_monitor/_primary.dat
TECHMAP__syncreg__tmap = $(LIB_TECHMAP)/syncreg/tmap.dat
TECHMAP__syncreg = $(LIB_TECHMAP)/syncreg/_primary.dat
TECHMAP__syncrambw__rtl = $(LIB_TECHMAP)/syncrambw/rtl.dat
TECHMAP__syncrambw = $(LIB_TECHMAP)/syncrambw/_primary.dat
TECHMAP__syncram_dp__rtl = $(LIB_TECHMAP)/syncram_dp/rtl.dat
TECHMAP__syncram_dp = $(LIB_TECHMAP)/syncram_dp/_primary.dat
TECHMAP__syncram_2pbw__rtl = $(LIB_TECHMAP)/syncram_2pbw/rtl.dat
TECHMAP__syncram_2pbw = $(LIB_TECHMAP)/syncram_2pbw/_primary.dat
TECHMAP__syncram_2p__rtl = $(LIB_TECHMAP)/syncram_2p/rtl.dat
TECHMAP__syncram_2p = $(LIB_TECHMAP)/syncram_2p/_primary.dat
TECHMAP__syncram64__rtl = $(LIB_TECHMAP)/syncram64/rtl.dat
TECHMAP__syncram64 = $(LIB_TECHMAP)/syncram64/_primary.dat
TECHMAP__syncram256bw__rtl = $(LIB_TECHMAP)/syncram256bw/rtl.dat
TECHMAP__syncram256bw = $(LIB_TECHMAP)/syncram256bw/_primary.dat
TECHMAP__syncram156bw__rtl = $(LIB_TECHMAP)/syncram156bw/rtl.dat
TECHMAP__syncram156bw = $(LIB_TECHMAP)/syncram156bw/_primary.dat
TECHMAP__syncram128bw__rtl = $(LIB_TECHMAP)/syncram128bw/rtl.dat
TECHMAP__syncram128bw = $(LIB_TECHMAP)/syncram128bw/_primary.dat
TECHMAP__syncram128__rtl = $(LIB_TECHMAP)/syncram128/rtl.dat
TECHMAP__syncram128 = $(LIB_TECHMAP)/syncram128/_primary.dat
TECHMAP__syncram__rtl = $(LIB_TECHMAP)/syncram/rtl.dat
TECHMAP__syncram = $(LIB_TECHMAP)/syncram/_primary.dat
TECHMAP__syncfifo_2p__rtl = $(LIB_TECHMAP)/syncfifo_2p/rtl.dat
TECHMAP__syncfifo_2p = $(LIB_TECHMAP)/syncfifo_2p/_primary.dat
TECHMAP__spictrl_net__rtl = $(LIB_TECHMAP)/spictrl_net/rtl.dat
TECHMAP__spictrl_net = $(LIB_TECHMAP)/spictrl_net/_primary.dat
TECHMAP__skew_outpad__rtl = $(LIB_TECHMAP)/skew_outpad/rtl.dat
TECHMAP__skew_outpad = $(LIB_TECHMAP)/skew_outpad/_primary.dat
TECHMAP__sim_pll__sim = $(LIB_TECHMAP)/sim_pll/sim.dat
TECHMAP__sim_pll = $(LIB_TECHMAP)/sim_pll/_primary.dat
TECHMAP__serdes__rtl = $(LIB_TECHMAP)/serdes/rtl.dat
TECHMAP__serdes = $(LIB_TECHMAP)/serdes/_primary.dat
TECHMAP__sdram_phy__rtl = $(LIB_TECHMAP)/sdram_phy/rtl.dat
TECHMAP__sdram_phy = $(LIB_TECHMAP)/sdram_phy/_primary.dat
TECHMAP__scanregto__tmap = $(LIB_TECHMAP)/scanregto/tmap.dat
TECHMAP__scanregto = $(LIB_TECHMAP)/scanregto/_primary.dat
TECHMAP__scanrego__tmap = $(LIB_TECHMAP)/scanrego/tmap.dat
TECHMAP__scanrego = $(LIB_TECHMAP)/scanrego/_primary.dat
TECHMAP__scanregio__tmap = $(LIB_TECHMAP)/scanregio/tmap.dat
TECHMAP__scanregio = $(LIB_TECHMAP)/scanregio/_primary.dat
TECHMAP__scanregi__tmap = $(LIB_TECHMAP)/scanregi/tmap.dat
TECHMAP__scanregi = $(LIB_TECHMAP)/scanregi/_primary.dat
TECHMAP__ringosc__rtl = $(LIB_TECHMAP)/ringosc/rtl.dat
TECHMAP__ringosc = $(LIB_TECHMAP)/ringosc/_primary.dat
TECHMAP__regfile_3p__rtl = $(LIB_TECHMAP)/regfile_3p/rtl.dat
TECHMAP__regfile_3p = $(LIB_TECHMAP)/regfile_3p/_primary.dat
TECHMAP__outpadv__rtl = $(LIB_TECHMAP)/outpadv/rtl.dat
TECHMAP__outpadv = $(LIB_TECHMAP)/outpadv/_primary.dat
TECHMAP__outpad_dsv__rtl = $(LIB_TECHMAP)/outpad_dsv/rtl.dat
TECHMAP__outpad_dsv = $(LIB_TECHMAP)/outpad_dsv/_primary.dat
TECHMAP__outpad_ds__rtl = $(LIB_TECHMAP)/outpad_ds/rtl.dat
TECHMAP__outpad_ds = $(LIB_TECHMAP)/outpad_ds/_primary.dat
TECHMAP__outpad_ddrv__rtl = $(LIB_TECHMAP)/outpad_ddrv/rtl.dat
TECHMAP__outpad_ddrv = $(LIB_TECHMAP)/outpad_ddrv/_primary.dat
TECHMAP__outpad_ddr__rtl = $(LIB_TECHMAP)/outpad_ddr/rtl.dat
TECHMAP__outpad_ddr = $(LIB_TECHMAP)/outpad_ddr/_primary.dat
TECHMAP__outpad__rtl = $(LIB_TECHMAP)/outpad/rtl.dat
TECHMAP__outpad = $(LIB_TECHMAP)/outpad/_primary.dat
TECHMAP__odpadv__rtl = $(LIB_TECHMAP)/odpadv/rtl.dat
TECHMAP__odpadv = $(LIB_TECHMAP)/odpadv/_primary.dat
TECHMAP__odpad__rtl = $(LIB_TECHMAP)/odpad/rtl.dat
TECHMAP__odpad = $(LIB_TECHMAP)/odpad/_primary.dat
TECHMAP__netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
TECHMAP__nandtree__rtl = $(LIB_TECHMAP)/nandtree/rtl.dat
TECHMAP__nandtree = $(LIB_TECHMAP)/nandtree/_primary.dat
TECHMAP__mul_61x61__rtl = $(LIB_TECHMAP)/mul_61x61/rtl.dat
TECHMAP__mul_61x61 = $(LIB_TECHMAP)/mul_61x61/_primary.dat
TECHMAP__memrwcol__rtl = $(LIB_TECHMAP)/memrwcol/rtl.dat
TECHMAP__memrwcol = $(LIB_TECHMAP)/memrwcol/_primary.dat
TECHMAP__lvds_combo__rtl = $(LIB_TECHMAP)/lvds_combo/rtl.dat
TECHMAP__lvds_combo = $(LIB_TECHMAP)/lvds_combo/_primary.dat
TECHMAP__lpddr2phy_wo_pads__tmap = $(LIB_TECHMAP)/lpddr2phy_wo_pads/tmap.dat
TECHMAP__lpddr2phy_wo_pads = $(LIB_TECHMAP)/lpddr2phy_wo_pads/_primary.dat
TECHMAP__leon4_net__rtl = $(LIB_TECHMAP)/leon4_net/rtl.dat
TECHMAP__leon4_net = $(LIB_TECHMAP)/leon4_net/_primary.dat
TECHMAP__leon3_net__rtl = $(LIB_TECHMAP)/leon3_net/rtl.dat
TECHMAP__leon3_net = $(LIB_TECHMAP)/leon3_net/_primary.dat
TECHMAP__iopadvv__rtl = $(LIB_TECHMAP)/iopadvv/rtl.dat
TECHMAP__iopadvv = $(LIB_TECHMAP)/iopadvv/_primary.dat
TECHMAP__iopadv__rtl = $(LIB_TECHMAP)/iopadv/rtl.dat
TECHMAP__iopadv = $(LIB_TECHMAP)/iopadv/_primary.dat
TECHMAP__iopad_tmvv__rtl = $(LIB_TECHMAP)/iopad_tmvv/rtl.dat
TECHMAP__iopad_tmvv = $(LIB_TECHMAP)/iopad_tmvv/_primary.dat
TECHMAP__iopad_tm__rtl = $(LIB_TECHMAP)/iopad_tm/rtl.dat
TECHMAP__iopad_tm = $(LIB_TECHMAP)/iopad_tm/_primary.dat
TECHMAP__iopad_dsvv__rtl = $(LIB_TECHMAP)/iopad_dsvv/rtl.dat
TECHMAP__iopad_dsvv = $(LIB_TECHMAP)/iopad_dsvv/_primary.dat
TECHMAP__iopad_dsv__rtl = $(LIB_TECHMAP)/iopad_dsv/rtl.dat
TECHMAP__iopad_dsv = $(LIB_TECHMAP)/iopad_dsv/_primary.dat
TECHMAP__iopad_ds__rtl = $(LIB_TECHMAP)/iopad_ds/rtl.dat
TECHMAP__iopad_ds = $(LIB_TECHMAP)/iopad_ds/_primary.dat
TECHMAP__iopad_ddrvv__rtl = $(LIB_TECHMAP)/iopad_ddrvv/rtl.dat
TECHMAP__iopad_ddrvv = $(LIB_TECHMAP)/iopad_ddrvv/_primary.dat
TECHMAP__iopad_ddrv__rtl = $(LIB_TECHMAP)/iopad_ddrv/rtl.dat
TECHMAP__iopad_ddrv = $(LIB_TECHMAP)/iopad_ddrv/_primary.dat
TECHMAP__iopad_ddr__rtl = $(LIB_TECHMAP)/iopad_ddr/rtl.dat
TECHMAP__iopad_ddr = $(LIB_TECHMAP)/iopad_ddr/_primary.dat
TECHMAP__iopad__rtl = $(LIB_TECHMAP)/iopad/rtl.dat
TECHMAP__iopad = $(LIB_TECHMAP)/iopad/_primary.dat
TECHMAP__iodpadv__rtl = $(LIB_TECHMAP)/iodpadv/rtl.dat
TECHMAP__iodpadv = $(LIB_TECHMAP)/iodpadv/_primary.dat
TECHMAP__iodpad__rtl = $(LIB_TECHMAP)/iodpad/rtl.dat
TECHMAP__iodpad = $(LIB_TECHMAP)/iodpad/_primary.dat
TECHMAP__inpadv__rtl = $(LIB_TECHMAP)/inpadv/rtl.dat
TECHMAP__inpadv = $(LIB_TECHMAP)/inpadv/_primary.dat
TECHMAP__inpad_dsv__rtl = $(LIB_TECHMAP)/inpad_dsv/rtl.dat
TECHMAP__inpad_dsv = $(LIB_TECHMAP)/inpad_dsv/_primary.dat
TECHMAP__inpad_ds__rtl = $(LIB_TECHMAP)/inpad_ds/rtl.dat
TECHMAP__inpad_ds = $(LIB_TECHMAP)/inpad_ds/_primary.dat
TECHMAP__inpad_ddrv__rtl = $(LIB_TECHMAP)/inpad_ddrv/rtl.dat
TECHMAP__inpad_ddrv = $(LIB_TECHMAP)/inpad_ddrv/_primary.dat
TECHMAP__inpad_ddr__rtl = $(LIB_TECHMAP)/inpad_ddr/rtl.dat
TECHMAP__inpad_ddr = $(LIB_TECHMAP)/inpad_ddr/_primary.dat
TECHMAP__inpad__rtl = $(LIB_TECHMAP)/inpad/rtl.dat
TECHMAP__inpad = $(LIB_TECHMAP)/inpad/_primary.dat
TECHMAP__grpci2_phy_net__struct = $(LIB_TECHMAP)/grpci2_phy_net/struct.dat
TECHMAP__grpci2_phy_net = $(LIB_TECHMAP)/grpci2_phy_net/_primary.dat
TECHMAP__gror2__rtl = $(LIB_TECHMAP)/gror2/rtl.dat
TECHMAP__gror2 = $(LIB_TECHMAP)/gror2/_primary.dat
TECHMAP__grnand2__rtl = $(LIB_TECHMAP)/grnand2/rtl.dat
TECHMAP__grnand2 = $(LIB_TECHMAP)/grnand2/_primary.dat
TECHMAP__grmux2v__rtl = $(LIB_TECHMAP)/grmux2v/rtl.dat
TECHMAP__grmux2v = $(LIB_TECHMAP)/grmux2v/_primary.dat
TECHMAP__grmux2__rtl = $(LIB_TECHMAP)/grmux2/rtl.dat
TECHMAP__grmux2 = $(LIB_TECHMAP)/grmux2/_primary.dat
TECHMAP__grlfpw_net__rtl = $(LIB_TECHMAP)/grlfpw_net/rtl.dat
TECHMAP__grlfpw_net = $(LIB_TECHMAP)/grlfpw_net/_primary.dat
TECHMAP__grfpw_net__rtl = $(LIB_TECHMAP)/grfpw_net/rtl.dat
TECHMAP__grfpw_net = $(LIB_TECHMAP)/grfpw_net/_primary.dat
TECHMAP__grdff__rtl = $(LIB_TECHMAP)/grdff/rtl.dat
TECHMAP__grdff = $(LIB_TECHMAP)/grdff/_primary.dat
TECHMAP__grand2__rtl = $(LIB_TECHMAP)/grand2/rtl.dat
TECHMAP__grand2 = $(LIB_TECHMAP)/grand2/_primary.dat
TECHMAP__grand12__rtl = $(LIB_TECHMAP)/grand12/rtl.dat
TECHMAP__grand12 = $(LIB_TECHMAP)/grand12/_primary.dat
TECHMAP__generic_syncram_reg__behavioral = $(LIB_TECHMAP)/generic_syncram_reg/behavioral.dat
TECHMAP__generic_syncram_reg = $(LIB_TECHMAP)/generic_syncram_reg/_primary.dat
TECHMAP__generic_syncram_2p_reg__behav = $(LIB_TECHMAP)/generic_syncram_2p_reg/behav.dat
TECHMAP__generic_syncram_2p_reg = $(LIB_TECHMAP)/generic_syncram_2p_reg/_primary.dat
TECHMAP__generic_syncram_2p__behav = $(LIB_TECHMAP)/generic_syncram_2p/behav.dat
TECHMAP__generic_syncram_2p = $(LIB_TECHMAP)/generic_syncram_2p/_primary.dat
TECHMAP__generic_syncram__behavioral = $(LIB_TECHMAP)/generic_syncram/behavioral.dat
TECHMAP__generic_syncram = $(LIB_TECHMAP)/generic_syncram/_primary.dat
TECHMAP__generic_regfile_4p__rtl = $(LIB_TECHMAP)/generic_regfile_4p/rtl.dat
TECHMAP__generic_regfile_4p = $(LIB_TECHMAP)/generic_regfile_4p/_primary.dat
TECHMAP__generic_regfile_3p__rtl = $(LIB_TECHMAP)/generic_regfile_3p/rtl.dat
TECHMAP__generic_regfile_3p = $(LIB_TECHMAP)/generic_regfile_3p/_primary.dat
TECHMAP__generic_lpddr2phy_wo_pads__beh = $(LIB_TECHMAP)/generic_lpddr2phy_wo_pads/beh.dat
TECHMAP__generic_lpddr2phy_wo_pads = $(LIB_TECHMAP)/generic_lpddr2phy_wo_pads/_primary.dat
TECHMAP__generic_fifo__rtl_fifo = $(LIB_TECHMAP)/generic_fifo/rtl_fifo.dat
TECHMAP__generic_fifo = $(LIB_TECHMAP)/generic_fifo/_primary.dat
TECHMAP__generic_ddr_phy_wo_pads__rtl = $(LIB_TECHMAP)/generic_ddr_phy_wo_pads/rtl.dat
TECHMAP__generic_ddr_phy_wo_pads = $(LIB_TECHMAP)/generic_ddr_phy_wo_pads/_primary.dat
TECHMAP__generic_ddr2_phy_wo_pads__rtl = $(LIB_TECHMAP)/generic_ddr2_phy_wo_pads/rtl.dat
TECHMAP__generic_ddr2_phy_wo_pads = $(LIB_TECHMAP)/generic_ddr2_phy_wo_pads/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
TECHMAP__gen_oddr_reg__rtl = $(LIB_TECHMAP)/gen_oddr_reg/rtl.dat
TECHMAP__gen_oddr_reg = $(LIB_TECHMAP)/gen_oddr_reg/_primary.dat
TECHMAP__gen_mult_pipe__simple = $(LIB_TECHMAP)/gen_mult_pipe/simple.dat
TECHMAP__gen_mult_pipe = $(LIB_TECHMAP)/gen_mult_pipe/_primary.dat
TECHMAP__gen_mul_61x61__rtl = $(LIB_TECHMAP)/gen_mul_61x61/rtl.dat
TECHMAP__gen_mul_61x61 = $(LIB_TECHMAP)/gen_mul_61x61/_primary.dat
TECHMAP__gen_iddr_reg__rtl = $(LIB_TECHMAP)/gen_iddr_reg/rtl.dat
TECHMAP__gen_iddr_reg = $(LIB_TECHMAP)/gen_iddr_reg/_primary.dat
TECHMAP__fpu_disas_net__behav = $(LIB_TECHMAP)/fpu_disas_net/behav.dat
TECHMAP__fpu_disas_net = $(LIB_TECHMAP)/fpu_disas_net/_primary.dat
TECHMAP__ddrphy_wo_pads__rtl = $(LIB_TECHMAP)/ddrphy_wo_pads/rtl.dat
TECHMAP__ddrphy_wo_pads = $(LIB_TECHMAP)/ddrphy_wo_pads/_primary.dat
TECHMAP__ddrphy_datapath__rtl = $(LIB_TECHMAP)/ddrphy_datapath/rtl.dat
TECHMAP__ddrphy_datapath = $(LIB_TECHMAP)/ddrphy_datapath/_primary.dat
TECHMAP__ddrphy__rtl = $(LIB_TECHMAP)/ddrphy/rtl.dat
TECHMAP__ddrphy = $(LIB_TECHMAP)/ddrphy/_primary.dat
TECHMAP__ddrpads__rtl = $(LIB_TECHMAP)/ddrpads/rtl.dat
TECHMAP__ddrpads = $(LIB_TECHMAP)/ddrpads/_primary.dat
TECHMAP__ddr_oreg__rtl = $(LIB_TECHMAP)/ddr_oreg/rtl.dat
TECHMAP__ddr_oreg = $(LIB_TECHMAP)/ddr_oreg/_primary.dat
TECHMAP__ddr_ireg__rtl = $(LIB_TECHMAP)/ddr_ireg/rtl.dat
TECHMAP__ddr_ireg = $(LIB_TECHMAP)/ddr_ireg/_primary.dat
TECHMAP__ddr2phy_wo_pads__rtl = $(LIB_TECHMAP)/ddr2phy_wo_pads/rtl.dat
TECHMAP__ddr2phy_wo_pads = $(LIB_TECHMAP)/ddr2phy_wo_pads/_primary.dat
TECHMAP__ddr2phy__rtl = $(LIB_TECHMAP)/ddr2phy/rtl.dat
TECHMAP__ddr2phy = $(LIB_TECHMAP)/ddr2phy/_primary.dat
TECHMAP__ddr2pads__rtl = $(LIB_TECHMAP)/ddr2pads/rtl.dat
TECHMAP__ddr2pads = $(LIB_TECHMAP)/ddr2pads/_primary.dat
TECHMAP__cpu_disas_net__behav = $(LIB_TECHMAP)/cpu_disas_net/behav.dat
TECHMAP__cpu_disas_net = $(LIB_TECHMAP)/cpu_disas_net/_primary.dat
TECHMAP__clkswitch__sim = $(LIB_TECHMAP)/clkswitch/sim.dat
TECHMAP__clkswitch = $(LIB_TECHMAP)/clkswitch/_primary.dat
TECHMAP__clkrand__rtl = $(LIB_TECHMAP)/clkrand/rtl.dat
TECHMAP__clkrand = $(LIB_TECHMAP)/clkrand/_primary.dat
TECHMAP__clkpad_ds__rtl = $(LIB_TECHMAP)/clkpad_ds/rtl.dat
TECHMAP__clkpad_ds = $(LIB_TECHMAP)/clkpad_ds/_primary.dat
TECHMAP__clkpad__rtl = $(LIB_TECHMAP)/clkpad/rtl.dat
TECHMAP__clkpad = $(LIB_TECHMAP)/clkpad/_primary.dat
TECHMAP__clkmux__rtl = $(LIB_TECHMAP)/clkmux/rtl.dat
TECHMAP__clkmux = $(LIB_TECHMAP)/clkmux/_primary.dat
TECHMAP__clkinv__rtl = $(LIB_TECHMAP)/clkinv/rtl.dat
TECHMAP__clkinv = $(LIB_TECHMAP)/clkinv/_primary.dat
TECHMAP__clkgen__struct = $(LIB_TECHMAP)/clkgen/struct.dat
TECHMAP__clkgen = $(LIB_TECHMAP)/clkgen/_primary.dat
TECHMAP__clkand__rtl = $(LIB_TECHMAP)/clkand/rtl.dat
TECHMAP__clkand = $(LIB_TECHMAP)/clkand/_primary.dat
TECHMAP__cdcbus__a = $(LIB_TECHMAP)/cdcbus/a.dat
TECHMAP__cdcbus = $(LIB_TECHMAP)/cdcbus/_primary.dat
TECHMAP__alltap = $(LIB_TECHMAP)/alltap/_primary.dat
TECHMAP__allpads = $(LIB_TECHMAP)/allpads/_primary.dat
TECHMAP__allmul = $(LIB_TECHMAP)/allmul/_primary.dat
TECHMAP__allmem = $(LIB_TECHMAP)/allmem/_primary.dat
TECHMAP__allddr = $(LIB_TECHMAP)/allddr/_primary.dat
TECHMAP__allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : \
	$(TECHMAP__toutpadvv__rtl) \
	$(TECHMAP__toutpadvv) \
	$(TECHMAP__toutpadv__rtl) \
	$(TECHMAP__toutpadv) \
	$(TECHMAP__toutpad_tmvv__rtl) \
	$(TECHMAP__toutpad_tmvv) \
	$(TECHMAP__toutpad_tm__rtl) \
	$(TECHMAP__toutpad_tm) \
	$(TECHMAP__toutpad_dsvv__rtl) \
	$(TECHMAP__toutpad_dsvv) \
	$(TECHMAP__toutpad_dsv__rtl) \
	$(TECHMAP__toutpad_dsv) \
	$(TECHMAP__toutpad_ds__rtl) \
	$(TECHMAP__toutpad_ds) \
	$(TECHMAP__toutpad__rtl) \
	$(TECHMAP__toutpad) \
	$(TECHMAP__techmult__rtl) \
	$(TECHMAP__techmult) \
	$(TECHMAP__techbuf__rtl) \
	$(TECHMAP__techbuf) \
	$(TECHMAP__tap__rtl) \
	$(TECHMAP__tap) \
	$(TECHMAP__system_monitor__struct) \
	$(TECHMAP__system_monitor) \
	$(TECHMAP__syncreg__tmap) \
	$(TECHMAP__syncreg) \
	$(TECHMAP__syncrambw__rtl) \
	$(TECHMAP__syncrambw) \
	$(TECHMAP__syncram_dp__rtl) \
	$(TECHMAP__syncram_dp) \
	$(TECHMAP__syncram_2pbw__rtl) \
	$(TECHMAP__syncram_2pbw) \
	$(TECHMAP__syncram_2p__rtl) \
	$(TECHMAP__syncram_2p) \
	$(TECHMAP__syncram64__rtl) \
	$(TECHMAP__syncram64) \
	$(TECHMAP__syncram256bw__rtl) \
	$(TECHMAP__syncram256bw) \
	$(TECHMAP__syncram156bw__rtl) \
	$(TECHMAP__syncram156bw) \
	$(TECHMAP__syncram128bw__rtl) \
	$(TECHMAP__syncram128bw) \
	$(TECHMAP__syncram128__rtl) \
	$(TECHMAP__syncram128) \
	$(TECHMAP__syncram__rtl) \
	$(TECHMAP__syncram) \
	$(TECHMAP__syncfifo_2p__rtl) \
	$(TECHMAP__syncfifo_2p) \
	$(TECHMAP__spictrl_net__rtl) \
	$(TECHMAP__spictrl_net) \
	$(TECHMAP__skew_outpad__rtl) \
	$(TECHMAP__skew_outpad) \
	$(TECHMAP__sim_pll__sim) \
	$(TECHMAP__sim_pll) \
	$(TECHMAP__serdes__rtl) \
	$(TECHMAP__serdes) \
	$(TECHMAP__sdram_phy__rtl) \
	$(TECHMAP__sdram_phy) \
	$(TECHMAP__scanregto__tmap) \
	$(TECHMAP__scanregto) \
	$(TECHMAP__scanrego__tmap) \
	$(TECHMAP__scanrego) \
	$(TECHMAP__scanregio__tmap) \
	$(TECHMAP__scanregio) \
	$(TECHMAP__scanregi__tmap) \
	$(TECHMAP__scanregi) \
	$(TECHMAP__ringosc__rtl) \
	$(TECHMAP__ringosc) \
	$(TECHMAP__regfile_3p__rtl) \
	$(TECHMAP__regfile_3p) \
	$(TECHMAP__outpadv__rtl) \
	$(TECHMAP__outpadv) \
	$(TECHMAP__outpad_dsv__rtl) \
	$(TECHMAP__outpad_dsv) \
	$(TECHMAP__outpad_ds__rtl) \
	$(TECHMAP__outpad_ds) \
	$(TECHMAP__outpad_ddrv__rtl) \
	$(TECHMAP__outpad_ddrv) \
	$(TECHMAP__outpad_ddr__rtl) \
	$(TECHMAP__outpad_ddr) \
	$(TECHMAP__outpad__rtl) \
	$(TECHMAP__outpad) \
	$(TECHMAP__odpadv__rtl) \
	$(TECHMAP__odpadv) \
	$(TECHMAP__odpad__rtl) \
	$(TECHMAP__odpad) \
	$(TECHMAP__netcomp) \
	$(TECHMAP__nandtree__rtl) \
	$(TECHMAP__nandtree) \
	$(TECHMAP__mul_61x61__rtl) \
	$(TECHMAP__mul_61x61) \
	$(TECHMAP__memrwcol__rtl) \
	$(TECHMAP__memrwcol) \
	$(TECHMAP__lvds_combo__rtl) \
	$(TECHMAP__lvds_combo) \
	$(TECHMAP__lpddr2phy_wo_pads__tmap) \
	$(TECHMAP__lpddr2phy_wo_pads) \
	$(TECHMAP__leon4_net__rtl) \
	$(TECHMAP__leon4_net) \
	$(TECHMAP__leon3_net__rtl) \
	$(TECHMAP__leon3_net) \
	$(TECHMAP__iopadvv__rtl) \
	$(TECHMAP__iopadvv) \
	$(TECHMAP__iopadv__rtl) \
	$(TECHMAP__iopadv) \
	$(TECHMAP__iopad_tmvv__rtl) \
	$(TECHMAP__iopad_tmvv) \
	$(TECHMAP__iopad_tm__rtl) \
	$(TECHMAP__iopad_tm) \
	$(TECHMAP__iopad_dsvv__rtl) \
	$(TECHMAP__iopad_dsvv) \
	$(TECHMAP__iopad_dsv__rtl) \
	$(TECHMAP__iopad_dsv) \
	$(TECHMAP__iopad_ds__rtl) \
	$(TECHMAP__iopad_ds) \
	$(TECHMAP__iopad_ddrvv__rtl) \
	$(TECHMAP__iopad_ddrvv) \
	$(TECHMAP__iopad_ddrv__rtl) \
	$(TECHMAP__iopad_ddrv) \
	$(TECHMAP__iopad_ddr__rtl) \
	$(TECHMAP__iopad_ddr) \
	$(TECHMAP__iopad__rtl) \
	$(TECHMAP__iopad) \
	$(TECHMAP__iodpadv__rtl) \
	$(TECHMAP__iodpadv) \
	$(TECHMAP__iodpad__rtl) \
	$(TECHMAP__iodpad) \
	$(TECHMAP__inpadv__rtl) \
	$(TECHMAP__inpadv) \
	$(TECHMAP__inpad_dsv__rtl) \
	$(TECHMAP__inpad_dsv) \
	$(TECHMAP__inpad_ds__rtl) \
	$(TECHMAP__inpad_ds) \
	$(TECHMAP__inpad_ddrv__rtl) \
	$(TECHMAP__inpad_ddrv) \
	$(TECHMAP__inpad_ddr__rtl) \
	$(TECHMAP__inpad_ddr) \
	$(TECHMAP__inpad__rtl) \
	$(TECHMAP__inpad) \
	$(TECHMAP__grpci2_phy_net__struct) \
	$(TECHMAP__grpci2_phy_net) \
	$(TECHMAP__gror2__rtl) \
	$(TECHMAP__gror2) \
	$(TECHMAP__grnand2__rtl) \
	$(TECHMAP__grnand2) \
	$(TECHMAP__grmux2v__rtl) \
	$(TECHMAP__grmux2v) \
	$(TECHMAP__grmux2__rtl) \
	$(TECHMAP__grmux2) \
	$(TECHMAP__grlfpw_net__rtl) \
	$(TECHMAP__grlfpw_net) \
	$(TECHMAP__grfpw_net__rtl) \
	$(TECHMAP__grfpw_net) \
	$(TECHMAP__grdff__rtl) \
	$(TECHMAP__grdff) \
	$(TECHMAP__grand2__rtl) \
	$(TECHMAP__grand2) \
	$(TECHMAP__grand12__rtl) \
	$(TECHMAP__grand12) \
	$(TECHMAP__generic_syncram_reg__behavioral) \
	$(TECHMAP__generic_syncram_reg) \
	$(TECHMAP__generic_syncram_2p_reg__behav) \
	$(TECHMAP__generic_syncram_2p_reg) \
	$(TECHMAP__generic_syncram_2p__behav) \
	$(TECHMAP__generic_syncram_2p) \
	$(TECHMAP__generic_syncram__behavioral) \
	$(TECHMAP__generic_syncram) \
	$(TECHMAP__generic_regfile_4p__rtl) \
	$(TECHMAP__generic_regfile_4p) \
	$(TECHMAP__generic_regfile_3p__rtl) \
	$(TECHMAP__generic_regfile_3p) \
	$(TECHMAP__generic_lpddr2phy_wo_pads__beh) \
	$(TECHMAP__generic_lpddr2phy_wo_pads) \
	$(TECHMAP__generic_fifo__rtl_fifo) \
	$(TECHMAP__generic_fifo) \
	$(TECHMAP__generic_ddr_phy_wo_pads__rtl) \
	$(TECHMAP__generic_ddr_phy_wo_pads) \
	$(TECHMAP__generic_ddr2_phy_wo_pads__rtl) \
	$(TECHMAP__generic_ddr2_phy_wo_pads) \
	$(TECHMAP__gencomp) \
	$(TECHMAP__gen_oddr_reg__rtl) \
	$(TECHMAP__gen_oddr_reg) \
	$(TECHMAP__gen_mult_pipe__simple) \
	$(TECHMAP__gen_mult_pipe) \
	$(TECHMAP__gen_mul_61x61__rtl) \
	$(TECHMAP__gen_mul_61x61) \
	$(TECHMAP__gen_iddr_reg__rtl) \
	$(TECHMAP__gen_iddr_reg) \
	$(TECHMAP__fpu_disas_net__behav) \
	$(TECHMAP__fpu_disas_net) \
	$(TECHMAP__ddrphy_wo_pads__rtl) \
	$(TECHMAP__ddrphy_wo_pads) \
	$(TECHMAP__ddrphy_datapath__rtl) \
	$(TECHMAP__ddrphy_datapath) \
	$(TECHMAP__ddrphy__rtl) \
	$(TECHMAP__ddrphy) \
	$(TECHMAP__ddrpads__rtl) \
	$(TECHMAP__ddrpads) \
	$(TECHMAP__ddr_oreg__rtl) \
	$(TECHMAP__ddr_oreg) \
	$(TECHMAP__ddr_ireg__rtl) \
	$(TECHMAP__ddr_ireg) \
	$(TECHMAP__ddr2phy_wo_pads__rtl) \
	$(TECHMAP__ddr2phy_wo_pads) \
	$(TECHMAP__ddr2phy__rtl) \
	$(TECHMAP__ddr2phy) \
	$(TECHMAP__ddr2pads__rtl) \
	$(TECHMAP__ddr2pads) \
	$(TECHMAP__cpu_disas_net__behav) \
	$(TECHMAP__cpu_disas_net) \
	$(TECHMAP__clkswitch__sim) \
	$(TECHMAP__clkswitch) \
	$(TECHMAP__clkrand__rtl) \
	$(TECHMAP__clkrand) \
	$(TECHMAP__clkpad_ds__rtl) \
	$(TECHMAP__clkpad_ds) \
	$(TECHMAP__clkpad__rtl) \
	$(TECHMAP__clkpad) \
	$(TECHMAP__clkmux__rtl) \
	$(TECHMAP__clkmux) \
	$(TECHMAP__clkinv__rtl) \
	$(TECHMAP__clkinv) \
	$(TECHMAP__clkgen__struct) \
	$(TECHMAP__clkgen) \
	$(TECHMAP__clkand__rtl) \
	$(TECHMAP__clkand) \
	$(TECHMAP__cdcbus__a) \
	$(TECHMAP__cdcbus) \
	$(TECHMAP__alltap) \
	$(TECHMAP__allpads) \
	$(TECHMAP__allmul) \
	$(TECHMAP__allmem) \
	$(TECHMAP__allddr) \
	$(TECHMAP__allclkgen)

$(TECHMAP__allclkgen) : ./../../lib/techmap/alltech/allclkgen.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/alltech/allclkgen.vhd

$(TECHMAP__allddr) : ./../../lib/techmap/alltech/allddr.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/alltech/allddr.vhd

$(TECHMAP__allmem) : ./../../lib/techmap/alltech/allmem.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/alltech/allmem.vhd

$(TECHMAP__allmul) : ./../../lib/techmap/alltech/allmul.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/alltech/allmul.vhd

$(TECHMAP__allpads) : ./../../lib/techmap/alltech/allpads.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/alltech/allpads.vhd

$(TECHMAP__alltap) : ./../../lib/techmap/alltech/alltap.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/alltech/alltap.vhd

$(TECHMAP__cdcbus) \
$(TECHMAP__cdcbus__a) : ./../../lib/techmap/maps/cdcbus.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/cdcbus.vhd

$(TECHMAP__clkgen) \
$(TECHMAP__clkgen__struct) : ./../../lib/techmap/maps/clkgen.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/clkgen.vhd

$(TECHMAP__clkinv) \
$(TECHMAP__clkinv__rtl) : ./../../lib/techmap/maps/clkinv.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/clkinv.vhd

$(TECHMAP__clkmux) \
$(TECHMAP__clkmux__rtl) : ./../../lib/techmap/maps/clkmux.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/clkmux.vhd

$(TECHMAP__clkpad) \
$(TECHMAP__clkpad__rtl) : ./../../lib/techmap/maps/clkpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/clkpad.vhd

$(TECHMAP__clkpad_ds) \
$(TECHMAP__clkpad_ds__rtl) : ./../../lib/techmap/maps/clkpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/clkpad_ds.vhd

$(TECHMAP__clkand) \
$(TECHMAP__clkand__rtl) \
$(TECHMAP__clkrand) \
$(TECHMAP__clkrand__rtl) : ./../../lib/techmap/maps/clkand.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/clkand.vhd

$(TECHMAP__ddr_ireg) \
$(TECHMAP__ddr_ireg__rtl) : ./../../lib/techmap/maps/ddr_ireg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/ddr_ireg.vhd

$(TECHMAP__ddr_oreg) \
$(TECHMAP__ddr_oreg__rtl) : ./../../lib/techmap/maps/ddr_oreg.vhd \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/ddr_oreg.vhd

$(TECHMAP__ddrphy_datapath) \
$(TECHMAP__ddrphy_datapath__rtl) : ./../../lib/techmap/inferred/ddrphy_datapath.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/ddrphy_datapath.vhd

$(TECHMAP__cpu_disas_net) \
$(TECHMAP__cpu_disas_net__behav) \
$(TECHMAP__fpu_disas_net) \
$(TECHMAP__fpu_disas_net__behav) : ./../../lib/techmap/maps/cpu_disas_net.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/cpu_disas_net.vhd

$(TECHMAP__gen_mul_61x61) \
$(TECHMAP__gen_mul_61x61__rtl) \
$(TECHMAP__gen_mult_pipe) \
$(TECHMAP__gen_mult_pipe__simple) : ./../../lib/techmap/inferred/mul_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/mul_inferred.vhd

$(TECHMAP__gen_iddr_reg) \
$(TECHMAP__gen_iddr_reg__rtl) \
$(TECHMAP__gen_oddr_reg) \
$(TECHMAP__gen_oddr_reg__rtl) : ./../../lib/techmap/inferred/ddr_inferred.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/ddr_inferred.vhd

$(TECHMAP__gencomp) : ./../../lib/techmap/gencomp/gencomp.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/gencomp/gencomp.vhd

$(TECHMAP__generic_ddr2_phy_wo_pads) \
$(TECHMAP__generic_ddr2_phy_wo_pads__rtl) \
$(TECHMAP__generic_ddr_phy_wo_pads) \
$(TECHMAP__generic_ddr_phy_wo_pads__rtl) : ./../../lib/techmap/inferred/ddr_phy_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/ddr_phy_inferred.vhd

$(TECHMAP__generic_fifo) \
$(TECHMAP__generic_fifo__rtl_fifo) : ./../../lib/techmap/inferred/fifo_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/fifo_inferred.vhd

$(TECHMAP__clkswitch) \
$(TECHMAP__clkswitch__sim) \
$(TECHMAP__generic_lpddr2phy_wo_pads) \
$(TECHMAP__generic_lpddr2phy_wo_pads__beh) : ./../../lib/techmap/inferred/lpddr2_phy_inferred.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/lpddr2_phy_inferred.vhd

$(TECHMAP__generic_regfile_3p) \
$(TECHMAP__generic_regfile_3p__rtl) \
$(TECHMAP__generic_regfile_4p) \
$(TECHMAP__generic_regfile_4p__rtl) \
$(TECHMAP__generic_syncram) \
$(TECHMAP__generic_syncram__behavioral) \
$(TECHMAP__generic_syncram_2p) \
$(TECHMAP__generic_syncram_2p__behav) \
$(TECHMAP__generic_syncram_2p_reg) \
$(TECHMAP__generic_syncram_2p_reg__behav) \
$(TECHMAP__generic_syncram_reg) \
$(TECHMAP__generic_syncram_reg__behavioral) : ./../../lib/techmap/inferred/memory_inferred.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/memory_inferred.vhd

$(TECHMAP__grfpw_net) \
$(TECHMAP__grfpw_net__rtl) : ./../../lib/techmap/maps/grfpw_net.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/grfpw_net.vhd

$(TECHMAP__grlfpw_net) \
$(TECHMAP__grlfpw_net__rtl) : ./../../lib/techmap/maps/grlfpw_net.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/grlfpw_net.vhd

$(TECHMAP__grand12) \
$(TECHMAP__grand12__rtl) \
$(TECHMAP__grand2) \
$(TECHMAP__grand2__rtl) \
$(TECHMAP__grdff) \
$(TECHMAP__grdff__rtl) \
$(TECHMAP__grmux2) \
$(TECHMAP__grmux2__rtl) \
$(TECHMAP__grmux2v) \
$(TECHMAP__grmux2v__rtl) \
$(TECHMAP__grnand2) \
$(TECHMAP__grnand2__rtl) \
$(TECHMAP__gror2) \
$(TECHMAP__gror2__rtl) : ./../../lib/techmap/maps/grgates.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/grgates.vhd

$(TECHMAP__grpci2_phy_net) \
$(TECHMAP__grpci2_phy_net__struct) : ./../../lib/techmap/maps/grpci2_phy_net.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/grpci2_phy_net.vhd

$(TECHMAP__inpad_ddr) \
$(TECHMAP__inpad_ddr__rtl) \
$(TECHMAP__inpad_ddrv) \
$(TECHMAP__inpad_ddrv__rtl) : ./../../lib/techmap/maps/inpad_ddr.vhd \
		$(TECHMAP__allddr) \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/inpad_ddr.vhd

$(TECHMAP__inpad_ds) \
$(TECHMAP__inpad_ds__rtl) \
$(TECHMAP__inpad_dsv) \
$(TECHMAP__inpad_dsv__rtl) : ./../../lib/techmap/maps/inpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/inpad_ds.vhd

$(TECHMAP__inpad) \
$(TECHMAP__inpad__rtl) \
$(TECHMAP__inpadv) \
$(TECHMAP__inpadv__rtl) : ./../../lib/techmap/maps/inpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/inpad.vhd

$(TECHMAP__iodpad) \
$(TECHMAP__iodpad__rtl) \
$(TECHMAP__iodpadv) \
$(TECHMAP__iodpadv__rtl) : ./../../lib/techmap/maps/iodpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/iodpad.vhd

$(TECHMAP__iopad_ddr) \
$(TECHMAP__iopad_ddr__rtl) \
$(TECHMAP__iopad_ddrv) \
$(TECHMAP__iopad_ddrv__rtl) \
$(TECHMAP__iopad_ddrvv) \
$(TECHMAP__iopad_ddrvv__rtl) : ./../../lib/techmap/maps/iopad_ddr.vhd \
		$(TECHMAP__allpads) \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/iopad_ddr.vhd

$(TECHMAP__iopad_ds) \
$(TECHMAP__iopad_ds__rtl) \
$(TECHMAP__iopad_dsv) \
$(TECHMAP__iopad_dsv__rtl) \
$(TECHMAP__iopad_dsvv) \
$(TECHMAP__iopad_dsvv__rtl) : ./../../lib/techmap/maps/iopad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/iopad_ds.vhd

$(TECHMAP__iopad_tm) \
$(TECHMAP__iopad_tm__rtl) \
$(TECHMAP__iopad_tmvv) \
$(TECHMAP__iopad_tmvv__rtl) : ./../../lib/techmap/maps/iopad_tm.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/iopad_tm.vhd

$(TECHMAP__iopad) \
$(TECHMAP__iopad__rtl) \
$(TECHMAP__iopadv) \
$(TECHMAP__iopadv__rtl) \
$(TECHMAP__iopadvv) \
$(TECHMAP__iopadvv__rtl) : ./../../lib/techmap/maps/iopad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/iopad.vhd

$(TECHMAP__leon3_net) \
$(TECHMAP__leon3_net__rtl) : ./../../lib/techmap/maps/leon3_net.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/leon3_net.vhd

$(TECHMAP__leon4_net) \
$(TECHMAP__leon4_net__rtl) : ./../../lib/techmap/maps/leon4_net.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/leon4_net.vhd

$(TECHMAP__ddr2pads) \
$(TECHMAP__ddr2pads__rtl) \
$(TECHMAP__ddr2phy) \
$(TECHMAP__ddr2phy__rtl) \
$(TECHMAP__ddr2phy_wo_pads) \
$(TECHMAP__ddr2phy_wo_pads__rtl) \
$(TECHMAP__ddrpads) \
$(TECHMAP__ddrpads__rtl) \
$(TECHMAP__ddrphy) \
$(TECHMAP__ddrphy__rtl) \
$(TECHMAP__ddrphy_wo_pads) \
$(TECHMAP__ddrphy_wo_pads__rtl) \
$(TECHMAP__lpddr2phy_wo_pads) \
$(TECHMAP__lpddr2phy_wo_pads__tmap) : ./../../lib/techmap/maps/ddrphy.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/ddrphy.vhd

$(TECHMAP__lvds_combo) \
$(TECHMAP__lvds_combo__rtl) : ./../../lib/techmap/maps/lvds_combo.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/lvds_combo.vhd

$(TECHMAP__memrwcol) \
$(TECHMAP__memrwcol__rtl) : ./../../lib/techmap/maps/memrwcol.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/memrwcol.vhd

$(TECHMAP__mul_61x61) \
$(TECHMAP__mul_61x61__rtl) : ./../../lib/techmap/maps/mul_61x61.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/mul_61x61.vhd

$(TECHMAP__nandtree) \
$(TECHMAP__nandtree__rtl) : ./../../lib/techmap/maps/nandtree.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/nandtree.vhd

$(TECHMAP__netcomp) : ./../../lib/techmap/gencomp/netcomp.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/gencomp/netcomp.vhd

$(TECHMAP__odpad) \
$(TECHMAP__odpad__rtl) \
$(TECHMAP__odpadv) \
$(TECHMAP__odpadv__rtl) : ./../../lib/techmap/maps/odpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/odpad.vhd

$(TECHMAP__outpad_ddr) \
$(TECHMAP__outpad_ddr__rtl) \
$(TECHMAP__outpad_ddrv) \
$(TECHMAP__outpad_ddrv__rtl) : ./../../lib/techmap/maps/outpad_ddr.vhd \
		$(TECHMAP__allpads) \
		$(TECHMAP__allddr) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/outpad_ddr.vhd

$(TECHMAP__outpad_ds) \
$(TECHMAP__outpad_ds__rtl) \
$(TECHMAP__outpad_dsv) \
$(TECHMAP__outpad_dsv__rtl) : ./../../lib/techmap/maps/outpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/outpad_ds.vhd

$(TECHMAP__outpad) \
$(TECHMAP__outpad__rtl) \
$(TECHMAP__outpadv) \
$(TECHMAP__outpadv__rtl) : ./../../lib/techmap/maps/outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/outpad.vhd

$(TECHMAP__regfile_3p) \
$(TECHMAP__regfile_3p__rtl) : ./../../lib/techmap/maps/regfile_3p.vhd \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/regfile_3p.vhd

$(TECHMAP__ringosc) \
$(TECHMAP__ringosc__rtl) : ./../../lib/techmap/maps/ringosc.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/ringosc.vhd

$(TECHMAP__scanregi) \
$(TECHMAP__scanregi__tmap) \
$(TECHMAP__scanregio) \
$(TECHMAP__scanregio__tmap) \
$(TECHMAP__scanrego) \
$(TECHMAP__scanrego__tmap) \
$(TECHMAP__scanregto) \
$(TECHMAP__scanregto__tmap) : ./../../lib/techmap/maps/scanreg.vhd \
		$(TECHMAP__alltap) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/scanreg.vhd

$(TECHMAP__sdram_phy) \
$(TECHMAP__sdram_phy__rtl) : ./../../lib/techmap/maps/sdram_phy.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/sdram_phy.vhd

$(TECHMAP__serdes) \
$(TECHMAP__serdes__rtl) : ./../../lib/techmap/maps/serdes.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/serdes.vhd

$(TECHMAP__sim_pll) \
$(TECHMAP__sim_pll__sim) : ./../../lib/techmap/inferred/sim_pll.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/inferred/sim_pll.vhd

$(TECHMAP__skew_outpad) \
$(TECHMAP__skew_outpad__rtl) : ./../../lib/techmap/maps/skew_outpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/skew_outpad.vhd

$(TECHMAP__spictrl_net) \
$(TECHMAP__spictrl_net__rtl) : ./../../lib/techmap/maps/spictrl_net.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/spictrl_net.vhd

$(TECHMAP__syncfifo_2p) \
$(TECHMAP__syncfifo_2p__rtl) : ./../../lib/techmap/maps/syncfifo_2p.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncfifo_2p.vhd

$(TECHMAP__syncram) \
$(TECHMAP__syncram__rtl) : ./../../lib/techmap/maps/syncram.vhd \
		$(TECHMAP__allmem) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram.vhd

$(TECHMAP__syncram128) \
$(TECHMAP__syncram128__rtl) : ./../../lib/techmap/maps/syncram128.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram128.vhd

$(TECHMAP__syncram128bw) \
$(TECHMAP__syncram128bw__rtl) : ./../../lib/techmap/maps/syncram128bw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram128bw.vhd

$(TECHMAP__syncram156bw) \
$(TECHMAP__syncram156bw__rtl) : ./../../lib/techmap/maps/syncram156bw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram156bw.vhd

$(TECHMAP__syncram256bw) \
$(TECHMAP__syncram256bw__rtl) : ./../../lib/techmap/maps/syncram256bw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram256bw.vhd

$(TECHMAP__syncram64) \
$(TECHMAP__syncram64__rtl) : ./../../lib/techmap/maps/syncram64.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram64.vhd

$(TECHMAP__syncram_2p) \
$(TECHMAP__syncram_2p__rtl) : ./../../lib/techmap/maps/syncram_2p.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram_2p.vhd

$(TECHMAP__syncram_2pbw) \
$(TECHMAP__syncram_2pbw__rtl) : ./../../lib/techmap/maps/syncram_2pbw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram_2pbw.vhd

$(TECHMAP__syncram_dp) \
$(TECHMAP__syncram_dp__rtl) : ./../../lib/techmap/maps/syncram_dp.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncram_dp.vhd

$(TECHMAP__syncrambw) \
$(TECHMAP__syncrambw__rtl) : ./../../lib/techmap/maps/syncrambw.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncrambw.vhd

$(TECHMAP__syncreg) \
$(TECHMAP__syncreg__tmap) : ./../../lib/techmap/maps/syncreg.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/syncreg.vhd

$(TECHMAP__system_monitor) \
$(TECHMAP__system_monitor__struct) : ./../../lib/techmap/maps/system_monitor.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/system_monitor.vhd

$(TECHMAP__tap) \
$(TECHMAP__tap__rtl) : ./../../lib/techmap/maps/tap.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(TECHMAP__alltap) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/tap.vhd

$(TECHMAP__techbuf) \
$(TECHMAP__techbuf__rtl) : ./../../lib/techmap/maps/techbuf.vhd \
		$(TECHMAP__allclkgen) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/techbuf.vhd

$(TECHMAP__techmult) \
$(TECHMAP__techmult__rtl) : ./../../lib/techmap/maps/techmult.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(TECHMAP__allmul) \
		$(GRLIB__multlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/techmult.vhd

$(TECHMAP__toutpad_ds) \
$(TECHMAP__toutpad_ds__rtl) \
$(TECHMAP__toutpad_dsv) \
$(TECHMAP__toutpad_dsv__rtl) \
$(TECHMAP__toutpad_dsvv) \
$(TECHMAP__toutpad_dsvv__rtl) : ./../../lib/techmap/maps/toutpad_ds.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/toutpad_ds.vhd

$(TECHMAP__toutpad_tm) \
$(TECHMAP__toutpad_tm__rtl) \
$(TECHMAP__toutpad_tmvv) \
$(TECHMAP__toutpad_tmvv__rtl) : ./../../lib/techmap/maps/toutpad_tm.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/toutpad_tm.vhd

$(TECHMAP__toutpad) \
$(TECHMAP__toutpad__rtl) \
$(TECHMAP__toutpadv) \
$(TECHMAP__toutpadv__rtl) \
$(TECHMAP__toutpadvv) \
$(TECHMAP__toutpadvv__rtl) : ./../../lib/techmap/maps/toutpad.vhd \
		$(TECHMAP__allpads) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 techmap ./../../lib/techmap/maps/toutpad.vhd

# Generated by vmake version 2021.3

# Define path to each library
LIB_TECHMAP = modelsim/techmap
LIB_STD = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../std
LIB_IEEE = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../ieee
LIB_GRLIB = modelsim/grlib
LIB_WORK = modelsim/eth
LIB_ETH = modelsim/eth

# Define path to each design unit
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
ETH__grethpkg__body = $(LIB_ETH)/grethpkg/body.dat
ETH__grethpkg = $(LIB_ETH)/grethpkg/_primary.dat
ETH__grethc__rtl = $(LIB_ETH)/grethc/rtl.dat
ETH__grethc = $(LIB_ETH)/grethc/_primary.dat
ETH__greth_tx__rtl = $(LIB_ETH)/greth_tx/rtl.dat
ETH__greth_tx = $(LIB_ETH)/greth_tx/_primary.dat
ETH__greth_rx__rtl = $(LIB_ETH)/greth_rx/rtl.dat
ETH__greth_rx = $(LIB_ETH)/greth_rx/_primary.dat
ETH__greth_gen__rtl = $(LIB_ETH)/greth_gen/rtl.dat
ETH__greth_gen = $(LIB_ETH)/greth_gen/_primary.dat
ETH__ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
ETH__eth_rstgen__rtl = $(LIB_ETH)/eth_rstgen/rtl.dat
ETH__eth_rstgen = $(LIB_ETH)/eth_rstgen/_primary.dat
ETH__eth_edcl_ahb_mst__rtl = $(LIB_ETH)/eth_edcl_ahb_mst/rtl.dat
ETH__eth_edcl_ahb_mst = $(LIB_ETH)/eth_edcl_ahb_mst/_primary.dat
ETH__eth_ahb_mst__rtl = $(LIB_ETH)/eth_ahb_mst/rtl.dat
ETH__eth_ahb_mst = $(LIB_ETH)/eth_ahb_mst/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : \
	$(ETH__grethpkg__body) \
	$(ETH__grethpkg) \
	$(ETH__grethc__rtl) \
	$(ETH__grethc) \
	$(ETH__greth_tx__rtl) \
	$(ETH__greth_tx) \
	$(ETH__greth_rx__rtl) \
	$(ETH__greth_rx) \
	$(ETH__greth_gen__rtl) \
	$(ETH__greth_gen) \
	$(ETH__ethcomp) \
	$(ETH__eth_rstgen__rtl) \
	$(ETH__eth_rstgen) \
	$(ETH__eth_edcl_ahb_mst__rtl) \
	$(ETH__eth_edcl_ahb_mst) \
	$(ETH__eth_ahb_mst__rtl) \
	$(ETH__eth_ahb_mst)

$(ETH__eth_ahb_mst) \
$(ETH__eth_ahb_mst__rtl) : ./../../lib/eth/core/eth_ahb_mst.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/core/eth_ahb_mst.vhd

$(ETH__eth_edcl_ahb_mst) \
$(ETH__eth_edcl_ahb_mst__rtl) : ./../../lib/eth/core/eth_edcl_ahb_mst.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/core/eth_edcl_ahb_mst.vhd

$(ETH__eth_rstgen) \
$(ETH__eth_rstgen__rtl) : ./../../lib/eth/core/eth_rstgen.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/core/eth_rstgen.vhd

$(ETH__ethcomp) : ./../../lib/eth/comp/ethcomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/comp/ethcomp.vhd

$(ETH__greth_gen) \
$(ETH__greth_gen__rtl) : ./../../lib/eth/wrapper/greth_gen.vhd \
		$(ETH__ethcomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/wrapper/greth_gen.vhd

$(ETH__greth_rx) \
$(ETH__greth_rx__rtl) : ./../../lib/eth/core/greth_rx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/core/greth_rx.vhd

$(ETH__greth_tx) \
$(ETH__greth_tx__rtl) : ./../../lib/eth/core/greth_tx.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/core/greth_tx.vhd

$(ETH__grethc) \
$(ETH__grethc__rtl) : ./../../lib/eth/core/grethc.vhd \
		$(ETH__grethpkg) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/core/grethc.vhd

$(ETH__grethpkg) \
$(ETH__grethpkg__body) : ./../../lib/eth/core/greth_pkg.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 eth ./../../lib/eth/core/greth_pkg.vhd

# Generated by vmake version 2021.3

# Define path to each library
LIB_WORK = modelsim/opencores
LIB_GRLIB = modelsim/grlib
LIB_STD = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../std
LIB_IEEE = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../ieee
LIB_OPENCORES = modelsim/opencores

# Define path to each design unit
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
OPENCORES__i2coc = $(LIB_OPENCORES)/i2coc/_primary.dat
OPENCORES__i2c_master_byte_ctrl__structural = $(LIB_OPENCORES)/i2c_master_byte_ctrl/structural.dat
OPENCORES__i2c_master_byte_ctrl = $(LIB_OPENCORES)/i2c_master_byte_ctrl/_primary.dat
OPENCORES__i2c_master_bit_ctrl__structural = $(LIB_OPENCORES)/i2c_master_bit_ctrl/structural.dat
OPENCORES__i2c_master_bit_ctrl = $(LIB_OPENCORES)/i2c_master_bit_ctrl/_primary.dat
OPENCORES__cancomp = $(LIB_OPENCORES)/cancomp/_primary.dat
OPENCORES__can_top__rtl = $(LIB_OPENCORES)/can_top/rtl.dat
OPENCORES__can_top = $(LIB_OPENCORES)/can_top/_primary.dat
OPENCORES__can_registers__rtl = $(LIB_OPENCORES)/can_registers/rtl.dat
OPENCORES__can_registers = $(LIB_OPENCORES)/can_registers/_primary.dat
OPENCORES__can_register_syn__rtl = $(LIB_OPENCORES)/can_register_syn/rtl.dat
OPENCORES__can_register_syn = $(LIB_OPENCORES)/can_register_syn/_primary.dat
OPENCORES__can_register_asyn_syn__rtl = $(LIB_OPENCORES)/can_register_asyn_syn/rtl.dat
OPENCORES__can_register_asyn_syn = $(LIB_OPENCORES)/can_register_asyn_syn/_primary.dat
OPENCORES__can_register_asyn__rtl = $(LIB_OPENCORES)/can_register_asyn/rtl.dat
OPENCORES__can_register_asyn = $(LIB_OPENCORES)/can_register_asyn/_primary.dat
OPENCORES__can_register__rtl = $(LIB_OPENCORES)/can_register/rtl.dat
OPENCORES__can_register = $(LIB_OPENCORES)/can_register/_primary.dat
OPENCORES__can_ibo__rtl = $(LIB_OPENCORES)/can_ibo/rtl.dat
OPENCORES__can_ibo = $(LIB_OPENCORES)/can_ibo/_primary.dat
OPENCORES__can_fifo__rtl = $(LIB_OPENCORES)/can_fifo/rtl.dat
OPENCORES__can_fifo = $(LIB_OPENCORES)/can_fifo/_primary.dat
OPENCORES__can_crc__rtl = $(LIB_OPENCORES)/can_crc/rtl.dat
OPENCORES__can_crc = $(LIB_OPENCORES)/can_crc/_primary.dat
OPENCORES__can_btl__rtl = $(LIB_OPENCORES)/can_btl/rtl.dat
OPENCORES__can_btl = $(LIB_OPENCORES)/can_btl/_primary.dat
OPENCORES__can_bsp__rtl = $(LIB_OPENCORES)/can_bsp/rtl.dat
OPENCORES__can_bsp = $(LIB_OPENCORES)/can_bsp/_primary.dat
OPENCORES__can_acf__rtl = $(LIB_OPENCORES)/can_acf/rtl.dat
OPENCORES__can_acf = $(LIB_OPENCORES)/can_acf/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : \
	$(OPENCORES__i2coc) \
	$(OPENCORES__i2c_master_byte_ctrl__structural) \
	$(OPENCORES__i2c_master_byte_ctrl) \
	$(OPENCORES__i2c_master_bit_ctrl__structural) \
	$(OPENCORES__i2c_master_bit_ctrl) \
	$(OPENCORES__cancomp) \
	$(OPENCORES__can_top__rtl) \
	$(OPENCORES__can_top) \
	$(OPENCORES__can_registers__rtl) \
	$(OPENCORES__can_registers) \
	$(OPENCORES__can_register_syn__rtl) \
	$(OPENCORES__can_register_syn) \
	$(OPENCORES__can_register_asyn_syn__rtl) \
	$(OPENCORES__can_register_asyn_syn) \
	$(OPENCORES__can_register_asyn__rtl) \
	$(OPENCORES__can_register_asyn) \
	$(OPENCORES__can_register__rtl) \
	$(OPENCORES__can_register) \
	$(OPENCORES__can_ibo__rtl) \
	$(OPENCORES__can_ibo) \
	$(OPENCORES__can_fifo__rtl) \
	$(OPENCORES__can_fifo) \
	$(OPENCORES__can_crc__rtl) \
	$(OPENCORES__can_crc) \
	$(OPENCORES__can_btl__rtl) \
	$(OPENCORES__can_btl) \
	$(OPENCORES__can_bsp__rtl) \
	$(OPENCORES__can_bsp) \
	$(OPENCORES__can_acf__rtl) \
	$(OPENCORES__can_acf)

$(OPENCORES__can_acf) \
$(OPENCORES__can_acf__rtl) \
$(OPENCORES__can_bsp) \
$(OPENCORES__can_bsp__rtl) \
$(OPENCORES__can_btl) \
$(OPENCORES__can_btl__rtl) \
$(OPENCORES__can_crc) \
$(OPENCORES__can_crc__rtl) \
$(OPENCORES__can_fifo) \
$(OPENCORES__can_fifo__rtl) \
$(OPENCORES__can_ibo) \
$(OPENCORES__can_ibo__rtl) \
$(OPENCORES__can_register) \
$(OPENCORES__can_register__rtl) \
$(OPENCORES__can_register_asyn) \
$(OPENCORES__can_register_asyn__rtl) \
$(OPENCORES__can_register_asyn_syn) \
$(OPENCORES__can_register_asyn_syn__rtl) \
$(OPENCORES__can_register_syn) \
$(OPENCORES__can_register_syn__rtl) \
$(OPENCORES__can_registers) \
$(OPENCORES__can_registers__rtl) \
$(OPENCORES__can_top) \
$(OPENCORES__can_top__rtl) : ./../../lib/opencores/can/can_top.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 opencores ./../../lib/opencores/can/can_top.vhd

$(OPENCORES__cancomp) : ./../../lib/opencores/can/cancomp.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 opencores ./../../lib/opencores/can/cancomp.vhd

$(OPENCORES__i2c_master_bit_ctrl) \
$(OPENCORES__i2c_master_bit_ctrl__structural) : ./../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 opencores ./../../lib/opencores/i2c/i2c_master_bit_ctrl.vhd

$(OPENCORES__i2c_master_byte_ctrl) \
$(OPENCORES__i2c_master_byte_ctrl__structural) : ./../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 opencores ./../../lib/opencores/i2c/i2c_master_byte_ctrl.vhd

$(OPENCORES__i2coc) : ./../../lib/opencores/i2c/i2coc.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 opencores ./../../lib/opencores/i2c/i2coc.vhd

# Generated by vmake version 2021.3

# Define path to each library
LIB_OPENCORES = modelsim/opencores
LIB_ETH = modelsim/eth
LIB_GRLIB = modelsim/grlib
LIB_TECHMAP = modelsim/techmap
LIB_WORK = modelsim/gaisler
LIB_STD = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../std
LIB_IEEE = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../ieee
LIB_GAISLER = modelsim/gaisler

# Define path to each design unit
GRLIB__dftlib = $(LIB_GRLIB)/dftlib/_primary.dat
OPENCORES__cancomp = $(LIB_OPENCORES)/cancomp/_primary.dat
ETH__ethcomp = $(LIB_ETH)/ethcomp/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_arith = $(LIB_IEEE)/_lib.qdb
OPENCORES__i2coc = $(LIB_OPENCORES)/i2coc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__riscv_disas = $(LIB_GRLIB)/riscv_disas/_primary.dat
GRLIB__cpu_disas = $(LIB_GRLIB)/cpu_disas/_primary.dat
GRLIB__generic_bm_pkg = $(LIB_GRLIB)/generic_bm_pkg/_primary.dat
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__multlib = $(LIB_GRLIB)/multlib/_primary.dat
TECHMAP__allmem = $(LIB_TECHMAP)/allmem/_primary.dat
TECHMAP__allclkgen = $(LIB_TECHMAP)/allclkgen/_primary.dat
ETH__grethpkg = $(LIB_ETH)/grethpkg/_primary.dat
TECHMAP__netcomp = $(LIB_TECHMAP)/netcomp/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
IEEE__math_real = $(LIB_IEEE)/_lib.qdb
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GRLIB__riscv = $(LIB_GRLIB)/riscv/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GAISLER__word_aligner__word_arch = $(LIB_GAISLER)/word_aligner/word_arch.dat
GAISLER__word_aligner = $(LIB_GAISLER)/word_aligner/_primary.dat
GAISLER__utilnv__body = $(LIB_GAISLER)/utilnv/body.dat
GAISLER__utilnv = $(LIB_GAISLER)/utilnv/_primary.dat
GAISLER__uartprint__sim = $(LIB_GAISLER)/uartprint/sim.dat
GAISLER__uartprint = $(LIB_GAISLER)/uartprint/_primary.dat
GAISLER__uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER__tbufmemnv__rtl = $(LIB_GAISLER)/tbufmemnv/rtl.dat
GAISLER__tbufmemnv = $(LIB_GAISLER)/tbufmemnv/_primary.dat
GAISLER__tbufmem_2p__rtl = $(LIB_GAISLER)/tbufmem_2p/rtl.dat
GAISLER__tbufmem_2p = $(LIB_GAISLER)/tbufmem_2p/_primary.dat
GAISLER__tbufmem__rtl = $(LIB_GAISLER)/tbufmem/rtl.dat
GAISLER__tbufmem = $(LIB_GAISLER)/tbufmem/_primary.dat
GAISLER__svgactrl__rtl = $(LIB_GAISLER)/svgactrl/rtl.dat
GAISLER__svgactrl = $(LIB_GAISLER)/svgactrl/_primary.dat
GAISLER__subsys__body = $(LIB_GAISLER)/subsys/body.dat
GAISLER__subsys = $(LIB_GAISLER)/subsys/_primary.dat
GAISLER__srctrl__rtl = $(LIB_GAISLER)/srctrl/rtl.dat
GAISLER__srctrl = $(LIB_GAISLER)/srctrl/_primary.dat
GAISLER__sramtestmod__sim = $(LIB_GAISLER)/sramtestmod/sim.dat
GAISLER__sramtestmod = $(LIB_GAISLER)/sramtestmod/_primary.dat
GAISLER__sram16__sim = $(LIB_GAISLER)/sram16/sim.dat
GAISLER__sram16 = $(LIB_GAISLER)/sram16/_primary.dat
GAISLER__sram__sim = $(LIB_GAISLER)/sram/sim.dat
GAISLER__sram = $(LIB_GAISLER)/sram/_primary.dat
GAISLER__spimctrl__rtl = $(LIB_GAISLER)/spimctrl/rtl.dat
GAISLER__spimctrl = $(LIB_GAISLER)/spimctrl/_primary.dat
GAISLER__spictrlx__rtl = $(LIB_GAISLER)/spictrlx/rtl.dat
GAISLER__spictrlx = $(LIB_GAISLER)/spictrlx/_primary.dat
GAISLER__spictrl__rtl = $(LIB_GAISLER)/spictrl/rtl.dat
GAISLER__spictrl = $(LIB_GAISLER)/spictrl/_primary.dat
GAISLER__spi_flash__sim = $(LIB_GAISLER)/spi_flash/sim.dat
GAISLER__spi_flash = $(LIB_GAISLER)/spi_flash/_primary.dat
GAISLER__spi2ahbx__rtl = $(LIB_GAISLER)/spi2ahbx/rtl.dat
GAISLER__spi2ahbx = $(LIB_GAISLER)/spi2ahbx/_primary.dat
GAISLER__spi2ahb_apb__rtl = $(LIB_GAISLER)/spi2ahb_apb/rtl.dat
GAISLER__spi2ahb_apb = $(LIB_GAISLER)/spi2ahb_apb/_primary.dat
GAISLER__spi2ahb__rtl = $(LIB_GAISLER)/spi2ahb/rtl.dat
GAISLER__spi2ahb = $(LIB_GAISLER)/spi2ahb/_primary.dat
GAISLER__spi = $(LIB_GAISLER)/spi/_primary.dat
GAISLER__slavecheck_slv__sim = $(LIB_GAISLER)/slavecheck_slv/sim.dat
GAISLER__slavecheck_slv = $(LIB_GAISLER)/slavecheck_slv/_primary.dat
GAISLER__sim__body = $(LIB_GAISLER)/sim/body.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GAISLER__ser_phy__behavioral = $(LIB_GAISLER)/ser_phy/behavioral.dat
GAISLER__ser_phy = $(LIB_GAISLER)/ser_phy/_primary.dat
GAISLER__sdrtestmod__sim = $(LIB_GAISLER)/sdrtestmod/sim.dat
GAISLER__sdrtestmod = $(LIB_GAISLER)/sdrtestmod/_primary.dat
GAISLER__sdmctrl__rtl = $(LIB_GAISLER)/sdmctrl/rtl.dat
GAISLER__sdmctrl = $(LIB_GAISLER)/sdmctrl/_primary.dat
GAISLER__sdctrl64__rtl = $(LIB_GAISLER)/sdctrl64/rtl.dat
GAISLER__sdctrl64 = $(LIB_GAISLER)/sdctrl64/_primary.dat
GAISLER__sdctrl__rtl = $(LIB_GAISLER)/sdctrl/rtl.dat
GAISLER__sdctrl = $(LIB_GAISLER)/sdctrl/_primary.dat
GAISLER__rvdmx__rtl = $(LIB_GAISLER)/rvdmx/rtl.dat
GAISLER__rvdmx = $(LIB_GAISLER)/rvdmx/_primary.dat
GAISLER__rvdm__rtl = $(LIB_GAISLER)/rvdm/rtl.dat
GAISLER__rvdm = $(LIB_GAISLER)/rvdm/_primary.dat
GAISLER__rstgen__rtl = $(LIB_GAISLER)/rstgen/rtl.dat
GAISLER__rstgen = $(LIB_GAISLER)/rstgen/_primary.dat
GAISLER__rgmii_series7__rtl = $(LIB_GAISLER)/rgmii_series7/rtl.dat
GAISLER__rgmii_series7 = $(LIB_GAISLER)/rgmii_series7/_primary.dat
GAISLER__rgmii_series6__rtl = $(LIB_GAISLER)/rgmii_series6/rtl.dat
GAISLER__rgmii_series6 = $(LIB_GAISLER)/rgmii_series6/_primary.dat
GAISLER__rgmii_kc705__rtl = $(LIB_GAISLER)/rgmii_kc705/rtl.dat
GAISLER__rgmii_kc705 = $(LIB_GAISLER)/rgmii_kc705/_primary.dat
GAISLER__rgmii__rtl = $(LIB_GAISLER)/rgmii/rtl.dat
GAISLER__rgmii = $(LIB_GAISLER)/rgmii/_primary.dat
GAISLER__regfile_3p_l3__rtl = $(LIB_GAISLER)/regfile_3p_l3/rtl.dat
GAISLER__regfile_3p_l3 = $(LIB_GAISLER)/regfile_3p_l3/_primary.dat
GAISLER__regfile64sramnv__rtl = $(LIB_GAISLER)/regfile64sramnv/rtl.dat
GAISLER__regfile64sramnv = $(LIB_GAISLER)/regfile64sramnv/_primary.dat
GAISLER__regfile64dffnv__rtl = $(LIB_GAISLER)/regfile64dffnv/rtl.dat
GAISLER__regfile64dffnv = $(LIB_GAISLER)/regfile64dffnv/_primary.dat
GAISLER__rasnv__rtl = $(LIB_GAISLER)/rasnv/rtl.dat
GAISLER__rasnv = $(LIB_GAISLER)/rasnv/_primary.dat
GAISLER__ramback__sim = $(LIB_GAISLER)/ramback/sim.dat
GAISLER__ramback = $(LIB_GAISLER)/ramback/_primary.dat
GAISLER__pwm_check__sim = $(LIB_GAISLER)/pwm_check/sim.dat
GAISLER__pwm_check = $(LIB_GAISLER)/pwm_check/_primary.dat
GAISLER__progbuf__rtl = $(LIB_GAISLER)/progbuf/rtl.dat
GAISLER__progbuf = $(LIB_GAISLER)/progbuf/_primary.dat
GAISLER__proc3__rtl = $(LIB_GAISLER)/proc3/rtl.dat
GAISLER__proc3 = $(LIB_GAISLER)/proc3/_primary.dat
GAISLER__plic_target__rtl = $(LIB_GAISLER)/plic_target/rtl.dat
GAISLER__plic_target = $(LIB_GAISLER)/plic_target/_primary.dat
GAISLER__plic_gateway__rtl = $(LIB_GAISLER)/plic_gateway/rtl.dat
GAISLER__plic_gateway = $(LIB_GAISLER)/plic_gateway/_primary.dat
GAISLER__plic_encoder__rtl = $(LIB_GAISLER)/plic_encoder/rtl.dat
GAISLER__plic_encoder = $(LIB_GAISLER)/plic_encoder/_primary.dat
GAISLER__plic = $(LIB_GAISLER)/plic/_primary.dat
GAISLER__phy__behavioral = $(LIB_GAISLER)/phy/behavioral.dat
GAISLER__phy = $(LIB_GAISLER)/phy/_primary.dat
GAISLER__noelvsys__hier = $(LIB_GAISLER)/noelvsys/hier.dat
GAISLER__noelvsys = $(LIB_GAISLER)/noelvsys/_primary.dat
GAISLER__noelvint__body = $(LIB_GAISLER)/noelvint/body.dat
GAISLER__noelvint = $(LIB_GAISLER)/noelvint/_primary.dat
GAISLER__noelvcpu__hier = $(LIB_GAISLER)/noelvcpu/hier.dat
GAISLER__noelvcpu = $(LIB_GAISLER)/noelvcpu/_primary.dat
GAISLER__noelv_cfg = $(LIB_GAISLER)/noelv_cfg/_primary.dat
GAISLER__noelv = $(LIB_GAISLER)/noelv/_primary.dat
GAISLER__net = $(LIB_GAISLER)/net/_primary.dat
GAISLER__nanofpunv__rtl = $(LIB_GAISLER)/nanofpunv/rtl.dat
GAISLER__nanofpunv = $(LIB_GAISLER)/nanofpunv/_primary.dat
GAISLER__mulfp__rtl = $(LIB_GAISLER)/mulfp/rtl.dat
GAISLER__mulfp = $(LIB_GAISLER)/mulfp/_primary.dat
GAISLER__mul64__rtl = $(LIB_GAISLER)/mul64/rtl.dat
GAISLER__mul64 = $(LIB_GAISLER)/mul64/_primary.dat
GAISLER__mul32__rtl = $(LIB_GAISLER)/mul32/rtl.dat
GAISLER__mul32 = $(LIB_GAISLER)/mul32/_primary.dat
GAISLER__mmutw__rtl = $(LIB_GAISLER)/mmutw/rtl.dat
GAISLER__mmutw = $(LIB_GAISLER)/mmutw/_primary.dat
GAISLER__mmutlbcam__rtl = $(LIB_GAISLER)/mmutlbcam/rtl.dat
GAISLER__mmutlbcam = $(LIB_GAISLER)/mmutlbcam/_primary.dat
GAISLER__mmutlb__rtl = $(LIB_GAISLER)/mmutlb/rtl.dat
GAISLER__mmutlb = $(LIB_GAISLER)/mmutlb/_primary.dat
GAISLER__mmulrue__rtl = $(LIB_GAISLER)/mmulrue/rtl.dat
GAISLER__mmulrue = $(LIB_GAISLER)/mmulrue/_primary.dat
GAISLER__mmulru__rtl = $(LIB_GAISLER)/mmulru/rtl.dat
GAISLER__mmulru = $(LIB_GAISLER)/mmulru/_primary.dat
GAISLER__mmuiface__body = $(LIB_GAISLER)/mmuiface/body.dat
GAISLER__mmuiface = $(LIB_GAISLER)/mmuiface/_primary.dat
GAISLER__mmuconfig = $(LIB_GAISLER)/mmuconfig/_primary.dat
GAISLER__mmucacheconfig__body = $(LIB_GAISLER)/mmucacheconfig/body.dat
GAISLER__mmucacheconfig = $(LIB_GAISLER)/mmucacheconfig/_primary.dat
GAISLER__mmu_icache__rtl = $(LIB_GAISLER)/mmu_icache/rtl.dat
GAISLER__mmu_icache = $(LIB_GAISLER)/mmu_icache/_primary.dat
GAISLER__mmu_dcache__rtl = $(LIB_GAISLER)/mmu_dcache/rtl.dat
GAISLER__mmu_dcache = $(LIB_GAISLER)/mmu_dcache/_primary.dat
GAISLER__mmu_cache__rtl = $(LIB_GAISLER)/mmu_cache/rtl.dat
GAISLER__mmu_cache = $(LIB_GAISLER)/mmu_cache/_primary.dat
GAISLER__mmu_acache__rtl = $(LIB_GAISLER)/mmu_acache/rtl.dat
GAISLER__mmu_acache = $(LIB_GAISLER)/mmu_acache/_primary.dat
GAISLER__mmu__rtl = $(LIB_GAISLER)/mmu/rtl.dat
GAISLER__mmu = $(LIB_GAISLER)/mmu/_primary.dat
GAISLER__misc__body = $(LIB_GAISLER)/misc/body.dat
GAISLER__misc = $(LIB_GAISLER)/misc/_primary.dat
GAISLER__memctrl = $(LIB_GAISLER)/memctrl/_primary.dat
GAISLER__mem2buf__rtl = $(LIB_GAISLER)/mem2buf/rtl.dat
GAISLER__mem2buf = $(LIB_GAISLER)/mem2buf/_primary.dat
GAISLER__logan__rtl = $(LIB_GAISLER)/logan/rtl.dat
GAISLER__logan = $(LIB_GAISLER)/logan/_primary.dat
GAISLER__libmmu__body = $(LIB_GAISLER)/libmmu/body.dat
GAISLER__libmmu = $(LIB_GAISLER)/libmmu/_primary.dat
GAISLER__libleon3 = $(LIB_GAISLER)/libleon3/_primary.dat
GAISLER__libjtagcom = $(LIB_GAISLER)/libjtagcom/_primary.dat
GAISLER__libiu = $(LIB_GAISLER)/libiu/_primary.dat
GAISLER__libfpu = $(LIB_GAISLER)/libfpu/_primary.dat
GAISLER__libdcom__body = $(LIB_GAISLER)/libdcom/body.dat
GAISLER__libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GAISLER__libcache__body = $(LIB_GAISLER)/libcache/body.dat
GAISLER__libcache = $(LIB_GAISLER)/libcache/_primary.dat
GAISLER__leon_dsu_stat_base__rtl = $(LIB_GAISLER)/leon_dsu_stat_base/rtl.dat
GAISLER__leon_dsu_stat_base = $(LIB_GAISLER)/leon_dsu_stat_base/_primary.dat
GAISLER__leon4 = $(LIB_GAISLER)/leon4/_primary.dat
GAISLER__leon3x__rtl = $(LIB_GAISLER)/leon3x/rtl.dat
GAISLER__leon3x = $(LIB_GAISLER)/leon3x/_primary.dat
GAISLER__leon3sh__rtl = $(LIB_GAISLER)/leon3sh/rtl.dat
GAISLER__leon3sh = $(LIB_GAISLER)/leon3sh/_primary.dat
GAISLER__leon3s__rtl = $(LIB_GAISLER)/leon3s/rtl.dat
GAISLER__leon3s = $(LIB_GAISLER)/leon3s/_primary.dat
GAISLER__leon3cg__rtl = $(LIB_GAISLER)/leon3cg/rtl.dat
GAISLER__leon3cg = $(LIB_GAISLER)/leon3cg/_primary.dat
GAISLER__leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER__l3stat__rtl = $(LIB_GAISLER)/l3stat/rtl.dat
GAISLER__l3stat = $(LIB_GAISLER)/l3stat/_primary.dat
GAISLER__l2cache__body = $(LIB_GAISLER)/l2cache/body.dat
GAISLER__l2cache = $(LIB_GAISLER)/l2cache/_primary.dat
GAISLER__l2c_lite_mem__rtl = $(LIB_GAISLER)/l2c_lite_mem/rtl.dat
GAISLER__l2c_lite_mem = $(LIB_GAISLER)/l2c_lite_mem/_primary.dat
GAISLER__l2c_lite_ctrl__rtl = $(LIB_GAISLER)/l2c_lite_ctrl/rtl.dat
GAISLER__l2c_lite_ctrl = $(LIB_GAISLER)/l2c_lite_ctrl/_primary.dat
GAISLER__l2c_lite_axi__rtl = $(LIB_GAISLER)/l2c_lite_axi/rtl.dat
GAISLER__l2c_lite_axi = $(LIB_GAISLER)/l2c_lite_axi/_primary.dat
GAISLER__l2c_lite_ahb__rtl = $(LIB_GAISLER)/l2c_lite_ahb/rtl.dat
GAISLER__l2c_lite_ahb = $(LIB_GAISLER)/l2c_lite_ahb/_primary.dat
GAISLER__l2c_lite__body = $(LIB_GAISLER)/l2c_lite/body.dat
GAISLER__l2c_lite = $(LIB_GAISLER)/l2c_lite/_primary.dat
GAISLER__jtagtst__body = $(LIB_GAISLER)/jtagtst/body.dat
GAISLER__jtagtst = $(LIB_GAISLER)/jtagtst/_primary.dat
GAISLER__jtagcomrv__rtl = $(LIB_GAISLER)/jtagcomrv/rtl.dat
GAISLER__jtagcomrv = $(LIB_GAISLER)/jtagcomrv/_primary.dat
GAISLER__jtagcom2__rtl = $(LIB_GAISLER)/jtagcom2/rtl.dat
GAISLER__jtagcom2 = $(LIB_GAISLER)/jtagcom2/_primary.dat
GAISLER__jtagcom__rtl = $(LIB_GAISLER)/jtagcom/rtl.dat
GAISLER__jtagcom = $(LIB_GAISLER)/jtagcom/_primary.dat
GAISLER__jtag_rv__body = $(LIB_GAISLER)/jtag_rv/body.dat
GAISLER__jtag_rv = $(LIB_GAISLER)/jtag_rv/_primary.dat
GAISLER__jtag = $(LIB_GAISLER)/jtag/_primary.dat
GAISLER__iunv__rtl = $(LIB_GAISLER)/iunv/rtl.dat
GAISLER__iunv = $(LIB_GAISLER)/iunv/_primary.dat
GAISLER__iu3__rtl = $(LIB_GAISLER)/iu3/rtl.dat
GAISLER__iu3 = $(LIB_GAISLER)/iu3/_primary.dat
GAISLER__i2cslv__rtl = $(LIB_GAISLER)/i2cslv/rtl.dat
GAISLER__i2cslv = $(LIB_GAISLER)/i2cslv/_primary.dat
GAISLER__i2cmst_gen__rtl = $(LIB_GAISLER)/i2cmst_gen/rtl.dat
GAISLER__i2cmst_gen = $(LIB_GAISLER)/i2cmst_gen/_primary.dat
GAISLER__i2cmst__rtl = $(LIB_GAISLER)/i2cmst/rtl.dat
GAISLER__i2cmst = $(LIB_GAISLER)/i2cmst/_primary.dat
GAISLER__i2c_slave_model = $(LIB_GAISLER)/i2c_slave_model/_primary.dat
GAISLER__i2c2ahbx__rtl = $(LIB_GAISLER)/i2c2ahbx/rtl.dat
GAISLER__i2c2ahbx = $(LIB_GAISLER)/i2c2ahbx/_primary.dat
GAISLER__i2c2ahb_gen__rtl = $(LIB_GAISLER)/i2c2ahb_gen/rtl.dat
GAISLER__i2c2ahb_gen = $(LIB_GAISLER)/i2c2ahb_gen/_primary.dat
GAISLER__i2c2ahb_apb_gen__rtl = $(LIB_GAISLER)/i2c2ahb_apb_gen/rtl.dat
GAISLER__i2c2ahb_apb_gen = $(LIB_GAISLER)/i2c2ahb_apb_gen/_primary.dat
GAISLER__i2c2ahb_apb__rtl = $(LIB_GAISLER)/i2c2ahb_apb/rtl.dat
GAISLER__i2c2ahb_apb = $(LIB_GAISLER)/i2c2ahb_apb/_primary.dat
GAISLER__i2c2ahb__rtl = $(LIB_GAISLER)/i2c2ahb/rtl.dat
GAISLER__i2c2ahb = $(LIB_GAISLER)/i2c2ahb/_primary.dat
GAISLER__i2c = $(LIB_GAISLER)/i2c/_primary.dat
GAISLER__grversion__rtl = $(LIB_GAISLER)/grversion/rtl.dat
GAISLER__grversion = $(LIB_GAISLER)/grversion/_primary.dat
GAISLER__grtachom__rtl = $(LIB_GAISLER)/grtachom/rtl.dat
GAISLER__grtachom = $(LIB_GAISLER)/grtachom/_primary.dat
GAISLER__grsysmon__rtl = $(LIB_GAISLER)/grsysmon/rtl.dat
GAISLER__grsysmon = $(LIB_GAISLER)/grsysmon/_primary.dat
GAISLER__grplic_ahb__rtl = $(LIB_GAISLER)/grplic_ahb/rtl.dat
GAISLER__grplic_ahb = $(LIB_GAISLER)/grplic_ahb/_primary.dat
GAISLER__grplic__rtl = $(LIB_GAISLER)/grplic/rtl.dat
GAISLER__grplic = $(LIB_GAISLER)/grplic/_primary.dat
GAISLER__grlfpwx__rtl = $(LIB_GAISLER)/grlfpwx/rtl.dat
GAISLER__grlfpwx = $(LIB_GAISLER)/grlfpwx/_primary.dat
GAISLER__grgpreg__rtl = $(LIB_GAISLER)/grgpreg/rtl.dat
GAISLER__grgpreg = $(LIB_GAISLER)/grgpreg/_primary.dat
GAISLER__grgprbank__rtl = $(LIB_GAISLER)/grgprbank/rtl.dat
GAISLER__grgprbank = $(LIB_GAISLER)/grgprbank/_primary.dat
GAISLER__grgpio__rtl = $(LIB_GAISLER)/grgpio/rtl.dat
GAISLER__grgpio = $(LIB_GAISLER)/grgpio/_primary.dat
GAISLER__grfpwxsh__rtl = $(LIB_GAISLER)/grfpwxsh/rtl.dat
GAISLER__grfpwxsh = $(LIB_GAISLER)/grfpwxsh/_primary.dat
GAISLER__grfpwx__rtl = $(LIB_GAISLER)/grfpwx/rtl.dat
GAISLER__grfpwx = $(LIB_GAISLER)/grfpwx/_primary.dat
GAISLER__grfpushwx__rtl = $(LIB_GAISLER)/grfpushwx/rtl.dat
GAISLER__grfpushwx = $(LIB_GAISLER)/grfpushwx/_primary.dat
GAISLER__greths_mb__rtl = $(LIB_GAISLER)/greths_mb/rtl.dat
GAISLER__greths_mb = $(LIB_GAISLER)/greths_mb/_primary.dat
GAISLER__greths__rtl = $(LIB_GAISLER)/greths/rtl.dat
GAISLER__greths = $(LIB_GAISLER)/greths/_primary.dat
GAISLER__grethm_mb__rtl = $(LIB_GAISLER)/grethm_mb/rtl.dat
GAISLER__grethm_mb = $(LIB_GAISLER)/grethm_mb/_primary.dat
GAISLER__grethm__rtl = $(LIB_GAISLER)/grethm/rtl.dat
GAISLER__grethm = $(LIB_GAISLER)/grethm/_primary.dat
GAISLER__greth_mb__rtl = $(LIB_GAISLER)/greth_mb/rtl.dat
GAISLER__greth_mb = $(LIB_GAISLER)/greth_mb/_primary.dat
GAISLER__greth_gbit_mb__rtl = $(LIB_GAISLER)/greth_gbit_mb/rtl.dat
GAISLER__greth_gbit_mb = $(LIB_GAISLER)/greth_gbit_mb/_primary.dat
GAISLER__greth_gbit__rtl = $(LIB_GAISLER)/greth_gbit/rtl.dat
GAISLER__greth_gbit = $(LIB_GAISLER)/greth_gbit/_primary.dat
GAISLER__greth__rtl = $(LIB_GAISLER)/greth/rtl.dat
GAISLER__greth = $(LIB_GAISLER)/greth/_primary.dat
GAISLER__grdmac2_pkg__body = $(LIB_GAISLER)/grdmac2_pkg/body.dat
GAISLER__grdmac2_pkg = $(LIB_GAISLER)/grdmac2_pkg/_primary.dat
GAISLER__grdmac2_ctrl__rtl = $(LIB_GAISLER)/grdmac2_ctrl/rtl.dat
GAISLER__grdmac2_ctrl = $(LIB_GAISLER)/grdmac2_ctrl/_primary.dat
GAISLER__grdmac2_axi__rtl = $(LIB_GAISLER)/grdmac2_axi/rtl.dat
GAISLER__grdmac2_axi = $(LIB_GAISLER)/grdmac2_axi/_primary.dat
GAISLER__grdmac2_apb__rtl = $(LIB_GAISLER)/grdmac2_apb/rtl.dat
GAISLER__grdmac2_apb = $(LIB_GAISLER)/grdmac2_apb/_primary.dat
GAISLER__grdmac2_ahb__rtl = $(LIB_GAISLER)/grdmac2_ahb/rtl.dat
GAISLER__grdmac2_ahb = $(LIB_GAISLER)/grdmac2_ahb/_primary.dat
GAISLER__grdmac2_acc__rtl = $(LIB_GAISLER)/grdmac2_acc/rtl.dat
GAISLER__grdmac2_acc = $(LIB_GAISLER)/grdmac2_acc/_primary.dat
GAISLER__grdmac2__rtl = $(LIB_GAISLER)/grdmac2/rtl.dat
GAISLER__grdmac2 = $(LIB_GAISLER)/grdmac2/_primary.dat
GAISLER__gracectrl__rtl = $(LIB_GAISLER)/gracectrl/rtl.dat
GAISLER__gracectrl = $(LIB_GAISLER)/gracectrl/_primary.dat
GAISLER__gptimer__rtl = $(LIB_GAISLER)/gptimer/rtl.dat
GAISLER__gptimer = $(LIB_GAISLER)/gptimer/_primary.dat
GAISLER__gmii_to_mii__rtl = $(LIB_GAISLER)/gmii_to_mii/rtl.dat
GAISLER__gmii_to_mii = $(LIB_GAISLER)/gmii_to_mii/_primary.dat
GAISLER__fputilnv__body = $(LIB_GAISLER)/fputilnv/body.dat
GAISLER__fputilnv = $(LIB_GAISLER)/fputilnv/_primary.dat
GAISLER__ethernet_mac = $(LIB_GAISLER)/ethernet_mac/_primary.dat
GAISLER__elastic_buffer__arch = $(LIB_GAISLER)/elastic_buffer/arch.dat
GAISLER__elastic_buffer = $(LIB_GAISLER)/elastic_buffer/_primary.dat
GAISLER__dummy_pnp__rtl = $(LIB_GAISLER)/dummy_pnp/rtl.dat
GAISLER__dummy_pnp = $(LIB_GAISLER)/dummy_pnp/_primary.dat
GAISLER__dsu3x__rtl = $(LIB_GAISLER)/dsu3x/rtl.dat
GAISLER__dsu3x = $(LIB_GAISLER)/dsu3x/_primary.dat
GAISLER__dsu3_mb__rtl = $(LIB_GAISLER)/dsu3_mb/rtl.dat
GAISLER__dsu3_mb = $(LIB_GAISLER)/dsu3_mb/_primary.dat
GAISLER__dsu3__rtl = $(LIB_GAISLER)/dsu3/rtl.dat
GAISLER__dsu3 = $(LIB_GAISLER)/dsu3/_primary.dat
GAISLER__div64__rtl = $(LIB_GAISLER)/div64/rtl.dat
GAISLER__div64 = $(LIB_GAISLER)/div64/_primary.dat
GAISLER__div32__rtl = $(LIB_GAISLER)/div32/rtl.dat
GAISLER__div32 = $(LIB_GAISLER)/div32/_primary.dat
GAISLER__dfi_phy_sim__sim = $(LIB_GAISLER)/dfi_phy_sim/sim.dat
GAISLER__dfi_phy_sim = $(LIB_GAISLER)/dfi_phy_sim/_primary.dat
GAISLER__delay_wire__rtl = $(LIB_GAISLER)/delay_wire/rtl.dat
GAISLER__delay_wire = $(LIB_GAISLER)/delay_wire/_primary.dat
GAISLER__ddrram__sim = $(LIB_GAISLER)/ddrram/sim.dat
GAISLER__ddrram = $(LIB_GAISLER)/ddrram/_primary.dat
GAISLER__ddr3ram__sim = $(LIB_GAISLER)/ddr3ram/sim.dat
GAISLER__ddr3ram = $(LIB_GAISLER)/ddr3ram/_primary.dat
GAISLER__ddr2ram__sim = $(LIB_GAISLER)/ddr2ram/sim.dat
GAISLER__ddr2ram = $(LIB_GAISLER)/ddr2ram/_primary.dat
GAISLER__dcom_uart__rtl = $(LIB_GAISLER)/dcom_uart/rtl.dat
GAISLER__dcom_uart = $(LIB_GAISLER)/dcom_uart/_primary.dat
GAISLER__dcom__struct = $(LIB_GAISLER)/dcom/struct.dat
GAISLER__dcom = $(LIB_GAISLER)/dcom/_primary.dat
GAISLER__cpucorenv__rtl = $(LIB_GAISLER)/cpucorenv/rtl.dat
GAISLER__cpucorenv = $(LIB_GAISLER)/cpucorenv/_primary.dat
GAISLER__comma_detect__arch = $(LIB_GAISLER)/comma_detect/arch.dat
GAISLER__comma_detect = $(LIB_GAISLER)/comma_detect/_primary.dat
GAISLER__cmvalidbits__rtl = $(LIB_GAISLER)/cmvalidbits/rtl.dat
GAISLER__cmvalidbits = $(LIB_GAISLER)/cmvalidbits/_primary.dat
GAISLER__clint_ahb__rtl = $(LIB_GAISLER)/clint_ahb/rtl.dat
GAISLER__clint_ahb = $(LIB_GAISLER)/clint_ahb/_primary.dat
GAISLER__clint__rtl = $(LIB_GAISLER)/clint/rtl.dat
GAISLER__clint = $(LIB_GAISLER)/clint/_primary.dat
GAISLER__charrom_package = $(LIB_GAISLER)/charrom_package/_primary.dat
GAISLER__charrom__rtl = $(LIB_GAISLER)/charrom/rtl.dat
GAISLER__charrom = $(LIB_GAISLER)/charrom/_primary.dat
GAISLER__cctrlnv__rtl = $(LIB_GAISLER)/cctrlnv/rtl.dat
GAISLER__cctrlnv = $(LIB_GAISLER)/cctrlnv/_primary.dat
GAISLER__canmux__rtl = $(LIB_GAISLER)/canmux/rtl.dat
GAISLER__canmux = $(LIB_GAISLER)/canmux/_primary.dat
GAISLER__can_rd__rtl = $(LIB_GAISLER)/can_rd/rtl.dat
GAISLER__can_rd = $(LIB_GAISLER)/can_rd/_primary.dat
GAISLER__can_oc__rtl = $(LIB_GAISLER)/can_oc/rtl.dat
GAISLER__can_oc = $(LIB_GAISLER)/can_oc/_primary.dat
GAISLER__can_mod__rtl = $(LIB_GAISLER)/can_mod/rtl.dat
GAISLER__can_mod = $(LIB_GAISLER)/can_mod/_primary.dat
GAISLER__can_mc__rtl = $(LIB_GAISLER)/can_mc/rtl.dat
GAISLER__can_mc = $(LIB_GAISLER)/can_mc/_primary.dat
GAISLER__can = $(LIB_GAISLER)/can/_primary.dat
GAISLER__cachememnv__rtl = $(LIB_GAISLER)/cachememnv/rtl.dat
GAISLER__cachememnv = $(LIB_GAISLER)/cachememnv/_primary.dat
GAISLER__cachemem__rtl = $(LIB_GAISLER)/cachemem/rtl.dat
GAISLER__cachemem = $(LIB_GAISLER)/cachemem/_primary.dat
GAISLER__buf2mem__rtl = $(LIB_GAISLER)/buf2mem/rtl.dat
GAISLER__buf2mem = $(LIB_GAISLER)/buf2mem/_primary.dat
GAISLER__btbnv__rtl = $(LIB_GAISLER)/btbnv/rtl.dat
GAISLER__btbnv = $(LIB_GAISLER)/btbnv/_primary.dat
GAISLER__btbdmnv__rtl = $(LIB_GAISLER)/btbdmnv/rtl.dat
GAISLER__btbdmnv = $(LIB_GAISLER)/btbdmnv/_primary.dat
GAISLER__bscanregsbd__rtl = $(LIB_GAISLER)/bscanregsbd/rtl.dat
GAISLER__bscanregsbd = $(LIB_GAISLER)/bscanregsbd/_primary.dat
GAISLER__bscanregs__hier = $(LIB_GAISLER)/bscanregs/hier.dat
GAISLER__bscanregs = $(LIB_GAISLER)/bscanregs/_primary.dat
GAISLER__bhtnv__rtl = $(LIB_GAISLER)/bhtnv/rtl.dat
GAISLER__bhtnv = $(LIB_GAISLER)/bhtnv/_primary.dat
GAISLER__axixmem__sim = $(LIB_GAISLER)/axixmem/sim.dat
GAISLER__axixmem = $(LIB_GAISLER)/axixmem/_primary.dat
GAISLER__axirep__sim = $(LIB_GAISLER)/axirep/sim.dat
GAISLER__axirep = $(LIB_GAISLER)/axirep/_primary.dat
GAISLER__axinullslv__rtl = $(LIB_GAISLER)/axinullslv/rtl.dat
GAISLER__axinullslv = $(LIB_GAISLER)/axinullslv/_primary.dat
GAISLER__aximem__sim = $(LIB_GAISLER)/aximem/sim.dat
GAISLER__aximem = $(LIB_GAISLER)/aximem/_primary.dat
GAISLER__axi__body = $(LIB_GAISLER)/axi/body.dat
GAISLER__axi = $(LIB_GAISLER)/axi/_primary.dat
GAISLER__arith__body = $(LIB_GAISLER)/arith/body.dat
GAISLER__arith = $(LIB_GAISLER)/arith/_primary.dat
GAISLER__apbvga__rtl = $(LIB_GAISLER)/apbvga/rtl.dat
GAISLER__apbvga = $(LIB_GAISLER)/apbvga/_primary.dat
GAISLER__apbuart__rtl = $(LIB_GAISLER)/apbuart/rtl.dat
GAISLER__apbuart = $(LIB_GAISLER)/apbuart/_primary.dat
GAISLER__apbps2__rtl = $(LIB_GAISLER)/apbps2/rtl.dat
GAISLER__apbps2 = $(LIB_GAISLER)/apbps2/_primary.dat
GAISLER__apb3cdc__rtl = $(LIB_GAISLER)/apb3cdc/rtl.dat
GAISLER__apb3cdc = $(LIB_GAISLER)/apb3cdc/_primary.dat
GAISLER__ahbuart__struct = $(LIB_GAISLER)/ahbuart/struct.dat
GAISLER__ahbuart = $(LIB_GAISLER)/ahbuart/_primary.dat
GAISLER__ahbtrace_mmb__rtl = $(LIB_GAISLER)/ahbtrace_mmb/rtl.dat
GAISLER__ahbtrace_mmb = $(LIB_GAISLER)/ahbtrace_mmb/_primary.dat
GAISLER__ahbtrace_mb__rtl = $(LIB_GAISLER)/ahbtrace_mb/rtl.dat
GAISLER__ahbtrace_mb = $(LIB_GAISLER)/ahbtrace_mb/_primary.dat
GAISLER__ahbtrace__rtl = $(LIB_GAISLER)/ahbtrace/rtl.dat
GAISLER__ahbtrace = $(LIB_GAISLER)/ahbtrace/_primary.dat
GAISLER__ahbstat__rtl = $(LIB_GAISLER)/ahbstat/rtl.dat
GAISLER__ahbstat = $(LIB_GAISLER)/ahbstat/_primary.dat
GAISLER__ahbsmux__rtl = $(LIB_GAISLER)/ahbsmux/rtl.dat
GAISLER__ahbsmux = $(LIB_GAISLER)/ahbsmux/_primary.dat
GAISLER__ahbrep__rtl = $(LIB_GAISLER)/ahbrep/rtl.dat
GAISLER__ahbrep = $(LIB_GAISLER)/ahbrep/_primary.dat
GAISLER__ahbram_sim__rtl = $(LIB_GAISLER)/ahbram_sim/rtl.dat
GAISLER__ahbram_sim = $(LIB_GAISLER)/ahbram_sim/_primary.dat
GAISLER__ahbram__rtl = $(LIB_GAISLER)/ahbram/rtl.dat
GAISLER__ahbram = $(LIB_GAISLER)/ahbram/_primary.dat
GAISLER__ahbmmux__rtl = $(LIB_GAISLER)/ahbmmux/rtl.dat
GAISLER__ahbmmux = $(LIB_GAISLER)/ahbmmux/_primary.dat
GAISLER__ahbm2axi4__rtl = $(LIB_GAISLER)/ahbm2axi4/rtl.dat
GAISLER__ahbm2axi4 = $(LIB_GAISLER)/ahbm2axi4/_primary.dat
GAISLER__ahbm2axi3__rtl = $(LIB_GAISLER)/ahbm2axi3/rtl.dat
GAISLER__ahbm2axi3 = $(LIB_GAISLER)/ahbm2axi3/_primary.dat
GAISLER__ahbm2axi__rtl = $(LIB_GAISLER)/ahbm2axi/rtl.dat
GAISLER__ahbm2axi = $(LIB_GAISLER)/ahbm2axi/_primary.dat
GAISLER__ahbjtagrv__struct = $(LIB_GAISLER)/ahbjtagrv/struct.dat
GAISLER__ahbjtagrv = $(LIB_GAISLER)/ahbjtagrv/_primary.dat
GAISLER__ahbjtag_bsd__struct = $(LIB_GAISLER)/ahbjtag_bsd/struct.dat
GAISLER__ahbjtag_bsd = $(LIB_GAISLER)/ahbjtag_bsd/_primary.dat
GAISLER__ahbjtag__struct = $(LIB_GAISLER)/ahbjtag/struct.dat
GAISLER__ahbjtag = $(LIB_GAISLER)/ahbjtag/_primary.dat
GAISLER__ahbdpram__rtl = $(LIB_GAISLER)/ahbdpram/rtl.dat
GAISLER__ahbdpram = $(LIB_GAISLER)/ahbdpram/_primary.dat
GAISLER__ahb_mst_iface__rtl = $(LIB_GAISLER)/ahb_mst_iface/rtl.dat
GAISLER__ahb_mst_iface = $(LIB_GAISLER)/ahb_mst_iface/_primary.dat
GAISLER__ahb2axib__rtl = $(LIB_GAISLER)/ahb2axib/rtl.dat
GAISLER__ahb2axib = $(LIB_GAISLER)/ahb2axib/_primary.dat
GAISLER__ahb2axi_l__rtl = $(LIB_GAISLER)/ahb2axi_l/rtl.dat
GAISLER__ahb2axi_l = $(LIB_GAISLER)/ahb2axi_l/_primary.dat
GAISLER__ahb2axi4b__rtl = $(LIB_GAISLER)/ahb2axi4b/rtl.dat
GAISLER__ahb2axi4b = $(LIB_GAISLER)/ahb2axi4b/_primary.dat
GAISLER__ahb2axi3b__rtl = $(LIB_GAISLER)/ahb2axi3b/rtl.dat
GAISLER__ahb2axi3b = $(LIB_GAISLER)/ahb2axi3b/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : \
	$(GAISLER__word_aligner__word_arch) \
	$(GAISLER__word_aligner) \
	$(GAISLER__utilnv__body) \
	$(GAISLER__utilnv) \
	$(GAISLER__uartprint__sim) \
	$(GAISLER__uartprint) \
	$(GAISLER__uart) \
	$(GAISLER__tbufmemnv__rtl) \
	$(GAISLER__tbufmemnv) \
	$(GAISLER__tbufmem_2p__rtl) \
	$(GAISLER__tbufmem_2p) \
	$(GAISLER__tbufmem__rtl) \
	$(GAISLER__tbufmem) \
	$(GAISLER__svgactrl__rtl) \
	$(GAISLER__svgactrl) \
	$(GAISLER__subsys__body) \
	$(GAISLER__subsys) \
	$(GAISLER__srctrl__rtl) \
	$(GAISLER__srctrl) \
	$(GAISLER__sramtestmod__sim) \
	$(GAISLER__sramtestmod) \
	$(GAISLER__sram16__sim) \
	$(GAISLER__sram16) \
	$(GAISLER__sram__sim) \
	$(GAISLER__sram) \
	$(GAISLER__spimctrl__rtl) \
	$(GAISLER__spimctrl) \
	$(GAISLER__spictrlx__rtl) \
	$(GAISLER__spictrlx) \
	$(GAISLER__spictrl__rtl) \
	$(GAISLER__spictrl) \
	$(GAISLER__spi_flash__sim) \
	$(GAISLER__spi_flash) \
	$(GAISLER__spi2ahbx__rtl) \
	$(GAISLER__spi2ahbx) \
	$(GAISLER__spi2ahb_apb__rtl) \
	$(GAISLER__spi2ahb_apb) \
	$(GAISLER__spi2ahb__rtl) \
	$(GAISLER__spi2ahb) \
	$(GAISLER__spi) \
	$(GAISLER__slavecheck_slv__sim) \
	$(GAISLER__slavecheck_slv) \
	$(GAISLER__sim__body) \
	$(GAISLER__sim) \
	$(GAISLER__ser_phy__behavioral) \
	$(GAISLER__ser_phy) \
	$(GAISLER__sdrtestmod__sim) \
	$(GAISLER__sdrtestmod) \
	$(GAISLER__sdmctrl__rtl) \
	$(GAISLER__sdmctrl) \
	$(GAISLER__sdctrl64__rtl) \
	$(GAISLER__sdctrl64) \
	$(GAISLER__sdctrl__rtl) \
	$(GAISLER__sdctrl) \
	$(GAISLER__rvdmx__rtl) \
	$(GAISLER__rvdmx) \
	$(GAISLER__rvdm__rtl) \
	$(GAISLER__rvdm) \
	$(GAISLER__rstgen__rtl) \
	$(GAISLER__rstgen) \
	$(GAISLER__rgmii_series7__rtl) \
	$(GAISLER__rgmii_series7) \
	$(GAISLER__rgmii_series6__rtl) \
	$(GAISLER__rgmii_series6) \
	$(GAISLER__rgmii_kc705__rtl) \
	$(GAISLER__rgmii_kc705) \
	$(GAISLER__rgmii__rtl) \
	$(GAISLER__rgmii) \
	$(GAISLER__regfile_3p_l3__rtl) \
	$(GAISLER__regfile_3p_l3) \
	$(GAISLER__regfile64sramnv__rtl) \
	$(GAISLER__regfile64sramnv) \
	$(GAISLER__regfile64dffnv__rtl) \
	$(GAISLER__regfile64dffnv) \
	$(GAISLER__rasnv__rtl) \
	$(GAISLER__rasnv) \
	$(GAISLER__ramback__sim) \
	$(GAISLER__ramback) \
	$(GAISLER__pwm_check__sim) \
	$(GAISLER__pwm_check) \
	$(GAISLER__progbuf__rtl) \
	$(GAISLER__progbuf) \
	$(GAISLER__proc3__rtl) \
	$(GAISLER__proc3) \
	$(GAISLER__plic_target__rtl) \
	$(GAISLER__plic_target) \
	$(GAISLER__plic_gateway__rtl) \
	$(GAISLER__plic_gateway) \
	$(GAISLER__plic_encoder__rtl) \
	$(GAISLER__plic_encoder) \
	$(GAISLER__plic) \
	$(GAISLER__phy__behavioral) \
	$(GAISLER__phy) \
	$(GAISLER__noelvsys__hier) \
	$(GAISLER__noelvsys) \
	$(GAISLER__noelvint__body) \
	$(GAISLER__noelvint) \
	$(GAISLER__noelvcpu__hier) \
	$(GAISLER__noelvcpu) \
	$(GAISLER__noelv_cfg) \
	$(GAISLER__noelv) \
	$(GAISLER__net) \
	$(GAISLER__nanofpunv__rtl) \
	$(GAISLER__nanofpunv) \
	$(GAISLER__mulfp__rtl) \
	$(GAISLER__mulfp) \
	$(GAISLER__mul64__rtl) \
	$(GAISLER__mul64) \
	$(GAISLER__mul32__rtl) \
	$(GAISLER__mul32) \
	$(GAISLER__mmutw__rtl) \
	$(GAISLER__mmutw) \
	$(GAISLER__mmutlbcam__rtl) \
	$(GAISLER__mmutlbcam) \
	$(GAISLER__mmutlb__rtl) \
	$(GAISLER__mmutlb) \
	$(GAISLER__mmulrue__rtl) \
	$(GAISLER__mmulrue) \
	$(GAISLER__mmulru__rtl) \
	$(GAISLER__mmulru) \
	$(GAISLER__mmuiface__body) \
	$(GAISLER__mmuiface) \
	$(GAISLER__mmuconfig) \
	$(GAISLER__mmucacheconfig__body) \
	$(GAISLER__mmucacheconfig) \
	$(GAISLER__mmu_icache__rtl) \
	$(GAISLER__mmu_icache) \
	$(GAISLER__mmu_dcache__rtl) \
	$(GAISLER__mmu_dcache) \
	$(GAISLER__mmu_cache__rtl) \
	$(GAISLER__mmu_cache) \
	$(GAISLER__mmu_acache__rtl) \
	$(GAISLER__mmu_acache) \
	$(GAISLER__mmu__rtl) \
	$(GAISLER__mmu) \
	$(GAISLER__misc__body) \
	$(GAISLER__misc) \
	$(GAISLER__memctrl) \
	$(GAISLER__mem2buf__rtl) \
	$(GAISLER__mem2buf) \
	$(GAISLER__logan__rtl) \
	$(GAISLER__logan) \
	$(GAISLER__libmmu__body) \
	$(GAISLER__libmmu) \
	$(GAISLER__libleon3) \
	$(GAISLER__libjtagcom) \
	$(GAISLER__libiu) \
	$(GAISLER__libfpu) \
	$(GAISLER__libdcom__body) \
	$(GAISLER__libdcom) \
	$(GAISLER__libcache__body) \
	$(GAISLER__libcache) \
	$(GAISLER__leon_dsu_stat_base__rtl) \
	$(GAISLER__leon_dsu_stat_base) \
	$(GAISLER__leon4) \
	$(GAISLER__leon3x__rtl) \
	$(GAISLER__leon3x) \
	$(GAISLER__leon3sh__rtl) \
	$(GAISLER__leon3sh) \
	$(GAISLER__leon3s__rtl) \
	$(GAISLER__leon3s) \
	$(GAISLER__leon3cg__rtl) \
	$(GAISLER__leon3cg) \
	$(GAISLER__leon3) \
	$(GAISLER__l3stat__rtl) \
	$(GAISLER__l3stat) \
	$(GAISLER__l2cache__body) \
	$(GAISLER__l2cache) \
	$(GAISLER__l2c_lite_mem__rtl) \
	$(GAISLER__l2c_lite_mem) \
	$(GAISLER__l2c_lite_ctrl__rtl) \
	$(GAISLER__l2c_lite_ctrl) \
	$(GAISLER__l2c_lite_axi__rtl) \
	$(GAISLER__l2c_lite_axi) \
	$(GAISLER__l2c_lite_ahb__rtl) \
	$(GAISLER__l2c_lite_ahb) \
	$(GAISLER__l2c_lite__body) \
	$(GAISLER__l2c_lite) \
	$(GAISLER__jtagtst__body) \
	$(GAISLER__jtagtst) \
	$(GAISLER__jtagcomrv__rtl) \
	$(GAISLER__jtagcomrv) \
	$(GAISLER__jtagcom2__rtl) \
	$(GAISLER__jtagcom2) \
	$(GAISLER__jtagcom__rtl) \
	$(GAISLER__jtagcom) \
	$(GAISLER__jtag_rv__body) \
	$(GAISLER__jtag_rv) \
	$(GAISLER__jtag) \
	$(GAISLER__iunv__rtl) \
	$(GAISLER__iunv) \
	$(GAISLER__iu3__rtl) \
	$(GAISLER__iu3) \
	$(GAISLER__i2cslv__rtl) \
	$(GAISLER__i2cslv) \
	$(GAISLER__i2cmst_gen__rtl) \
	$(GAISLER__i2cmst_gen) \
	$(GAISLER__i2cmst__rtl) \
	$(GAISLER__i2cmst) \
	$(GAISLER__i2c_slave_model) \
	$(GAISLER__i2c2ahbx__rtl) \
	$(GAISLER__i2c2ahbx) \
	$(GAISLER__i2c2ahb_gen__rtl) \
	$(GAISLER__i2c2ahb_gen) \
	$(GAISLER__i2c2ahb_apb_gen__rtl) \
	$(GAISLER__i2c2ahb_apb_gen) \
	$(GAISLER__i2c2ahb_apb__rtl) \
	$(GAISLER__i2c2ahb_apb) \
	$(GAISLER__i2c2ahb__rtl) \
	$(GAISLER__i2c2ahb) \
	$(GAISLER__i2c) \
	$(GAISLER__grversion__rtl) \
	$(GAISLER__grversion) \
	$(GAISLER__grtachom__rtl) \
	$(GAISLER__grtachom) \
	$(GAISLER__grsysmon__rtl) \
	$(GAISLER__grsysmon) \
	$(GAISLER__grplic_ahb__rtl) \
	$(GAISLER__grplic_ahb) \
	$(GAISLER__grplic__rtl) \
	$(GAISLER__grplic) \
	$(GAISLER__grlfpwx__rtl) \
	$(GAISLER__grlfpwx) \
	$(GAISLER__grgpreg__rtl) \
	$(GAISLER__grgpreg) \
	$(GAISLER__grgprbank__rtl) \
	$(GAISLER__grgprbank) \
	$(GAISLER__grgpio__rtl) \
	$(GAISLER__grgpio) \
	$(GAISLER__grfpwxsh__rtl) \
	$(GAISLER__grfpwxsh) \
	$(GAISLER__grfpwx__rtl) \
	$(GAISLER__grfpwx) \
	$(GAISLER__grfpushwx__rtl) \
	$(GAISLER__grfpushwx) \
	$(GAISLER__greths_mb__rtl) \
	$(GAISLER__greths_mb) \
	$(GAISLER__greths__rtl) \
	$(GAISLER__greths) \
	$(GAISLER__grethm_mb__rtl) \
	$(GAISLER__grethm_mb) \
	$(GAISLER__grethm__rtl) \
	$(GAISLER__grethm) \
	$(GAISLER__greth_mb__rtl) \
	$(GAISLER__greth_mb) \
	$(GAISLER__greth_gbit_mb__rtl) \
	$(GAISLER__greth_gbit_mb) \
	$(GAISLER__greth_gbit__rtl) \
	$(GAISLER__greth_gbit) \
	$(GAISLER__greth__rtl) \
	$(GAISLER__greth) \
	$(GAISLER__grdmac2_pkg__body) \
	$(GAISLER__grdmac2_pkg) \
	$(GAISLER__grdmac2_ctrl__rtl) \
	$(GAISLER__grdmac2_ctrl) \
	$(GAISLER__grdmac2_axi__rtl) \
	$(GAISLER__grdmac2_axi) \
	$(GAISLER__grdmac2_apb__rtl) \
	$(GAISLER__grdmac2_apb) \
	$(GAISLER__grdmac2_ahb__rtl) \
	$(GAISLER__grdmac2_ahb) \
	$(GAISLER__grdmac2_acc__rtl) \
	$(GAISLER__grdmac2_acc) \
	$(GAISLER__grdmac2__rtl) \
	$(GAISLER__grdmac2) \
	$(GAISLER__gracectrl__rtl) \
	$(GAISLER__gracectrl) \
	$(GAISLER__gptimer__rtl) \
	$(GAISLER__gptimer) \
	$(GAISLER__gmii_to_mii__rtl) \
	$(GAISLER__gmii_to_mii) \
	$(GAISLER__fputilnv__body) \
	$(GAISLER__fputilnv) \
	$(GAISLER__ethernet_mac) \
	$(GAISLER__elastic_buffer__arch) \
	$(GAISLER__elastic_buffer) \
	$(GAISLER__dummy_pnp__rtl) \
	$(GAISLER__dummy_pnp) \
	$(GAISLER__dsu3x__rtl) \
	$(GAISLER__dsu3x) \
	$(GAISLER__dsu3_mb__rtl) \
	$(GAISLER__dsu3_mb) \
	$(GAISLER__dsu3__rtl) \
	$(GAISLER__dsu3) \
	$(GAISLER__div64__rtl) \
	$(GAISLER__div64) \
	$(GAISLER__div32__rtl) \
	$(GAISLER__div32) \
	$(GAISLER__dfi_phy_sim__sim) \
	$(GAISLER__dfi_phy_sim) \
	$(GAISLER__delay_wire__rtl) \
	$(GAISLER__delay_wire) \
	$(GAISLER__ddrram__sim) \
	$(GAISLER__ddrram) \
	$(GAISLER__ddr3ram__sim) \
	$(GAISLER__ddr3ram) \
	$(GAISLER__ddr2ram__sim) \
	$(GAISLER__ddr2ram) \
	$(GAISLER__dcom_uart__rtl) \
	$(GAISLER__dcom_uart) \
	$(GAISLER__dcom__struct) \
	$(GAISLER__dcom) \
	$(GAISLER__cpucorenv__rtl) \
	$(GAISLER__cpucorenv) \
	$(GAISLER__comma_detect__arch) \
	$(GAISLER__comma_detect) \
	$(GAISLER__cmvalidbits__rtl) \
	$(GAISLER__cmvalidbits) \
	$(GAISLER__clint_ahb__rtl) \
	$(GAISLER__clint_ahb) \
	$(GAISLER__clint__rtl) \
	$(GAISLER__clint) \
	$(GAISLER__charrom_package) \
	$(GAISLER__charrom__rtl) \
	$(GAISLER__charrom) \
	$(GAISLER__cctrlnv__rtl) \
	$(GAISLER__cctrlnv) \
	$(GAISLER__canmux__rtl) \
	$(GAISLER__canmux) \
	$(GAISLER__can_rd__rtl) \
	$(GAISLER__can_rd) \
	$(GAISLER__can_oc__rtl) \
	$(GAISLER__can_oc) \
	$(GAISLER__can_mod__rtl) \
	$(GAISLER__can_mod) \
	$(GAISLER__can_mc__rtl) \
	$(GAISLER__can_mc) \
	$(GAISLER__can) \
	$(GAISLER__cachememnv__rtl) \
	$(GAISLER__cachememnv) \
	$(GAISLER__cachemem__rtl) \
	$(GAISLER__cachemem) \
	$(GAISLER__buf2mem__rtl) \
	$(GAISLER__buf2mem) \
	$(GAISLER__btbnv__rtl) \
	$(GAISLER__btbnv) \
	$(GAISLER__btbdmnv__rtl) \
	$(GAISLER__btbdmnv) \
	$(GAISLER__bscanregsbd__rtl) \
	$(GAISLER__bscanregsbd) \
	$(GAISLER__bscanregs__hier) \
	$(GAISLER__bscanregs) \
	$(GAISLER__bhtnv__rtl) \
	$(GAISLER__bhtnv) \
	$(GAISLER__axixmem__sim) \
	$(GAISLER__axixmem) \
	$(GAISLER__axirep__sim) \
	$(GAISLER__axirep) \
	$(GAISLER__axinullslv__rtl) \
	$(GAISLER__axinullslv) \
	$(GAISLER__aximem__sim) \
	$(GAISLER__aximem) \
	$(GAISLER__axi__body) \
	$(GAISLER__axi) \
	$(GAISLER__arith__body) \
	$(GAISLER__arith) \
	$(GAISLER__apbvga__rtl) \
	$(GAISLER__apbvga) \
	$(GAISLER__apbuart__rtl) \
	$(GAISLER__apbuart) \
	$(GAISLER__apbps2__rtl) \
	$(GAISLER__apbps2) \
	$(GAISLER__apb3cdc__rtl) \
	$(GAISLER__apb3cdc) \
	$(GAISLER__ahbuart__struct) \
	$(GAISLER__ahbuart) \
	$(GAISLER__ahbtrace_mmb__rtl) \
	$(GAISLER__ahbtrace_mmb) \
	$(GAISLER__ahbtrace_mb__rtl) \
	$(GAISLER__ahbtrace_mb) \
	$(GAISLER__ahbtrace__rtl) \
	$(GAISLER__ahbtrace) \
	$(GAISLER__ahbstat__rtl) \
	$(GAISLER__ahbstat) \
	$(GAISLER__ahbsmux__rtl) \
	$(GAISLER__ahbsmux) \
	$(GAISLER__ahbrep__rtl) \
	$(GAISLER__ahbrep) \
	$(GAISLER__ahbram_sim__rtl) \
	$(GAISLER__ahbram_sim) \
	$(GAISLER__ahbram__rtl) \
	$(GAISLER__ahbram) \
	$(GAISLER__ahbmmux__rtl) \
	$(GAISLER__ahbmmux) \
	$(GAISLER__ahbm2axi4__rtl) \
	$(GAISLER__ahbm2axi4) \
	$(GAISLER__ahbm2axi3__rtl) \
	$(GAISLER__ahbm2axi3) \
	$(GAISLER__ahbm2axi__rtl) \
	$(GAISLER__ahbm2axi) \
	$(GAISLER__ahbjtagrv__struct) \
	$(GAISLER__ahbjtagrv) \
	$(GAISLER__ahbjtag_bsd__struct) \
	$(GAISLER__ahbjtag_bsd) \
	$(GAISLER__ahbjtag__struct) \
	$(GAISLER__ahbjtag) \
	$(GAISLER__ahbdpram__rtl) \
	$(GAISLER__ahbdpram) \
	$(GAISLER__ahb_mst_iface__rtl) \
	$(GAISLER__ahb_mst_iface) \
	$(GAISLER__ahb2axib__rtl) \
	$(GAISLER__ahb2axib) \
	$(GAISLER__ahb2axi_l__rtl) \
	$(GAISLER__ahb2axi_l) \
	$(GAISLER__ahb2axi4b__rtl) \
	$(GAISLER__ahb2axi4b) \
	$(GAISLER__ahb2axi3b__rtl) \
	$(GAISLER__ahb2axi3b)

$(GAISLER__ahb2axi3b) \
$(GAISLER__ahb2axi3b__rtl) : ./../../lib/gaisler/axi/ahb2axi3b.vhd \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/ahb2axi3b.vhd

$(GAISLER__ahb2axi4b) \
$(GAISLER__ahb2axi4b__rtl) : ./../../lib/gaisler/axi/ahb2axi4b.vhd \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/ahb2axi4b.vhd

$(GAISLER__ahb2axi_l) \
$(GAISLER__ahb2axi_l__rtl) : ./../../lib/gaisler/axi/ahb2axi_l.vhd \
		$(GAISLER__axi) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/ahb2axi_l.vhd

$(GAISLER__ahb2axib) \
$(GAISLER__ahb2axib__rtl) : ./../../lib/gaisler/axi/ahb2axib.vhd \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/ahb2axib.vhd

$(GAISLER__ahb_mst_iface) \
$(GAISLER__ahb_mst_iface__rtl) : ./../../lib/gaisler/misc/ahb_mst_iface.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahb_mst_iface.vhd

$(GAISLER__ahbdpram) \
$(GAISLER__ahbdpram__rtl) : ./../../lib/gaisler/misc/ahbdpram.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbdpram.vhd

$(GAISLER__ahbjtag) \
$(GAISLER__ahbjtag__struct) : ./../../lib/gaisler/jtag/ahbjtag.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__dftlib) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/ahbjtag.vhd

$(GAISLER__ahbjtag_bsd) \
$(GAISLER__ahbjtag_bsd__struct) : ./../../lib/gaisler/jtag/ahbjtag_bsd.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/ahbjtag_bsd.vhd

$(GAISLER__ahbjtagrv) \
$(GAISLER__ahbjtagrv__struct) : ./../../lib/gaisler/jtag/ahbjtagrv.vhd \
		$(GAISLER__jtag) \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/ahbjtagrv.vhd

$(GAISLER__ahbm2axi) \
$(GAISLER__ahbm2axi__rtl) : ./../../lib/gaisler/axi/ahbm2axi.vhd \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/ahbm2axi.vhd

$(GAISLER__ahbm2axi3) \
$(GAISLER__ahbm2axi3__rtl) : ./../../lib/gaisler/axi/ahbm2axi3.vhd \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/ahbm2axi3.vhd

$(GAISLER__ahbm2axi4) \
$(GAISLER__ahbm2axi4__rtl) : ./../../lib/gaisler/axi/ahbm2axi4.vhd \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/ahbm2axi4.vhd

$(GAISLER__ahbmmux) \
$(GAISLER__ahbmmux__rtl) : ./../../lib/gaisler/misc/ahbmmux.vhd \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbmmux.vhd

$(GAISLER__ahbram) \
$(GAISLER__ahbram__rtl) : ./../../lib/gaisler/misc/ahbram.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbram.vhd

$(GAISLER__ahbram_sim) \
$(GAISLER__ahbram_sim__rtl) : ./../../lib/gaisler/sim/ahbram_sim.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__stdio) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/ahbram_sim.vhd

$(GAISLER__ahbrep) \
$(GAISLER__ahbrep__rtl) : ./../../lib/gaisler/sim/ahbrep.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/ahbrep.vhd

$(GAISLER__ahbsmux) \
$(GAISLER__ahbsmux__rtl) : ./../../lib/gaisler/misc/ahbsmux.vhd \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbsmux.vhd

$(GAISLER__ahbstat) \
$(GAISLER__ahbstat__rtl) : ./../../lib/gaisler/misc/ahbstat.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbstat.vhd

$(GAISLER__ahbtrace) \
$(GAISLER__ahbtrace__rtl) : ./../../lib/gaisler/misc/ahbtrace.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbtrace.vhd

$(GAISLER__ahbtrace_mb) \
$(GAISLER__ahbtrace_mb__rtl) : ./../../lib/gaisler/misc/ahbtrace_mb.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbtrace_mb.vhd

$(GAISLER__ahbtrace_mmb) \
$(GAISLER__ahbtrace_mmb__rtl) : ./../../lib/gaisler/misc/ahbtrace_mmb.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/ahbtrace_mmb.vhd

$(GAISLER__ahbuart) \
$(GAISLER__ahbuart__struct) : ./../../lib/gaisler/uart/ahbuart.vhd \
		$(GAISLER__libdcom) \
		$(GAISLER__uart) \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/uart/ahbuart.vhd

$(GAISLER__apb3cdc) \
$(GAISLER__apb3cdc__rtl) : ./../../lib/gaisler/misc/apb3cdc.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/apb3cdc.vhd

$(GAISLER__apbps2) \
$(GAISLER__apbps2__rtl) : ./../../lib/gaisler/misc/apbps2.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/apbps2.vhd

$(GAISLER__apbuart) \
$(GAISLER__apbuart__rtl) : ./../../lib/gaisler/uart/apbuart.vhd \
		$(GAISLER__uart) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/uart/apbuart.vhd

$(GAISLER__apbvga) \
$(GAISLER__apbvga__rtl) : ./../../lib/gaisler/misc/apbvga.vhd \
		$(GAISLER__charrom_package) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/apbvga.vhd

$(GAISLER__arith) \
$(GAISLER__arith__body) : ./../../lib/gaisler/arith/arith.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/arith/arith.vhd

$(GAISLER__axi) \
$(GAISLER__axi__body) : ./../../lib/gaisler/axi/axi.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/axi.vhd

$(GAISLER__aximem) \
$(GAISLER__aximem__sim) : ./../../lib/gaisler/sim/aximem.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/aximem.vhd

$(GAISLER__axinullslv) \
$(GAISLER__axinullslv__rtl) : ./../../lib/gaisler/axi/axinullslv.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/axi/axinullslv.vhd

$(GAISLER__axirep) \
$(GAISLER__axirep__sim) : ./../../lib/gaisler/sim/axirep.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(TECHMAP__gencomp) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/axirep.vhd

$(GAISLER__axixmem) \
$(GAISLER__axixmem__sim) : ./../../lib/gaisler/sim/axixmem.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/axixmem.vhd

$(GAISLER__bhtnv) \
$(GAISLER__bhtnv__rtl) : ./../../lib/gaisler/noelv/core/bhtnv.vhd \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__amba) \
		$(GAISLER__noelv) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/bhtnv.vhd

$(GAISLER__bscanregs) \
$(GAISLER__bscanregs__hier) : ./../../lib/gaisler/jtag/bscanregs.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/bscanregs.vhd

$(GAISLER__bscanregsbd) \
$(GAISLER__bscanregsbd__rtl) : ./../../lib/gaisler/jtag/bscanregsbd.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/bscanregsbd.vhd

$(GAISLER__btbdmnv) \
$(GAISLER__btbdmnv__rtl) : ./../../lib/gaisler/noelv/core/btbdmnv.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__riscv) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/btbdmnv.vhd

$(GAISLER__btbnv) \
$(GAISLER__btbnv__rtl) : ./../../lib/gaisler/noelv/core/btbnv.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__riscv) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/btbnv.vhd

$(GAISLER__buf2mem) \
$(GAISLER__buf2mem__rtl) : ./../../lib/gaisler/grdmac2/buf2mem.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/buf2mem.vhd

$(GAISLER__cachemem) \
$(GAISLER__cachemem__rtl) : ./../../lib/gaisler/leon3v3/cachemem.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/cachemem.vhd

$(GAISLER__cachememnv) \
$(GAISLER__cachememnv__rtl) : ./../../lib/gaisler/noelv/core/cachememnv.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__riscv) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/cachememnv.vhd

$(GAISLER__can) : ./../../lib/gaisler/can/can.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/can/can.vhd

$(GAISLER__can_mc) \
$(GAISLER__can_mc__rtl) : ./../../lib/gaisler/can/can_mc.vhd \
		$(GAISLER__can) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/can/can_mc.vhd

$(GAISLER__can_mod) \
$(GAISLER__can_mod__rtl) : ./../../lib/gaisler/can/can_mod.vhd \
		$(GRLIB__amba) \
		$(GAISLER__can) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(OPENCORES__cancomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/can/can_mod.vhd

$(GAISLER__can_oc) \
$(GAISLER__can_oc__rtl) : ./../../lib/gaisler/can/can_oc.vhd \
		$(GAISLER__can) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/can/can_oc.vhd

$(GAISLER__can_rd) \
$(GAISLER__can_rd__rtl) : ./../../lib/gaisler/can/can_rd.vhd \
		$(GAISLER__can) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/can/can_rd.vhd

$(GAISLER__canmux) \
$(GAISLER__canmux__rtl) : ./../../lib/gaisler/can/canmux.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/can/canmux.vhd

$(GAISLER__cctrlnv) \
$(GAISLER__cctrlnv__rtl) : ./../../lib/gaisler/noelv/core/cctrlnv.vhd \
		$(GAISLER__utilnv) \
		$(GAISLER__mmucacheconfig) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(GRLIB__sparc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/cctrlnv.vhd

$(GAISLER__charrom) \
$(GAISLER__charrom__rtl) : ./../../lib/gaisler/misc/charrom.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/charrom.vhd

$(GAISLER__charrom_package) : ./../../lib/gaisler/misc/charrom_package.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/charrom_package.vhd

$(GAISLER__clint) \
$(GAISLER__clint__rtl) : ./../../lib/gaisler/noelv/clint/clint.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/clint/clint.vhd

$(GAISLER__clint_ahb) \
$(GAISLER__clint_ahb__rtl) : ./../../lib/gaisler/noelv/clint/clint_ahb.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/clint/clint_ahb.vhd

$(GAISLER__cmvalidbits) \
$(GAISLER__cmvalidbits__rtl) : ./../../lib/gaisler/leon3v3/cmvalidbits.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/cmvalidbits.vhd

$(GAISLER__comma_detect) \
$(GAISLER__comma_detect__arch) : ./../../lib/gaisler/greth/adapters/comma_detect.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/comma_detect.vhd

$(GAISLER__cpucorenv) \
$(GAISLER__cpucorenv__rtl) : ./../../lib/gaisler/noelv/core/cpucorenv.vhd \
		$(GAISLER__utilnv) \
		$(GAISLER__mmucacheconfig) \
		$(GAISLER__arith) \
		$(GAISLER__noelvint) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__riscv) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/cpucorenv.vhd

$(GAISLER__dcom) \
$(GAISLER__dcom__struct) : ./../../lib/gaisler/uart/dcom.vhd \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/uart/dcom.vhd

$(GAISLER__dcom_uart) \
$(GAISLER__dcom_uart__rtl) : ./../../lib/gaisler/uart/dcom_uart.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__libdcom) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/uart/dcom_uart.vhd

$(GAISLER__ddr2ram) \
$(GAISLER__ddr2ram__sim) : ./../../lib/gaisler/sim/ddr2ram.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/ddr2ram.vhd

$(GAISLER__ddr3ram) \
$(GAISLER__ddr3ram__sim) : ./../../lib/gaisler/sim/ddr3ram.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/ddr3ram.vhd

$(GAISLER__ddrram) \
$(GAISLER__ddrram__sim) : ./../../lib/gaisler/sim/ddrram.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/ddrram.vhd

$(GAISLER__delay_wire) \
$(GAISLER__delay_wire__rtl) : ./../../lib/gaisler/sim/delay_wire.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/delay_wire.vhd

$(GAISLER__dfi_phy_sim) \
$(GAISLER__dfi_phy_sim__sim) : ./../../lib/gaisler/sim/dfi_phy_sim.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/dfi_phy_sim.vhd

$(GAISLER__div32) \
$(GAISLER__div32__rtl) : ./../../lib/gaisler/arith/div32.vhd \
		$(GAISLER__arith) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/arith/div32.vhd

$(GAISLER__div64) \
$(GAISLER__div64__rtl) : ./../../lib/gaisler/noelv/core/div64.vhd \
		$(GAISLER__utilnv) \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__amba) \
		$(GAISLER__noelv) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/div64.vhd

$(GAISLER__dsu3) \
$(GAISLER__dsu3__rtl) : ./../../lib/gaisler/leon3v3/dsu3.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/dsu3.vhd

$(GAISLER__dsu3_mb) \
$(GAISLER__dsu3_mb__rtl) : ./../../lib/gaisler/leon3v3/dsu3_mb.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/dsu3_mb.vhd

$(GAISLER__dsu3x) \
$(GAISLER__dsu3x__rtl) : ./../../lib/gaisler/leon3v3/dsu3x.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/dsu3x.vhd

$(GAISLER__dummy_pnp) \
$(GAISLER__dummy_pnp__rtl) : ./../../lib/gaisler/noelv/subsys/dummy_pnp.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/subsys/dummy_pnp.vhd

$(GAISLER__elastic_buffer) \
$(GAISLER__elastic_buffer__arch) : ./../../lib/gaisler/greth/adapters/elastic_buffer.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/elastic_buffer.vhd

$(GAISLER__ethernet_mac) : ./../../lib/gaisler/greth/ethernet_mac.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/ethernet_mac.vhd

$(GAISLER__fputilnv) \
$(GAISLER__fputilnv__body) : ./../../lib/gaisler/noelv/core/fputilnv.vhd \
		$(IEEE__math_real) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GAISLER__utilnv) \
		$(GRLIB__riscv) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/fputilnv.vhd

$(GAISLER__gmii_to_mii) \
$(GAISLER__gmii_to_mii__rtl) : ./../../lib/gaisler/greth/adapters/gmii_to_mii.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/gmii_to_mii.vhd

$(GAISLER__gptimer) \
$(GAISLER__gptimer__rtl) : ./../../lib/gaisler/misc/gptimer.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/gptimer.vhd

$(GAISLER__gracectrl) \
$(GAISLER__gracectrl__rtl) : ./../../lib/gaisler/misc/gracectrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/gracectrl.vhd

$(GAISLER__grdmac2) \
$(GAISLER__grdmac2__rtl) : ./../../lib/gaisler/grdmac2/grdmac2.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__generic_bm_pkg) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/grdmac2.vhd

$(GAISLER__grdmac2_acc) \
$(GAISLER__grdmac2_acc__rtl) : ./../../lib/gaisler/grdmac2/grdmac2_acc.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/grdmac2_acc.vhd

$(GAISLER__grdmac2_ahb) \
$(GAISLER__grdmac2_ahb__rtl) : ./../../lib/gaisler/grdmac2/grdmac2_ahb.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__generic_bm_pkg) \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/grdmac2_ahb.vhd

$(GAISLER__grdmac2_apb) \
$(GAISLER__grdmac2_apb__rtl) : ./../../lib/gaisler/grdmac2/grdmac2_apb.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/grdmac2_apb.vhd

$(GAISLER__grdmac2_axi) \
$(GAISLER__grdmac2_axi__rtl) : ./../../lib/gaisler/grdmac2/grdmac2_axi.vhd \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__generic_bm_pkg) \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/grdmac2_axi.vhd

$(GAISLER__grdmac2_ctrl) \
$(GAISLER__grdmac2_ctrl__rtl) : ./../../lib/gaisler/grdmac2/grdmac2_ctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__devices) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/grdmac2_ctrl.vhd

$(GAISLER__grdmac2_pkg) \
$(GAISLER__grdmac2_pkg__body) : ./../../lib/gaisler/grdmac2/grdmac2_pkg.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/grdmac2_pkg.vhd

$(GAISLER__greth) \
$(GAISLER__greth__rtl) : ./../../lib/gaisler/greth/greth.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/greth.vhd

$(GAISLER__greth_gbit) \
$(GAISLER__greth_gbit__rtl) : ./../../lib/gaisler/greth/greth_gbit.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/greth_gbit.vhd

$(GAISLER__greth_gbit_mb) \
$(GAISLER__greth_gbit_mb__rtl) : ./../../lib/gaisler/greth/greth_gbit_mb.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/greth_gbit_mb.vhd

$(GAISLER__greth_mb) \
$(GAISLER__greth_mb__rtl) : ./../../lib/gaisler/greth/greth_mb.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/greth_mb.vhd

$(GAISLER__grethm) \
$(GAISLER__grethm__rtl) : ./../../lib/gaisler/greth/grethm.vhd \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/grethm.vhd

$(GAISLER__grethm_mb) \
$(GAISLER__grethm_mb__rtl) : ./../../lib/gaisler/greth/grethm_mb.vhd \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/grethm_mb.vhd

$(GAISLER__greths) \
$(GAISLER__greths__rtl) : ./../../lib/gaisler/greth/greths.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/greths.vhd

$(GAISLER__greths_mb) \
$(GAISLER__greths_mb__rtl) : ./../../lib/gaisler/greth/greths_mb.vhd \
		$(ETH__ethcomp) \
		$(GAISLER__ethernet_mac) \
		$(GAISLER__net) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/greths_mb.vhd

$(GAISLER__grfpushwx) \
$(GAISLER__grfpushwx__rtl) : ./../../lib/gaisler/leon3/grfpushwx.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3/grfpushwx.vhd

$(GAISLER__grfpwx) \
$(GAISLER__grfpwx__rtl) : ./../../lib/gaisler/leon3v3/grfpwx.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__libleon3) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(TECHMAP__netcomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/grfpwx.vhd

$(GAISLER__grfpwxsh) \
$(GAISLER__grfpwxsh__rtl) : ./../../lib/gaisler/leon3v3/grfpwxsh.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__libleon3) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/grfpwxsh.vhd

$(GAISLER__grgpio) \
$(GAISLER__grgpio__rtl) : ./../../lib/gaisler/misc/grgpio.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/grgpio.vhd

$(GAISLER__grgprbank) \
$(GAISLER__grgprbank__rtl) : ./../../lib/gaisler/misc/grgprbank.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/grgprbank.vhd

$(GAISLER__grgpreg) \
$(GAISLER__grgpreg__rtl) : ./../../lib/gaisler/misc/grgpreg.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/grgpreg.vhd

$(GAISLER__grlfpwx) \
$(GAISLER__grlfpwx__rtl) : ./../../lib/gaisler/leon3v3/grlfpwx.vhd \
		$(TECHMAP__netcomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__libleon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/grlfpwx.vhd

$(GAISLER__grplic) \
$(GAISLER__grplic__rtl) : ./../../lib/gaisler/plic/grplic.vhd \
		$(GAISLER__plic) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/plic/grplic.vhd

$(GAISLER__grplic_ahb) \
$(GAISLER__grplic_ahb__rtl) : ./../../lib/gaisler/plic/grplic_ahb.vhd \
		$(GAISLER__plic) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/plic/grplic_ahb.vhd

$(GAISLER__grsysmon) \
$(GAISLER__grsysmon__rtl) : ./../../lib/gaisler/misc/grsysmon.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__misc) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/grsysmon.vhd

$(GAISLER__grtachom) \
$(GAISLER__grtachom__rtl) : ./../../lib/gaisler/misc/grtachom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__std_logic_arith) \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/grtachom.vhd

$(GAISLER__grversion) \
$(GAISLER__grversion__rtl) : ./../../lib/gaisler/misc/grversion.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/grversion.vhd

$(GAISLER__i2c) : ./../../lib/gaisler/i2c/i2c.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2c.vhd

$(GAISLER__i2c2ahb) \
$(GAISLER__i2c2ahb__rtl) : ./../../lib/gaisler/i2c/i2c2ahb.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2c2ahb.vhd

$(GAISLER__i2c2ahb_apb) \
$(GAISLER__i2c2ahb_apb__rtl) : ./../../lib/gaisler/i2c/i2c2ahb_apb.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__i2c) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2c2ahb_apb.vhd

$(GAISLER__i2c2ahb_apb_gen) \
$(GAISLER__i2c2ahb_apb_gen__rtl) : ./../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2c2ahb_apb_gen.vhd

$(GAISLER__i2c2ahb_gen) \
$(GAISLER__i2c2ahb_gen__rtl) : ./../../lib/gaisler/i2c/i2c2ahb_gen.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2c2ahb_gen.vhd

$(GAISLER__i2c2ahbx) \
$(GAISLER__i2c2ahbx__rtl) : ./../../lib/gaisler/i2c/i2c2ahbx.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__i2c) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2c2ahbx.vhd

$(GAISLER__i2c_slave_model) : ./../../lib/gaisler/i2c/i2c_slave_model.v
	$(VLOG) -quiet -work gaisler ./../../lib/gaisler/i2c/i2c_slave_model.v

$(GAISLER__i2cmst) \
$(GAISLER__i2cmst__rtl) : ./../../lib/gaisler/i2c/i2cmst.vhd \
		$(OPENCORES__i2coc) \
		$(GAISLER__i2c) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2cmst.vhd

$(GAISLER__i2cmst_gen) \
$(GAISLER__i2cmst_gen__rtl) : ./../../lib/gaisler/i2c/i2cmst_gen.vhd \
		$(GAISLER__i2c) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2cmst_gen.vhd

$(GAISLER__i2cslv) \
$(GAISLER__i2cslv__rtl) : ./../../lib/gaisler/i2c/i2cslv.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__i2c) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/i2c/i2cslv.vhd

$(GAISLER__iu3) \
$(GAISLER__iu3__rtl) : ./../../lib/gaisler/leon3v3/iu3.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__sparc) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/iu3.vhd

$(GAISLER__iunv) \
$(GAISLER__iunv__rtl) : ./../../lib/gaisler/noelv/core/iunv.vhd \
		$(GRLIB__cpu_disas) \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__riscv_disas) \
		$(GAISLER__fputilnv) \
		$(GAISLER__utilnv) \
		$(GAISLER__mmucacheconfig) \
		$(GAISLER__arith) \
		$(GAISLER__noelvint) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__amba) \
		$(GAISLER__noelv) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__riscv) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/iunv.vhd

$(GAISLER__jtag) : ./../../lib/gaisler/jtag/jtag.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/jtag.vhd

$(GAISLER__jtag_rv) \
$(GAISLER__jtag_rv__body) : ./../../lib/gaisler/jtag/jtag_rv.vhd \
		$(GAISLER__jtagtst) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/jtag_rv.vhd

$(GAISLER__jtagcom) \
$(GAISLER__jtagcom__rtl) : ./../../lib/gaisler/jtag/jtagcom.vhd \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/jtagcom.vhd

$(GAISLER__jtagcom2) \
$(GAISLER__jtagcom2__rtl) : ./../../lib/gaisler/jtag/jtagcom2.vhd \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/jtagcom2.vhd

$(GAISLER__jtagcomrv) \
$(GAISLER__jtagcomrv__rtl) : ./../../lib/gaisler/jtag/jtagcomrv.vhd \
		$(GAISLER__libjtagcom) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/jtagcomrv.vhd

$(GAISLER__jtagtst) \
$(GAISLER__jtagtst__body) : ./../../lib/gaisler/jtag/jtagtst.vhd \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/jtagtst.vhd

$(GAISLER__l2c_lite) \
$(GAISLER__l2c_lite__body) : ./../../lib/gaisler/l2c_lite/l2c_lite.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__math_real) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/l2c_lite/l2c_lite.vhd

$(GAISLER__l2c_lite_ahb) \
$(GAISLER__l2c_lite_ahb__rtl) : ./../../lib/gaisler/l2c_lite/l2c_lite_ahb.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__math_real) \
		$(GAISLER__l2c_lite) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_ahb.vhd

$(GAISLER__l2c_lite_axi) \
$(GAISLER__l2c_lite_axi__rtl) : ./../../lib/gaisler/l2c_lite/l2c_lite_axi.vhd \
		$(GRLIB__generic_bm_pkg) \
		$(GAISLER__axi) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__math_real) \
		$(GAISLER__l2c_lite) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_axi.vhd

$(GAISLER__l2c_lite_ctrl) \
$(GAISLER__l2c_lite_ctrl__rtl) : ./../../lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__math_real) \
		$(GAISLER__l2c_lite) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd

$(GAISLER__l2c_lite_mem) \
$(GAISLER__l2c_lite_mem__rtl) : ./../../lib/gaisler/l2c_lite/l2c_lite_mem.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__math_real) \
		$(GAISLER__l2c_lite) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_mem.vhd

$(GAISLER__l2cache) \
$(GAISLER__l2cache__body) : ./../../lib/gaisler/l2cache/pkg/l2cache.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/l2cache/pkg/l2cache.vhd

$(GAISLER__l3stat) \
$(GAISLER__l3stat__rtl) : ./../../lib/gaisler/leon3v3/l3stat.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__leon3) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/l3stat.vhd

$(GAISLER__leon3) : ./../../lib/gaisler/leon3/leon3.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3/leon3.vhd

$(GAISLER__leon3cg) \
$(GAISLER__leon3cg__rtl) : ./../../lib/gaisler/leon3v3/leon3cg.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/leon3cg.vhd

$(GAISLER__leon3s) \
$(GAISLER__leon3s__rtl) : ./../../lib/gaisler/leon3v3/leon3s.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/leon3s.vhd

$(GAISLER__leon3sh) \
$(GAISLER__leon3sh__rtl) : ./../../lib/gaisler/leon3v3/leon3sh.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/leon3sh.vhd

$(GAISLER__leon3x) \
$(GAISLER__leon3x__rtl) : ./../../lib/gaisler/leon3v3/leon3x.vhd \
		$(GAISLER__libleon3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__netcomp) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/leon3x.vhd

$(GAISLER__leon4) : ./../../lib/gaisler/leon4/leon4.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon4/leon4.vhd

$(GAISLER__leon_dsu_stat_base) \
$(GAISLER__leon_dsu_stat_base__rtl) : ./../../lib/gaisler/subsys/leon_dsu_stat_base.vhd \
		$(GAISLER__subsys) \
		$(GAISLER__leon4) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/subsys/leon_dsu_stat_base.vhd

$(GAISLER__libcache) \
$(GAISLER__libcache__body) : ./../../lib/gaisler/leon3v3/libcache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/libcache.vhd

$(GAISLER__libdcom) \
$(GAISLER__libdcom__body) : ./../../lib/gaisler/uart/libdcom.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/uart/libdcom.vhd

$(GAISLER__libfpu) : ./../../lib/gaisler/leon3v3/libfpu.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/libfpu.vhd

$(GAISLER__libiu) : ./../../lib/gaisler/leon3v3/libiu.vhd \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/libiu.vhd

$(GAISLER__libjtagcom) : ./../../lib/gaisler/jtag/libjtagcom.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/jtag/libjtagcom.vhd

$(GAISLER__libleon3) : ./../../lib/gaisler/leon3v3/libleon3.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/libleon3.vhd

$(GAISLER__libmmu) \
$(GAISLER__libmmu__body) : ./../../lib/gaisler/srmmu/libmmu.vhd \
		$(GRLIB__amba) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/libmmu.vhd

$(GAISLER__logan) \
$(GAISLER__logan__rtl) : ./../../lib/gaisler/misc/logan.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/logan.vhd

$(GAISLER__mem2buf) \
$(GAISLER__mem2buf__rtl) : ./../../lib/gaisler/grdmac2/mem2buf.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__grdmac2_pkg) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/grdmac2/mem2buf.vhd

$(GAISLER__memctrl) : ./../../lib/gaisler/memctrl/memctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/memctrl/memctrl.vhd

$(GAISLER__misc) \
$(GAISLER__misc__body) : ./../../lib/gaisler/misc/misc.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/misc.vhd

$(GAISLER__mmu) \
$(GAISLER__mmu__rtl) : ./../../lib/gaisler/srmmu/mmu.vhd \
		$(GAISLER__libmmu) \
		$(GRLIB__amba) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmu.vhd

$(GAISLER__mmu_acache) \
$(GAISLER__mmu_acache__rtl) : ./../../lib/gaisler/leon3v3/mmu_acache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GAISLER__libiu) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/mmu_acache.vhd

$(GAISLER__mmu_cache) \
$(GAISLER__mmu_cache__rtl) : ./../../lib/gaisler/leon3v3/mmu_cache.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__libleon3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/mmu_cache.vhd

$(GAISLER__mmu_dcache) \
$(GAISLER__mmu_dcache__rtl) : ./../../lib/gaisler/leon3v3/mmu_dcache.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/mmu_dcache.vhd

$(GAISLER__mmu_icache) \
$(GAISLER__mmu_icache__rtl) : ./../../lib/gaisler/leon3v3/mmu_icache.vhd \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__leon3) \
		$(GAISLER__libiu) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/mmu_icache.vhd

$(GAISLER__mmucacheconfig) \
$(GAISLER__mmucacheconfig__body) : ./../../lib/gaisler/noelv/core/mmuconfig.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelvint) \
		$(GRLIB__riscv) \
		$(GAISLER__utilnv) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/mmuconfig.vhd

$(GAISLER__mmuconfig) : ./../../lib/gaisler/srmmu/mmuconfig.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmuconfig.vhd

$(GAISLER__mmuiface) \
$(GAISLER__mmuiface__body) : ./../../lib/gaisler/srmmu/mmuiface.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmuiface.vhd

$(GAISLER__mmulru) \
$(GAISLER__mmulru__rtl) : ./../../lib/gaisler/srmmu/mmulru.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmulru.vhd

$(GAISLER__mmulrue) \
$(GAISLER__mmulrue__rtl) : ./../../lib/gaisler/srmmu/mmulrue.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmulrue.vhd

$(GAISLER__mmutlb) \
$(GAISLER__mmutlb__rtl) : ./../../lib/gaisler/srmmu/mmutlb.vhd \
		$(GAISLER__libmmu) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmutlb.vhd

$(GAISLER__mmutlbcam) \
$(GAISLER__mmutlbcam__rtl) : ./../../lib/gaisler/srmmu/mmutlbcam.vhd \
		$(GAISLER__libmmu) \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmutlbcam.vhd

$(GAISLER__mmutw) \
$(GAISLER__mmutw__rtl) : ./../../lib/gaisler/srmmu/mmutw.vhd \
		$(GAISLER__libmmu) \
		$(TECHMAP__gencomp) \
		$(GAISLER__mmuiface) \
		$(GAISLER__mmuconfig) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/srmmu/mmutw.vhd

$(GAISLER__mul32) \
$(GAISLER__mul32__rtl) : ./../../lib/gaisler/arith/mul32.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__arith) \
		$(GRLIB__multlib) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/arith/mul32.vhd

$(GAISLER__mul64) \
$(GAISLER__mul64__rtl) : ./../../lib/gaisler/noelv/core/mul64.vhd \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GAISLER__noelv) \
		$(TECHMAP__gencomp) \
		$(GRLIB__multlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/mul64.vhd

$(GAISLER__mulfp) \
$(GAISLER__mulfp__rtl) : ./../../lib/gaisler/noelv/core/mulfp.vhd \
		$(GAISLER__fputilnv) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GRLIB__riscv) \
		$(GAISLER__utilnv) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/mulfp.vhd

$(GAISLER__nanofpunv) \
$(GAISLER__nanofpunv__rtl) : ./../../lib/gaisler/noelv/core/nanofpunv.vhd \
		$(GAISLER__mulfp) \
		$(GAISLER__fputilnv) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GRLIB__riscv) \
		$(GAISLER__utilnv) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/nanofpunv.vhd

$(GAISLER__net) : ./../../lib/gaisler/net/net.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/net/net.vhd

$(GAISLER__noelv) : ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv.vhd

$(GAISLER__noelv_cfg) : ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv_cfg_64.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv_cfg_64.vhd

$(GAISLER__noelvcpu) \
$(GAISLER__noelvcpu__hier) : ./../../lib/gaisler/noelv/subsys/noelvcpu.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/subsys/noelvcpu.vhd

$(GAISLER__noelvint) \
$(GAISLER__noelvint__body) : ./../../lib/gaisler/noelv/core/noelvint.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__riscv) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/noelvint.vhd

$(GAISLER__noelvsys) \
$(GAISLER__noelvsys__hier) : ./../../lib/gaisler/noelv/subsys/noelvsys.vhd \
		$(GAISLER__plic) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__noelv) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/subsys/noelvsys.vhd

$(GAISLER__phy) \
$(GAISLER__phy__behavioral) : ./../../lib/gaisler/sim/phy.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/phy.vhd

$(GAISLER__plic) : ./../../lib/gaisler/plic/plic.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/plic/plic.vhd

$(GAISLER__plic_encoder) \
$(GAISLER__plic_encoder__rtl) : ./../../lib/gaisler/plic/plic_encoder.vhd \
		$(GAISLER__plic) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/plic/plic_encoder.vhd

$(GAISLER__plic_gateway) \
$(GAISLER__plic_gateway__rtl) : ./../../lib/gaisler/plic/plic_gateway.vhd \
		$(GAISLER__plic) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/plic/plic_gateway.vhd

$(GAISLER__plic_target) \
$(GAISLER__plic_target__rtl) : ./../../lib/gaisler/plic/plic_target.vhd \
		$(GAISLER__plic) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/plic/plic_target.vhd

$(GAISLER__proc3) \
$(GAISLER__proc3__rtl) : ./../../lib/gaisler/leon3v3/proc3.vhd \
		$(GAISLER__libleon3) \
		$(GAISLER__mmuiface) \
		$(GAISLER__libcache) \
		$(GAISLER__mmuconfig) \
		$(GAISLER__arith) \
		$(GAISLER__libfpu) \
		$(GAISLER__libiu) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/proc3.vhd

$(GAISLER__progbuf) \
$(GAISLER__progbuf__rtl) : ./../../lib/gaisler/noelv/core/progbuf.vhd \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GAISLER__noelv) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/progbuf.vhd

$(GAISLER__pwm_check) \
$(GAISLER__pwm_check__sim) : ./../../lib/gaisler/sim/pwm_check.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__sim) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__devices) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/pwm_check.vhd

$(GAISLER__ramback) \
$(GAISLER__ramback__sim) : ./../../lib/gaisler/sim/ramback.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__stdio) \
		$(IEEE__numeric_std) \
		$(IEEE__std_logic_1164) \
		$(STD__textio)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/ramback.vhd

$(GAISLER__rasnv) \
$(GAISLER__rasnv__rtl) : ./../../lib/gaisler/noelv/core/rasnv.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__riscv) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/rasnv.vhd

$(GAISLER__regfile64dffnv) \
$(GAISLER__regfile64dffnv__rtl) : ./../../lib/gaisler/noelv/core/regfile64dffnv.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__amba) \
		$(GAISLER__noelv) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/regfile64dffnv.vhd

$(GAISLER__regfile64sramnv) \
$(GAISLER__regfile64sramnv__rtl) : ./../../lib/gaisler/noelv/core/regfile64sramnv.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__amba) \
		$(GAISLER__noelv) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(TECHMAP__allmem) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/regfile64sramnv.vhd

$(GAISLER__regfile_3p_l3) \
$(GAISLER__regfile_3p_l3__rtl) : ./../../lib/gaisler/leon3v3/regfile_3p_l3.vhd \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/regfile_3p_l3.vhd

$(GAISLER__rgmii) \
$(GAISLER__rgmii__rtl) : ./../../lib/gaisler/greth/adapters/rgmii.vhd \
		$(ETH__grethpkg) \
		$(TECHMAP__allclkgen) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/rgmii.vhd

$(GAISLER__rgmii_kc705) \
$(GAISLER__rgmii_kc705__rtl) : ./../../lib/gaisler/greth/adapters/rgmii_kc705.vhd \
		$(ETH__grethpkg) \
		$(TECHMAP__allclkgen) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/rgmii_kc705.vhd

$(GAISLER__rgmii_series6) \
$(GAISLER__rgmii_series6__rtl) : ./../../lib/gaisler/greth/adapters/rgmii_series6.vhd \
		$(ETH__grethpkg) \
		$(TECHMAP__allclkgen) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/rgmii_series6.vhd

$(GAISLER__rgmii_series7) \
$(GAISLER__rgmii_series7__rtl) : ./../../lib/gaisler/greth/adapters/rgmii_series7.vhd \
		$(ETH__grethpkg) \
		$(TECHMAP__allclkgen) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/rgmii_series7.vhd

$(GAISLER__rstgen) \
$(GAISLER__rstgen__rtl) : ./../../lib/gaisler/misc/rstgen.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/rstgen.vhd

$(GAISLER__rvdm) \
$(GAISLER__rvdm__rtl) : ./../../lib/gaisler/noelv/core/rvdm.vhd \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/rvdm.vhd

$(GAISLER__rvdmx) \
$(GAISLER__rvdmx__rtl) : ./../../lib/gaisler/noelv/core/rvdmx.vhd \
		$(GAISLER__utilnv) \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/rvdmx.vhd

$(GAISLER__sdctrl) \
$(GAISLER__sdctrl__rtl) : ./../../lib/gaisler/memctrl/sdctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/memctrl/sdctrl.vhd

$(GAISLER__sdctrl64) \
$(GAISLER__sdctrl64__rtl) : ./../../lib/gaisler/memctrl/sdctrl64.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/memctrl/sdctrl64.vhd

$(GAISLER__sdmctrl) \
$(GAISLER__sdmctrl__rtl) : ./../../lib/gaisler/memctrl/sdmctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/memctrl/sdmctrl.vhd

$(GAISLER__sdrtestmod) \
$(GAISLER__sdrtestmod__sim) : ./../../lib/gaisler/sim/sdrtestmod.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(TECHMAP__gencomp) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/sdrtestmod.vhd

$(GAISLER__ser_phy) \
$(GAISLER__ser_phy__behavioral) : ./../../lib/gaisler/sim/ser_phy.vhd \
		$(GRLIB__devices) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(TECHMAP__gencomp) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__net) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/ser_phy.vhd

$(GAISLER__sim) \
$(GAISLER__sim__body) : ./../../lib/gaisler/sim/sim.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/sim.vhd

$(GAISLER__slavecheck_slv) \
$(GAISLER__slavecheck_slv__sim) : ./../../lib/gaisler/sim/slavecheck_slv.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/slavecheck_slv.vhd

$(GAISLER__spi) : ./../../lib/gaisler/spi/spi.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spi.vhd

$(GAISLER__spi2ahb) \
$(GAISLER__spi2ahb__rtl) : ./../../lib/gaisler/spi/spi2ahb.vhd \
		$(GAISLER__spi) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spi2ahb.vhd

$(GAISLER__spi2ahb_apb) \
$(GAISLER__spi2ahb_apb__rtl) : ./../../lib/gaisler/spi/spi2ahb_apb.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__spi) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spi2ahb_apb.vhd

$(GAISLER__spi2ahbx) \
$(GAISLER__spi2ahbx__rtl) : ./../../lib/gaisler/spi/spi2ahbx.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__spi) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spi2ahbx.vhd

$(GAISLER__spi_flash) \
$(GAISLER__spi_flash__sim) : ./../../lib/gaisler/spi/spi_flash.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spi_flash.vhd

$(GAISLER__spictrl) \
$(GAISLER__spictrl__rtl) : ./../../lib/gaisler/spi/spictrl.vhd \
		$(GAISLER__spi) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__amba) \
		$(TECHMAP__netcomp) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spictrl.vhd

$(GAISLER__spictrlx) \
$(GAISLER__spictrlx__rtl) : ./../../lib/gaisler/spi/spictrlx.vhd \
		$(GRLIB__amba) \
		$(GAISLER__spi) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(TECHMAP__gencomp) \
		$(IEEE__std_logic_1164) \
		$(STD__textio) \
		$(IEEE__numeric_std)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spictrlx.vhd

$(GAISLER__spimctrl) \
$(GAISLER__spimctrl__rtl) : ./../../lib/gaisler/spi/spimctrl.vhd \
		$(GAISLER__spi) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/spi/spimctrl.vhd

$(GAISLER__sram) \
$(GAISLER__sram__sim) : ./../../lib/gaisler/sim/sram.vhd \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/sram.vhd

$(GAISLER__sram16) \
$(GAISLER__sram16__sim) : ./../../lib/gaisler/sim/sram16.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/sram16.vhd

$(GAISLER__sramtestmod) \
$(GAISLER__sramtestmod__sim) : ./../../lib/gaisler/sim/sramtestmod.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/sramtestmod.vhd

$(GAISLER__srctrl) \
$(GAISLER__srctrl__rtl) : ./../../lib/gaisler/memctrl/srctrl.vhd \
		$(TECHMAP__gencomp) \
		$(GAISLER__memctrl) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/memctrl/srctrl.vhd

$(GAISLER__subsys) \
$(GAISLER__subsys__body) : ./../../lib/gaisler/subsys/subsys.vhd \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/subsys/subsys.vhd

$(GAISLER__svgactrl) \
$(GAISLER__svgactrl__rtl) : ./../../lib/gaisler/misc/svgactrl.vhd \
		$(GAISLER__misc) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/misc/svgactrl.vhd

$(GAISLER__tbufmem) \
$(GAISLER__tbufmem__rtl) : ./../../lib/gaisler/leon3v3/tbufmem.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/tbufmem.vhd

$(GAISLER__tbufmem_2p) \
$(GAISLER__tbufmem_2p__rtl) : ./../../lib/gaisler/leon3v3/tbufmem_2p.vhd \
		$(TECHMAP__gencomp) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GAISLER__leon3) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/leon3v3/tbufmem_2p.vhd

$(GAISLER__tbufmemnv) \
$(GAISLER__tbufmemnv__rtl) : ./../../lib/gaisler/noelv/core/tbufmemnv.vhd \
		$(GAISLER__arith) \
		$(GRLIB__riscv) \
		$(GAISLER__noelvint) \
		$(TECHMAP__gencomp) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__noelv) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/tbufmemnv.vhd

$(GAISLER__uart) : ./../../lib/gaisler/uart/uart.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/uart/uart.vhd

$(GAISLER__uartprint) \
$(GAISLER__uartprint__sim) : ./../../lib/gaisler/sim/uartprint.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/sim/uartprint.vhd

$(GAISLER__utilnv) \
$(GAISLER__utilnv__body) : ./../../lib/gaisler/noelv/core/utilnv.vhd \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__uart) \
		$(GAISLER__noelv) \
		$(GAISLER__arith) \
		$(TECHMAP__gencomp) \
		$(GRLIB__amba) \
		$(GAISLER__noelvint) \
		$(GRLIB__riscv) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/noelv/core/utilnv.vhd

$(GAISLER__word_aligner) \
$(GAISLER__word_aligner__word_arch) : ./../../lib/gaisler/greth/adapters/word_aligner.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 gaisler ./../../lib/gaisler/greth/adapters/word_aligner.vhd

# Generated by vmake version 2021.3

# Define path to each library
LIB_STD = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../std
LIB_IEEE = /gsl/cad/mentor/questa_2021.3/questasim/linux_x86_64/../ieee
LIB_TECHMAP = modelsim/techmap
LIB_GRLIB = modelsim/grlib
LIB_GAISLER = modelsim/gaisler
LIB_WORK = modelsim/work

# Define path to each design unit
GRLIB__sparc = $(LIB_GRLIB)/sparc/_primary.dat
GRLIB__sparc_disas = $(LIB_GRLIB)/sparc_disas/_primary.dat
GRLIB__testlib = $(LIB_GRLIB)/testlib/_primary.dat
IEEE__math_real = $(LIB_IEEE)/_lib.qdb
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
GAISLER__libdcom = $(LIB_GAISLER)/libdcom/_primary.dat
GRLIB__amba = $(LIB_GRLIB)/amba/_primary.dat
GRLIB__config_types = $(LIB_GRLIB)/config_types/_primary.dat
GRLIB__config = $(LIB_GRLIB)/config/_primary.dat
GRLIB__stdlib = $(LIB_GRLIB)/stdlib/_primary.dat
GRLIB__version = $(LIB_GRLIB)/version/_primary.dat
GAISLER__uart = $(LIB_GAISLER)/uart/_primary.dat
GAISLER__misc = $(LIB_GAISLER)/misc/_primary.dat
GRLIB__devices = $(LIB_GRLIB)/devices/_primary.dat
TECHMAP__gencomp = $(LIB_TECHMAP)/gencomp/_primary.dat
GAISLER__sim = $(LIB_GAISLER)/sim/_primary.dat
GRLIB__stdio = $(LIB_GRLIB)/stdio/_primary.dat
GAISLER__leon3 = $(LIB_GAISLER)/leon3/_primary.dat
GAISLER__net = $(LIB_GAISLER)/net/_primary.dat
GAISLER__jtag = $(LIB_GAISLER)/jtag/_primary.dat
GAISLER__axi = $(LIB_GAISLER)/axi/_primary.dat
GAISLER__plic = $(LIB_GAISLER)/plic/_primary.dat
GAISLER__l2cache = $(LIB_GAISLER)/l2cache/_primary.dat
GAISLER__noelv = $(LIB_GAISLER)/noelv/_primary.dat
GAISLER__noelv_cfg = $(LIB_GAISLER)/noelv_cfg/_primary.dat
WORK__testbench__behav = $(LIB_WORK)/testbench/behav.dat
WORK__testbench = $(LIB_WORK)/testbench/_primary.dat
WORK__rev = $(LIB_WORK)/rev/_primary.dat
WORK__noelvmp__rtl = $(LIB_WORK)/noelvmp/rtl.dat
WORK__noelvmp = $(LIB_WORK)/noelvmp/_primary.dat
WORK__noelvcore__rtl = $(LIB_WORK)/noelvcore/rtl.dat
WORK__noelvcore = $(LIB_WORK)/noelvcore/_primary.dat
WORK__grtestmod__sim = $(LIB_WORK)/grtestmod/sim.dat
WORK__grtestmod = $(LIB_WORK)/grtestmod/_primary.dat
WORK__gaisler_cpu_disas__behav = $(LIB_WORK)/gaisler_cpu_disas/behav.dat
WORK__gaisler_cpu_disas = $(LIB_WORK)/gaisler_cpu_disas/_primary.dat
WORK__debug = $(LIB_WORK)/debug/_primary.dat
WORK__cpu_disas__behav = $(LIB_WORK)/cpu_disas/behav.dat
WORK__cpu_disas = $(LIB_WORK)/cpu_disas/_primary.dat
WORK__config_local = $(LIB_WORK)/config_local/_primary.dat
WORK__config = $(LIB_WORK)/config/_primary.dat
WORK__cfgmap = $(LIB_WORK)/cfgmap/_primary.dat
WORK__ahbrom64__rtl = $(LIB_WORK)/ahbrom64/rtl.dat
WORK__ahbrom64 = $(LIB_WORK)/ahbrom64/_primary.dat
WORK__ahbrom128__rtl = $(LIB_WORK)/ahbrom128/rtl.dat
WORK__ahbrom128 = $(LIB_WORK)/ahbrom128/_primary.dat
WORK__ahbrom__rtl = $(LIB_WORK)/ahbrom/rtl.dat
WORK__ahbrom = $(LIB_WORK)/ahbrom/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : \
	$(WORK__testbench__behav) \
	$(WORK__testbench) \
	$(WORK__rev) \
	$(WORK__noelvmp__rtl) \
	$(WORK__noelvmp) \
	$(WORK__noelvcore__rtl) \
	$(WORK__noelvcore) \
	$(WORK__grtestmod__sim) \
	$(WORK__grtestmod) \
	$(WORK__gaisler_cpu_disas__behav) \
	$(WORK__gaisler_cpu_disas) \
	$(WORK__debug) \
	$(WORK__cpu_disas__behav) \
	$(WORK__cpu_disas) \
	$(WORK__config_local) \
	$(WORK__config) \
	$(WORK__cfgmap) \
	$(WORK__ahbrom64__rtl) \
	$(WORK__ahbrom64) \
	$(WORK__ahbrom128__rtl) \
	$(WORK__ahbrom128) \
	$(WORK__ahbrom__rtl) \
	$(WORK__ahbrom)

$(WORK__ahbrom) \
$(WORK__ahbrom__rtl) : ./rtl/ahbrom.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./rtl/ahbrom.vhd

$(WORK__ahbrom128) \
$(WORK__ahbrom128__rtl) : ./rtl/ahbrom128.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./rtl/ahbrom128.vhd

$(WORK__ahbrom64) \
$(WORK__ahbrom64__rtl) : ./rtl/ahbrom64.vhd \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./rtl/ahbrom64.vhd

$(WORK__cfgmap) : ./rtl/core/cfgmap.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(WORK__config_local) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(TECHMAP__gencomp) \
		$(WORK__config)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./rtl/core/cfgmap.vhd

$(WORK__config) : ./config.vhd \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(TECHMAP__gencomp)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./config.vhd

$(WORK__config_local) : ./cfg/config_local.vhd \
		$(WORK__config) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(GRLIB__config_types) \
		$(GRLIB__config) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		$(TECHMAP__gencomp)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./cfg/config_local.vhd

$(WORK__debug) : ./../../lib/work/debug/debug.vhd \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./../../lib/work/debug/debug.vhd

$(WORK__cpu_disas) \
$(WORK__cpu_disas__behav) \
$(WORK__gaisler_cpu_disas) \
$(WORK__gaisler_cpu_disas__behav) : ./../../lib/work/debug/cpu_disas.vhd \
		$(GRLIB__stdio) \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(GRLIB__sparc_disas) \
		$(GRLIB__sparc) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./../../lib/work/debug/cpu_disas.vhd

$(WORK__grtestmod) \
$(WORK__grtestmod__sim) : ./../../lib/work/debug/grtestmod.vhd \
		$(IEEE__math_real) \
		$(GRLIB__testlib) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GRLIB__stdio) \
		$(GRLIB__version) \
		$(IEEE__numeric_std) \
		$(GRLIB__stdlib) \
		$(GAISLER__sim) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./../../lib/work/debug/grtestmod.vhd

$(WORK__noelvcore) \
$(WORK__noelvcore__rtl) : ./rtl/core/noelvcore.vhd \
		$(WORK__cfgmap) \
		$(WORK__rev) \
		$(WORK__config_local) \
		$(WORK__config) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__noelv) \
		$(GAISLER__l2cache) \
		$(GAISLER__plic) \
		$(GAISLER__axi) \
		$(GAISLER__jtag) \
		$(GAISLER__net) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./rtl/core/noelvcore.vhd

$(WORK__noelvmp) \
$(WORK__noelvmp__rtl) : ./rtl/noelvmp.vhd \
		$(WORK__ahbrom128) \
		$(WORK__ahbrom64) \
		$(WORK__ahbrom) \
		$(WORK__rev) \
		$(WORK__noelvcore) \
		$(WORK__config_local) \
		$(WORK__cfgmap) \
		$(WORK__config) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__noelv) \
		$(GAISLER__l2cache) \
		$(GAISLER__plic) \
		$(GAISLER__axi) \
		$(GAISLER__jtag) \
		$(GAISLER__net) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GAISLER__leon3) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(IEEE__numeric_std) \
		$(GRLIB__amba) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./rtl/noelvmp.vhd

$(WORK__rev) : ./rtl/core/rev.vhd
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./rtl/core/rev.vhd

$(WORK__testbench) \
$(WORK__testbench__behav) : ./tb/testbench.vhd \
		$(WORK__config_local) \
		$(WORK__cfgmap) \
		$(GAISLER__noelv_cfg) \
		$(GAISLER__noelv) \
		$(GAISLER__l2cache) \
		$(GAISLER__plic) \
		$(GAISLER__axi) \
		$(GAISLER__jtag) \
		$(GAISLER__net) \
		$(GAISLER__leon3) \
		$(WORK__noelvmp) \
		$(WORK__config) \
		$(WORK__debug) \
		$(GRLIB__stdio) \
		$(GAISLER__sim) \
		$(TECHMAP__gencomp) \
		$(GRLIB__devices) \
		$(GAISLER__misc) \
		$(GAISLER__uart) \
		$(GRLIB__version) \
		$(GRLIB__stdlib) \
		$(GRLIB__config) \
		$(GRLIB__config_types) \
		$(GRLIB__amba) \
		$(GAISLER__libdcom) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -quiet -explicit -O0 -93 -work \
		 work ./tb/testbench.vhd

