// Seed: 697752747
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3, id_4, id_5;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4 = id_2[1'b0];
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri1  id_1
    , id_4,
    input tri0  id_2
);
  assign id_4 = id_4;
  always @(1 / 1 or posedge id_4)
    #1 begin : LABEL_0
      id_4 <= 1;
    end
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
