// Seed: 1776428974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5 = -1;
  assign id_3 = id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd81
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire [id_3 : id_3  -  1] id_8;
  int id_9;
  ;
  logic id_10 = (id_2);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_10,
      id_9
  );
endmodule
