 I
目  錄 
一、中文摘要………………………………………………………………………………………1 
英文摘要..…………………………………………………………………………………………1 
關鍵詞(Keyword)…………………………………………………………………………………2 
二、計劃緣由與目的………………………………………………………………………………2 
三、研究方法及成果………………………………………………………………………………2 
四、結論與討論……………………………………………………………………………………9 
五、參考文獻……………………………………………………………………………………..10 
六、計畫成果自評………………………………………………………………………………..11 
附錄………………………………………………………………………………………………12 
 
 2
關鍵詞：雙頻無線區域網路、多輸入多輸出
無線射頻系統、射頻前端電路、整合型晶
片。 
 
Keywords: Dual-band wireless local area 
network, MIMO RF system, RF front-end 
circuit, System on chip. 
 
二、計劃緣由與目的 
本計畫主要因應總計畫：『智慧型嬰幼
兒監護與安撫晶片系統』中之無線資料傳輸
需求而生。由於本整合型計畫中試圖對照顧
對象之即時影音作影像及語音之辨識分
析，同時傳送給位於家中其它位置正在處理
家務的家長，因此有高速傳送大量即時影音
資訊的需求。現行無線區域網路之通訊標準
中，1997 年 IEEE 組織訂定了 802.11 標準
(Bluetooth) [1]，由於其傳輸速率僅有 2Mbps
不符本計畫之需求。1999 年 2.4GHz 頻帶的
802.11b 標準[2]，[3]通過，由於傳輸速率大
幅提昇至 11Mbps，而且此產品售價已下降
到合理價位。隨後，更高頻率的 5GHz 頻帶
的 802.11a 標準及使用原 2.4GHz 頻帶的
802.11g 標準[4]也陸續通過，其傳輸速率更
高達 54Mbps；其中 802.11b/g 迅速成為無線
通信市場的主流。 
一般無線傳輸都會在通道傳輸中有嚴
重的衰減(Fading)，同時一般居家環境多半
有隔間等屏障，形成多重反射之通道特性，
這些問題都會使訊號傳送品質大為下降。而
嬰幼兒居家照料常發生的情形是：家長在嬰
幼兒睡覺或安靜玩耍時，需要到家裡其他房
間或樓層去處理其它家務。其間的訊號傳送
通道常有上述之多重反射或因屏蔽而發生
訊號衰減，進而影響嬰幼兒監護之安全性，
故有必要解決此類通道特性造成之問題。而
通 常 解 決 此 類 問 題 都 會 使 用 多 樣 性
(Diversity)的傳輸方法[5]，其方法包含有： 
1.頻率多樣性(Frequency Diversity)  
2.時間多樣性(Time Diversity) 
3. 空 間 多 樣 性 (Spatial Diversity or 
Antenna Diversity) 
 
圖一、智慧型天線多輸出入系統架構圖。 
本計畫所採取的技術是第三種，也就是智慧
型天線多輸出入系統(MIMO，如圖一)，它
不但能解決通道衰減的問題也可以增加資
料傳輸率(Data Rate)，非常適合本計畫所需
的傳輸標準(IEEE 802.11n like)。 
同時在解決相關訊號傳輸的穩定性的
同時，我們也考慮到無線傳輸系統發射電磁
波對嬰幼兒健康產生之疑慮；另一方面也為
節省功耗，我們以發展低功耗之無線系統為
主。繼之考量無線傳輸頻譜效能及區隔其他
無線傳輸應用等因素，我們將再發展目前應
用較少之 5GHz 頻段，期能設計一個整合從
2.4GHz 到 5GHz 的雙頻無線收發機。 
 
三、研究方法及成果 
在各類射頻前端架構中，從整合性及成
本的考量來說，圖二的直接升降頻式
(Direct-Conversion, Zero-IF, Homodyne)架構
是最適合的。由架構圖來看，我們只需產生
一組本地振盪訊號(LO)，其頻率和射頻訊號
的載波頻率相同；另外，電路的頻率多在射
頻會用到電感等被動元件，相對在比較高頻
所以元件尺寸較小。總體架構所需的電路單
元也較簡單，總體的功耗是較低的，因此目
前相當多的無線收發機都傾向使用直接升
降頻式的電路架構。由於我們朝雙頻多輸出
多輸入的目標做設計，第一年我們主要在接
收端及本地振盪信號源上做一些電路的新
設計嘗試。第二年我們則完成收發機中的其
餘電路，例如：升頻調變器(up conversion 
modulator)、功率放大器(PA)等。 
 4
可以看見所設計之電路 S21(Gain)確實有雙
頻帶之結果，唯高頻帶的頻率出現頻飄，應
是寄生效應未完整考量。在兩個頻段的增益
分別為 9.34 dB 及 11.28dB，兩個頻段的雜
訊指數則分別為 4.5 dB 及 6.46dB。P1dB 則
分別為-10.5 及-13dBm。 
 
圖六、S 參數量測圖。 
B. 混波器設計 
主動式混波器根據其架構特性，可分成
單平衡式混波器或雙平衡式混波器。其中單
平衡式混波器，雖然具有較低功率損耗，但
LO_IF Leakage 問題嚴重；因此影響總體效
能。雙平衡式混波器(又稱為吉伯特單元，
Gilbert cell)因為採用雙對稱的架構，有較佳
的反向阻隔，圖七即為常見的雙平衡式混波
器設計。 
 
圖七、雙平衡式混波器(Gilbert cell)。 
由於切換級(圖七中的 M3~M6 電晶體
所構成)會引入來自 LO 的雜訊，利用電流
注入以降低所需切換之 RF 電流之一常見之
手法，此法稱為 current bleeding(如圖八所示) 
[10]、[11] 。我們所擬採取的電路架構，即
是參考此手法，完成的電路架構如圖九所
示。此電路利用TSMC0.35μm BiCMOS SiGe
製程設計，面積總大小為 1.3x0.9 mm2。圖
十為此電路之晶片攝影圖。 
i i
i i
圖八、current bleeding 混波器。 
i i
2i
 
圖九、低雜訊高線性度混波器。 
 
圖十、雙頻帶 mixer 之晶片攝影圖。 
  此電路在3V電壓供應下消耗5.4mW功
率，在 2.4/5.2GHz 兩頻段之量測轉換增益分
別為 5.54dB 及 4.78dB，雜訊指數則分別為
 6
3.3
3.4
3.5
3.6
3.7
3.8
3.9
4
4.1
1.6 1.8 2 2.2 2.4 2.6 2.8 3
Vcontrol(V)
Fr
eq
ue
nc
y(
GH
z)
 
圖十五、QVCO 輸出 tuning range 圖。 
 
圖十六、QVCO 輸出相位雜訊圖。 
D. 本地振盪訊號源產生方式 
在本計畫中擬設計雙頻帶應用(2.4/5 
GHz)，最直接的做法是設計兩個 VCO 分別
振盪在各自的頻率，但是這樣需要包含兩套
完整的 PLL，成本太高。另一個做法是設計
一 5GHz 的 VCO，再以除頻器產生所需之
2.4～2.5GHz 本地振盪訊號。不過這仍有一
個問題：因為 VCO 振盪的頻率和發射機的
發射訊號頻率相近，很容易發生 VCO 
pulling 造成振盪出來的頻率有所偏移。 
本計畫擬以如圖十七之頻率合成方式
來產生所須的本地振盪訊號：VCO 的振盪
頻率設計在 fVCO = 3.6～3.9GHz(這也提供一
個可以作為 802.11y 的本地振盪訊號之可
能)；後方接一除三電路，產生 1.2～1.3GHz
之訊號。後方再接一個可切換頻帶之混波
器，如此可產生頻率分別為 2fVCO/3 及
4fVCO/3 之本地振盪訊號：即 2.4～2.6GHz
及 4.8～5.2GHz 雙頻段。 
圖十七的架構中所需之各主要電路，我們
也都已經完成所需之晶片設計，其中的 VCO 所
需的頻率範圍在 3.6～3.9GHz，前一項成果說
明中的 QVCO 所量得之 tuning range 達
3.43GHz~ 4.04 GHz，故符合所需。接著我
們再說明其中之除三電路及混波器設計。圖
十八即為此注入鎖定式除三電路。 
 
圖十七、產生本地振盪訊號之電路架構與頻
率規劃圖。 
 
圖十八、新型除三電路圖。 
圖十八的電路由一對 QVCO 及一單旁帶混
波器所構成，此外尚使用了背閘極耦合及電流
再利用等技巧以降低功耗及提升效能。此電路
是改進自我們計畫第一年所設計之另一除三電
路[14]，在相同的功耗下，可以顯著改善可操作
之頻率範圍，以符合本計畫所需。此電路實現
於台積電 0.18m RFCMOS 製程上，大小為
0.993 1.116  mm2，圖十九則為所得之晶片顯
微攝影圖。 
 
圖十九、除三電路晶片顯微攝影圖。 
此電路的操作電壓為 1.8V，核心電路的
耗電流為 13mA。由於使用了可調式 LC 共
振器，此電路的自振頻率為 1.091GHz 到
tuneV1L 2L
1vC 2vC 3vC 4vCoutIPV outINV outQPV outQNV
1M 2M 3M 4M
outQNV outQPV
5M
6M 7M
8M
outIPV
outINV
9M
10M
inIPV
inINV
1R 2R 3R 4R
11M
12M
outQPV
inQNV
outIPV outINV
outQPV
outQNV13
M 14M 15M 16M
1C 2C 3C 4C
 8
此混波器電路當分別注入 1.2GHz~1.3 
GHz 及 3.6~3.9GHz 的訊號作為輸入時，可
藉由切換開關而得到 2.4GHz~2.6GHz 及
4.8~5.2GHz 之輸出訊號。圖二十六(a)、(b)
即分別此混波器之高/低頻段輸出頻譜圖。
由結果可見確實可達到我們的所需，故圖十
七中所有子電路均已被完成，但受限於 CIC
對下線晶片大小限制，我們尚未對總體架構
下單一之晶片作為驗證。 
 
(a) 
 
(b) 
圖二十六、混波器輸出(a)低頻段(b)高頻段頻
譜圖。 
E. 升頻調變器 
在此之前的內容主要在接收機及本地振
盪訊號源之設計；在發射機側若採較為簡單
之直接調變升頻方式，則要設計一升頻調變
器及一功率放大器(PA)。本小節主要說明我
們所設計之調變器設計，此調變器最主要之
功能雖然也是頻率轉換，但是設計的主要考
量和降頻混波器有所不同。圖二十七為應本
計畫所需之升頻調變器電路設計圖，此電路
實現於台積電 0.18m RFCMOS 製程上，大
小為1.074 0.946  mm2，圖二十八則為所得
之晶片顯微攝影圖。此電路的操作電壓為
1.8V，核心電路的耗電流為 6.7mA，相當於
12.06mW 的直流功耗。此電路量測所得之
轉換增益為 4.8dB，而 P1dB 則為-9dBm；
此兩者之實測圖分別如圖二十九、三十所
示。 
圖二十七、升頻調變器電路圖。 
 
圖二十八、升頻調變器晶片顯微攝影圖。 
 
圖二十九、升頻調變器增益量測結果圖。 
 10
五、參考文獻 
[1] WLAN Medium Access Control (MAC) 
and Physical Layer (PHY) Specifications, 
ANSI/IEEE 802.11, 1997. 
[2] WLAN Medium Access Control (MAC) 
and Physical Layer (PHY) Specifications, 
ANSI/IEEE 802.11, 1999. 
[3] Higher Speed Physical Layer Extension 
in the 2.4 GHz band, ANSI/IEEE 802. 
11b-1999. 
[4] Further Higher Data Rate Extension in 
the 2.4 GHz Band, ANSI/IEEE 802.11g, 
2003. 
[5] B. Razavi, “RF Microelectronics,” 
Prentice Hall, 1998. 
[6] Y.-J. Ko, J. Y. Park, J.-H. Ryu, K.-H. Lee, 
and J. U. Bu, “A miniaturized LTCC 
multi-layered front-end module for dual 
band WLAN (802.11 a/b/g) applica- 
tions,” IEEE MTT-S International 
Microwave Symposium Digest, vol. 2, pp. 
563-566, 2004. 
[7] G. Cusmai, M. Brandolini, P. Rossi, and F. 
Svelto, “A 0.18-m CMOS selective 
receiver front-end for UWB applica- 
tions,” IEEE J. Solid-State Circuits, vol. 
41, no. 8, pp. 1764-1771, Aug. 2006. 
[8] X. Fan, H. Zhang, and E.S. Sinencio, “A 
Noise Reduction and Linearity 
Improvement Technique for a 
Differential Cascode LNA,” IEEE 
Journal of Solid-State Circuits, Vol.43, 
pp. 588 – 599, March 2008. 
[9] Z. Wei, S. Embabi, J.P de Gyvez, and E.S. 
Sinencio, “Using capacitive 
cross-coupling technique in RF low noise 
amplifiers and down-conversion mixer 
design,” ESSCIRC, pp. 77–80, September 
2000. 
[10] H. Darabi, and J. Chiu, “A noise cancel- 
lation technique in active RF-CMOS 
mixers,” IEEE Journal of Solid-State 
Circuits, vol.40, pp. 2628–2632, Dec. 
2005. 
[11] K. Munusamy, and Z. Yusoff, “A Highly 
Linear CMOS Down Conversion Double 
Balanced Mixer,” ICSE, pp. 985 – 990, 
December 2006. 
[12] H. R. Kim, C. Y. Cha, S. M. Oh, M. S. 
Yang, and S. G. Lee, “A very low-power 
quadrature VCO with back-gate 
coupling,” IEEE J. Solid-State Circuits, 
vol. 39, no. 6, pp. 952–955, Jun. 2004. 
[13] Nam-Jin Oh and Sang-Gug Lee, “Current 
reused LC VCOs,” IEEE Journal of 
Microwave and Wireless Components 
Letters, vol.15, pp.736-738, Nov. 2005.  
[14] Y.-C. Chiang and M.-F. Wu, “A 3.51-to- 
3.8 GHz Divide-by-3 Injection-Locked 
Frequency Divider,”  Microwave and 
Optical Technology Letters, vol. 52, no. 2, 
pp. 490-493, Feb. 2010. 
 
 12
附錄 
計畫執行期間投稿出刊以下期刊論文: 
1. Yen-Chung Chiang, “Higher order finite-difference frequency domain analysis of 2-D 
photonic crystals with curved dielectric interfaces,” Optics Express, vol. 17, no. 5, pp. 
3305-3315, Mar. 2009. 
2. Y.-P. Chiou, Y.-C. Chiang, Chih-Hsien Lai, Cheng-Han Du, and H.-C. Chang, 
“Finite-Difference Modeling of Dielectric Waveguides with Corners and Slanted Facets,” 
IEEE/OSA Journal of Lightwave Technology, Vol. 27, No. 12, pp. 2077-2086, June 2009. 
(Corresponding author) 
3. Y.-C. Chiang and M.-F. Wu, “A 3.51-to-3.8 GHz Divide-by-3 Injection-Locked Frequency 
Divider,”  Microwave and Optical Technology Letters, Vol. 52, No. 2, pp. 490-493, Feb. 
2010. 
4. P.-J. Chiang and Y.-C. Chiang, “Pseudospectral Frequency-Domain Formulae Based on 
Modified Perfectly Matched Layers for Calculating both Guided and Leaky Modes,” 
IEEE  Photonics Technology  Letters,  Vol. 22, No. 12, pp. 908-910, June 2010. 
(Corresponding author) 
計畫執行期間投稿出刊以下國際會議論文: 
1. Y.-C. Chiang, “Higher order finite-difference frequency-domain analysis of two-dimensional 
photonic crystals with arbitrary shapes,” Progress in Electromagnetics Research Symposium 
(PIERS2009), Beijing, China, Mar. 23–27, 2009. 
2. Y.-C. Chiang and Y.-H. Chang, “A Back-Gate Coupling QVCO with Kvco Linearization 
Technique,” in IEEE International Symposium on Radio-Frequency Integration Technology, 
Singapore, Dec. 9–11, 2009. (EI) 
3. Po-Cheng Ke and Yen-Chung Chiang, “A 3.26-to-4.38 GHz Divide-by-3 Injection-Locked 
Frequency Divider,” accepted for presentation in Asia-Pacific Microwave Conference 2010. 
計畫執行期間投稿出刊以下國內會議論文: 
1. Yih-Chen Chen and Yen-Chung Chiang, “A Noise Reduction Low-Noise Amplifier for the 
Dual-Band System,” in 2010 VLSI Design/CAD Symposium, Kaohsiung, 2010. 
 
cycle of such circuit is not 50%, and it may cause phase error
or degrade the performance of the subsequent stage. By adopt-
ing SSH and SHH topology [1], a ﬂip-ﬂop-based FD can still
obtain a divide-by-3 division ratio with 50% duty cycle, but it
still suffers from higher power consumption and lower operation
frequency. The conventional ILFD topology is difﬁcult to gener-
ate odd frequency-division ratios. Some previous works [2–4]
have been proposed for divide-by-3 FDs, and they usually inject
higher order harmonics of the input signal into the self-oscillat-
ing VCO to obtain the required division ratio. In this work, we
propose another frequency-regeneration type FD which com-
bines ILFDs with a mixer to obtain the required division ratio.
Besides, the proposed circuit can also generate quadrature out-
puts, which are important in the modern modulation/demodula-
tion technique for communication systems.
2. CIRCUIT DESIGN
Figure 1 shows the block diagram of the proposed FD, which is
composed of a mixer and a divide-by-2 FD. Because the funda-
mental output product of the mixer in Figure 1 is fIN 6 fOUT,
which is the input of the followed divided-by-2 FD, a simple
relation can be obtained by:
fOUT ¼ ðfIN 6 fOUTÞ=2: (1)
The product fIN þ fOUT does not meet our requirement and it
can be ﬁltered out by the resonator embedded in the divided-by-
2 ILFD. The output signal with frequency (fIN  fOUT)/2 is then
feedback to the mixer and yields the required frequency division
ratio, fOUT ¼ fIN/3.
The architecture in Figure 1 can be directly implemented by
a double-balanced mixer (Gilbert cell) and any divide-by-2 FDs.
However, the circuit in Figure 1 needs a sufﬁcient loop gain to
ensure the regeneration of the signal to start-up. Furthermore,
we often need quadrature signals to perform special modulation/
demodulation functions in the modern communication system.
Figure 2 shows a possible way to generate the quadrature sig-
nals and to provide the start-up condition we require. This cir-
cuit is basically a quadrature VCO and a differential input signal
can be injected to obtain divide-by-2 quadrature outputs [5].
Besides of the quadrature signal generation, the circuit in Figure
2 also adopts the tunable LC resonator (formed by inductors L1
and L2 and varactors Cv1 and Cv2) to enlarge its operation fre-
quency ranges.
We notice that the injected signal for a general ILFD is a cur-
rent signal converted from the input voltage signal by a Gm stage.
Also in a general Gilbert cell, the switched current signals are con-
verted back to voltage signals through the load impedance. If we
omit the load of the mixer and the Gm stage of a general ILFD
and directly inject the output current signals of the mixer into the
oscillating core of ILFD, we will obtain the resulting schematic
shown in Figure 3. Because the ILFDs are cascoded on the top of
the mixer stage, the bias current of the mixer can be reused by the
ILFD parts. The quadrature outputs are then feedback to the Gm
stage of the lower mixer part to form the proposed FD in Figure 1.
When compared with the ILFD shown in Figure 2, we use the
back-gate coupling method proposed by Kim et al. [6] to save the
power and provide a better noise performance.
3. MEASURED RESULTS
The proposed circuit is implemented using TSMC 0.18-lm
CMOS technology. Figure 4 shows the chip micrograph and the
Figure 1 Block diagram of the proposed frequency divider
Figure 2 Divide-by-2 injection-locked frequency divider with quadra-
ture outputs
Figure 3 Schematic of the proposed frequency divider
Figure 4 Micrograph of the proposed FD
DOI 10.1002/mop MICROWAVE AND OPTICAL TECHNOLOGY LETTERS / Vol. 52, No. 2 February 2010 491
4. CONCLUSIONS
In this article, a frequency-regeneration type divide-by-3 FD with
quadrature signal outputs is presented. This chip is implemented
using TSMC 0.18-lm CMOS technology. Outputs of ILFD are
mixed with the input signal to regenerate the required division ra-
tio. The current reuse technique is adopted to save the power con-
sumption. Measured results show that the free-running frequency
is from 1.173 to 1.25 GHz. The proposed FD can cover the
input frequency from 3.51 to 3.8 GHz at the incident power of
3 dBm. This core circuit draws a 12 mA current from a 1.8 V
power supply.
ACKNOWLEDGMENTS
This work was supported in part by the Ministry of Education, Tai-
wan, R.O.C. under the ATU plan and by the National Science
Council of the Republic of China under Grant NSC 97-2221-E-
005-091-MY2. The authors thank the National Chip Implementa-
tion Center (CIC) in Taiwan for the chip fabrication, measurement,
and other technical supports.
REFERENCES
1. S.-C. Tseng, C. Meng, and W.-Y. Chen, True 50% duty-cycle
SSH and SHH SiGe BiCMOS divide-by-3 prescalers, IEICE Trans
Electron E89-C (2006), 725–731.
2. H. Wu and L. Zhang, A 16-to-18 GHz 0.18 lm Epi-CMOS divide-
by-3 injection-locked frequency divider, IEEE ISSCC Dig Tech
Papers, San Francisco, CA (2006), 602–603.
3. C.-F. Lee and S.-L. Jang, A novel divide-by-3 Hartley injection-locked
frequency divider, Microwave Opt Technol Lett 50 (2008), 906–909.
4. S.-L. Jang, P.-X. Lu, C.F. Lee, and M.-H. Juang, Divide-by-3 LC
injection locked frequency divider with a transformer as an injec-
tor’s load, Microwave Opt Technol Lett 50 (2008), 2722–2725.
5. A. Mazzanti, P. Uggetti, and F. Svelto, Analysis and design of injec-
tion-locked LC dividers for quadrature generation, IEEE J Solid
State Circ 39 (2004), 1425–1433.
6. H.R. Kim, C.Y. Cha, S.M. Oh, M.S. Yang, and S.G. Lee, A very
low-power quadrature VCO with back-gate coupling, IEEE J Solid
State Circ 39 (2004), 952–955.
VC 2009 Wiley Periodicals, Inc.
THE DESIGN OF HIGH-PERFORMANCE
DOHERTY POWER AMPLIFIER
Yong-Bo Xiang and Guang-Ming Wang
Applied Microwave Laboratory, AFEU University, Xi’an,
Peoples’ Republic of China; Corresponding author:
micsearcher123@126.com
Received 12 May 2009
ABSTRACT: The article presents a Doherty power ampliﬁer (DPA)
with both high efﬁciency and good linearity for GSM base station using
LDMOS transistors. Prepositive delay line structure (PDL) is proposed
to satisfy the performances, both higher efﬁciency and better linearity
are achieved. The test results show the proposed DPA reached an
efﬁciency of 43.2% and an IMD3 of 47 dBc at 6 dB back-off power,
which is about 19% and 6.5 dBc improvement, respectively than the
class AB ampliﬁer, and the improvement is about 4% and 12 dBc,
respectively compared with the DPA without PDL structure. VC 2009
Wiley Periodicals, Inc. Microwave Opt Technol Lett 52: 493–495, 2010;
Published online in Wiley InterScience (www.interscience.wiley.com).
DOI 10.1002/mop.24917
Key words: Doherty power amplifier; efficiency; linearity; LDMOS
1. INTRODUCTION
Modern wireless communication systems require both high efﬁ-
ciency and good linearity. Power ampliﬁers have to be operated
at class A or class AB state, and it have to be worked at a large
amount of back-off from the l dB compress power point (P1dB)
to satisfy the linearity requirement in the past [1], or traditional
linearization techniques such as feed back, predistortion, and
feed-forward should be adopted, but the efﬁciency problem is
not settled in these techniques.
Doherty power ampliﬁer (DPA) was ﬁrst brought out to cope
with the efﬁciency problem, but it seemed to have the ability to
satisfy both high-efﬁciency requirement and good-linearity
requirement in recent years [2–4]. Many advanced methods have
been proposed to enhance the performance of the DPA, adaptive
bias control [5], inverted DPA structure [6], and output offset
lines [7] bring enhanced efﬁciency for the DPA, whereas
defected ground structure [3] and derivative superposition tech-
nique [8] promise better linearity.
This article proposes a prepositive delay line structure (PDL)
for the DPA, and it assured that the power ampliﬁer in the Doh-
erty structure worked in more appropriate output impedance,
both higher efﬁciency and better linearity are achieved. The
gate-source bias voltage is proofed to be a key factor for the
IMD3 cancellation in the Doherty structure. This article demon-
strates the techniques by ADS analysis, and the DPA is fabri-
cated accordingly. The test results show high performance of the
proposed DPA.
2. DESIGN TECHNIQUES FOR HIGH-PERFORMANCE DPA
2.1. The Use of Prepositive Delay Line
The basic operation theory of the DPAs has been described in
Ref. [1, 6], and it was assumed that the peaking ampliﬁer
worked in an ideal on-off character, and the output matching
network of two ampliﬁers do not affect each other in the Doh-
erty structure, but it is not the case in a real DPA. In an ideal
DPA, the peaking ampliﬁer is shut off during the low-power
stage, and the carrier ampliﬁer requires a load of 100X in a tra-
ditional structure or a load of 25X in a inverted structure [6]. As
the ampliﬁer is optimized at the 50X load, neither a 100X load
nor a 25X load will bring an ideal performance; while during
the large signal stage the is turned on, as the two ampliﬁers do
not have equal output, load pull effect takes place, and the out-
put of the two ampliﬁers will not have satisfying combination
without careful design. The proposed PDL structure tends to
solve the problem, and it brings both enhanced efﬁciency and
IMD performance.
Ref. [7] introduced a pair of off-set lines to enhance the iso-
lation of the carrier ampliﬁer. During the small signal stage, the
peaking ampliﬁer is shut off and presents very high impedance
at the combination point, so the carrier ampliﬁer works with
Figure 1 Typology of the proposed DPA
DOI 10.1002/mop MICROWAVE AND OPTICAL TECHNOLOGY LETTERS / Vol. 52, No. 2 February 2010 493
Fig. 2. The schematic of the proposed QVCO.
for VCO-I and VCO-Q, respectively, and the linearization
technique of KVCO will be explained later.
B. KVCO Linearization
The oscillation frequency, fosc, of a VCO can be expressed
as
fosc(Vtune) =
1
2π
√
L[C + Cvar(Vtune)]
, (1)
in which L is the inductance of the spiral inductor, C is
the capacitance of parasitics, Cvar is the capacitance of the
varactor, and Vtune is the tuning voltage of the VCO. And
the VCO gain is defined by the derivative of the oscillation
frequency with respect to the tuning voltage as
KVCO(Vtune) =
∂fosc(Vtune)
∂Vtune
. (2)
Fig. 3. The schematic of the LC resonant circuit for KVCO
linearization.
In the PLL design, both phase noise and settling time are
important, but there is a trade-off relation between them. The
stability of the settling time depends on the linearity of VCO
gain (KVCO). Among the linearization techniques of KVCO,
Kurachi et al. [4] utilized a novel combination of spiral in-
ductors, p-n junction diode varactors, and a voltage-level-shift
circuit to get wider tuning range and better tuning linearity.
We adopt such design and evolve it as that shown in Fig. 3,
in which, LI and LQ are on-chip spiral inductors, V arI1–
V arQ4 are p-n junction diode varactors, and PMOS transistors
Mt1–Mt3 form the voltage-level-shift circuit. The LC-I and
LC-Q parts shown in Fig. 3 are the detailed corresponding
design of the resonance circuits in Fig. 2. In the resonant
circuit, PMOS transistors Mt1–Mt3 are diode-connected and
each pair of the varactors will be biased by different tuning
voltage and this will compensate the nonlinear capacitance-
tuning voltage relation. The size of each varactor pair needs
to be optimized to reduce the nonlinearity. Since we need to
avoid the p-n junction diode getting forward bias, the range of
the Vtune is limited from 1.5V to 3.0V. The simulated KVCO
ratio, which is defined by the maximum KVCO value divided
by the minimum KVCO value, is 1.50. Open collector buffer
amplifiers are connected to the output of the QVCO core for
measurement.
III. MEASUREMENT RESULTS
Fig. 4 shows the chip micrograph of the proposed QVCO
which is implemented in 0.35μm SiGe BiCMOS technology
and the chip size is 0.745×0.605 mm2. The core circuit of the
QVCO draws a 5.65mA dc current from a 3.0V power supply.
Fig. 5 shows the measured output spectrum of the proposed
QVCO with Vtune = 3.0 V. The measurement of the QVCOs
were carried out using FR4 board, and it can be shown that the
output power is not good enough. The low output power level
is the result of the board loss and bad design of the output
buffers. Fig. 6 shows the measured phase noise of the QVCO.
The proposed QVCO has phase noise of −102.76dBc/Hz at
1MHz offset. The measured phase noise is also affected by
the measurement setup.
Fig. 4. Micrograph of the proposed QVCO.
Fig. 7 shows the measured oscillation frequencies versus the
tuning voltages and it is shown that the tuning range is from
4.03GHz to 4.97GHz (20.9%) with the tuning voltage Vtune
from 1.5V to 3.0V. The measured KVCO is from 456MHz/V
to 744MHz/V. The measured KVCO ratio is 1.63 which is
slightly higher than that simulated. However, the simulated
KVCO ratio for the counterpart without KVCO linearization
is about 3.0 and the proposed QVCO can indeed improve the
linearity of KVCO significantly.
A Noise Reduction Low-Noise Amplifier for the 
Dual-Band System 
 
Yih-Chen Chen 
Department of Electrical Engineering 
National Chung Hsing University 
Taichung, R.O.C. 
g9764412@mail.nchu.edu.tw 
Yen-Chung Chiang 
Department of Electrical Engineering 
National Chung Hsing University 
Taichung, R.O.C. 
ycchiang1970@nchu.edu.tw 
 
 
Abstract—In this paper, a low-noise amplifier (LNA) for dual-
band application, which is implemented in the TSMC 0.18m 
RFCMOS process technology, is presented. A capacitive cross-
coupling feedback technique is adopted to reduce the noise 
figure (NF). The on-board measured NF for the proposed dual-
band LNA with package are 4.5dB and 6.8dB at frequencies 
2.4GHz and 4.7GHz, respectively. And the measured power gain 
is 9.3dB and 11.2dB at frequencies 2.4GHz and 4.7GHz, 
respectively. The power consumption of the proposed LNA is 
16mW from the 1.8V voltage supply. 
Index Terms—Capacitive cross-coupling feedback, Dual-band, 
Low-noise amplifier (LNA), Noise figure. 
I. INTRODUCTION 
In the past few years, the growing demand of data transfer 
via wireless communication system results in the development 
of multiband transceivers. It is desired that the RF front-end 
circuits can support the operation of multiband applications 
with low chip cost and low power consumption. A critical 
circuit in the RF front-end is the low-noise amplifier (LNA) 
which dominantly decides the noise performance of the 
receiver. The conventional receiver architecture for multiband 
systems consists of different LNAs for each band [1] that 
would occupy more chip area and consume more power. 
Various RF front-end architectures for multiband system have 
been proposed to save the chip area and power consumption 
[2]-[4]. In this paper, a matching network similar to that 
provided in [2] is used for dual-band input matching. 
Since the LNA is generally the first stage of the receiver 
for the wireless application, the noise performance of the LNA 
significantly affects the noise performance of the overall 
system. Compared with the common-gate (CG) structure, the 
inductively degenerated common-source (CS) LNA is widely 
adopted for its good noise figure [5], [6]. In this paper we also 
use such architecture with the dual-band input matching 
network. Although the CG stage has relatively higher NF as 
the input device, it is usually adopted as the second stage (CS-
CG LNA) to improve the reverse isolation. Besides of the 
input stage design, it is reported that a capacitively cross-
coupled structure at the CG stage [7]-[9] can reduce the noise 
contribution.  
In this paper, we combine these two techniques described 
above and design a dual-band LNA in the 0.18m RFCMOS 
process technology. The LNA design considerations are 
presented in Section II, some measured results are shown in 
Section III, and then a simple conclusion is made in Section 
IV. 
II. CIRCUIT DESIGN 
A.  Dual-band Input Stage Design 
According to the investigation in [5], [6], the conventional 
CS-CG LNA as shown in Fig. 1(a) can provide superior noise 
performance. However, the matching network in such circuit 
topology has only one optimal frequency. There are many 
modified versions of the conventional CS-CG LNA suitable 
for dual-band applications [2]-[4], the circuit shown in Fig.1(b) 
is one of them which can provide dual-band input matching 
and good noise performance. By introducing the resonant tank 
Ln, Cn in the series path, the input impedance can be matched 
at two frequencies.  
     
                        (a)                                            (b) 
Fig. 1 Schematic of (a) conventional CS-CG LNA, and (b) dual-band CS-CG 
LNA. 
1M
2M
outV
bV
CGC
sL
inV
gL
CS stage    
CG stage   
2M
outV
bV
CG stage   
1M
sL
inV
gL
CS stage     
nL
nC
xC
 
(a) 
 
(b) 
Fig. 5 Measured NF of the proposed dual-band LNA for (a) 2.5GHz band and 
(b) 4.7GHz band. 
IV. CONCLUSION 
We have presented a dual-band LNA with capacitive 
cross-coupling noise reduction technique. The circuit is 
implemented in 0.18_m RFCMOS process technology. The 
core circuit draws a 16mW dc power consumption from 1.8 V 
power supply. The measured gain is 9.3dB and 11.2dB for the 
2.4GHz and 4.7GHz, respectively, and the measured NF is 
4.5dB and 6.8dB for the 2.4GHz and 4.7GHz, respectively. 
ACKNOWLEDGMENT 
This work was supported in part by the Ministry of 
Education, R.O.C. under the ATU plan and by the National 
Science Council of the Republic of China under Grant 
NSC97-2221-E005-091-MY2. The authors would like to 
thank the National Chip Implementation Center (CIC) in 
Taiwan for the chip fabrication, measurement and other 
technical supports. 
REFERENCES 
[1] S. Wu and B. Razavi, “A 900MHz / 1.8GHz CMOS receiver for dual 
band applications,” ISSCC Digest of Technical Papers, pp. 124-125, 
Feb. 1998. 
[2] H. Hashemi and A Hajimiri, “Concurrent multiband low-noise 
amplifiers—theory, design, and applications,” IEEE Trans. on Microw. 
Theory and Tech., vol. 50, pp. 288-301, Jan. 2002. 
[3] T. K. K. Tsang and M. N. El-Gamal, “Dual-band sub-1 V CMOS LNA 
for 802.11a/b WLAN applications,” Procedings of ISCAS’03, pp. I-217 
- I-220, May 2003. 
[4] L. H. Lu, H. H. Hsieh, and Y. S. Wang, “A compact 2.4/5.2-GHz 
CMOS dual-band low-noise amplifier,” IEEE Microwave and Wireless 
Components Letters, vol. 15, pp. 685-687, Oct. 2005. 
[5] D. K. Sheffer and T. H. Lee, “A 1.5 V, 1.5 GHz CMOS low-noise 
amplifie,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745–759, 
May 1997. 
[6] T. K. Nguyen, C. H. Kim, G. J. Ihm, M.S.Yang, and S. G. Lee, “CMOS 
low-noise amplifier design optimization tehcniques,” IEEE Trans. 
Microw. Theory Tech., vol. 52, no. 5, pp. 1433–1442, May 2004. 
[7] W. Zhuo, S. Embabi, J. P. de Gyvez, and E. Sánchez-Sinencio, “Using 
capacitive cross-coupling technique in RF low noise amplifiers and 
down-conversion mixer design,” Procedings of ESSCIRC2000, pp. 77 – 
80, Sept. 2000. 
[8] W. Zhuo, X. Li, S. Shekhar, S. H. K. Embabi, J. P. de Gyvez, D. J. 
Allstot, and E. Sánchez-Sinencio, “A capacitor cross-coupled common-
gate low-noise amplifier,” IEEE Trans. on Circuits and Systems II, 
vol.52, pp. 875 – 879, Dec. 2005. 
[9] X. Fan, H. Zhang, and E. Sánchez-Sinencio, “A noise reduction and 
linearity improvement technique for a differential cascode LNA,” IEEE 
J. Solid-State Circuits, vol.43, pp. 588 – 599, Mar. 2008.  
 
 2
    傍晚 17:30 到 19:30 則參加由大會所安排之搭船遊新加坡河和乘坐摩天輪活動。隨後
    再返回會議會場進行晚宴等社交活動。約於晚上十時左右結束返回飯店。 
98/12/11 上午聽取 Session FR1A、FR1B 有關射頻壓控振盪器、鎖相迴路、功率放大器電路，
        以及 Session FR2A、FR2B 有關毫米波電路、射頻微機電系統(RF MEMS)、元件模
        擬等方面之最近研究方法。 
        中午於會場用餐並於 FR-IF session 看有關高頻晶片傳輸線、元件模擬等方面進展。
        下午則聽取先進濾波器的設計，會議並在此正式圓滿結束。 
98/12/12 因會議結束後為周末，故多留一天在新加坡做簡單的私人參觀行程。主要是到濱海
        區的魚獅公園、行政區參訪英殖民時期建物以及到武吉士附近參觀當地的觀音廟及
        相鄰的印度興都廟，並在白沙廣場用餐。 
98/12/13 因為要節省經費支用所以計畫搭乘當地公車轉地鐵到樟宜機場，恰好出發前身體不
        適耽擱了些行程，加上公車和地鐵銜接較預期多出些許時間，以致關櫃後幾分鐘才
        抵達機場，眼睜睜錯失預訂返國班機。雖緊急聯繫在台旅行社協助，但是因逢周日
        休假，無法安排當日另班航班返台。臨時改投機場旁 Crowne Plaza 飯店，除再聯繫
        返台班機事宜外，晚間並開始撰寫此行報告書。 
98/12/14 上午 7 點到機場櫃台排後補機位，所幸排到 9 點 40 分左右確定有機位，於是順利搭
        乘次日原航班返國，於下午 15 點 25 左右抵桃園國際機場。 
 
二、與會心得： 
    此行最主要的目的是發表有關於使用 Kvco 線性化技術之背閘極耦合正交四相位壓控振
盪器論文於大會，雖然是 poster 型式的 interactive forum，針對我們的研究方法與結果也仍和其
他學者交換一些看法。除此之外我還參加了大會安排的 Keynote presentation，從射頻領域先驅
研究者 Asad A. Abidi 以及 Dennis Polla 身上學習有關射頻及微機電系統的一些最新發展趨勢。
除此之外我也參加了幾個和射頻壓控振盪器、功率放大器、天線、元件模型、60GHz 電
路設計有關的議程，對未來我們將研究的主題可以提供一些想法。此外，我也聽取了一些有
關右/左手超穎物質的射散效應，傳輸線設計比較等主題，可以激發一些不同的研究主題。 
此行最大的失誤是自己行程安排失當，未正確估算交通行程所需時間及提早出發，以致
多滯留國外一天。所幸當日並無學校課程，未造成學生上課權益損失。下次出國與會時不僅
要確認航程無誤外，往返機場的交通及時程也最好規畫好且預留足夠時間。 
 
三、考察參觀活動： 
    此行大部份時間除了在 RFIT 的會場參加相關的議程外，由於是第一次到新加坡參加會
議，因此在沒有會議議程的 12/9、12/12 前往聖淘沙和濱海區的魚獅公園、行政區參訪英殖民
時期建物以及到武吉士等地參觀。另因會議本身也安排了 12/10 傍晚有船遊新加坡河及搭乘摩
天輪的活動。 
 
四、具體建議： 
    無。 
 
 4
編號 2. 攝於 98 年 12 月 10 日, 照片內容簡述：  
 
Dennis Polla 先生演講有關射頻微機電系統(RF MEMS)方面的發展趨勢。 
 
編號 3. 攝於 98 年 12 月 10 日, 照片內容簡述： 
 
此行主要目的：於 Session TH-IF 海報發表此次之論文。 
 
 6
 
 
報告人簽章：  江  衍  忠     
備註： 
一、依教育部 96 年 3 月 12 日台秘管字第 0960035721 號書函： 
因公出國報告資訊須於所屬單位網頁上公佈以供查詢，故請審慎、具體填寫。 
二、本表請於經費核銷時填寫紙本兩份送研發處學術發展組。 
【一份做為會計室經費核銷之附件，一份學術發展組存查，另電子檔請存成 pdf 檔 
格式並寄至 anna@dragon.nchu.edu.tw，俾利上網刊載。】 
97年度專題研究計畫研究成果彙整表 
計畫主持人：江衍忠 計畫編號：97-2221-E-005-091-MY2 
計畫名稱：智慧型嬰幼兒監護與安撫晶片系統--子計畫五：低功率多輸入多輸出無線射頻模組開發 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 6 6 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 4 4 100%  
研究報告/技術報告 0 0 100%  
研討會論文 3 3 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
