// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _VMRouter_HH_
#define _VMRouter_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct VMRouter : public sc_module {
    // Port declarations 241
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > stubsInLayer_z_V_address0;
    sc_out< sc_logic > stubsInLayer_z_V_ce0;
    sc_in< sc_lv<12> > stubsInLayer_z_V_q0;
    sc_out< sc_lv<6> > stubsInLayer_phi_V_address0;
    sc_out< sc_logic > stubsInLayer_phi_V_ce0;
    sc_in< sc_lv<14> > stubsInLayer_phi_V_q0;
    sc_out< sc_lv<6> > stubsInLayer_r_V_address0;
    sc_out< sc_logic > stubsInLayer_r_V_ce0;
    sc_in< sc_lv<7> > stubsInLayer_r_V_q0;
    sc_out< sc_lv<6> > stubsInLayer_pt_V_address0;
    sc_out< sc_logic > stubsInLayer_pt_V_ce0;
    sc_in< sc_lv<3> > stubsInLayer_pt_V_q0;
    sc_out< sc_lv<6> > stubsInLayer_real_address0;
    sc_out< sc_logic > stubsInLayer_real_ce0;
    sc_out< sc_logic > stubsInLayer_real_we0;
    sc_out< sc_lv<1> > stubsInLayer_real_d0;
    sc_in< sc_lv<1> > stubsInLayer_real_q0;
    sc_out< sc_lv<6> > stubsInLayer_real_address1;
    sc_out< sc_logic > stubsInLayer_real_ce1;
    sc_out< sc_logic > stubsInLayer_real_we1;
    sc_out< sc_lv<1> > stubsInLayer_real_d1;
    sc_in< sc_lv<1> > stubsInLayer_real_q1;
    sc_out< sc_lv<6> > allStubs_z_V_address0;
    sc_out< sc_logic > allStubs_z_V_ce0;
    sc_out< sc_logic > allStubs_z_V_we0;
    sc_out< sc_lv<12> > allStubs_z_V_d0;
    sc_out< sc_lv<6> > allStubs_phi_V_address0;
    sc_out< sc_logic > allStubs_phi_V_ce0;
    sc_out< sc_logic > allStubs_phi_V_we0;
    sc_out< sc_lv<14> > allStubs_phi_V_d0;
    sc_out< sc_lv<6> > allStubs_r_V_address0;
    sc_out< sc_logic > allStubs_r_V_ce0;
    sc_out< sc_logic > allStubs_r_V_we0;
    sc_out< sc_lv<7> > allStubs_r_V_d0;
    sc_out< sc_lv<6> > allStubs_pt_V_address0;
    sc_out< sc_logic > allStubs_pt_V_ce0;
    sc_out< sc_logic > allStubs_pt_V_we0;
    sc_out< sc_lv<3> > allStubs_pt_V_d0;
    sc_out< sc_lv<6> > allStubs_real_address0;
    sc_out< sc_logic > allStubs_real_ce0;
    sc_out< sc_logic > allStubs_real_we0;
    sc_out< sc_lv<1> > allStubs_real_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z1_z_V_address0;
    sc_out< sc_logic > vmStubsPH1Z1_z_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z1_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH1Z1_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z1_phi_V_address0;
    sc_out< sc_logic > vmStubsPH1Z1_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z1_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH1Z1_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z1_r_V_address0;
    sc_out< sc_logic > vmStubsPH1Z1_r_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z1_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH1Z1_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z1_pt_V_address0;
    sc_out< sc_logic > vmStubsPH1Z1_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z1_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH1Z1_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z1_index_V_address0;
    sc_out< sc_logic > vmStubsPH1Z1_index_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z1_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH1Z1_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z1_real_address0;
    sc_out< sc_logic > vmStubsPH1Z1_real_ce0;
    sc_out< sc_logic > vmStubsPH1Z1_real_we0;
    sc_out< sc_lv<1> > vmStubsPH1Z1_real_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z1_z_V_address0;
    sc_out< sc_logic > vmStubsPH2Z1_z_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z1_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH2Z1_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z1_phi_V_address0;
    sc_out< sc_logic > vmStubsPH2Z1_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z1_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH2Z1_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z1_r_V_address0;
    sc_out< sc_logic > vmStubsPH2Z1_r_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z1_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH2Z1_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z1_pt_V_address0;
    sc_out< sc_logic > vmStubsPH2Z1_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z1_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH2Z1_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z1_index_V_address0;
    sc_out< sc_logic > vmStubsPH2Z1_index_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z1_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH2Z1_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z1_real_address0;
    sc_out< sc_logic > vmStubsPH2Z1_real_ce0;
    sc_out< sc_logic > vmStubsPH2Z1_real_we0;
    sc_out< sc_lv<1> > vmStubsPH2Z1_real_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z1_z_V_address0;
    sc_out< sc_logic > vmStubsPH3Z1_z_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z1_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH3Z1_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z1_phi_V_address0;
    sc_out< sc_logic > vmStubsPH3Z1_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z1_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH3Z1_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z1_r_V_address0;
    sc_out< sc_logic > vmStubsPH3Z1_r_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z1_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH3Z1_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z1_pt_V_address0;
    sc_out< sc_logic > vmStubsPH3Z1_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z1_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH3Z1_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z1_index_V_address0;
    sc_out< sc_logic > vmStubsPH3Z1_index_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z1_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH3Z1_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z1_real_address0;
    sc_out< sc_logic > vmStubsPH3Z1_real_ce0;
    sc_out< sc_logic > vmStubsPH3Z1_real_we0;
    sc_out< sc_lv<1> > vmStubsPH3Z1_real_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z1_z_V_address0;
    sc_out< sc_logic > vmStubsPH4Z1_z_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z1_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH4Z1_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z1_phi_V_address0;
    sc_out< sc_logic > vmStubsPH4Z1_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z1_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH4Z1_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z1_r_V_address0;
    sc_out< sc_logic > vmStubsPH4Z1_r_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z1_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH4Z1_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z1_pt_V_address0;
    sc_out< sc_logic > vmStubsPH4Z1_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z1_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH4Z1_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z1_index_V_address0;
    sc_out< sc_logic > vmStubsPH4Z1_index_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z1_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH4Z1_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z1_real_address0;
    sc_out< sc_logic > vmStubsPH4Z1_real_ce0;
    sc_out< sc_logic > vmStubsPH4Z1_real_we0;
    sc_out< sc_lv<1> > vmStubsPH4Z1_real_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z2_z_V_address0;
    sc_out< sc_logic > vmStubsPH1Z2_z_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z2_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH1Z2_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z2_phi_V_address0;
    sc_out< sc_logic > vmStubsPH1Z2_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z2_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH1Z2_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z2_r_V_address0;
    sc_out< sc_logic > vmStubsPH1Z2_r_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z2_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH1Z2_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z2_pt_V_address0;
    sc_out< sc_logic > vmStubsPH1Z2_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z2_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH1Z2_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z2_index_V_address0;
    sc_out< sc_logic > vmStubsPH1Z2_index_V_ce0;
    sc_out< sc_logic > vmStubsPH1Z2_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH1Z2_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH1Z2_real_address0;
    sc_out< sc_logic > vmStubsPH1Z2_real_ce0;
    sc_out< sc_logic > vmStubsPH1Z2_real_we0;
    sc_out< sc_lv<1> > vmStubsPH1Z2_real_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z2_z_V_address0;
    sc_out< sc_logic > vmStubsPH2Z2_z_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z2_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH2Z2_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z2_phi_V_address0;
    sc_out< sc_logic > vmStubsPH2Z2_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z2_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH2Z2_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z2_r_V_address0;
    sc_out< sc_logic > vmStubsPH2Z2_r_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z2_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH2Z2_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z2_pt_V_address0;
    sc_out< sc_logic > vmStubsPH2Z2_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z2_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH2Z2_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z2_index_V_address0;
    sc_out< sc_logic > vmStubsPH2Z2_index_V_ce0;
    sc_out< sc_logic > vmStubsPH2Z2_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH2Z2_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH2Z2_real_address0;
    sc_out< sc_logic > vmStubsPH2Z2_real_ce0;
    sc_out< sc_logic > vmStubsPH2Z2_real_we0;
    sc_out< sc_lv<1> > vmStubsPH2Z2_real_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z2_z_V_address0;
    sc_out< sc_logic > vmStubsPH3Z2_z_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z2_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH3Z2_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z2_phi_V_address0;
    sc_out< sc_logic > vmStubsPH3Z2_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z2_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH3Z2_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z2_r_V_address0;
    sc_out< sc_logic > vmStubsPH3Z2_r_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z2_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH3Z2_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z2_pt_V_address0;
    sc_out< sc_logic > vmStubsPH3Z2_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z2_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH3Z2_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z2_index_V_address0;
    sc_out< sc_logic > vmStubsPH3Z2_index_V_ce0;
    sc_out< sc_logic > vmStubsPH3Z2_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH3Z2_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH3Z2_real_address0;
    sc_out< sc_logic > vmStubsPH3Z2_real_ce0;
    sc_out< sc_logic > vmStubsPH3Z2_real_we0;
    sc_out< sc_lv<1> > vmStubsPH3Z2_real_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z2_z_V_address0;
    sc_out< sc_logic > vmStubsPH4Z2_z_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z2_z_V_we0;
    sc_out< sc_lv<4> > vmStubsPH4Z2_z_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z2_phi_V_address0;
    sc_out< sc_logic > vmStubsPH4Z2_phi_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z2_phi_V_we0;
    sc_out< sc_lv<3> > vmStubsPH4Z2_phi_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z2_r_V_address0;
    sc_out< sc_logic > vmStubsPH4Z2_r_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z2_r_V_we0;
    sc_out< sc_lv<2> > vmStubsPH4Z2_r_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z2_pt_V_address0;
    sc_out< sc_logic > vmStubsPH4Z2_pt_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z2_pt_V_we0;
    sc_out< sc_lv<3> > vmStubsPH4Z2_pt_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z2_index_V_address0;
    sc_out< sc_logic > vmStubsPH4Z2_index_V_ce0;
    sc_out< sc_logic > vmStubsPH4Z2_index_V_we0;
    sc_out< sc_lv<6> > vmStubsPH4Z2_index_V_d0;
    sc_out< sc_lv<6> > vmStubsPH4Z2_real_address0;
    sc_out< sc_logic > vmStubsPH4Z2_real_ce0;
    sc_out< sc_logic > vmStubsPH4Z2_real_we0;
    sc_out< sc_lv<1> > vmStubsPH4Z2_real_d0;
    sc_in< sc_lv<32> > nStubs;


    // Module declarations
    VMRouter(sc_module_name name);
    SC_HAS_PROCESS(VMRouter);

    ~VMRouter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_21;
    sc_signal< sc_lv<7> > i_1_fu_990_p2;
    sc_signal< sc_lv<7> > i_1_reg_1322;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_449;
    sc_signal< sc_lv<1> > tmp_fu_996_p2;
    sc_signal< sc_lv<1> > tmp_reg_1327;
    sc_signal< sc_lv<1> > exitcond_fu_984_p2;
    sc_signal< sc_lv<64> > tmp_1_fu_1001_p1;
    sc_signal< sc_lv<64> > tmp_1_reg_1331;
    sc_signal< sc_lv<12> > p_Val2_s_reg_1360;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_477;
    sc_signal< sc_lv<14> > p_Val2_1_reg_1365;
    sc_signal< sc_lv<7> > p_Val2_2_reg_1370;
    sc_signal< sc_lv<3> > redPt_V_reg_1375;
    sc_signal< sc_lv<4> > p_Result_s_reg_1388;
    sc_signal< sc_lv<3> > p_Result_1_reg_1400;
    sc_signal< sc_lv<2> > p_Result_2_reg_1412;
    sc_signal< sc_lv<2> > p_Result_3_reg_1424;
    sc_signal< sc_lv<1> > routeZ_V_reg_1428;
    sc_signal< sc_lv<6> > nPH4Z1_V_fu_1070_p2;
    sc_signal< sc_lv<6> > nPH4Z1_V_reg_1432;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_499;
    sc_signal< sc_lv<6> > nPH3Z1_V_fu_1089_p2;
    sc_signal< sc_lv<6> > nPH3Z1_V_reg_1437;
    sc_signal< sc_lv<6> > nPH2Z1_V_fu_1108_p2;
    sc_signal< sc_lv<6> > nPH2Z1_V_reg_1442;
    sc_signal< sc_lv<6> > nPH1Z1_V_fu_1127_p2;
    sc_signal< sc_lv<6> > nPH1Z1_V_reg_1447;
    sc_signal< sc_lv<6> > nPH4Z2_V_fu_1146_p2;
    sc_signal< sc_lv<6> > nPH4Z2_V_reg_1452;
    sc_signal< sc_lv<6> > nPH3Z2_V_fu_1165_p2;
    sc_signal< sc_lv<6> > nPH3Z2_V_reg_1457;
    sc_signal< sc_lv<6> > nPH2Z2_V_fu_1184_p2;
    sc_signal< sc_lv<6> > nPH2Z2_V_reg_1462;
    sc_signal< sc_lv<6> > nPH1Z2_V_fu_1203_p2;
    sc_signal< sc_lv<6> > nPH1Z2_V_reg_1467;
    sc_signal< sc_lv<6> > index_V_fu_1241_p2;
    sc_signal< sc_lv<6> > index_V_reg_1472;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_548;
    sc_signal< sc_lv<7> > i_reg_913;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_558;
    sc_signal< sc_lv<64> > tmp_4_fu_1060_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_1079_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_1098_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_1117_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_1136_p1;
    sc_signal< sc_lv<64> > tmp_7_fu_1155_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_1174_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_1193_p1;
    sc_signal< sc_lv<6> > nPH4Z2_V_1_fu_178;
    sc_signal< sc_lv<6> > nPH3Z2_V_1_fu_182;
    sc_signal< sc_lv<6> > nPH2Z2_V_1_fu_186;
    sc_signal< sc_lv<6> > nPH1Z2_V_1_fu_190;
    sc_signal< sc_lv<6> > nPH4Z1_V_1_fu_194;
    sc_signal< sc_lv<6> > nPH3Z1_V_1_fu_198;
    sc_signal< sc_lv<6> > nPH2Z1_V_1_fu_202;
    sc_signal< sc_lv<6> > nPH1Z1_V_1_fu_206;
    sc_signal< sc_lv<6> > op2_V_read_assign_fu_210;
    sc_signal< sc_lv<32> > i_cast1_fu_980_p1;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_st2_fsm_1;
    static const sc_lv<6> ap_ST_st3_fsm_2;
    static const sc_lv<6> ap_ST_st4_fsm_3;
    static const sc_lv<6> ap_ST_st5_fsm_4;
    static const sc_lv<6> ap_ST_st6_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<6> ap_const_lv6_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_allStubs_phi_V_address0();
    void thread_allStubs_phi_V_ce0();
    void thread_allStubs_phi_V_d0();
    void thread_allStubs_phi_V_we0();
    void thread_allStubs_pt_V_address0();
    void thread_allStubs_pt_V_ce0();
    void thread_allStubs_pt_V_d0();
    void thread_allStubs_pt_V_we0();
    void thread_allStubs_r_V_address0();
    void thread_allStubs_r_V_ce0();
    void thread_allStubs_r_V_d0();
    void thread_allStubs_r_V_we0();
    void thread_allStubs_real_address0();
    void thread_allStubs_real_ce0();
    void thread_allStubs_real_d0();
    void thread_allStubs_real_we0();
    void thread_allStubs_z_V_address0();
    void thread_allStubs_z_V_ce0();
    void thread_allStubs_z_V_d0();
    void thread_allStubs_z_V_we0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_21();
    void thread_ap_sig_449();
    void thread_ap_sig_477();
    void thread_ap_sig_499();
    void thread_ap_sig_548();
    void thread_ap_sig_558();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_exitcond_fu_984_p2();
    void thread_i_1_fu_990_p2();
    void thread_i_cast1_fu_980_p1();
    void thread_index_V_fu_1241_p2();
    void thread_nPH1Z1_V_fu_1127_p2();
    void thread_nPH1Z2_V_fu_1203_p2();
    void thread_nPH2Z1_V_fu_1108_p2();
    void thread_nPH2Z2_V_fu_1184_p2();
    void thread_nPH3Z1_V_fu_1089_p2();
    void thread_nPH3Z2_V_fu_1165_p2();
    void thread_nPH4Z1_V_fu_1070_p2();
    void thread_nPH4Z2_V_fu_1146_p2();
    void thread_stubsInLayer_phi_V_address0();
    void thread_stubsInLayer_phi_V_ce0();
    void thread_stubsInLayer_pt_V_address0();
    void thread_stubsInLayer_pt_V_ce0();
    void thread_stubsInLayer_r_V_address0();
    void thread_stubsInLayer_r_V_ce0();
    void thread_stubsInLayer_real_address0();
    void thread_stubsInLayer_real_address1();
    void thread_stubsInLayer_real_ce0();
    void thread_stubsInLayer_real_ce1();
    void thread_stubsInLayer_real_d0();
    void thread_stubsInLayer_real_d1();
    void thread_stubsInLayer_real_we0();
    void thread_stubsInLayer_real_we1();
    void thread_stubsInLayer_z_V_address0();
    void thread_stubsInLayer_z_V_ce0();
    void thread_tmp_1_fu_1001_p1();
    void thread_tmp_2_fu_1098_p1();
    void thread_tmp_3_fu_1079_p1();
    void thread_tmp_4_fu_1060_p1();
    void thread_tmp_5_fu_1193_p1();
    void thread_tmp_6_fu_1174_p1();
    void thread_tmp_7_fu_1155_p1();
    void thread_tmp_8_fu_1136_p1();
    void thread_tmp_fu_996_p2();
    void thread_tmp_s_fu_1117_p1();
    void thread_vmStubsPH1Z1_index_V_address0();
    void thread_vmStubsPH1Z1_index_V_ce0();
    void thread_vmStubsPH1Z1_index_V_d0();
    void thread_vmStubsPH1Z1_index_V_we0();
    void thread_vmStubsPH1Z1_phi_V_address0();
    void thread_vmStubsPH1Z1_phi_V_ce0();
    void thread_vmStubsPH1Z1_phi_V_d0();
    void thread_vmStubsPH1Z1_phi_V_we0();
    void thread_vmStubsPH1Z1_pt_V_address0();
    void thread_vmStubsPH1Z1_pt_V_ce0();
    void thread_vmStubsPH1Z1_pt_V_d0();
    void thread_vmStubsPH1Z1_pt_V_we0();
    void thread_vmStubsPH1Z1_r_V_address0();
    void thread_vmStubsPH1Z1_r_V_ce0();
    void thread_vmStubsPH1Z1_r_V_d0();
    void thread_vmStubsPH1Z1_r_V_we0();
    void thread_vmStubsPH1Z1_real_address0();
    void thread_vmStubsPH1Z1_real_ce0();
    void thread_vmStubsPH1Z1_real_d0();
    void thread_vmStubsPH1Z1_real_we0();
    void thread_vmStubsPH1Z1_z_V_address0();
    void thread_vmStubsPH1Z1_z_V_ce0();
    void thread_vmStubsPH1Z1_z_V_d0();
    void thread_vmStubsPH1Z1_z_V_we0();
    void thread_vmStubsPH1Z2_index_V_address0();
    void thread_vmStubsPH1Z2_index_V_ce0();
    void thread_vmStubsPH1Z2_index_V_d0();
    void thread_vmStubsPH1Z2_index_V_we0();
    void thread_vmStubsPH1Z2_phi_V_address0();
    void thread_vmStubsPH1Z2_phi_V_ce0();
    void thread_vmStubsPH1Z2_phi_V_d0();
    void thread_vmStubsPH1Z2_phi_V_we0();
    void thread_vmStubsPH1Z2_pt_V_address0();
    void thread_vmStubsPH1Z2_pt_V_ce0();
    void thread_vmStubsPH1Z2_pt_V_d0();
    void thread_vmStubsPH1Z2_pt_V_we0();
    void thread_vmStubsPH1Z2_r_V_address0();
    void thread_vmStubsPH1Z2_r_V_ce0();
    void thread_vmStubsPH1Z2_r_V_d0();
    void thread_vmStubsPH1Z2_r_V_we0();
    void thread_vmStubsPH1Z2_real_address0();
    void thread_vmStubsPH1Z2_real_ce0();
    void thread_vmStubsPH1Z2_real_d0();
    void thread_vmStubsPH1Z2_real_we0();
    void thread_vmStubsPH1Z2_z_V_address0();
    void thread_vmStubsPH1Z2_z_V_ce0();
    void thread_vmStubsPH1Z2_z_V_d0();
    void thread_vmStubsPH1Z2_z_V_we0();
    void thread_vmStubsPH2Z1_index_V_address0();
    void thread_vmStubsPH2Z1_index_V_ce0();
    void thread_vmStubsPH2Z1_index_V_d0();
    void thread_vmStubsPH2Z1_index_V_we0();
    void thread_vmStubsPH2Z1_phi_V_address0();
    void thread_vmStubsPH2Z1_phi_V_ce0();
    void thread_vmStubsPH2Z1_phi_V_d0();
    void thread_vmStubsPH2Z1_phi_V_we0();
    void thread_vmStubsPH2Z1_pt_V_address0();
    void thread_vmStubsPH2Z1_pt_V_ce0();
    void thread_vmStubsPH2Z1_pt_V_d0();
    void thread_vmStubsPH2Z1_pt_V_we0();
    void thread_vmStubsPH2Z1_r_V_address0();
    void thread_vmStubsPH2Z1_r_V_ce0();
    void thread_vmStubsPH2Z1_r_V_d0();
    void thread_vmStubsPH2Z1_r_V_we0();
    void thread_vmStubsPH2Z1_real_address0();
    void thread_vmStubsPH2Z1_real_ce0();
    void thread_vmStubsPH2Z1_real_d0();
    void thread_vmStubsPH2Z1_real_we0();
    void thread_vmStubsPH2Z1_z_V_address0();
    void thread_vmStubsPH2Z1_z_V_ce0();
    void thread_vmStubsPH2Z1_z_V_d0();
    void thread_vmStubsPH2Z1_z_V_we0();
    void thread_vmStubsPH2Z2_index_V_address0();
    void thread_vmStubsPH2Z2_index_V_ce0();
    void thread_vmStubsPH2Z2_index_V_d0();
    void thread_vmStubsPH2Z2_index_V_we0();
    void thread_vmStubsPH2Z2_phi_V_address0();
    void thread_vmStubsPH2Z2_phi_V_ce0();
    void thread_vmStubsPH2Z2_phi_V_d0();
    void thread_vmStubsPH2Z2_phi_V_we0();
    void thread_vmStubsPH2Z2_pt_V_address0();
    void thread_vmStubsPH2Z2_pt_V_ce0();
    void thread_vmStubsPH2Z2_pt_V_d0();
    void thread_vmStubsPH2Z2_pt_V_we0();
    void thread_vmStubsPH2Z2_r_V_address0();
    void thread_vmStubsPH2Z2_r_V_ce0();
    void thread_vmStubsPH2Z2_r_V_d0();
    void thread_vmStubsPH2Z2_r_V_we0();
    void thread_vmStubsPH2Z2_real_address0();
    void thread_vmStubsPH2Z2_real_ce0();
    void thread_vmStubsPH2Z2_real_d0();
    void thread_vmStubsPH2Z2_real_we0();
    void thread_vmStubsPH2Z2_z_V_address0();
    void thread_vmStubsPH2Z2_z_V_ce0();
    void thread_vmStubsPH2Z2_z_V_d0();
    void thread_vmStubsPH2Z2_z_V_we0();
    void thread_vmStubsPH3Z1_index_V_address0();
    void thread_vmStubsPH3Z1_index_V_ce0();
    void thread_vmStubsPH3Z1_index_V_d0();
    void thread_vmStubsPH3Z1_index_V_we0();
    void thread_vmStubsPH3Z1_phi_V_address0();
    void thread_vmStubsPH3Z1_phi_V_ce0();
    void thread_vmStubsPH3Z1_phi_V_d0();
    void thread_vmStubsPH3Z1_phi_V_we0();
    void thread_vmStubsPH3Z1_pt_V_address0();
    void thread_vmStubsPH3Z1_pt_V_ce0();
    void thread_vmStubsPH3Z1_pt_V_d0();
    void thread_vmStubsPH3Z1_pt_V_we0();
    void thread_vmStubsPH3Z1_r_V_address0();
    void thread_vmStubsPH3Z1_r_V_ce0();
    void thread_vmStubsPH3Z1_r_V_d0();
    void thread_vmStubsPH3Z1_r_V_we0();
    void thread_vmStubsPH3Z1_real_address0();
    void thread_vmStubsPH3Z1_real_ce0();
    void thread_vmStubsPH3Z1_real_d0();
    void thread_vmStubsPH3Z1_real_we0();
    void thread_vmStubsPH3Z1_z_V_address0();
    void thread_vmStubsPH3Z1_z_V_ce0();
    void thread_vmStubsPH3Z1_z_V_d0();
    void thread_vmStubsPH3Z1_z_V_we0();
    void thread_vmStubsPH3Z2_index_V_address0();
    void thread_vmStubsPH3Z2_index_V_ce0();
    void thread_vmStubsPH3Z2_index_V_d0();
    void thread_vmStubsPH3Z2_index_V_we0();
    void thread_vmStubsPH3Z2_phi_V_address0();
    void thread_vmStubsPH3Z2_phi_V_ce0();
    void thread_vmStubsPH3Z2_phi_V_d0();
    void thread_vmStubsPH3Z2_phi_V_we0();
    void thread_vmStubsPH3Z2_pt_V_address0();
    void thread_vmStubsPH3Z2_pt_V_ce0();
    void thread_vmStubsPH3Z2_pt_V_d0();
    void thread_vmStubsPH3Z2_pt_V_we0();
    void thread_vmStubsPH3Z2_r_V_address0();
    void thread_vmStubsPH3Z2_r_V_ce0();
    void thread_vmStubsPH3Z2_r_V_d0();
    void thread_vmStubsPH3Z2_r_V_we0();
    void thread_vmStubsPH3Z2_real_address0();
    void thread_vmStubsPH3Z2_real_ce0();
    void thread_vmStubsPH3Z2_real_d0();
    void thread_vmStubsPH3Z2_real_we0();
    void thread_vmStubsPH3Z2_z_V_address0();
    void thread_vmStubsPH3Z2_z_V_ce0();
    void thread_vmStubsPH3Z2_z_V_d0();
    void thread_vmStubsPH3Z2_z_V_we0();
    void thread_vmStubsPH4Z1_index_V_address0();
    void thread_vmStubsPH4Z1_index_V_ce0();
    void thread_vmStubsPH4Z1_index_V_d0();
    void thread_vmStubsPH4Z1_index_V_we0();
    void thread_vmStubsPH4Z1_phi_V_address0();
    void thread_vmStubsPH4Z1_phi_V_ce0();
    void thread_vmStubsPH4Z1_phi_V_d0();
    void thread_vmStubsPH4Z1_phi_V_we0();
    void thread_vmStubsPH4Z1_pt_V_address0();
    void thread_vmStubsPH4Z1_pt_V_ce0();
    void thread_vmStubsPH4Z1_pt_V_d0();
    void thread_vmStubsPH4Z1_pt_V_we0();
    void thread_vmStubsPH4Z1_r_V_address0();
    void thread_vmStubsPH4Z1_r_V_ce0();
    void thread_vmStubsPH4Z1_r_V_d0();
    void thread_vmStubsPH4Z1_r_V_we0();
    void thread_vmStubsPH4Z1_real_address0();
    void thread_vmStubsPH4Z1_real_ce0();
    void thread_vmStubsPH4Z1_real_d0();
    void thread_vmStubsPH4Z1_real_we0();
    void thread_vmStubsPH4Z1_z_V_address0();
    void thread_vmStubsPH4Z1_z_V_ce0();
    void thread_vmStubsPH4Z1_z_V_d0();
    void thread_vmStubsPH4Z1_z_V_we0();
    void thread_vmStubsPH4Z2_index_V_address0();
    void thread_vmStubsPH4Z2_index_V_ce0();
    void thread_vmStubsPH4Z2_index_V_d0();
    void thread_vmStubsPH4Z2_index_V_we0();
    void thread_vmStubsPH4Z2_phi_V_address0();
    void thread_vmStubsPH4Z2_phi_V_ce0();
    void thread_vmStubsPH4Z2_phi_V_d0();
    void thread_vmStubsPH4Z2_phi_V_we0();
    void thread_vmStubsPH4Z2_pt_V_address0();
    void thread_vmStubsPH4Z2_pt_V_ce0();
    void thread_vmStubsPH4Z2_pt_V_d0();
    void thread_vmStubsPH4Z2_pt_V_we0();
    void thread_vmStubsPH4Z2_r_V_address0();
    void thread_vmStubsPH4Z2_r_V_ce0();
    void thread_vmStubsPH4Z2_r_V_d0();
    void thread_vmStubsPH4Z2_r_V_we0();
    void thread_vmStubsPH4Z2_real_address0();
    void thread_vmStubsPH4Z2_real_ce0();
    void thread_vmStubsPH4Z2_real_d0();
    void thread_vmStubsPH4Z2_real_we0();
    void thread_vmStubsPH4Z2_z_V_address0();
    void thread_vmStubsPH4Z2_z_V_ce0();
    void thread_vmStubsPH4Z2_z_V_d0();
    void thread_vmStubsPH4Z2_z_V_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
