// Seed: 2200666659
module module_0;
  wire id_1, id_2, id_3;
  id_4 :
  assert property (@(-1) id_4) id_1 = id_1;
  assign id_3 = id_2;
  assign module_1.id_6 = 0;
  module_2 modCall_1 (
      id_3,
      id_3
  );
endmodule
macromodule module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output logic id_6,
    input wor id_7
);
  wire id_9;
  always_ff id_6 <= "" - (id_0);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  wire id_3, id_4, id_5;
  wire id_6;
  wire id_7;
  logic [7:0] id_8;
  assign id_1 = id_8[(~"")];
endmodule
