Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:17:33 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div3_timing_summary_routed.rpt -pb operator_double_div3_timing_summary_routed.pb -rpx operator_double_div3_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div3
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.028       -0.040                      2                 1189        0.107        0.000                      0                 1189        0.470        0.000                       0                   891  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.028       -0.040                      2                 1189        0.107        0.000                      0                 1189        0.470        0.000                       0                   891  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.028ns,  Total Violation       -0.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 1.556ns (62.000%)  route 0.954ns (38.000%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X0Y117         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, routed)           0.456     1.374    shift_V_cast_cast_reg_607[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I0_O)        0.156     1.530 r  p_Repl2_1_reg_655[10]_i_15/O
                         net (fo=1, routed)           0.000     1.530    p_Repl2_1_reg_655[10]_i_15_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.843 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.843    p_Repl2_1_reg_655_reg[10]_i_8_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.937 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.497     2.435    tmp_1_fu_232_p2
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.152     2.587 r  p_Repl2_1_reg_655[3]_i_9/O
                         net (fo=1, routed)           0.000     2.587    p_Repl2_1_reg_655[3]_i_9_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.911 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.911    p_Repl2_1_reg_655_reg[3]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.969 r  p_Repl2_1_reg_655_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.969    p_Repl2_1_reg_655_reg[7]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.182 r  p_Repl2_1_reg_655_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.182    p_Repl2_1_reg_655_reg[10]_i_1_n_6
    SLICE_X1Y121         FDRE                                         r  p_Repl2_1_reg_655_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
    SLICE_X1Y121         FDRE                                         r  p_Repl2_1_reg_655_reg[9]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_655_reg[9]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.467ns (18.557%)  route 2.050ns (81.443%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X6Y112         FDRE                                         r  ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[22]/Q
                         net (fo=9, routed)           0.724     1.704    grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/Q[4]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.053     1.757 r  grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_19/O
                         net (fo=1, routed)           0.716     2.472    grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_19_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.053     2.525 r  grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.610     3.136    grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/sel[2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I2_O)        0.053     3.189 r  grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.189    grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/p_0_out
    SLICE_X6Y109         FDRE                                         r  grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/ap_clk
    SLICE_X6Y109         FDRE                                         r  grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div3_chunk_fu_122/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 1.498ns (61.101%)  route 0.954ns (38.899%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X0Y117         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, routed)           0.456     1.374    shift_V_cast_cast_reg_607[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I0_O)        0.156     1.530 r  p_Repl2_1_reg_655[10]_i_15/O
                         net (fo=1, routed)           0.000     1.530    p_Repl2_1_reg_655[10]_i_15_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.843 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.843    p_Repl2_1_reg_655_reg[10]_i_8_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.937 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.497     2.435    tmp_1_fu_232_p2
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.152     2.587 r  p_Repl2_1_reg_655[3]_i_9/O
                         net (fo=1, routed)           0.000     2.587    p_Repl2_1_reg_655[3]_i_9_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.911 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.911    p_Repl2_1_reg_655_reg[3]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     3.124 r  p_Repl2_1_reg_655_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.124    p_Repl2_1_reg_655_reg[7]_i_1_n_6
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_655_reg[5]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.482ns (60.845%)  route 0.954ns (39.155%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X0Y117         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, routed)           0.456     1.374    shift_V_cast_cast_reg_607[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I0_O)        0.156     1.530 r  p_Repl2_1_reg_655[10]_i_15/O
                         net (fo=1, routed)           0.000     1.530    p_Repl2_1_reg_655[10]_i_15_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.843 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.843    p_Repl2_1_reg_655_reg[10]_i_8_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.937 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.497     2.435    tmp_1_fu_232_p2
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.152     2.587 r  p_Repl2_1_reg_655[3]_i_9/O
                         net (fo=1, routed)           0.000     2.587    p_Repl2_1_reg_655[3]_i_9_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.911 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.911    p_Repl2_1_reg_655_reg[3]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.969 r  p_Repl2_1_reg_655_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.969    p_Repl2_1_reg_655_reg[7]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.108 r  p_Repl2_1_reg_655_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.108    p_Repl2_1_reg_655_reg[10]_i_1_n_7
    SLICE_X1Y121         FDRE                                         r  p_Repl2_1_reg_655_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
    SLICE_X1Y121         FDRE                                         r  p_Repl2_1_reg_655_reg[8]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_655_reg[8]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.479ns (60.797%)  route 0.954ns (39.203%))
  Logic Levels:           7  (CARRY4=5 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X0Y117         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, routed)           0.456     1.374    shift_V_cast_cast_reg_607[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I0_O)        0.156     1.530 r  p_Repl2_1_reg_655[10]_i_15/O
                         net (fo=1, routed)           0.000     1.530    p_Repl2_1_reg_655[10]_i_15_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.843 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.843    p_Repl2_1_reg_655_reg[10]_i_8_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.937 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.497     2.435    tmp_1_fu_232_p2
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.152     2.587 r  p_Repl2_1_reg_655[3]_i_9/O
                         net (fo=1, routed)           0.000     2.587    p_Repl2_1_reg_655[3]_i_9_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.911 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.911    p_Repl2_1_reg_655_reg[3]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.969 r  p_Repl2_1_reg_655_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.969    p_Repl2_1_reg_655_reg[7]_i_1_n_0
    SLICE_X1Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     3.105 r  p_Repl2_1_reg_655_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.105    p_Repl2_1_reg_655_reg[10]_i_1_n_5
    SLICE_X1Y121         FDRE                                         r  p_Repl2_1_reg_655_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
    SLICE_X1Y121         FDRE                                         r  p_Repl2_1_reg_655_reg[10]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_655_reg[10]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.105    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.464ns (60.554%)  route 0.954ns (39.447%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X0Y117         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, routed)           0.456     1.374    shift_V_cast_cast_reg_607[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I0_O)        0.156     1.530 r  p_Repl2_1_reg_655[10]_i_15/O
                         net (fo=1, routed)           0.000     1.530    p_Repl2_1_reg_655[10]_i_15_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.843 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.843    p_Repl2_1_reg_655_reg[10]_i_8_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.937 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.497     2.435    tmp_1_fu_232_p2
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.152     2.587 r  p_Repl2_1_reg_655[3]_i_9/O
                         net (fo=1, routed)           0.000     2.587    p_Repl2_1_reg_655[3]_i_9_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.911 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.911    p_Repl2_1_reg_655_reg[3]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.090 r  p_Repl2_1_reg_655_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.090    p_Repl2_1_reg_655_reg[7]_i_1_n_4
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[7]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_655_reg[7]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 1.424ns (59.890%)  route 0.954ns (40.110%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X0Y117         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, routed)           0.456     1.374    shift_V_cast_cast_reg_607[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I0_O)        0.156     1.530 r  p_Repl2_1_reg_655[10]_i_15/O
                         net (fo=1, routed)           0.000     1.530    p_Repl2_1_reg_655[10]_i_15_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.843 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.843    p_Repl2_1_reg_655_reg[10]_i_8_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.937 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.497     2.435    tmp_1_fu_232_p2
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.152     2.587 r  p_Repl2_1_reg_655[3]_i_9/O
                         net (fo=1, routed)           0.000     2.587    p_Repl2_1_reg_655[3]_i_9_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.911 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.911    p_Repl2_1_reg_655_reg[3]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.050 r  p_Repl2_1_reg_655_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.050    p_Repl2_1_reg_655_reg[7]_i_1_n_7
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[4]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_655_reg[4]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 shift_V_cast_cast_reg_607_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_655_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 1.421ns (59.839%)  route 0.954ns (40.161%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X0Y117         FDRE                                         r  shift_V_cast_cast_reg_607_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  shift_V_cast_cast_reg_607_reg[1]/Q
                         net (fo=5, routed)           0.456     1.374    shift_V_cast_cast_reg_607[1]
    SLICE_X1Y117         LUT4 (Prop_lut4_I0_O)        0.156     1.530 r  p_Repl2_1_reg_655[10]_i_15/O
                         net (fo=1, routed)           0.000     1.530    p_Repl2_1_reg_655[10]_i_15_n_0
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     1.843 r  p_Repl2_1_reg_655_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.843    p_Repl2_1_reg_655_reg[10]_i_8_n_0
    SLICE_X1Y118         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.937 f  p_Repl2_1_reg_655_reg[10]_i_7/CO[1]
                         net (fo=22, routed)          0.497     2.435    tmp_1_fu_232_p2
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.152     2.587 r  p_Repl2_1_reg_655[3]_i_9/O
                         net (fo=1, routed)           0.000     2.587    p_Repl2_1_reg_655[3]_i_9_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.911 r  p_Repl2_1_reg_655_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.911    p_Repl2_1_reg_655_reg[3]_i_1_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     3.047 r  p_Repl2_1_reg_655_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.047    p_Repl2_1_reg_655_reg[7]_i_1_n_5
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    ap_clk
    SLICE_X1Y120         FDRE                                         r  p_Repl2_1_reg_655_reg[6]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X1Y120         FDRE (Setup_fdre_C_D)        0.051     3.154    p_Repl2_1_reg_655_reg[6]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.520ns (21.997%)  route 1.844ns (78.003%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X6Y113         FDRE                                         r  ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[20]/Q
                         net (fo=9, routed)           0.619     1.599    grp_lut_div3_chunk_fu_122/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[38][3]
    SLICE_X4Y112         LUT3 (Prop_lut3_I1_O)        0.053     1.652 r  grp_lut_div3_chunk_fu_122/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_25/O
                         net (fo=6, routed)           0.321     1.973    grp_lut_div3_chunk_fu_122/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]_1
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.053     2.026 f  grp_lut_div3_chunk_fu_122/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_22/O
                         net (fo=1, routed)           0.413     2.439    grp_lut_div3_chunk_fu_122/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_22_n_0
    SLICE_X6Y109         LUT5 (Prop_lut5_I1_O)        0.053     2.492 r  grp_lut_div3_chunk_fu_122/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.490     2.983    grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/d_chunk_V_7_reg_726_reg[3][2]
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.053     3.036 r  grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.036    grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1_n_0
    SLICE_X6Y109         FDRE                                         r  grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/ap_clk
    SLICE_X6Y109         FDRE                                         r  grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X6Y109         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div3_chunk_fu_122/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.467ns (20.065%)  route 1.860ns (79.935%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.672     0.672    ap_clk
    SLICE_X6Y112         FDRE                                         r  ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[22]/Q
                         net (fo=9, routed)           0.724     1.704    grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/Q[4]
    SLICE_X6Y113         LUT6 (Prop_lut6_I1_O)        0.053     1.757 r  grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_19/O
                         net (fo=1, routed)           0.716     2.472    grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_19_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.053     2.525 r  grp_lut_div3_chunk_fu_122/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.421     2.946    grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/d_chunk_V_7_reg_726_reg[3][0]
    SLICE_X5Y109         LUT5 (Prop_lut5_I1_O)        0.053     2.999 r  grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.999    grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/g0_b0__2_n_0
    SLICE_X5Y109         FDRE                                         r  grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=890, unset)          0.638     3.138    grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/ap_clk
    SLICE_X5Y109         FDRE                                         r  grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_122/q1_U/lut_div3_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X3Y116         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_reg[0][31]/Q
                         net (fo=1, routed)           0.081     0.465    operator_double_dbkb_U9/dout_array_reg[0][31]
    SLICE_X2Y116         LUT2 (Prop_lut2_I0_O)        0.028     0.493 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][31]_i_1/O
                         net (fo=1, routed)           0.000     0.493    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][31]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X2Y116         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][31]/C
                         clock pessimism              0.000     0.298    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][31]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 shift_V_4_reg_644_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.020%)  route 0.109ns (47.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    ap_clk
    SLICE_X8Y119         FDRE                                         r  shift_V_4_reg_644_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  shift_V_4_reg_644_reg[0]/Q
                         net (fo=1, routed)           0.109     0.510    operator_double_dbkb_U9/shift_V_4_reg_644[0]
    SLICE_X10Y118        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X10Y118        SRL16E                                       r  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X10Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            r_V_15_reg_675_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X13Y115        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][51]/Q
                         net (fo=4, routed)           0.093     0.476    operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][51]
    SLICE_X12Y115        LUT3 (Prop_lut3_I1_O)        0.028     0.504 r  operator_double_dbkb_U9/r_V_15_reg_675[51]_i_2/O
                         net (fo=1, routed)           0.000     0.504    operator_double_dbkb_U9_n_79
    SLICE_X12Y115        FDRE                                         r  r_V_15_reg_675_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    ap_clk
    SLICE_X12Y115        FDRE                                         r  r_V_15_reg_675_reg[51]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y115        FDRE (Hold_fdre_C_D)         0.087     0.385    r_V_15_reg_675_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (75.963%)  route 0.054ns (24.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X2Y109         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  operator_double_dbkb_U9/dout_array_reg[0][17]/Q
                         net (fo=1, routed)           0.054     0.444    operator_double_dbkb_U9/dout_array_reg[0][17]
    SLICE_X2Y109         LUT2 (Prop_lut2_I0_O)        0.064     0.508 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][17]_i_1/O
                         net (fo=1, routed)           0.000     0.508    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][17]_i_1_n_0
    SLICE_X2Y109         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X2Y109         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X6Y104         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  operator_double_dbkb_U9/dout_array_reg[0][20]/Q
                         net (fo=1, routed)           0.055     0.445    operator_double_dbkb_U9/dout_array_reg[0][20]
    SLICE_X6Y104         LUT2 (Prop_lut2_I0_O)        0.064     0.509 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][20]_i_1/O
                         net (fo=1, routed)           0.000     0.509    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][20]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X6Y104         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][20]/C
                         clock pessimism              0.000     0.298    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y105         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  operator_double_dbkb_U9/dout_array_reg[0][23]/Q
                         net (fo=1, routed)           0.055     0.445    operator_double_dbkb_U9/dout_array_reg[0][23]
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.064     0.509 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][23]_i_1/O
                         net (fo=1, routed)           0.000     0.509    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][23]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y105         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][23]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X2Y105         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  operator_double_dbkb_U9/dout_array_reg[0][25]/Q
                         net (fo=1, routed)           0.055     0.445    operator_double_dbkb_U9/dout_array_reg[0][25]
    SLICE_X2Y105         LUT2 (Prop_lut2_I0_O)        0.064     0.509 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][25]_i_1/O
                         net (fo=1, routed)           0.000     0.509    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][25]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X2Y105         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y103         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  operator_double_dbkb_U9/dout_array_reg[0][36]/Q
                         net (fo=1, routed)           0.055     0.445    operator_double_dbkb_U9/dout_array_reg[0][36]
    SLICE_X8Y103         LUT2 (Prop_lut2_I0_O)        0.064     0.509 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][36]_i_1/O
                         net (fo=1, routed)           0.000     0.509    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][36]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y103         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][36]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y103         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][36]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y114         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  operator_double_dbkb_U9/dout_array_reg[0][49]/Q
                         net (fo=1, routed)           0.055     0.445    operator_double_dbkb_U9/dout_array_reg[0][49]
    SLICE_X8Y114         LUT2 (Prop_lut2_I0_O)        0.064     0.509 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][49]_i_1/O
                         net (fo=1, routed)           0.000     0.509    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][49]_i_1_n_0
    SLICE_X8Y114         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y114         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][49]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y114         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][49]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.171ns (75.627%)  route 0.055ns (24.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y104         FDRE                                         r  operator_double_dbkb_U9/dout_array_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.107     0.390 r  operator_double_dbkb_U9/dout_array_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.445    operator_double_dbkb_U9/dout_array_reg[0][9]
    SLICE_X8Y104         LUT2 (Prop_lut2_I0_O)        0.064     0.509 r  operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][9]_i_1/O
                         net (fo=1, routed)           0.000     0.509    operator_double_dbkb_U9/dout_array_loop[1].dout_array[1][9]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=890, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X8Y104         FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.087     0.385    operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X9Y115   ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X5Y111   ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y111   ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X2Y110   ap_CS_fsm_reg[15]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X3Y108   grp_lut_div3_chunk_fu_122/ap_return_0_preg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X1Y107   grp_lut_div3_chunk_fu_122/ap_return_0_preg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y116   new_mant_V_1_reg_600_reg[48]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X2Y115   new_mant_V_1_reg_600_reg[50]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y105   new_mant_V_1_reg_600_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y105   new_mant_V_1_reg_600_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X14Y125  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X14Y125  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X14Y125  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X14Y125  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y118  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X10Y120  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK



