$date
	Wed Mar 23 12:17:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ctr $end
$var wire 5 ! out [4:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module Ctr1 $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 5 & out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
1$
0#
1"
b0 !
$end
#5
0"
0$
1#
1%
#10
b1 &
b1 !
1"
1$
#15
0"
0$
#20
b10 &
b10 !
1"
1$
#25
0"
0$
#30
b11 &
b11 !
1"
1$
#35
0"
0$
#40
b100 &
b100 !
1"
1$
#45
0"
0$
#50
b101 &
b101 !
1"
1$
#55
0"
0$
#60
b110 &
b110 !
1"
1$
#65
0"
0$
#70
b111 &
b111 !
1"
1$
#75
0"
0$
#80
b1000 &
b1000 !
1"
1$
#85
0"
0$
#90
b1001 &
b1001 !
1"
1$
#95
0"
0$
#100
b1010 &
b1010 !
1"
1$
#105
0"
0$
#110
b1011 &
b1011 !
1"
1$
#115
0"
0$
#120
b1100 &
b1100 !
1"
1$
#125
0"
0$
#130
b1101 &
b1101 !
1"
1$
#135
0"
0$
#140
b1110 &
b1110 !
1"
1$
#145
0"
0$
#150
b1111 &
b1111 !
1"
1$
#155
0"
0$
#160
b10000 &
b10000 !
1"
1$
#165
0"
0$
#170
b10001 &
b10001 !
1"
1$
#175
0"
0$
#180
b10010 &
b10010 !
1"
1$
#185
0"
0$
#190
b10011 &
b10011 !
1"
1$
#195
0"
0$
#200
b10100 &
b10100 !
1"
1$
#205
0"
0$
#210
b10101 &
b10101 !
1"
1$
#215
0"
0$
#220
b10110 &
b10110 !
1"
1$
#225
0"
0$
#230
b10111 &
b10111 !
1"
1$
#235
0"
0$
#240
b11000 &
b11000 !
1"
1$
#245
0"
0$
#250
b11001 &
b11001 !
1"
1$
#255
0"
0$
#260
b11010 &
b11010 !
1"
1$
#265
0"
0$
#270
b11011 &
b11011 !
1"
1$
#275
0"
0$
#280
b11100 &
b11100 !
1"
1$
#285
0"
0$
#290
b11101 &
b11101 !
1"
1$
#295
0"
0$
#300
b11110 &
b11110 !
1"
1$
#305
0"
0$
#310
b11111 &
b11111 !
1"
1$
#315
0"
0$
#320
b11110 &
b11110 !
1"
1$
