###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecelinux26.ecn.purdue.edu)
#  Generated on:      Tue Apr 26 07:55:24 2011
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   R_DATA[0]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.766
= Slack Time                   79.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.269 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.354 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.332 |   79.566 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.579 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.060 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.440 | 0.228 |   2.054 |   81.288 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.853 | 0.812 |   2.867 |   82.100 | 
     | U_5/MAPPING/UFIFORAM/U61           | C v -> Y ^   | OAI22X1 | 0.358 | 0.227 |   3.093 |   82.327 | 
     | U_5/MAPPING/UFIFORAM/U57           | A ^ -> Y v   | NOR2X1  | 0.229 | 0.266 |   3.360 |   82.593 | 
     | U_5/MAPPING/UFIFORAM/U56           | C v -> Y ^   | NAND3X1 | 0.539 | 0.398 |   3.758 |   82.992 | 
     |                                    | R_DATA[0] ^  |         | 0.539 | 0.008 |   3.766 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   R_DATA[7]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.721
= Slack Time                   79.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.313 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.398 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.332 |   79.611 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.624 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.105 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.440 | 0.228 |   2.054 |   81.333 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.853 | 0.812 |   2.867 |   82.145 | 
     | U_5/MAPPING/UFIFORAM/U17           | C v -> Y ^   | OAI22X1 | 0.390 | 0.275 |   3.141 |   82.420 | 
     | U_5/MAPPING/UFIFORAM/U15           | A ^ -> Y v   | NOR2X1  | 0.232 | 0.273 |   3.414 |   82.693 | 
     | U_5/MAPPING/UFIFORAM/U14           | C v -> Y ^   | NAND3X1 | 0.394 | 0.304 |   3.718 |   82.996 | 
     |                                    | R_DATA[7] ^  |         | 0.394 | 0.004 |   3.721 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   R_DATA[2]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.700
= Slack Time                   79.300
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.335 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.420 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.332 |   79.633 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.646 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.127 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.440 | 0.228 |   2.054 |   81.355 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.853 | 0.812 |   2.867 |   82.167 | 
     | U_5/MAPPING/UFIFORAM/U47           | C v -> Y ^   | OAI22X1 | 0.351 | 0.219 |   3.086 |   82.386 | 
     | U_5/MAPPING/UFIFORAM/U45           | A ^ -> Y v   | NOR2X1  | 0.232 | 0.269 |   3.355 |   82.655 | 
     | U_5/MAPPING/UFIFORAM/U44           | C v -> Y ^   | NAND3X1 | 0.451 | 0.340 |   3.694 |   82.995 | 
     |                                    | R_DATA[2] ^  |         | 0.451 | 0.005 |   3.700 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   R_DATA[4]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.641
= Slack Time                   79.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.394 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.479 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.332 |   79.691 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.704 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.185 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.440 | 0.228 |   2.054 |   81.413 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.853 | 0.812 |   2.867 |   82.225 | 
     | U_5/MAPPING/UFIFORAM/U35           | C v -> Y ^   | OAI22X1 | 0.363 | 0.237 |   3.104 |   82.462 | 
     | U_5/MAPPING/UFIFORAM/U33           | A ^ -> Y v   | NOR2X1  | 0.253 | 0.291 |   3.394 |   82.753 | 
     | U_5/MAPPING/UFIFORAM/U32           | C v -> Y ^   | NAND3X1 | 0.302 | 0.245 |   3.639 |   82.998 | 
     |                                    | R_DATA[4] ^  |         | 0.302 | 0.002 |   3.641 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   R_DATA[3]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.594
= Slack Time                   79.406
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.441 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.526 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.332 |   79.739 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.751 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.232 | 
     | U_5/MAPPING/UFIFORAM/U59           | C ^ -> Y v   | NAND3X1 | 0.329 | 0.229 |   2.055 |   81.462 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC290_n20 | A v -> Y v   | BUFX2   | 0.675 | 0.686 |   2.742 |   82.148 | 
     | U_5/MAPPING/UFIFORAM/U40           | C v -> Y ^   | OAI22X1 | 0.340 | 0.221 |   2.962 |   82.369 | 
     | U_5/MAPPING/UFIFORAM/U39           | B ^ -> Y v   | NOR2X1  | 0.235 | 0.237 |   3.200 |   82.606 | 
     | U_5/MAPPING/UFIFORAM/U38           | C v -> Y ^   | NAND3X1 | 0.519 | 0.387 |   3.587 |   82.993 | 
     |                                    | R_DATA[3] ^  |         | 0.519 | 0.007 |   3.594 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   R_DATA[5]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.589
= Slack Time                   79.411
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.446 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.531 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.332 |   79.743 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.756 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.237 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.440 | 0.228 |   2.054 |   81.465 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.853 | 0.812 |   2.867 |   82.277 | 
     | U_5/MAPPING/UFIFORAM/U29           | C v -> Y ^   | OAI22X1 | 0.350 | 0.217 |   3.084 |   82.495 | 
     | U_5/MAPPING/UFIFORAM/U27           | A ^ -> Y v   | NOR2X1  | 0.223 | 0.260 |   3.344 |   82.754 | 
     | U_5/MAPPING/UFIFORAM/U26           | C v -> Y ^   | NAND3X1 | 0.315 | 0.244 |   3.588 |   82.998 | 
     |                                    | R_DATA[5] ^  |         | 0.315 | 0.002 |   3.589 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   R_DATA[6]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.581
= Slack Time                   79.419
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.454 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.539 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.333 |   79.752 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.764 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.245 | 
     | U_5/MAPPING/UFIFORAM/U62           | A ^ -> Y v   | NAND3X1 | 0.440 | 0.228 |   2.054 |   81.473 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC291_n24 | A v -> Y v   | BUFX2   | 0.853 | 0.812 |   2.867 |   82.286 | 
     | U_5/MAPPING/UFIFORAM/U23           | C v -> Y ^   | OAI22X1 | 0.351 | 0.222 |   3.088 |   82.507 | 
     | U_5/MAPPING/UFIFORAM/U21           | A ^ -> Y v   | NOR2X1  | 0.225 | 0.262 |   3.350 |   82.769 | 
     | U_5/MAPPING/UFIFORAM/U20           | C v -> Y ^   | NAND3X1 | 0.295 | 0.230 |   3.580 |   82.999 | 
     |                                    | R_DATA[6] ^  |         | 0.295 | 0.001 |   3.581 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   R_DATA[1]                         (^) checked with  leading edge of 
'CLK'
Beginpoint: U_5/MAPPING/URFC/\raddr_reg[0] /Q (v) triggered by  leading edge of 
'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  3.550
= Slack Time                   79.450
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | CLK ^        |         | 0.082 |       |   0.035 |   79.484 | 
     | CLK__L1_I0                         | A ^ -> Y v   | INVX8   | 0.078 | 0.085 |   0.120 |   79.569 | 
     | CLK__L2_I0                         | A v -> Y ^   | INVX8   | 0.293 | 0.213 |   0.332 |   79.782 | 
     | U_5/MAPPING/URFC/\raddr_reg[0]     | CLK ^ -> Q v | DFFSR   | 0.692 | 1.013 |   1.345 |   80.795 | 
     | U_5/MAPPING/UFIFORAM/U74           | A v -> Y ^   | INVX1   | 0.482 | 0.481 |   1.826 |   81.276 | 
     | U_5/MAPPING/UFIFORAM/U59           | C ^ -> Y v   | NAND3X1 | 0.329 | 0.229 |   2.055 |   81.505 | 
     | U_5/MAPPING/UFIFORAM/FE_OFC290_n20 | A v -> Y v   | BUFX2   | 0.675 | 0.686 |   2.742 |   82.191 | 
     | U_5/MAPPING/UFIFORAM/U52           | C v -> Y ^   | OAI22X1 | 0.330 | 0.200 |   2.942 |   82.391 | 
     | U_5/MAPPING/UFIFORAM/U51           | B ^ -> Y v   | NOR2X1  | 0.289 | 0.283 |   3.225 |   82.675 | 
     | U_5/MAPPING/UFIFORAM/U50           | C v -> Y ^   | NAND3X1 | 0.387 | 0.322 |   3.547 |   82.996 | 
     |                                    | R_DATA[1] ^  |         | 0.387 | 0.004 |   3.550 |   83.000 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_5/MAPPING/URFC/empty_flag_r_reg/D (v) checked with  leading edge 
of 'CLK'
Beginpoint: R_ENABLE                            (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.363
- Setup                         0.173
+ Phase Shift                  84.000
= Required Time                84.189
- Arrival Time                  4.712
= Slack Time                   79.477
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |         |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                   | R_ENABLE v |         | 0.045 |       |   1.009 |   80.486 | 
     | U_5/MAPPING/URFC/U16              | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   80.640 | 
     | U_5/MAPPING/URFC/U15              | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   81.101 | 
     | U_5/MAPPING/URFC/RPU1/U18         | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   81.375 | 
     | U_5/MAPPING/URFC/RPU1/U17         | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   81.641 | 
     | U_5/MAPPING/URFC/RPU1/U13         | B v -> Y ^ | NAND2X1 | 0.255 | 0.242 |   2.406 |   81.883 | 
     | U_5/MAPPING/URFC/RPU1/U12         | A ^ -> Y ^ | XNOR2X1 | 0.727 | 0.561 |   2.967 |   82.444 | 
     | U_5/MAPPING/URFC/RPU1/U11         | A ^ -> Y v | XOR2X1  | 0.334 | 0.435 |   3.401 |   82.878 | 
     | U_5/MAPPING/URFC/U20              | B v -> Y ^ | XOR2X1  | 0.627 | 0.531 |   3.932 |   83.409 | 
     | U_5/MAPPING/URFC/U19              | B ^ -> Y v | XOR2X1  | 0.151 | 0.286 |   4.219 |   83.695 | 
     | U_5/MAPPING/URFC/U18              | B v -> Y ^ | NAND2X1 | 0.219 | 0.192 |   4.411 |   83.888 | 
     | U_5/MAPPING/URFC/U17              | B ^ -> Y v | NOR2X1  | 0.328 | 0.299 |   4.710 |   84.187 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | D v        | DFFSR   | 0.328 | 0.003 |   4.712 |   84.189 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -79.442 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -79.357 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -79.144 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.299 | 0.030 |   0.363 |  -79.114 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[2] /D (^) checked with  leading edge of 
'CLK'
Beginpoint: R_ENABLE                          (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.360
- Setup                         0.234
+ Phase Shift                  84.000
= Required Time                84.126
- Arrival Time                  3.942
= Slack Time                   80.184
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | R_ENABLE v |         | 0.045 |       |   1.009 |   81.193 | 
     | U_5/MAPPING/URFC/U16           | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   81.348 | 
     | U_5/MAPPING/URFC/U15           | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   81.808 | 
     | U_5/MAPPING/URFC/RPU1/U18      | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   82.082 | 
     | U_5/MAPPING/URFC/RPU1/U17      | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   82.348 | 
     | U_5/MAPPING/URFC/RPU1/U13      | B v -> Y ^ | NAND2X1 | 0.255 | 0.242 |   2.406 |   82.590 | 
     | U_5/MAPPING/URFC/RPU1/U12      | A ^ -> Y ^ | XNOR2X1 | 0.727 | 0.561 |   2.967 |   83.151 | 
     | U_5/MAPPING/URFC/RPU1/U11      | A ^ -> Y v | XOR2X1  | 0.334 | 0.435 |   3.401 |   83.586 | 
     | U_5/MAPPING/URFC/U20           | B v -> Y ^ | XOR2X1  | 0.627 | 0.531 |   3.932 |   84.117 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | D ^        | DFFSR   | 0.627 | 0.009 |   3.942 |   84.126 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.082 |       |   0.035 |  -80.149 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -80.064 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -79.852 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.297 | 0.027 |   0.360 |  -79.825 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.351
- Setup                         0.175
+ Phase Shift                  84.000
= Required Time                84.176
- Arrival Time                  3.402
= Slack Time                   80.773
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.045 |       |   1.009 |   81.782 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   81.937 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   82.397 | 
     | U_5/MAPPING/URFC/RPU1/U18            | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   82.671 | 
     | U_5/MAPPING/URFC/RPU1/U17            | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   82.938 | 
     | U_5/MAPPING/URFC/RPU1/U13            | B v -> Y ^ | NAND2X1 | 0.255 | 0.242 |   2.406 |   83.180 | 
     | U_5/MAPPING/URFC/RPU1/U12            | A ^ -> Y ^ | XNOR2X1 | 0.727 | 0.561 |   2.967 |   83.740 | 
     | U_5/MAPPING/URFC/RPU1/U11            | A ^ -> Y v | XOR2X1  | 0.334 | 0.435 |   3.401 |   84.175 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | D v        | DFFSR   | 0.334 | 0.001 |   3.402 |   84.176 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -80.739 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -80.654 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -80.441 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.299 | 0.018 |   0.351 |  -80.423 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.357
- Setup                         0.227
+ Phase Shift                  84.000
= Required Time                84.130
- Arrival Time                  3.113
= Slack Time                   81.017
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.045 |       |   1.009 |   82.026 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.164 |   82.181 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   82.641 | 
     | U_5/MAPPING/URFC/RPU1/U18            | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   82.915 | 
     | U_5/MAPPING/URFC/RPU1/U17            | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   83.181 | 
     | U_5/MAPPING/URFC/RPU1/U16            | A v -> Y ^ | XOR2X1  | 0.504 | 0.422 |   2.587 |   83.604 | 
     | U_5/MAPPING/URFC/RPU1/U14            | A ^ -> Y v | XOR2X1  | 0.519 | 0.515 |   3.101 |   84.118 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | D v        | DFFSR   | 0.519 | 0.011 |   3.113 |   84.130 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -80.982 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -80.897 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -80.685 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.297 | 0.024 |   0.357 |  -80.660 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[1] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: R_ENABLE                          (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.359
- Setup                         0.227
+ Phase Shift                  84.000
= Required Time                84.132
- Arrival Time                  3.113
= Slack Time                   81.019
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | R_ENABLE v |         | 0.045 |       |   1.009 |   82.028 | 
     | U_5/MAPPING/URFC/U16           | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.164 |   82.182 | 
     | U_5/MAPPING/URFC/U15           | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   82.643 | 
     | U_5/MAPPING/URFC/RPU1/U18      | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   82.917 | 
     | U_5/MAPPING/URFC/RPU1/U17      | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   83.183 | 
     | U_5/MAPPING/URFC/RPU1/U16      | A v -> Y ^ | XOR2X1  | 0.504 | 0.422 |   2.587 |   83.605 | 
     | U_5/MAPPING/URFC/RPU1/U14      | A ^ -> Y v | XOR2X1  | 0.519 | 0.515 |   3.101 |   84.120 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | D v        | DFFSR   | 0.519 | 0.012 |   3.113 |   84.132 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.082 |       |   0.035 |  -80.984 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -80.899 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -80.686 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.297 | 0.026 |   0.359 |  -80.660 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.355
- Setup                         0.240
+ Phase Shift                  84.000
= Required Time                84.115
- Arrival Time                  2.970
= Slack Time                   81.145
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |         | 0.045 |       |   1.009 |   82.154 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   82.308 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   82.768 | 
     | U_5/MAPPING/URFC/RPU1/U18              | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   83.043 | 
     | U_5/MAPPING/URFC/RPU1/U17              | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   83.309 | 
     | U_5/MAPPING/URFC/RPU1/U13              | B v -> Y ^ | NAND2X1 | 0.255 | 0.242 |   2.406 |   83.551 | 
     | U_5/MAPPING/URFC/RPU1/U12              | A ^ -> Y ^ | XNOR2X1 | 0.727 | 0.561 |   2.967 |   84.112 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | D ^        | DFFSR   | 0.727 | 0.003 |   2.970 |   84.115 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -81.110 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.025 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -80.812 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.298 | 0.022 |   0.355 |  -80.790 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.356
- Setup                         0.240
+ Phase Shift                  84.000
= Required Time                84.116
- Arrival Time                  2.970
= Slack Time                   81.146
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.045 |       |   1.009 |   82.155 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   82.309 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   82.770 | 
     | U_5/MAPPING/URFC/RPU1/U18            | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   83.044 | 
     | U_5/MAPPING/URFC/RPU1/U17            | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   83.310 | 
     | U_5/MAPPING/URFC/RPU1/U13            | B v -> Y ^ | NAND2X1 | 0.255 | 0.242 |   2.406 |   83.552 | 
     | U_5/MAPPING/URFC/RPU1/U12            | A ^ -> Y ^ | XNOR2X1 | 0.727 | 0.561 |   2.967 |   84.113 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | D ^        | DFFSR   | 0.727 | 0.003 |   2.970 |   84.116 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -81.111 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.026 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -80.813 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.298 | 0.023 |   0.356 |  -80.790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[0] /D (v) checked with  leading edge of 
'CLK'
Beginpoint: R_ENABLE                          (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.359
- Setup                         0.229
+ Phase Shift                  84.000
= Required Time                84.131
- Arrival Time                  2.940
= Slack Time                   81.191
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |            |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                | R_ENABLE v |         | 0.045 |       |   1.009 |   82.200 | 
     | U_5/MAPPING/URFC/U16           | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   82.354 | 
     | U_5/MAPPING/URFC/U15           | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   82.815 | 
     | U_5/MAPPING/URFC/RPU1/U20      | A v -> Y ^ | NAND2X1 | 0.293 | 0.354 |   1.978 |   83.169 | 
     | U_5/MAPPING/URFC/RPU1/U19      | A ^ -> Y ^ | XNOR2X1 | 0.501 | 0.422 |   2.400 |   83.591 | 
     | U_5/MAPPING/URFC/RPU1/U15      | A ^ -> Y v | XOR2X1  | 0.542 | 0.530 |   2.930 |   84.121 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | D v        | DFFSR   | 0.542 | 0.010 |   2.940 |   84.131 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.082 |       |   0.035 |  -81.156 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.071 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -80.858 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.297 | 0.027 |   0.359 |  -80.832 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.360
- Setup                         0.229
+ Phase Shift                  84.000
= Required Time                84.131
- Arrival Time                  2.939
= Slack Time                   81.192
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |            |         |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                      | R_ENABLE v |         | 0.045 |       |   1.009 |   82.201 | 
     | U_5/MAPPING/URFC/U16                 | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.164 |   82.355 | 
     | U_5/MAPPING/URFC/U15                 | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   82.815 | 
     | U_5/MAPPING/URFC/RPU1/U20            | A v -> Y ^ | NAND2X1 | 0.293 | 0.354 |   1.978 |   83.170 | 
     | U_5/MAPPING/URFC/RPU1/U19            | A ^ -> Y ^ | XNOR2X1 | 0.501 | 0.422 |   2.400 |   83.592 | 
     | U_5/MAPPING/URFC/RPU1/U15            | A ^ -> Y v | XOR2X1  | 0.542 | 0.530 |   2.930 |   84.121 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | D v        | DFFSR   | 0.542 | 0.010 |   2.939 |   84.131 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -81.157 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.072 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -80.859 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.297 | 0.027 |   0.359 |  -80.832 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.360
- Setup                         0.226
+ Phase Shift                  84.000
= Required Time                84.133
- Arrival Time                  2.588
= Slack Time                   81.545
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |         | 0.045 |       |   1.009 |   82.554 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   82.709 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   83.169 | 
     | U_5/MAPPING/URFC/RPU1/U18              | C v -> Y ^ | NAND3X1 | 0.225 | 0.274 |   1.898 |   83.443 | 
     | U_5/MAPPING/URFC/RPU1/U17              | A ^ -> Y v | INVX1   | 0.274 | 0.266 |   2.164 |   83.709 | 
     | U_5/MAPPING/URFC/RPU1/U16              | A v -> Y ^ | XOR2X1  | 0.504 | 0.422 |   2.587 |   84.132 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | D ^        | DFFSR   | 0.504 | 0.001 |   2.588 |   84.133 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -81.510 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.425 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.213 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.298 | 0.027 |   0.360 |  -81.186 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /D (^) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.341
- Setup                         0.226
+ Phase Shift                  84.000
= Required Time                84.115
- Arrival Time                  2.404
= Slack Time                   81.711
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |         | 0.045 |       |   1.009 |   82.720 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1   | 0.191 | 0.155 |   1.163 |   82.875 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1  | 0.557 | 0.460 |   1.624 |   83.335 | 
     | U_5/MAPPING/URFC/RPU1/U20              | A v -> Y ^ | NAND2X1 | 0.293 | 0.354 |   1.978 |   83.689 | 
     | U_5/MAPPING/URFC/RPU1/U19              | A ^ -> Y ^ | XNOR2X1 | 0.501 | 0.422 |   2.400 |   84.111 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | D ^        | DFFSR   | 0.501 | 0.004 |   2.404 |   84.115 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -81.676 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.591 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.379 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.296 | 0.009 |   0.341 |  -81.370 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.360
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.485
- Arrival Time                  2.700
= Slack Time                   81.785
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.403 |       |   1.192 |   82.977 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.356 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.746 | 
     | FE_OFC239_n4                         | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.227 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | R ^        | DFFSR | 0.875 | 0.259 |   2.700 |   84.485 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -81.750 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.665 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.453 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[0] | CLK ^      | DFFSR | 0.297 | 0.027 |   0.359 |  -81.426 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin U_5/MAPPING/URFC/\raddr_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[0] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.359
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.485
- Arrival Time                  2.700
= Slack Time                   81.785
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | RST v      |       | 0.403 |       |   1.192 |   82.977 | 
     | U2                             | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.356 | 
     | FE_OFC237_n4                   | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.746 | 
     | FE_OFC239_n4                   | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.227 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | R ^        | DFFSR | 0.875 | 0.258 |   2.700 |   84.485 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.082 |       |   0.035 |  -81.750 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.665 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.453 | 
     | U_5/MAPPING/URFC/\raddr_reg[0] | CLK ^      | DFFSR | 0.297 | 0.027 |   0.359 |  -81.426 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin U_5/MAPPING/URFC/\raddr_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[1] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.359
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.485
- Arrival Time                  2.699
= Slack Time                   81.786
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | RST v      |       | 0.403 |       |   1.192 |   82.978 | 
     | U2                             | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.357 | 
     | FE_OFC237_n4                   | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.746 | 
     | FE_OFC239_n4                   | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.227 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | R ^        | DFFSR | 0.876 | 0.257 |   2.699 |   84.485 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.082 |       |   0.035 |  -81.751 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.666 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.453 | 
     | U_5/MAPPING/URFC/\raddr_reg[1] | CLK ^      | DFFSR | 0.297 | 0.026 |   0.359 |  -81.427 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.357
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.482
- Arrival Time                  2.697
= Slack Time                   81.786
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.403 |       |   1.192 |   82.978 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.357 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.747 | 
     | FE_OFC239_n4                         | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.442 |   84.227 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | R ^        | DFFSR | 0.876 | 0.255 |   2.697 |   84.482 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -81.751 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.666 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.453 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[1] | CLK ^      | DFFSR | 0.297 | 0.024 |   0.357 |  -81.429 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[1] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.352
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.478
- Arrival Time                  2.692
= Slack Time                   81.786
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   82.978 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.357 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.747 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.227 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | R ^        | DFFSR | 0.877 | 0.251 |   2.692 |   84.478 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.751 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.666 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.453 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | CLK ^      | DFFSR | 0.298 | 0.020 |   0.352 |  -81.434 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin U_5/MAPPING/URFC/\raddr_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\raddr_reg[2] /R (^) checked with  leading edge of 
'CLK'
Beginpoint: RST                               (v) triggered by  leading edge of 
'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.360
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.485
- Arrival Time                  2.691
= Slack Time                   81.794
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | RST v      |       | 0.403 |       |   1.192 |   82.986 | 
     | U2                             | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.365 | 
     | FE_OFC237_n4                   | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.755 | 
     | FE_OFC239_n4                   | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.235 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | R ^        | DFFSR | 0.877 | 0.250 |   2.691 |   84.485 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | CLK ^      |       | 0.082 |       |   0.035 |  -81.759 | 
     | CLK__L1_I0                     | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.674 | 
     | CLK__L2_I0                     | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.461 | 
     | U_5/MAPPING/URFC/\raddr_reg[2] | CLK ^      | DFFSR | 0.297 | 0.027 |   0.360 |  -81.434 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[1] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.350
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.476
- Arrival Time                  2.668
= Slack Time                   81.808
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.000 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.379 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.769 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.249 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[1] | R ^        | DFFSR | 0.880 | 0.227 |   2.668 |   84.476 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.773 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.688 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.475 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[1] | CLK ^      | DFFSR | 0.298 | 0.018 |   0.350 |  -81.458 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin U_5/MAPPING/URFC/empty_flag_r_reg/CLK 
Endpoint:   U_5/MAPPING/URFC/empty_flag_r_reg/S (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                 (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.363
- Recovery                     -0.012
+ Phase Shift                  84.000
= Required Time                84.375
- Arrival Time                  2.552
= Slack Time                   81.822
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.014 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.393 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.783 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.283 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | S ^        | DFFSR | 0.636 | 0.091 |   2.552 |   84.375 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.787 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.703 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.490 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^      | DFFSR | 0.299 | 0.030 |   0.363 |  -81.460 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[2] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.341
- Recovery                     -0.125
+ Phase Shift                  84.000
= Required Time                84.466
- Arrival Time                  2.638
= Slack Time                   81.828
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.020 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.399 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.789 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.269 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | R ^        | DFFSR | 0.875 | 0.197 |   2.638 |   84.466 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.793 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.708 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.495 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | CLK ^      | DFFSR | 0.297 | 0.008 |   0.341 |  -81.487 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[2] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.345
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.470
- Arrival Time                  2.630
= Slack Time                   81.840
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.032 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.411 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.801 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.282 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[2] | R ^        | DFFSR | 0.873 | 0.188 |   2.630 |   84.470 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.805 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.721 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.508 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[2] | CLK ^      | DFFSR | 0.298 | 0.012 |   0.344 |  -81.496 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[3] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.343
- Recovery                     -0.126
+ Phase Shift                  84.000
= Required Time                84.469
- Arrival Time                  2.617
= Slack Time                   81.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.044 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.423 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.813 | 
     | FE_OFC239_n4                      | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.441 |   84.294 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[3] | R ^        | DFFSR | 0.867 | 0.175 |   2.617 |   84.469 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.817 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.732 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.520 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^      | DFFSR | 0.297 | 0.011 |   0.343 |  -81.509 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r1_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r1_reg[0] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.342
- Recovery                     -0.140
+ Phase Shift                  84.000
= Required Time                84.482
- Arrival Time                  2.570
= Slack Time                   81.912
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.104 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.482 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.872 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.372 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[0] | R ^        | DFFSR | 0.635 | 0.110 |   2.570 |   84.482 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.877 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.792 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.579 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^      | DFFSR | 0.296 | 0.009 |   0.341 |  -81.570 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.341
- Recovery                     -0.140
+ Phase Shift                  84.000
= Required Time                84.482
- Arrival Time                  2.570
= Slack Time                   81.912
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.403 |       |   1.192 |   83.104 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.483 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.873 | 
     | FE_OFC238_n4                           | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.373 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | R ^        | DFFSR | 0.635 | 0.109 |   2.570 |   84.482 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -81.877 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.792 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.579 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[1] | CLK ^      | DFFSR | 0.296 | 0.009 |   0.341 |  -81.571 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[0] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.341
- Recovery                     -0.140
+ Phase Shift                  84.000
= Required Time                84.482
- Arrival Time                  2.570
= Slack Time                   81.912
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.104 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.483 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.873 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.373 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | R ^        | DFFSR | 0.635 | 0.109 |   2.570 |   84.482 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.877 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.792 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.579 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.296 | 0.009 |   0.341 |  -81.571 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[3] /R (^) checked with  leading edge 
of 'CLK'
Beginpoint: RST                                  (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.341
- Recovery                     -0.140
+ Phase Shift                  84.000
= Required Time                84.481
- Arrival Time                  2.566
= Slack Time                   81.915
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | RST v      |       | 0.403 |       |   1.192 |   83.106 | 
     | U2                                | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.485 | 
     | FE_OFC237_n4                      | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.875 | 
     | FE_OFC238_n4                      | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.375 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | R ^        | DFFSR | 0.636 | 0.106 |   2.566 |   84.481 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -81.880 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.795 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.582 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | CLK ^      | DFFSR | 0.297 | 0.008 |   0.341 |  -81.574 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.351
- Recovery                     -0.141
+ Phase Shift                  84.000
= Required Time                84.491
- Arrival Time                  2.563
= Slack Time                   81.928
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.403 |       |   1.192 |   83.120 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.499 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.889 | 
     | FE_OFC238_n4                         | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.389 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | R ^        | DFFSR | 0.636 | 0.102 |   2.563 |   84.491 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -81.893 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.809 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.596 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[2] | CLK ^      | DFFSR | 0.299 | 0.018 |   0.351 |  -81.577 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                     (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.356
- Recovery                     -0.141
+ Phase Shift                  84.000
= Required Time                84.497
- Arrival Time                  2.559
= Slack Time                   81.938
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | RST v      |       | 0.403 |       |   1.192 |   83.129 | 
     | U2                                   | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.508 | 
     | FE_OFC237_n4                         | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.898 | 
     | FE_OFC238_n4                         | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.398 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | R ^        | DFFSR | 0.636 | 0.098 |   2.559 |   84.497 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | CLK ^      |       | 0.082 |       |   0.035 |  -81.903 | 
     | CLK__L1_I0                           | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.818 | 
     | CLK__L2_I0                           | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -81.605 | 
     | U_5/MAPPING/URFC/RPU1/\gray_r_reg[3] | CLK ^      | DFFSR | 0.298 | 0.023 |   0.356 |  -81.582 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.360
- Recovery                     -0.141
+ Phase Shift                  84.000
= Required Time                84.500
- Arrival Time                  2.550
= Slack Time                   81.950
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.403 |       |   1.192 |   83.142 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.521 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.911 | 
     | FE_OFC238_n4                           | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.411 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | R ^        | DFFSR | 0.636 | 0.089 |   2.550 |   84.500 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -81.915 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.830 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.617 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[2] | CLK ^      | DFFSR | 0.298 | 0.027 |   0.360 |  -81.590 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.363
- Recovery                     -0.141
+ Phase Shift                  84.000
= Required Time                84.504
- Arrival Time                  2.552
= Slack Time                   81.952
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.403 |       |   1.192 |   83.144 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.523 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.913 | 
     | FE_OFC238_n4                           | A v -> Y ^ | INVX8 | 0.583 | 0.500 |   2.461 |   84.413 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | R ^        | DFFSR | 0.636 | 0.091 |   2.552 |   84.504 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -81.917 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.832 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.620 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.300 | 0.031 |   0.363 |  -81.589 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /
CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] /R (^) checked with  leading 
edge of 'CLK'
Beginpoint: RST                                       (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.355
- Recovery                     -0.131
+ Phase Shift                  84.000
= Required Time                84.486
- Arrival Time                  2.519
= Slack Time                   81.966
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | RST v      |       | 0.403 |       |   1.192 |   83.158 | 
     | U2                                     | A v -> Y ^ | INVX8 | 0.239 | 0.379 |   1.571 |   83.537 | 
     | FE_OFC237_n4                           | A ^ -> Y v | INVX4 | 0.457 | 0.390 |   1.961 |   83.927 | 
     | FE_OFC239_n4                           | A v -> Y ^ | INVX8 | 0.667 | 0.481 |   2.442 |   84.408 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | R ^        | DFFSR | 0.792 | 0.078 |   2.519 |   84.486 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -81.931 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -81.846 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.634 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[3] | CLK ^      | DFFSR | 0.298 | 0.022 |   0.355 |  -81.612 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   EMPTY                               (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/empty_flag_r_reg/Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  84.000
= Required Time                83.000
- Arrival Time                  1.014
= Slack Time                   81.986
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.082 |       |   0.035 |   82.021 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.078 | 0.085 |   0.120 |   82.106 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.293 | 0.213 |   0.333 |   82.319 | 
     | U_5/MAPPING/URFC/empty_flag_r_reg | CLK ^ -> Q v | DFFSR | 0.241 | 0.680 |   1.012 |   82.998 | 
     |                                   | EMPTY v      |       | 0.241 | 0.002 |   1.014 |   83.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] /D (v) checked with  leading 
edge of 'CLK'
Beginpoint: R_ENABLE                                  (v) triggered by  leading 
edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.363
- Setup                         0.175
+ Phase Shift                  84.000
= Required Time                84.188
- Arrival Time                  2.038
= Slack Time                   82.150
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            1.009
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |            |        |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+--------+-------+-------+---------+----------| 
     |                                        | R_ENABLE v |        | 0.045 |       |   1.009 |   83.159 | 
     | U_5/MAPPING/URFC/U16                   | A v -> Y ^ | INVX1  | 0.191 | 0.155 |   1.163 |   83.313 | 
     | U_5/MAPPING/URFC/U15                   | B ^ -> Y v | NOR2X1 | 0.557 | 0.460 |   1.624 |   83.774 | 
     | U_5/MAPPING/URFC/RPU1/U21              | B v -> Y v | XOR2X1 | 0.332 | 0.413 |   2.036 |   84.186 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | D v        | DFFSR  | 0.332 | 0.002 |   2.038 |   84.188 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | CLK ^      |       | 0.082 |       |   0.035 |  -82.115 | 
     | CLK__L1_I0                             | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -82.030 | 
     | CLK__L2_I0                             | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -81.817 | 
     | U_5/MAPPING/URFC/RPU1/\binary_r_reg[0] | CLK ^      | DFFSR | 0.300 | 0.031 |   0.363 |  -81.787 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin U_8/\ctr1_reg[1] /CLK 
Endpoint:   U_8/\ctr1_reg[1] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.362
- Recovery                     -0.180
+ Phase Shift                  84.000
= Required Time                84.542
- Arrival Time                  1.717
= Slack Time                   82.825
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | RST v      |       | 0.403 |       |   1.192 |   84.017 | 
     | U_8/U6           | A v -> Y ^ | INVX1 | 0.391 | 0.523 |   1.715 |   84.540 | 
     | U_8/\ctr1_reg[1] | R ^        | DFFSR | 0.391 | 0.002 |   1.717 |   84.542 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.082 |       |   0.035 |  -82.790 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -82.706 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -82.493 | 
     | U_8/\ctr1_reg[1] | CLK ^      | DFFSR | 0.299 | 0.030 |   0.362 |  -82.463 | 
     +----------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin U_8/\ctr1_reg[0] /CLK 
Endpoint:   U_8/\ctr1_reg[0] /R (^) checked with  leading edge of 'CLK'
Beginpoint: RST                 (v) triggered by  leading edge of 'CLK'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.362
- Recovery                     -0.180
+ Phase Shift                  84.000
= Required Time                84.542
- Arrival Time                  1.716
= Slack Time                   82.826
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.192
     = Beginpoint Arrival Time            1.192
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | RST v      |       | 0.403 |       |   1.192 |   84.018 | 
     | U_8/U6           | A v -> Y ^ | INVX1 | 0.391 | 0.523 |   1.715 |   84.541 | 
     | U_8/\ctr1_reg[0] | R ^        | DFFSR | 0.391 | 0.001 |   1.716 |   84.542 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.082 |       |   0.035 |  -82.791 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -82.706 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -82.493 | 
     | U_8/\ctr1_reg[0] | CLK ^      | DFFSR | 0.299 | 0.030 |   0.362 |  -82.464 | 
     +----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U_8/\ctr1_reg[1] /CLK 
Endpoint:   U_8/\ctr1_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_8/\ctr1_reg[0] /Q (v) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.362
- Setup                         0.135
+ Phase Shift                  84.000
= Required Time                84.227
- Arrival Time                  1.358
= Slack Time                   82.869
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |              |        |       |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+-------+---------+----------| 
     |                  | CLK ^        |        | 0.082 |       |   0.035 |   82.904 | 
     | CLK__L1_I0       | A ^ -> Y v   | INVX8  | 0.078 | 0.085 |   0.120 |   82.989 | 
     | CLK__L2_I0       | A v -> Y ^   | INVX8  | 0.293 | 0.213 |   0.333 |   83.202 | 
     | U_8/\ctr1_reg[0] | CLK ^ -> Q v | DFFSR  | 0.182 | 0.634 |   0.966 |   83.835 | 
     | U_8/U10          | A v -> Y ^   | INVX1  | 0.247 | 0.226 |   1.192 |   84.061 | 
     | U_8/U7           | B ^ -> Y v   | NOR2X1 | 0.201 | 0.165 |   1.358 |   84.227 | 
     | U_8/\ctr1_reg[1] | D v          | DFFSR  | 0.201 | 0.000 |   1.358 |   84.227 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.082 |       |   0.035 |  -82.834 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -82.749 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -82.537 | 
     | U_8/\ctr1_reg[1] | CLK ^      | DFFSR | 0.299 | 0.030 |   0.362 |  -82.507 | 
     +----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U_8/\ctr1_reg[0] /CLK 
Endpoint:   U_8/\ctr1_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: U_8/\ctr1_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.362
- Setup                         0.135
+ Phase Shift                  84.000
= Required Time                84.227
- Arrival Time                  1.275
= Slack Time                   82.952
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |              |        |       |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+-------+---------+----------| 
     |                  | CLK ^        |        | 0.082 |       |   0.035 |   82.987 | 
     | CLK__L1_I0       | A ^ -> Y v   | INVX8  | 0.078 | 0.085 |   0.120 |   83.072 | 
     | CLK__L2_I0       | A v -> Y ^   | INVX8  | 0.293 | 0.213 |   0.332 |   83.285 | 
     | U_8/\ctr1_reg[1] | CLK ^ -> Q ^ | DFFSR  | 0.366 | 0.704 |   1.037 |   83.989 | 
     | U_8/U8           | A ^ -> Y v   | NOR2X1 | 0.200 | 0.238 |   1.274 |   84.226 | 
     | U_8/\ctr1_reg[0] | D v          | DFFSR  | 0.200 | 0.000 |   1.275 |   84.227 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                  |            |       |       |       |  Time   |   Time   | 
     |------------------+------------+-------+-------+-------+---------+----------| 
     |                  | CLK ^      |       | 0.082 |       |   0.035 |  -82.917 | 
     | CLK__L1_I0       | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -82.832 | 
     | CLK__L2_I0       | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -82.620 | 
     | U_8/\ctr1_reg[0] | CLK ^      | DFFSR | 0.299 | 0.030 |   0.362 |  -82.590 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[1] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.352
- Setup                         0.124
+ Phase Shift                  84.000
= Required Time                84.229
- Arrival Time                  0.927
= Slack Time                   83.302
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.082 |       |   0.035 |   83.337 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.078 | 0.085 |   0.120 |   83.421 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.293 | 0.213 |   0.333 |   83.634 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v | DFFSR | 0.145 | 0.594 |   0.926 |   84.228 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | D v          | DFFSR | 0.145 | 0.001 |   0.927 |   84.229 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -83.267 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -83.182 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -82.969 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[1] | CLK ^      | DFFSR | 0.298 | 0.020 |   0.352 |  -82.949 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[2] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[2] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.341
- Setup                         0.119
+ Phase Shift                  84.000
= Required Time                84.222
- Arrival Time                  0.904
= Slack Time                   83.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.082 |       |   0.035 |   83.353 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.078 | 0.085 |   0.120 |   83.438 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.293 | 0.213 |   0.332 |   83.651 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v | DFFSR | 0.122 | 0.571 |   0.903 |   84.221 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | D v          | DFFSR | 0.122 | 0.001 |   0.904 |   84.222 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -83.283 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -83.198 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -82.986 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[2] | CLK ^      | DFFSR | 0.297 | 0.008 |   0.341 |  -82.977 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[3] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[3] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.341
- Setup                         0.118
+ Phase Shift                  84.000
= Required Time                84.223
- Arrival Time                  0.898
= Slack Time                   83.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.082 |       |   0.035 |   83.359 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.078 | 0.085 |   0.120 |   83.444 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.293 | 0.213 |   0.332 |   83.657 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v | DFFSR | 0.117 | 0.565 |   0.898 |   84.222 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | D v          | DFFSR | 0.117 | 0.001 |   0.898 |   84.223 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -83.289 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -83.204 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.332 |  -82.992 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[3] | CLK ^      | DFFSR | 0.297 | 0.008 |   0.341 |  -82.984 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U_5/MAPPING/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   U_5/MAPPING/URFC/\rwptr_r2_reg[0] /D (v) checked with  leading edge 
of 'CLK'
Beginpoint: U_5/MAPPING/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          0.341
- Setup                         0.113
+ Phase Shift                  84.000
= Required Time                84.229
- Arrival Time                  0.877
= Slack Time                   83.352
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |              |       |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^        |       | 0.082 |       |   0.035 |   83.387 | 
     | CLK__L1_I0                        | A ^ -> Y v   | INVX8 | 0.078 | 0.085 |   0.120 |   83.471 | 
     | CLK__L2_I0                        | A v -> Y ^   | INVX8 | 0.293 | 0.213 |   0.332 |   83.684 | 
     | U_5/MAPPING/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v | DFFSR | 0.092 | 0.544 |   0.877 |   84.228 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | D v          | DFFSR | 0.092 | 0.000 |   0.877 |   84.229 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.035
     = Beginpoint Arrival Time            0.035
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | CLK ^      |       | 0.082 |       |   0.035 |  -83.317 | 
     | CLK__L1_I0                        | A ^ -> Y v | INVX8 | 0.078 | 0.085 |   0.120 |  -83.232 | 
     | CLK__L2_I0                        | A v -> Y ^ | INVX8 | 0.293 | 0.213 |   0.333 |  -83.019 | 
     | U_5/MAPPING/URFC/\rwptr_r2_reg[0] | CLK ^      | DFFSR | 0.296 | 0.009 |   0.341 |  -83.010 | 
     +---------------------------------------------------------------------------------------------+ 

