#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 11 11:19:52 2023
# Process ID: 19332
# Current directory: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20032 C:\Users\DELL\Documents\Vivado projects\lab12_Shiftadd_mul\lab12_Shiftadd_mul.xpr
# Log file: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/vivado.log
# Journal file: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul\vivado.jou
#-----------------------------------------------------------
start_guiopen_project {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.xpr}
SScanning sources...Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:51 . Memory (MB): peak = 873.434 ; gain = 137.719
update_compile_order -fileset sources_1
set_property top Top_module [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 11 11:22:36 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 898.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mul_behav -key {Behavioral:sim_1:Functional:tb_mul} -tclbatch {tb_mul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 32
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 899.867 ; gain = 0.875
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v}}]
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}]
set_property is_enabled false [get_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v}}]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 20 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 32
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 919.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 20 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 32
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.043 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/Top_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
WARNING: [VRFC 10-1315] redeclaration of ansi port P is not allowed [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/Top_Module.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 20 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 34
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 920.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jul 11 11:29:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.runs/synth_1/runme.log
[Tue Jul 11 11:29:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1227.664 ; gain = 0.203
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1227.664 ; gain = 0.203
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1307.082 ; gain = 368.777
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 2
[Tue Jul 11 11:39:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.runs/synth_1/runme.log
[Tue Jul 11 11:39:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1785.840 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1785.840 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1795.148 ; gain = 15.602
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/Shift_Reg.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v}}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/Top_Module.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/Top_Module.v}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftAddMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
INFO: [VRFC 10-2458] undeclared symbol P, assumed default net type wire [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port Out [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShiftAddMultiplier
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mul_behav -key {Behavioral:sim_1:Functional:tb_mul} -tclbatch {tb_mul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.480 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftAddMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShiftAddMultiplier
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.246 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftAddMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port Out is not allowed [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShiftAddMultiplier
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1975.246 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftAddMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port Out is not allowed [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ShiftAddMultiplier.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShiftAddMultiplier
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 110 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 41
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1976.000 ; gain = 0.000
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/SignedMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/SignedMultiplier.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.840 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ANDing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_Adder
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v:25]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v:26]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v:55]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 35 differs from formal bit length 4 for port a [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ANDing
Compiling module xil_defaultlib.Four_bit_Adder
Compiling module xil_defaultlib.ArrayMultiplier
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mul_behav -key {Behavioral:sim_1:Functional:tb_mul} -tclbatch {tb_mul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 60
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:04 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ANDing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_bit_Adder
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v:25]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v:26]
WARNING: [VRFC 10-756] identifier N is used before its declaration [C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mul
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v:55]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e6aa7831284545bca0d97b6110f49f02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mul_behav xil_defaultlib.tb_mul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 35 differs from formal bit length 4 for port a [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port c_in [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:37]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ANDing
Compiling module xil_defaultlib.Four_bit_Adder
Compiling module xil_defaultlib.ArrayMultiplier
Compiling module xil_defaultlib.tb_mul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sim_1/new/tb_mul.v" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1999.840 ; gain = 0.000
create_project lab12_16BitMultiplier {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier} -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1999.840 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v}}
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1999.840 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v} {C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ANDing.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/lab12_Shiftadd_mul/lab12_Shiftadd_mul.srcs/sources_1/new/ArrayMultiplier.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Documents/Vivado projects/full_adder/full_adder.srcs/sources_1/new/Four_bit_Adder.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v}}
update_compile_order -fileset sim_1
set_property top tb_16mu [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 12 12:08:44 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_16mu_behav -key {Behavioral:sim_1:Functional:tb_16mu} -tclbatch {tb_16mu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_16mu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_16mu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
WARNING: [VRFC 10-1315] redeclaration of ansi port P is not allowed [C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 100 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 50 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_16mu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_16mu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sources_1/new/SixteenMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixteenMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_16mu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6dd15890901548c19b311b0c275b7f3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_16mu_behav xil_defaultlib.tb_16mu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SixteenMultiplier
Compiling module xil_defaultlib.tb_16mu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_16mu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 50 ns : File "C:/Users/DELL/Documents/Vivado projects/lab12_16BitMultiplier/lab12_16BitMultiplier.srcs/sim_1/new/tb_16mul.v" Line 39
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1999.840 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
create_project lab14_SequenceDetector {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector} -part xc7a50ticsg324-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:01:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
set_property board_part digilentinc.com:nexys-a7-50t:part0:1.3 [current_project]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/constrs_1
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new
file mkdir {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new}
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/DELL/Documents/Vivado -notrace
couldn't read file "C:/Users/DELL/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 14 16:14:34 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mealy_behav -key {Behavioral:sim_1:Functional:tb_mealy} -tclbatch {tb_mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.840 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
close [ open {C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MooreMachine.v} w ]
add_files {{C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MooreMachine.v}}
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 52
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mealy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MealyMachine
WARNING: [VRFC 10-1315] redeclaration of ansi port yout is not allowed [C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sources_1/new/MealyMachine.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee4cdf98c063498cb0e5b95d1d93a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mealy_behav xil_defaultlib.tb_mealy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MealyMachine
Compiling module xil_defaultlib.tb_mealy
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/DELL/Documents/Vivado projects/lab14_SequenceDetector/lab14_SequenceDetector.srcs/sim_1/new/tb_mealy.v" Line 52
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.840 ; gain = 0.000
