Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\SegmentDecoder.v" into library work
Parsing module <SegmentDecoder>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\mouse.v" into library work
Parsing module <mouse>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\hit_mouse.v" into library work
Parsing module <hit_mouse>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\hit_empty.v" into library work
Parsing module <hit_empty>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\empty.v" into library work
Parsing module <empty>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\ShiftReg.v" into library work
Parsing module <ShiftReg>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\Seg7Remap.v" into library work
Parsing module <Seg7Remap>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\Seg7Decode.v" into library work
Parsing module <Seg7Decode>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\mouse.v" into library work
Parsing module <Mouse>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\Hit_mouse.v" into library work
Parsing module <Hit_mouse>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\Hit_empty.v" into library work
Parsing module <Hit_empty>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\Empty.v" into library work
Parsing module <Empty>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\AntiJitter.v" into library work
Parsing module <AntiJitter>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\Seg7Device.v" into library work
Parsing module <Seg7Device>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\Key_input.v" into library work
Parsing module <Key_input>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\display.v" into library work
Parsing module <display>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\whack-a-mole\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 68: Port segment is not connected to this instance

Elaborating module <top>.

Elaborating module <Key_input>.

Elaborating module <AntiJitter(WIDTH=4)>.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 64: Size mismatch in connection of port <keyX>. Formal port size is 4-bit while actual signal size is 5-bit.

Elaborating module <Seg7Device>.

Elaborating module <Seg7Decode>.

Elaborating module <SegmentDecoder>.

Elaborating module <Seg7Remap>.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\whack-a-mole\Seg7Device.v" Line 31: Size mismatch in connection of port <I>. Formal port size is 32-bit while actual signal size is 12-bit.

Elaborating module <ShiftReg(WIDTH=64)>.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 69: Size mismatch in connection of port <data>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 282: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 286: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 406: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 409: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 411: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 413: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 415: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 417: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 419: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 421: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 423: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 437: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 442: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 446: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 450: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 454: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 458: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 462: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 466: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" Line 470: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\Administrator\Desktop\whack-a-mole\display.v" Line 47: Port rdn is not connected to this instance

Elaborating module <display>.

Elaborating module <clkdiv>.

Elaborating module <vgac>.

Elaborating module <Mouse>.

Elaborating module <mouse>.
WARNING:HDLCompiler:1499 - "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\mouse.v" Line 39: Empty module <mouse> remains a black box.

Elaborating module <Empty>.

Elaborating module <empty>.
WARNING:HDLCompiler:1499 - "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\empty.v" Line 39: Empty module <empty> remains a black box.

Elaborating module <Hit_mouse>.

Elaborating module <hit_mouse>.
WARNING:HDLCompiler:1499 - "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\hit_mouse.v" Line 39: Empty module <hit_mouse> remains a black box.

Elaborating module <Hit_empty>.

Elaborating module <hit_empty>.
WARNING:HDLCompiler:1499 - "C:\Users\Administrator\Desktop\whack-a-mole\ipcore_dir\hit_empty.v" Line 39: Empty module <hit_empty> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\top.v".
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" line 68: Output port <segment> of the instance <segDevice> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\whack-a-mole\top.v" line 68: Output port <anode> of the instance <segDevice> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wasReady>.
    Found 9-bit register for signal <BTN>.
    Found 1-bit register for signal <buzzer>.
    Found 1-bit register for signal <Map<17>>.
    Found 1-bit register for signal <Map<16>>.
    Found 1-bit register for signal <Map<15>>.
    Found 1-bit register for signal <Map<14>>.
    Found 1-bit register for signal <Map<13>>.
    Found 1-bit register for signal <Map<12>>.
    Found 1-bit register for signal <Map<11>>.
    Found 1-bit register for signal <Map<10>>.
    Found 1-bit register for signal <Map<9>>.
    Found 1-bit register for signal <Map<8>>.
    Found 1-bit register for signal <Map<7>>.
    Found 1-bit register for signal <Map<6>>.
    Found 1-bit register for signal <Map<5>>.
    Found 1-bit register for signal <Map<4>>.
    Found 1-bit register for signal <Map<3>>.
    Found 1-bit register for signal <Map<2>>.
    Found 1-bit register for signal <Map<1>>.
    Found 1-bit register for signal <Map<0>>.
    Found 9-bit register for signal <BTN_successful>.
    Found 9-bit register for signal <BTN_failed>.
    Found 12-bit register for signal <segTestData<11:0>>.
    Found 18-bit register for signal <Time1>.
    Found 18-bit register for signal <Time2>.
    Found 32-bit register for signal <cnt_1s>.
    Found 1-bit register for signal <clk_1s>.
    Found 32-bit register for signal <cnt_50ms>.
    Found 1-bit register for signal <clk_50ms>.
    Found 32-bit register for signal <cnt_2s>.
    Found 1-bit register for signal <clk_2s>.
    Found 8-bit register for signal <rand>.
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_1_o_add_1_OUT> created at line 59.
    Found 4-bit adder for signal <n1009[3:0]> created at line 278.
    Found 4-bit adder for signal <Score[7]_GND_1_o_add_134_OUT> created at line 282.
    Found 12-bit adder for signal <Score[11]_GND_1_o_add_136_OUT> created at line 286.
    Found 32-bit adder for signal <cnt_1s[31]_GND_1_o_add_171_OUT> created at line 400.
    Found 32-bit adder for signal <cnt_50ms[31]_GND_1_o_add_195_OUT> created at line 431.
    Found 32-bit adder for signal <cnt_2s[31]_GND_1_o_add_239_OUT> created at line 481.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_175_OUT<1:0>> created at line 406.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_177_OUT<1:0>> created at line 409.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_179_OUT<1:0>> created at line 411.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_181_OUT<1:0>> created at line 413.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_183_OUT<1:0>> created at line 415.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_185_OUT<1:0>> created at line 417.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_187_OUT<1:0>> created at line 419.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_189_OUT<1:0>> created at line 421.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_191_OUT<1:0>> created at line 423.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_200_OUT<1:0>> created at line 437.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_204_OUT<1:0>> created at line 442.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_208_OUT<1:0>> created at line 446.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_212_OUT<1:0>> created at line 450.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_216_OUT<1:0>> created at line 454.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_220_OUT<1:0>> created at line 458.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_224_OUT<1:0>> created at line 462.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_228_OUT<1:0>> created at line 466.
    Found 2-bit subtractor for signal <GND_1_o_GND_1_o_sub_232_OUT<1:0>> created at line 470.
    Found 32-bit comparator greater for signal <cnt_1s[31]_GND_1_o_LessThan_171_o> created at line 399
    Found 32-bit comparator greater for signal <cnt_50ms[31]_GND_1_o_LessThan_195_o> created at line 430
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_199_o> created at line 436
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_203_o> created at line 441
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_207_o> created at line 445
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_211_o> created at line 449
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_215_o> created at line 453
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_219_o> created at line 457
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_223_o> created at line 461
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_227_o> created at line 465
    Found 2-bit comparator greater for signal <GND_1_o_Time2[17]_LessThan_231_o> created at line 469
    Found 32-bit comparator greater for signal <cnt_2s[31]_GND_1_o_LessThan_239_o> created at line 480
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal KeyY<3:0> may hinder XST clustering optimizations.
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred 234 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 382 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <Key_input>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\Key_input.v".
    Found 4-bit register for signal <keyLineX>.
    Found 1-bit register for signal <state>.
    Found 5-bit register for signal <keyLineY>.
    Found 1-bit tristate buffer for signal <keyX<3>> created at line 28
    Found 1-bit tristate buffer for signal <keyX<2>> created at line 28
    Found 1-bit tristate buffer for signal <keyX<1>> created at line 28
    Found 1-bit tristate buffer for signal <keyX<0>> created at line 28
    Found 1-bit tristate buffer for signal <keyY<4>> created at line 29
    Found 1-bit tristate buffer for signal <keyY<3>> created at line 29
    Found 1-bit tristate buffer for signal <keyY<2>> created at line 29
    Found 1-bit tristate buffer for signal <keyY<1>> created at line 29
    Found 1-bit tristate buffer for signal <keyY<0>> created at line 29
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   9 Tristate(s).
Unit <Key_input> synthesized.

Synthesizing Unit <AntiJitter>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\AntiJitter.v".
        WIDTH = 4
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <O>.
    Found 4-bit subtractor for signal <cnt[3]_GND_12_o_sub_6_OUT> created at line 39.
    Found 4-bit adder for signal <cnt[3]_GND_12_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <AntiJitter> synthesized.

Synthesizing Unit <Seg7Device>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\Seg7Device.v".
    Found 4x4-bit Read Only RAM for signal <anode>
    Found 8-bit 4-to-1 multiplexer for signal <segment> created at line 36.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <Seg7Device> synthesized.

Synthesizing Unit <Seg7Decode>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\Seg7Decode.v".
    Summary:
	no macro.
Unit <Seg7Decode> synthesized.

Synthesizing Unit <SegmentDecoder>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\SegmentDecoder.v".
    Found 16x7-bit Read Only RAM for signal <segment>
    Summary:
	inferred   1 RAM(s).
Unit <SegmentDecoder> synthesized.

Synthesizing Unit <Seg7Remap>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\Seg7Remap.v".
    Summary:
	no macro.
Unit <Seg7Remap> synthesized.

Synthesizing Unit <ShiftReg>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\ShiftReg.v".
        WIDTH = 64
        DELAY = 12
    Found 1-bit register for signal <oe>.
    Found 12-bit register for signal <counter>.
    Found 65-bit register for signal <shift>.
    Found 12-bit adder for signal <counter[11]_GND_17_o_add_5_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\display.v".
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\whack-a-mole\display.v" line 47: Output port <rdn> of the instance <v0> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <vga_data>.
    Found 11-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 54.
    Found 16-bit adder for signal <n0113> created at line 54.
    Found 8x8-bit multiplier for signal <n0171> created at line 54.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_17_OUT> created at line 64.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_27_OUT> created at line 74.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_37_OUT> created at line 84.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_47_OUT> created at line 94.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_57_OUT> created at line 104.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_67_OUT> created at line 114.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_77_OUT> created at line 124.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_87_OUT> created at line 134.
    Found 12-bit 4-to-1 multiplexer for signal <vga_data[11]_pic_out_empty[11]_mux_97_OUT> created at line 144.
    Found 10-bit comparator greater for signal <col_addr[9]_GND_18_o_LessThan_7_o> created at line 58
    Found 10-bit comparator greater for signal <PWR_11_o_col_addr[9]_LessThan_8_o> created at line 58
    Found 9-bit comparator greater for signal <row_addr[8]_GND_18_o_LessThan_29_o> created at line 81
    Found 9-bit comparator greater for signal <row_addr[8]_PWR_11_o_LessThan_59_o> created at line 111
    Found 10-bit comparator greater for signal <col_addr[9]_GND_18_o_LessThan_70_o> created at line 121
    Found 10-bit comparator greater for signal <col_addr[9]_GND_18_o_LessThan_80_o> created at line 131
    Found 9-bit comparator greater for signal <row_addr[8]_PWR_11_o_LessThan_89_o> created at line 141
    Found 10-bit comparator greater for signal <col_addr[9]_PWR_11_o_LessThan_90_o> created at line 141
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_19_o_add_0_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 56.
    Found 10-bit adder for signal <h_count[9]_GND_20_o_add_2_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_20_o_add_8_OUT> created at line 50.
    Found 9-bit subtractor for signal <row<8:0>> created at line 55.
    Found 10-bit comparator greater for signal <h_sync> created at line 57
    Found 10-bit comparator greater for signal <v_sync> created at line 58
    Found 10-bit comparator greater for signal <GND_20_o_h_count[9]_LessThan_17_o> created at line 59
    Found 10-bit comparator greater for signal <h_count[9]_PWR_13_o_LessThan_18_o> created at line 60
    Found 10-bit comparator greater for signal <GND_20_o_v_count[9]_LessThan_19_o> created at line 61
    Found 10-bit comparator greater for signal <v_count[9]_PWR_13_o_LessThan_20_o> created at line 62
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgac> synthesized.

Synthesizing Unit <Mouse>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\mouse.v".
    Summary:
	no macro.
Unit <Mouse> synthesized.

Synthesizing Unit <Empty>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\Empty.v".
    Summary:
	no macro.
Unit <Empty> synthesized.

Synthesizing Unit <Hit_mouse>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\Hit_mouse.v".
    Summary:
	no macro.
Unit <Hit_mouse> synthesized.

Synthesizing Unit <Hit_empty>.
    Related source file is "C:\Users\Administrator\Desktop\whack-a-mole\Hit_empty.v".
    Summary:
	no macro.
Unit <Hit_empty> synthesized.

Synthesizing Unit <mod_9u_8u>.
    Related source file is "".
    Found 17-bit adder for signal <GND_29_o_b[7]_add_1_OUT> created at line 0.
    Found 16-bit adder for signal <GND_29_o_b[7]_add_3_OUT> created at line 0.
    Found 15-bit adder for signal <GND_29_o_b[7]_add_5_OUT> created at line 0.
    Found 14-bit adder for signal <GND_29_o_b[7]_add_7_OUT> created at line 0.
    Found 13-bit adder for signal <GND_29_o_b[7]_add_9_OUT> created at line 0.
    Found 12-bit adder for signal <GND_29_o_b[7]_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <GND_29_o_b[7]_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <GND_29_o_b[7]_add_15_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[7]_add_17_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_29_o_add_19_OUT> created at line 0.
    Found 17-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  82 Multiplexer(s).
Unit <mod_9u_8u> synthesized.

Synthesizing Unit <mod_32u_8u>.
    Related source file is "".
    Found 40-bit adder for signal <GND_31_o_b[7]_add_1_OUT> created at line 0.
    Found 39-bit adder for signal <GND_31_o_b[7]_add_3_OUT> created at line 0.
    Found 38-bit adder for signal <GND_31_o_b[7]_add_5_OUT> created at line 0.
    Found 37-bit adder for signal <GND_31_o_b[7]_add_7_OUT> created at line 0.
    Found 36-bit adder for signal <GND_31_o_b[7]_add_9_OUT> created at line 0.
    Found 35-bit adder for signal <GND_31_o_b[7]_add_11_OUT> created at line 0.
    Found 34-bit adder for signal <GND_31_o_b[7]_add_13_OUT> created at line 0.
    Found 33-bit adder for signal <GND_31_o_b[7]_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[7]_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_31_o_add_65_OUT> created at line 0.
    Found 40-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_8u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port Read Only RAM                    : 8
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 77
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 3
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 2-bit subtractor                                      : 18
 32-bit adder                                          : 30
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit addsub                                          : 1
 40-bit adder                                          : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 37
 1-bit register                                        : 11
 10-bit register                                       : 3
 12-bit register                                       : 3
 18-bit register                                       : 3
 32-bit register                                       : 5
 4-bit register                                        : 5
 5-bit register                                        : 1
 65-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 4
# Comparators                                          : 69
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 9
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 25
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1509
 1-bit 2-to-1 multiplexer                              : 1459
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 10
 12-bit 4-to-1 multiplexer                             : 9
 18-bit 2-to-1 multiplexer                             : 18
 65-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 9
 1-bit tristate buffer                                 : 9
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mouse.ngc>.
Reading core <ipcore_dir/empty.ngc>.
Reading core <ipcore_dir/hit_mouse.ngc>.
Reading core <ipcore_dir/hit_empty.ngc>.
Loading core <mouse> for timing and area information for instance <R>.
Loading core <empty> for timing and area information for instance <R>.
Loading core <hit_mouse> for timing and area information for instance <R>.
Loading core <hit_empty> for timing and area information for instance <R>.
WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <segDevice>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <BTN_successful_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <AntiJitter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <AntiJitter> synthesized (advanced).

Synthesizing (advanced) Unit <Seg7Device>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clkScan>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <Seg7Device> synthesized (advanced).

Synthesizing (advanced) Unit <SegmentDecoder>.
INFO:Xst:3231 - The small RAM <Mram_segment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment>       |          |
    -----------------------------------------------------------------------
Unit <SegmentDecoder> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftReg>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ShiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
	Multiplier <Mmult_n0171> in block <display> and adder/subtractor <Madd_n0113_Madd> in block <display> are combined into a MAC<Maddsub_n0171>.
Unit <display> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
The following registers are absorbed into counter <cnt_1s>: 1 register on signal <cnt_1s>.
The following registers are absorbed into counter <cnt_50ms>: 1 register on signal <cnt_50ms>.
The following registers are absorbed into counter <cnt_2s>: 1 register on signal <cnt_2s>.
The following registers are absorbed into counter <Score>: 1 register on signal <Score>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port distributed Read Only RAM        : 8
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 8x8-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 66
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 2-bit subtractor                                      : 18
 32-bit adder                                          : 32
 4-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 9
 9-bit subtractor                                      : 1
# Counters                                             : 10
 10-bit up counter                                     : 2
 12-bit up counter                                     : 2
 32-bit up counter                                     : 5
 4-bit updown counter                                  : 1
# Registers                                            : 217
 Flip-Flops                                            : 217
# Comparators                                          : 69
 10-bit comparator greater                             : 11
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 9
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 25
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 40-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1571
 1-bit 2-to-1 multiplexer                              : 1524
 12-bit 2-to-1 multiplexer                             : 9
 12-bit 4-to-1 multiplexer                             : 9
 18-bit 2-to-1 multiplexer                             : 18
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <Seg7Decode>: instances <U3>, <U4> of unit <SegmentDecoder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Seg7Decode>: instances <U3>, <U5> of unit <SegmentDecoder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Seg7Decode>: instances <U3>, <U6> of unit <SegmentDecoder> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Seg7Decode>: instances <U3>, <U7> of unit <SegmentDecoder> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <BTN_failed_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_failed_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <BTN_successful_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <c0/clkdiv_2> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_3> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_4> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_5> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_6> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_7> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_8> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_9> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_10> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_11> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_12> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_13> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_14> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_15> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_16> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_17> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_18> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_19> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_20> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_21> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_22> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_23> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_24> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_25> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_26> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_27> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_28> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_29> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_30> of sequential type is unconnected in block <display>.
WARNING:Xst:2677 - Node <c0/clkdiv_31> of sequential type is unconnected in block <display>.
WARNING:Xst:2041 - Unit top: 1 internal tristate is replaced by logic (pull-up yes): k0/keyY<4>.

Optimizing unit <top> ...
WARNING:Xst:1293 - FF/Latch <Time1_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time1_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time1_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Time1_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Time1_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time1_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Time1_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time1_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Time1_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Time1_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <display> ...

Optimizing unit <Seg7Device> ...

Optimizing unit <ShiftReg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop d0/v0/col_addr_4 has been replicated 5 time(s)
FlipFlop d0/v0/col_addr_5 has been replicated 5 time(s)
FlipFlop d0/v0/col_addr_6 has been replicated 5 time(s)
FlipFlop d0/v0/col_addr_7 has been replicated 4 time(s)
FlipFlop d0/v0/col_addr_8 has been replicated 1 time(s)
FlipFlop d0/v0/col_addr_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 392
 Flip-Flops                                            : 392

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2609
#      GND                         : 5
#      INV                         : 17
#      LUT1                        : 148
#      LUT2                        : 100
#      LUT3                        : 240
#      LUT4                        : 136
#      LUT5                        : 505
#      LUT6                        : 466
#      MUXCY                       : 505
#      MUXF7                       : 13
#      VCC                         : 5
#      XORCY                       : 469
# FlipFlops/Latches                : 408
#      FD                          : 126
#      FDCE                        : 10
#      FDE                         : 110
#      FDR                         : 123
#      FDRE                        : 21
#      FDS                         : 6
#      FDSE                        : 12
# RAMS                             : 40
#      RAMB18E1                    : 4
#      RAMB36E1                    : 36
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 1
#      IOBUF                       : 8
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             408  out of  202800     0%  
 Number of Slice LUTs:                 1612  out of  101400     1%  
    Number used as Logic:              1612  out of  101400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1669
   Number with an unused Flip Flop:    1261  out of   1669    75%  
   Number with an unused LUT:            57  out of   1669     3%  
   Number of fully used LUT-FF pairs:   351  out of   1669    21%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          36
 Number of bonded IOBs:                  35  out of    400     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               38  out of    325    11%  
    Number using Block RAM only:         38
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
clk                                | BUFGP                   | 212   |
clkdiv_15                          | NONE(k0/rdyFilter/cnt_3)| 15    |
d0/c0/clkdiv_1                     | BUFG                    | 143   |
clkdiv_3                           | BUFG                    | 78    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                              | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+
d0/m0/R/N1(d0/m0/R/XST_GND:G)      | NONE(d0/m0/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 18    |
d0/m1/R/N1(d0/m1/R/XST_GND:G)      | NONE(d0/m1/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 18    |
d0/m2/R/N1(d0/m2/R/XST_GND:G)      | NONE(d0/m2/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 18    |
d0/m3/R/N1(d0/m3/R/XST_GND:G)      | NONE(d0/m3/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 18    |
-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 29.188ns (Maximum Frequency: 34.260MHz)
   Minimum input arrival time before clock: 1.327ns
   Maximum output required time after clock: 2.694ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.476ns (frequency: 182.625MHz)
  Total number of paths / destination ports: 13604 / 351
-------------------------------------------------------------------------
Delay:               5.476ns (Levels of Logic = 11)
  Source:            cnt_1s_8 (FF)
  Destination:       Time1_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_1s_8 to Time1_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  cnt_1s_8 (cnt_1s_8)
     LUT5:I0->O            1   0.053   0.000  Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_lut<0> (Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<0> (Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<1> (Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<2> (Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<2>)
     MUXCY:CI->O           1   0.178   0.413  Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<3> (Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<3>)
     LUT6:I5->O           51   0.053   0.642  Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<4> (Mcompar_cnt_1s[31]_GND_1_o_LessThan_171_o_cy<4>)
     LUT5:I3->O            3   0.053   0.616  Mmux_Time1[17]_Time1[17]_mux_168_OUT1441 (Time1[17]_Time1[17]_mux_193_OUT<9>)
     LUT6:I3->O            1   0.053   0.739  Mmux_Map[17]_Map[17]_mux_237_OUT1711 (Mmux_Map[17]_Map[17]_mux_237_OUT171)
     LUT6:I0->O            2   0.053   0.745  Mmux_Map[17]_Map[17]_mux_237_OUT172 (Map[17]_Map[17]_mux_237_OUT<8>)
     LUT6:I0->O            2   0.053   0.419  Mmux_Time1[17]_Time1[17]_mux_254_OUT3221 (Mmux_Time1[17]_Time1[17]_mux_254_OUT322)
     LUT6:I5->O            1   0.053   0.000  Mmux_Time1[17]_Time1[17]_mux_254_OUT341 (Time1[17]_Time1[17]_mux_254_OUT<9>)
     FD:D                      0.011          Time1_9
    ----------------------------------------
    Total                      5.476ns (1.163ns logic, 4.313ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_15'
  Clock period: 3.356ns (frequency: 297.974MHz)
  Total number of paths / destination ports: 127 / 21
-------------------------------------------------------------------------
Delay:               3.356ns (Levels of Logic = 3)
  Source:            k0/keyLineX_3 (FF)
  Destination:       k0/rdyFilter/O (FF)
  Source Clock:      clkdiv_15 rising
  Destination Clock: clkdiv_15 rising

  Data Path: k0/keyLineX_3 to k0/rdyFilter/O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.282   0.694  k0/keyLineX_3 (k0/keyLineX_3)
     LUT4:I0->O            1   0.053   0.739  k0/ready_raw_SW0 (N26)
     LUT6:I0->O            6   0.053   0.758  k0/ready_raw (k0/ready_raw)
     LUT5:I0->O            1   0.053   0.399  k0/rdyFilter/_n00231 (k0/rdyFilter/_n0023)
     FDR:R                     0.325          k0/rdyFilter/O
    ----------------------------------------
    Total                      3.356ns (0.766ns logic, 2.590ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'd0/c0/clkdiv_1'
  Clock period: 29.188ns (frequency: 34.260MHz)
  Total number of paths / destination ports: 50588924677255934000000000 / 207
-------------------------------------------------------------------------
Delay:               29.188ns (Levels of Logic = 88)
  Source:            d0/v0/col_addr_4_1 (FF)
  Destination:       d0/m0/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      d0/c0/clkdiv_1 rising
  Destination Clock: d0/c0/clkdiv_1 rising

  Data Path: d0/v0/col_addr_4_1 to d0/m0/R/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.739  d0/v0/col_addr_4_1 (d0/v0/col_addr_4_1)
     LUT6:I0->O            1   0.053   0.000  d0/Msub_GND_18_o_GND_18_o_sub_3_OUT_cy<9>1111 (d0/Msub_GND_18_o_GND_18_o_sub_3_OUT_cy<9>1110)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_35_OUT_cy<20> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_35_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_35_OUT_cy<21> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_35_OUT_cy<21>)
     XORCY:CI->O           2   0.320   0.731  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_35_OUT_xor<22> (d0/GND_18_o_PWR_11_o_mod_3/a[31]_GND_31_o_add_35_OUT<22>)
     LUT6:I1->O           11   0.053   0.479  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[20]_a[31]_MUX_1735_o11_SW0 (N70)
     LUT6:I5->O           48   0.053   0.569  d0/GND_18_o_PWR_11_o_mod_3/BUS_0020_INV_927_o21 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0020_INV_927_o21)
     LUT3:I2->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_39_OUT_lut<22> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_39_OUT_lut<22>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_39_OUT_cy<22> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_39_OUT_cy<22>)
     XORCY:CI->O           7   0.320   0.642  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_39_OUT_xor<23> (d0/GND_18_o_PWR_11_o_mod_3/a[31]_GND_31_o_add_39_OUT<23>)
     LUT5:I2->O           17   0.053   0.591  d0/GND_18_o_PWR_11_o_mod_3/BUS_0023_INV_1026_o211111 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0023_INV_1026_o21111)
     LUT6:I4->O           74   0.053   0.561  d0/GND_18_o_PWR_11_o_mod_3/BUS_0021_INV_960_o23 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0021_INV_960_o)
     MUXF7:S->O           21   0.280   0.543  d0/GND_18_o_PWR_11_o_mod_3/BUS_0022_INV_993_o22 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0022_INV_993_o22)
     LUT6:I5->O           76   0.053   0.575  d0/GND_18_o_PWR_11_o_mod_3/BUS_0022_INV_993_o24 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0022_INV_993_o)
     LUT5:I4->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_lut<19> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_lut<19>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<19> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<20> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<21> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<22> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_cy<22>)
     XORCY:CI->O           5   0.320   0.662  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_45_OUT_xor<23> (d0/GND_18_o_PWR_11_o_mod_3/a[31]_GND_31_o_add_45_OUT<23>)
     LUT4:I0->O            3   0.053   0.427  d0/GND_18_o_PWR_11_o_mod_3/BUS_0026_INV_1125_o2211_SW1 (N317)
     LUT6:I5->O           19   0.053   0.532  d0/GND_18_o_PWR_11_o_mod_3/BUS_0024_INV_1059_o241 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0024_INV_1059_o241)
     LUT6:I5->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_49_OUT_lut<14> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_49_OUT_lut<14>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_49_OUT_cy<14> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_49_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_49_OUT_cy<15> (d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_49_OUT_cy<15>)
     XORCY:CI->O           5   0.320   0.752  d0/GND_18_o_PWR_11_o_mod_3/Madd_a[31]_GND_31_o_add_49_OUT_xor<16> (d0/GND_18_o_PWR_11_o_mod_3/a[31]_GND_31_o_add_49_OUT<16>)
     LUT6:I1->O            1   0.053   0.602  d0/GND_18_o_PWR_11_o_mod_3/BUS_0026_INV_1125_o315 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0026_INV_1125_o314)
     LUT6:I3->O           62   0.053   0.572  d0/GND_18_o_PWR_11_o_mod_3/BUS_0026_INV_1125_o316 (d0/GND_18_o_PWR_11_o_mod_3/BUS_0026_INV_1125_o)
     LUT5:I4->O            5   0.053   0.752  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[16]_a[31]_MUX_1963_o11 (d0/GND_18_o_PWR_11_o_mod_3/a[16]_a[31]_MUX_1963_o)
     LUT5:I0->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_lut<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_cy<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_cy<2> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_cy<3> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_cy<3>)
     MUXCY:CI->O          82   0.178   0.576  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0027_INV_1158_o_cy<4> (d0/GND_18_o_PWR_11_o_mod_3/BUS_0027_INV_1158_o)
     LUT3:I2->O            2   0.053   0.731  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[11]_a[31]_MUX_2000_o11 (d0/GND_18_o_PWR_11_o_mod_3/a[11]_a[31]_MUX_2000_o)
     LUT5:I0->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_lut<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<2> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<3> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<3>)
     MUXCY:CI->O          67   0.178   0.573  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0028_INV_1191_o_cy<4> (d0/GND_18_o_PWR_11_o_mod_3/BUS_0028_INV_1191_o)
     LUT5:I4->O            5   0.053   0.752  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[14]_a[31]_MUX_2029_o11 (d0/GND_18_o_PWR_11_o_mod_3/a[14]_a[31]_MUX_2029_o)
     LUT5:I0->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_lut<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_lut<1>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_cy<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_cy<2> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_cy<3> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_cy<3>)
     MUXCY:CI->O          90   0.178   0.578  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0029_INV_1224_o_cy<4> (d0/GND_18_o_PWR_11_o_mod_3/BUS_0029_INV_1224_o)
     LUT3:I2->O            2   0.053   0.731  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[9]_a[31]_MUX_2066_o11 (d0/GND_18_o_PWR_11_o_mod_3/a[9]_a[31]_MUX_2066_o)
     LUT5:I0->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_lut<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<2> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<3> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<3>)
     MUXCY:CI->O          95   0.178   0.579  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0030_INV_1257_o_cy<4> (d0/GND_18_o_PWR_11_o_mod_3/BUS_0030_INV_1257_o)
     LUT3:I2->O            3   0.053   0.739  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[8]_a[31]_MUX_2099_o11 (d0/GND_18_o_PWR_11_o_mod_3/a[8]_a[31]_MUX_2099_o)
     LUT5:I0->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_lut<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<2> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<3> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<3>)
     MUXCY:CI->O          80   0.178   0.576  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0031_INV_1290_o_cy<4> (d0/GND_18_o_PWR_11_o_mod_3/BUS_0031_INV_1290_o)
     LUT6:I5->O            2   0.053   0.731  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[0]_a[31]_MUX_2139_o171 (d0/GND_18_o_PWR_11_o_mod_3/a[7]_a[31]_MUX_2132_o)
     LUT5:I0->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_lut<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<2> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<3> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<4> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<4>)
     MUXCY:CI->O          33   0.178   0.566  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0032_INV_1323_o_cy<5> (d0/GND_18_o_PWR_11_o_mod_3/BUS_0032_INV_1323_o)
     LUT5:I4->O            2   0.053   0.731  d0/GND_18_o_PWR_11_o_mod_3/Mmux_a[0]_a[31]_MUX_2171_o161 (d0/GND_18_o_PWR_11_o_mod_3/a[6]_a[31]_MUX_2165_o)
     LUT5:I0->O            1   0.053   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_lut<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<0> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<1> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<2> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<3> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<4> (d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<4>)
     MUXCY:CI->O           7   0.178   0.453  d0/GND_18_o_PWR_11_o_mod_3/Mcompar_BUS_0033_INV_1356_o_cy<5> (d0/GND_18_o_PWR_11_o_mod_3/BUS_0033_INV_1356_o)
     LUT6:I5->O            2   0.053   0.608  d0/GND_18_o_PWR_11_o_mod_3/Mmux_o86 (d0/GND_18_o_PWR_11_o_mod_3/Mmux_o85)
     LUT6:I3->O            1   0.053   0.000  d0/Maddsub_n0171_Madd_lut<7> (d0/Maddsub_n0171_Madd_lut<7>)
     MUXCY:S->O            1   0.291   0.000  d0/Maddsub_n0171_Madd_cy<7> (d0/Maddsub_n0171_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  d0/Maddsub_n0171_Madd_cy<8> (d0/Maddsub_n0171_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  d0/Maddsub_n0171_Madd_cy<9> (d0/Maddsub_n0171_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  d0/Maddsub_n0171_Madd_cy<10> (d0/Maddsub_n0171_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  d0/Maddsub_n0171_Madd_cy<11> (d0/Maddsub_n0171_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  d0/Maddsub_n0171_Madd_cy<12> (d0/Maddsub_n0171_Madd_cy<12>)
     MUXCY:CI->O           0   0.015   0.000  d0/Maddsub_n0171_Madd_cy<13> (d0/Maddsub_n0171_Madd_cy<13>)
     XORCY:CI->O          44   0.320   0.790  d0/Maddsub_n0171_Madd_xor<14> (d0/n0113<14>)
     begin scope: 'd0/m0/R:addra<14>'
     LUT4:I0->O            1   0.053   0.399  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[3]_PWR_16_o_equal_13_o<3>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<12>)
     RAMB18E1:ENARDEN          0.375          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                     29.188ns (9.345ns logic, 19.843ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_3'
  Clock period: 3.054ns (frequency: 327.444MHz)
  Total number of paths / destination ports: 10086 / 156
-------------------------------------------------------------------------
Delay:               3.054ns (Levels of Logic = 12)
  Source:            segDevice/U2/shift_45 (FF)
  Destination:       segDevice/U2/shift_64 (FF)
  Source Clock:      clkdiv_3 rising
  Destination Clock: clkdiv_3 rising

  Data Path: segDevice/U2/shift_45 to segDevice/U2/shift_64
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  segDevice/U2/shift_45 (segDevice/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  segDevice/U2/out1_wg_lut<1> (segDevice/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  segDevice/U2/out1_wg_cy<1> (segDevice/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<2> (segDevice/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<3> (segDevice/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<4> (segDevice/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<5> (segDevice/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<6> (segDevice/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<7> (segDevice/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<8> (segDevice/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<9> (segDevice/U2/out1_wg_cy<9>)
     MUXCY:CI->O          67   0.178   0.573  segDevice/U2/out1_wg_cy<10> (segDevice/U2/sckEn)
     LUT3:I2->O           65   0.053   0.559  segDevice/U2/_n0033_inv1 (segDevice/U2/_n0033_inv)
     FDE:CE                    0.200          segDevice/U2/shift_0
    ----------------------------------------
    Total                      3.054ns (1.177ns logic, 1.877ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv_15'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.410ns (Levels of Logic = 1)
  Source:            KeyX<3> (PAD)
  Destination:       k0/keyLineY_3 (FF)
  Destination Clock: clkdiv_15 rising

  Data Path: KeyX<3> to k0/keyLineY_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.000   0.399  KeyX_3_IOBUF (N80)
     FDE:D                     0.011          k0/keyLineY_3
    ----------------------------------------
    Total                      0.410ns (0.011ns logic, 0.399ns route)
                                       (2.7% logic, 97.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd0/c0/clkdiv_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.327ns (Levels of Logic = 2)
  Source:            clear_screen (PAD)
  Destination:       d0/v0/h_count_0 (FF)
  Destination Clock: d0/c0/clkdiv_1 rising

  Data Path: clear_screen to d0/v0/h_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.491  clear_screen_IBUF (clear_screen_IBUF)
     LUT2:I0->O           10   0.053   0.458  d0/v0/Mcount_h_count_val1 (d0/v0/Mcount_h_count_val)
     FDR:R                     0.325          d0/v0/h_count_0
    ----------------------------------------
    Total                      1.327ns (0.378ns logic, 0.949ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_15'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.266ns (Levels of Logic = 2)
  Source:            k0/state (FF)
  Destination:       KeyY<3> (PAD)
  Source Clock:      clkdiv_15 rising

  Data Path: k0/state to KeyY<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.282   0.465  k0/state (k0/state)
     INV:I->O              9   0.067   0.452  k0/state_inv1_INV_0 (k0/state_inv)
     IOBUF:T->IO               0.000          KeyY_3_IOBUF (KeyY<3>)
    ----------------------------------------
    Total                      1.266ns (0.349ns logic, 0.917ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd0/c0/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            d0/v0/r_3 (FF)
  Destination:       R<3> (PAD)
  Source Clock:      d0/c0/clkdiv_1 rising

  Data Path: d0/v0/r_3 to R<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  d0/v0/r_3 (d0/v0/r_3)
     OBUF:I->O                 0.000          R_3_OBUF (R<3>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 38 / 4
-------------------------------------------------------------------------
Offset:              2.174ns (Levels of Logic = 3)
  Source:            Map_2 (FF)
  Destination:       LEDR0 (PAD)
  Source Clock:      clk rising

  Data Path: Map_2 to LEDR0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.282   0.785  Map_2 (Map_2)
     LUT6:I0->O            1   0.053   0.602  LEDR01 (LEDR01)
     LUT3:I0->O            1   0.053   0.399  LEDR04 (LEDR0_OBUF)
     OBUF:I->O                 0.000          LEDR0_OBUF (LEDR0)
    ----------------------------------------
    Total                      2.174ns (0.388ns logic, 1.786ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_3'
  Total number of paths / destination ports: 66 / 3
-------------------------------------------------------------------------
Offset:              2.694ns (Levels of Logic = 13)
  Source:            segDevice/U2/shift_45 (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      clkdiv_3 rising

  Data Path: segDevice/U2/shift_45 to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  segDevice/U2/shift_45 (segDevice/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  segDevice/U2/out1_wg_lut<1> (segDevice/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  segDevice/U2/out1_wg_cy<1> (segDevice/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<2> (segDevice/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<3> (segDevice/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<4> (segDevice/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<5> (segDevice/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<6> (segDevice/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<7> (segDevice/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<8> (segDevice/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<9> (segDevice/U2/out1_wg_cy<9>)
     MUXCY:CI->O          67   0.178   0.573  segDevice/U2/out1_wg_cy<10> (segDevice/U2/sckEn)
     LUT2:I1->O            1   0.053   0.399  segDevice/U2/sck1 (SEGLED_CLK_OBUF)
     OBUF:I->O                 0.000          SEGLED_CLK_OBUF (SEGLED_CLK)
    ----------------------------------------
    Total                      2.694ns (0.977ns logic, 1.717ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.476|         |         |         |
clkdiv_15      |    2.650|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_15      |    3.356|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.151|         |         |         |
clkdiv_3       |    3.054|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock d0/c0/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.979|         |         |         |
d0/c0/clkdiv_1 |   29.188|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 33.42 secs
 
--> 

Total memory usage is 494512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  111 (   0 filtered)
Number of infos    :    7 (   0 filtered)

