# Synopsys Constraint Checker(syntax only), version maplat, Build 1062R, built Nov 13 2014
# Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Thu Mar 09 12:13:23 2017


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                               Requested     Requested     Clock                                        Clock                
Clock                               Frequency     Period        Type                                         Group                
----------------------------------------------------------------------------------------------------------------------------------
System                              894.1 MHz     1.118         system                                       system_clkgroup      
clk_div|clk_track_derived_clock     1.0 MHz       1000.000      derived (from pll1|CLKOS_inferred_clock)     Autoconstr_clkgroup_1
pll1|CLKOP_inferred_clock           242.6 MHz     4.122         inferred                                     Autoconstr_clkgroup_0
pll1|CLKOS_inferred_clock           1.0 MHz       1000.000      inferred                                     Autoconstr_clkgroup_1
==================================================================================================================================
