//arch = zynq; split = false; format = MCS
the_ROM_image:
{
	[bootloader]E:\Users\benji\OneDrive\FPGA_Project\NCSSK\prj_Vivado_18_2\NCSSK\NCSSK.sdk\FSBL\Debug\FSBL.elf
	E:\Users\benji\OneDrive\FPGA_Project\NCSSK\prj_Vivado_18_2\NCSSK\NCSSK.runs\impl_1\mod_cpu_ps_wrapper.bit
	E:\Users\benji\OneDrive\FPGA_Project\NCSSK\prj_Vivado_18_2\NCSSK\NCSSK.sdk\NCSSK_app\Debug\NCSSK_app.elf
}