#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  3 14:35:08 2021
# Process ID: 2778
# Current directory: /home/henry/Repos/CT-ECE5727-SP21
# Command line: vivado
# Log file: /home/henry/Repos/CT-ECE5727-SP21/vivado.log
# Journal file: /home/henry/Repos/CT-ECE5727-SP21/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd] -no_script -reset -force -quiet
remove_files  /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd
source /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/genSystembd.tcl
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd] -top
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_auto_pc_0_synth_1]
set_property needs_refresh false [get_runs system_d_axi_i2s_audio_0_0_synth_1]
set_property needs_refresh false [get_runs system_xbar_1_synth_1]
set_property needs_refresh false [get_runs system_clk_wiz_0_0_synth_1]
set_property needs_refresh false [get_runs system_auto_pc_1_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_100M_0_synth_1]
set_property needs_refresh false [get_runs system_PmodMic3_0_0_synth_1]
set_property needs_refresh false [get_runs system_auto_us_0_synth_1]
set_property needs_refresh false [get_runs system_xbar_0_synth_1]
set_property needs_refresh false [get_runs system_auto_us_1_synth_1]
set_property needs_refresh false [get_runs system_axi_iic_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_dma_0_0_synth_1]
open_bd_design {/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
set_property -dict [list CONFIG.Data_Width.VALUE_SRC USER CONFIG.Data_Sign.VALUE_SRC USER] [get_bd_cells fir_compiler_0]
set_property -dict [list CONFIG.CoefficientSource {COE_File} CONFIG.Coefficient_File {/home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/coe/lpf_1kHz_example.coe} CONFIG.Number_Channels {2} CONFIG.Sample_Frequency {0.048} CONFIG.Clock_Frequency {100.0} CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {24} CONFIG.Output_Rounding_Mode {Truncate_LSBs} CONFIG.Output_Width {24} CONFIG.Coefficient_Sets {1} CONFIG.Select_Pattern {All} CONFIG.Coefficient_Sign {Unsigned} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {17} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Inferred} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_DATA_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required}] [get_bd_cells fir_compiler_0]
delete_bd_objs [get_bd_intf_nets PmodMic3_0_m_axis]
set_property location {3 889 1177} [get_bd_cells fir_compiler_0]
set_property location {4 1260 1179} [get_bd_cells fir_compiler_0]
connect_bd_net [get_bd_pins PmodMic3_0/sclk] [get_bd_pins fir_compiler_0/aclk]
undo
connect_bd_intf_net [get_bd_intf_pins PmodMic3_0/m_axis] [get_bd_intf_pins fir_compiler_0/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins fir_compiler_0/M_AXIS_DATA] [get_bd_intf_pins d_axi_i2s_audio_0/AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins fir_compiler_0/aclk]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd]
refresh_design
launch_simulation
source system_tb.tcl
run 1 ms
open_hw_manager
close_hw_manager
open_run synth_1 -name synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/henry/Repos/CT-ECE5727-SP21/Lab4/hw/Lab4.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
save_wave_config {/home/henry/Desktop/system_tb_behav.wcfg}
close_sim
