$date
	Sun Dec  8 21:26:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Xor_test $end
$scope module xor0 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$var wire 1 $ w0 $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#1
0#
1&
1$
1%
0"
0!
#2
1#
0&
1"
#3
1&
0%
0"
1!
#4
0#
1%
0$
1&
1"
#5
