Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri Mar 18 12:46:47 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  293         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.776        0.000                      0                12112        0.020        0.000                      0                12112        2.000        0.000                       0                  8224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_100MHz                     {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        2.776        0.000                      0                12112        0.020        0.000                      0                12112        4.468        0.000                       0                  8223  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.192ns (16.946%)  route 5.842ns (83.054%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns = ( 13.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.453ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.501     8.145    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X56Y17         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.233 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[31]_i_11/O
                         net (fo=33, routed)          0.154     8.387    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[31]_i_11_n_0
    SLICE_X55Y18         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     8.476 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[20]_i_3/O
                         net (fo=32, routed)          1.327     9.803    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562_reg[0]
    SLICE_X71Y35         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     9.855 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562[22]_i_2/O
                         net (fo=1, routed)           0.685    10.540    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562_reg[22]
    SLICE_X62Y35         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.690 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[22]_i_1/O
                         net (fo=1, routed)           0.051    10.741    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_291
    SLICE_X62Y35         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.359    13.832    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X62Y35         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[22]/C
                         clock pessimism             -0.272    13.560    
                         clock uncertainty           -0.068    13.492    
    SLICE_X62Y35         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.517    design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[22]
  -------------------------------------------------------------------
                         required time                         13.517    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.245ns (17.496%)  route 5.871ns (82.504%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.448ns (routing 1.453ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.588    10.629    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X67Y32         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122    10.751 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[17]_i_1/O
                         net (fo=1, routed)           0.072    10.823    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_231
    SLICE_X67Y32         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.448    13.921    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y32         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[17]/C
                         clock pessimism             -0.272    13.649    
                         clock uncertainty           -0.068    13.581    
    SLICE_X67Y32         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.606    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[17]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.088ns  (logic 1.246ns (17.579%)  route 5.842ns (82.421%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.453ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.581    10.622    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X66Y30         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    10.745 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[5]_i_1/O
                         net (fo=1, routed)           0.050    10.795    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_243
    SLICE_X66Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.439    13.912    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[5]/C
                         clock pessimism             -0.272    13.640    
                         clock uncertainty           -0.068    13.572    
    SLICE_X66Y30         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.597    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[5]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 1.245ns (17.577%)  route 5.838ns (82.423%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.912 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.439ns (routing 1.453ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.578    10.619    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X66Y30         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    10.741 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[10]_i_1/O
                         net (fo=1, routed)           0.049    10.790    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_238
    SLICE_X66Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.439    13.912    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[10]/C
                         clock pessimism             -0.272    13.640    
                         clock uncertainty           -0.068    13.572    
    SLICE_X66Y30         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.597    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[10]
  -------------------------------------------------------------------
                         required time                         13.597    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.245ns (17.685%)  route 5.795ns (82.315%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 13.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.435ns (routing 1.453ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.535    10.576    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X66Y31         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    10.698 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[16]_i_1/O
                         net (fo=1, routed)           0.049    10.747    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_232
    SLICE_X66Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.435    13.908    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[16]/C
                         clock pessimism             -0.272    13.636    
                         clock uncertainty           -0.068    13.568    
    SLICE_X66Y31         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.593    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[16]
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.174ns (16.731%)  route 5.843ns (83.269%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 13.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.435ns (routing 1.453ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.583    10.624    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X66Y31         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    10.675 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[4]_i_1/O
                         net (fo=1, routed)           0.049    10.724    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_244
    SLICE_X66Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.435    13.908    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[4]/C
                         clock pessimism             -0.272    13.636    
                         clock uncertainty           -0.068    13.568    
    SLICE_X66Y31         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    13.593    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[4]
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 1.173ns (16.721%)  route 5.842ns (83.279%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 13.908 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.435ns (routing 1.453ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.583    10.624    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X66Y31         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050    10.674 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[6]_i_1/O
                         net (fo=1, routed)           0.048    10.722    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_242
    SLICE_X66Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.435    13.908    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[6]/C
                         clock pessimism             -0.272    13.636    
                         clock uncertainty           -0.068    13.568    
    SLICE_X66Y31         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    13.593    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[6]
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.149ns (16.459%)  route 5.832ns (83.541%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 13.949 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.453ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.501     8.145    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X56Y17         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.233 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[31]_i_11/O
                         net (fo=33, routed)          0.154     8.387    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[31]_i_11_n_0
    SLICE_X55Y18         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     8.476 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[20]_i_3/O
                         net (fo=32, routed)          1.697    10.173    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562_reg[0]
    SLICE_X73Y54         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    10.210 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562[30]_i_2/O
                         net (fo=1, routed)           0.284    10.494    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562_reg[30]
    SLICE_X67Y54         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    10.616 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[30]_i_1/O
                         net (fo=1, routed)           0.072    10.688    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_283
    SLICE_X67Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.476    13.949    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[30]/C
                         clock pessimism             -0.272    13.677    
                         clock uncertainty           -0.068    13.609    
    SLICE_X67Y54         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.634    design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[30]
  -------------------------------------------------------------------
                         required time                         13.634    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 1.246ns (17.936%)  route 5.701ns (82.064%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.444ns (routing 1.453ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.440    10.481    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X66Y34         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    10.604 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[8]_i_1/O
                         net (fo=1, routed)           0.050    10.654    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_240
    SLICE_X66Y34         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.444    13.917    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y34         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[8]/C
                         clock pessimism             -0.272    13.645    
                         clock uncertainty           -0.068    13.577    
    SLICE_X66Y34         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.602    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[8]
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.950ns  (required time - arrival time)
  Source:                 design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.943ns  (logic 1.173ns (16.895%)  route 5.770ns (83.105%))
  Logic Levels:           10  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.915ns = ( 13.915 - 10.000 ) 
    Source Clock Delay      (SCD):    3.707ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 1.599ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.442ns (routing 1.453ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.656     3.707    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_clk
    SLICE_X63Y64         FDRE                                         r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.785 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/din0_buf1_reg[0]/Q
                         net (fo=4, routed)           0.710     4.495    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/s_axis_a_tdata[0]
    SLICE_X59Y65         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     4.619 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     4.628    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/ZERO_GEN[0].eq_det_reg
    SLICE_X59Y65         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.818 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.844    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X59Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057     4.901 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=2, routed)           0.209     5.110    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0
    SLICE_X60Y66         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.178 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.139     5.317    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/a_eq_b_fix__0
    SLICE_X60Y69         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     5.467 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_GT_B_DET/C_CHAIN/m_axis_result_tdata[0]_INST_0/O
                         net (fo=56, routed)          1.031     6.498    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/m_axis_result_tdata[0]
    SLICE_X69Y53         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     6.644 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm[58]_i_2/O
                         net (fo=104, routed)         1.423     8.067    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/and_ln27_3_fu_2707_p2
    SLICE_X61Y25         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     8.190 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38/O
                         net (fo=1, routed)           0.088     8.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_38_n_0
    SLICE_X61Y25         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.315 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17/O
                         net (fo=19, routed)          1.576     9.891    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[31]_i_17_n_0
    SLICE_X75Y52         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    10.041 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3/O
                         net (fo=14, routed)          0.509    10.550    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[26]_i_3_n_0
    SLICE_X66Y37         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    10.600 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[3]_i_1/O
                         net (fo=1, routed)           0.050    10.650    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_245
    SLICE_X66Y37         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.442    13.915    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y37         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[3]/C
                         clock pessimism             -0.272    13.643    
                         clock uncertainty           -0.068    13.575    
    SLICE_X66Y37         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.600    design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[3]
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/bitcast_ln144_1_reg_5640_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/din1_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.097ns (57.059%)  route 0.073ns (42.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      2.318ns (routing 1.453ns, distribution 0.865ns)
  Clock Net Delay (Destination): 2.607ns (routing 1.599ns, distribution 1.008ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.318     3.791    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X52Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/bitcast_ln144_1_reg_5640_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.850 r  design_1_i/ban_interface_0/inst/bitcast_ln144_1_reg_5640_reg[17]/Q
                         net (fo=2, routed)           0.060     3.910    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/din1_buf1_reg[31]_0[17]
    SLICE_X53Y31         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.038     3.948 r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/din1_buf1[17]_i_1__6/O
                         net (fo=1, routed)           0.013     3.961    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/grp_fu_1193_p1[17]
    SLICE_X53Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/din1_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.607     3.658    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ap_clk
    SLICE_X53Y31         FDRE                                         r  design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/din1_buf1_reg[17]/C
                         clock pessimism              0.222     3.880    
    SLICE_X53Y31         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.941    design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/din1_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.941    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_1_0_0_reg_74_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_1_preg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.081ns (45.000%)  route 0.099ns (55.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.799ns
    Source Clock Delay      (SCD):    3.914ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      2.441ns (routing 1.453ns, distribution 0.988ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.599ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.441     3.914    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_clk
    SLICE_X66Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_1_0_0_reg_74_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y30         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.972 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_1_0_0_reg_74_reg[8]/Q
                         net (fo=2, routed)           0.069     4.041    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_1_0_0_reg_74_reg_n_0_[8]
    SLICE_X67Y30         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     4.064 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_1_preg[8]_i_1__0/O
                         net (fo=1, routed)           0.030     4.094    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_1_preg[8]_i_1__0_n_0
    SLICE_X67Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_1_preg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.748     3.799    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_clk
    SLICE_X67Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_1_preg_reg[8]/C
                         clock pessimism              0.211     4.010    
    SLICE_X67Y30         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.070    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_return_1_preg_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.070    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add2_reg_607_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (37.037%)  route 0.102ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.830ns
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      2.493ns (routing 1.453ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.599ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.493     3.966    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/ap_clk
    SLICE_X71Y15         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add2_reg_607_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y15         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.026 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add2_reg_607_reg[22]/Q
                         net (fo=4, routed)           0.102     4.128    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[31]_0[22]
    SLICE_X70Y15         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.779     3.830    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[22]/C
                         clock pessimism              0.212     4.041    
    SLICE_X70Y15         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     4.103    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.103    
                         arrival time                           4.128    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add2_reg_607_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      2.493ns (routing 1.453ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.599ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.493     3.966    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/ap_clk
    SLICE_X71Y15         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add2_reg_607_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y15         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.024 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add2_reg_607_reg[26]/Q
                         net (fo=4, routed)           0.103     4.127    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[31]_0[26]
    SLICE_X70Y15         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.778     3.829    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/ap_clk
    SLICE_X70Y15         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[26]/C
                         clock pessimism              0.212     4.040    
    SLICE_X70Y15         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     4.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U35/din0_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.102    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U36/din0_buf1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.159ns
  Clock Net Delay (Source):      2.495ns (routing 1.453ns, distribution 1.042ns)
  Clock Net Delay (Destination): 2.799ns (routing 1.599ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.495     3.968    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/ap_clk
    SLICE_X76Y7          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y7          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.026 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/add3_reg_616_reg[8]/Q
                         net (fo=6, routed)           0.074     4.100    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U36/Q[8]
    SLICE_X76Y9          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U36/din0_buf1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.799     3.850    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U36/ap_clk
    SLICE_X76Y9          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U36/din0_buf1_reg[8]/C
                         clock pessimism              0.159     4.008    
    SLICE_X76Y9          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.070    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fcmp_32ns_32ns_1_2_no_dsp_1_U36/din0_buf1_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.070    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_2_preg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/out_b_num_5_reg_6426_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.108ns
  Clock Net Delay (Source):      1.521ns (routing 0.875ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.981ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.521     2.266    design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_clk
    SLICE_X68Y23         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_2_preg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y23         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.305 r  design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_2_preg_reg[6]/Q
                         net (fo=1, routed)           0.023     2.328    design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_2_preg[6]
    SLICE_X68Y23         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.348 r  design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/out_b_num_5_reg_6426[6]_i_1/O
                         net (fo=1, routed)           0.006     2.354    design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145_ap_return_2[6]
    SLICE_X68Y23         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_num_5_reg_6426_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.715     2.168    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X68Y23         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_num_5_reg_6426_reg[6]/C
                         clock pessimism              0.108     2.276    
    SLICE_X68Y23         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.323    design_1_i/ban_interface_0/inst/out_b_num_5_reg_6426_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.985%)  route 0.147ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      2.317ns (routing 1.453ns, distribution 0.864ns)
  Clock Net Delay (Destination): 2.630ns (routing 1.599ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.317     3.790    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.850 r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=6, routed)           0.147     3.997    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/addend_a[5]
    SLICE_X50Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.630     3.681    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
    SLICE_X50Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.223     3.903    
    SLICE_X50Y54         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.963    design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.963    
                         arrival time                           3.997    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_3_preg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/ref_tmp3_1_2_reg_6431_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.063ns (64.949%)  route 0.034ns (35.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    -0.107ns
  Clock Net Delay (Source):      1.524ns (routing 0.875ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.981ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.524     2.269    design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_clk
    SLICE_X71Y33         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_3_preg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.308 r  design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_3_preg_reg[20]/Q
                         net (fo=1, routed)           0.025     2.333    design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_return_3_preg[20]
    SLICE_X71Y33         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     2.357 r  design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ref_tmp3_1_2_reg_6431[20]_i_1/O
                         net (fo=1, routed)           0.009     2.366    design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145_ap_return_3[20]
    SLICE_X71Y33         FDRE                                         r  design_1_i/ban_interface_0/inst/ref_tmp3_1_2_reg_6431_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.725     2.178    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X71Y33         FDRE                                         r  design_1_i/ban_interface_0/inst/ref_tmp3_1_2_reg_6431_reg[20]/C
                         clock pessimism              0.107     2.285    
    SLICE_X71Y33         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.332    design_1_i/ban_interface_0/inst/ref_tmp3_1_2_reg_6431_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/din1_buf1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.060ns (28.436%)  route 0.151ns (71.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    3.964ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      2.491ns (routing 1.453ns, distribution 1.038ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.599ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.491     3.964    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ap_clk
    SLICE_X77Y3          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/din1_buf1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y3          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.024 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/din1_buf1_reg[22]/Q
                         net (fo=4, routed)           0.151     4.175    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[22]
    SLICE_X74Y3          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.816     3.867    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X74Y3          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.212     4.079    
    SLICE_X74Y3          FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     4.141    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.141    
                         arrival time                           4.175    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.056ns (44.095%)  route 0.071ns (55.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      1.458ns (routing 0.875ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.981ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.458     2.203    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X58Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.244 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=5, routed)           0.054     2.298    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0
    SLICE_X59Y56         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     2.313 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.017     2.330    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/det_state[1]
    SLICE_X59Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.645     2.098    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X59Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.151     2.249    
    SLICE_X59Y56         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.295    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y120  design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X1Y5      design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][5]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][6]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][7]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X50Y28   design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][4]_srl5/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.830ns  (logic 0.508ns (13.256%)  route 3.322ns (86.744%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.466ns (routing 1.453ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.508     0.508 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.508    reset_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.508 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           3.322     3.830    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X70Y72         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.466     3.939    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X70Y72         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.143ns (8.263%)  route 1.585ns (91.737%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.706ns (routing 0.981ns, distribution 0.725ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    G13                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.143     0.143 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    reset_IBUF_inst/OUT
    G13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.143 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.585     1.728    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X70Y72         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.706     2.159    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X70Y72         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_0_start
                            (input port)
  Destination:            ap_ctrl_0_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.275ns  (logic 1.594ns (19.260%)  route 6.681ns (80.740%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 f  ap_ctrl_0_start (IN)
                         net (fo=0)                   0.000     0.000    ap_ctrl_0_start_IBUF_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.570     0.570 f  ap_ctrl_0_start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.570    ap_ctrl_0_start_IBUF_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.570 f  ap_ctrl_0_start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=27, routed)          3.173     3.743    design_1_i/ban_interface_0/inst/ap_start
    SLICE_X64Y74         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.843 r  design_1_i/ban_interface_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           3.508     7.351    ap_ctrl_0_idle_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     8.275 r  ap_ctrl_0_idle_OBUF_inst/O
                         net (fo=0)                   0.000     8.275    ap_ctrl_0_idle
    A10                                                               r  ap_ctrl_0_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_0_start
                            (input port)
  Destination:            ap_ctrl_0_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.916ns  (logic 0.661ns (16.878%)  route 3.255ns (83.122%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 f  ap_ctrl_0_start (IN)
                         net (fo=0)                   0.000     0.000    ap_ctrl_0_start_IBUF_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.205     0.205 f  ap_ctrl_0_start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.205    ap_ctrl_0_start_IBUF_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.205 f  ap_ctrl_0_start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=27, routed)          1.538     1.743    design_1_i/ban_interface_0/inst/ap_start
    SLICE_X64Y74         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.041     1.784 r  design_1_i/ban_interface_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           1.717     3.501    ap_ctrl_0_idle_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     3.916 r  ap_ctrl_0_idle_OBUF_inst/O
                         net (fo=0)                   0.000     3.916    ap_ctrl_0_idle
    A10                                                               r  ap_ctrl_0_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_0_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.790ns  (logic 1.151ns (24.037%)  route 3.639ns (75.963%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.655ns (routing 1.599ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.655     3.706    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X65Y74         FDSE                                         r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.785 r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=26, routed)          0.131     3.916    design_1_i/ban_interface_0/inst/ap_CS_fsm_reg_n_0_[0]
    SLICE_X64Y74         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.065 r  design_1_i/ban_interface_0/inst/ap_idle_INST_0/O
                         net (fo=1, routed)           3.508     7.573    ap_ctrl_0_idle_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.923     8.496 r  ap_ctrl_0_idle_OBUF_inst/O
                         net (fo=0)                   0.000     8.496    ap_ctrl_0_idle
    A10                                                               r  ap_ctrl_0_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/out_l_4_reg_940_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.633ns  (logic 0.997ns (21.526%)  route 3.636ns (78.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.639ns (routing 1.599ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.639     3.690    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  design_1_i/ban_interface_0/inst/out_l_4_reg_940_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.769 r  design_1_i/ban_interface_0/inst/out_l_4_reg_940_reg[0]/Q
                         net (fo=2, routed)           3.636     7.405    bus_out_OBUF[0]
    B11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.918     8.323 r  bus_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.323    bus_out[0]
    B11                                                               r  bus_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_0_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.094ns  (logic 1.002ns (24.476%)  route 3.092ns (75.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.687ns (routing 1.599ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.687     3.738    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X65Y129        FDRE                                         r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.817 r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica/Q
                         net (fo=1, routed)           3.092     6.909    lopt
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.923     7.832 r  ap_ctrl_0_done_OBUF_inst/O
                         net (fo=0)                   0.000     7.832    ap_ctrl_0_done
    B10                                                               r  ap_ctrl_0_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.814ns  (logic 1.038ns (27.215%)  route 2.776ns (72.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.742ns (routing 1.599ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.742     3.793    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X68Y97         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.872 r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[22]/Q
                         net (fo=1, routed)           2.776     6.648    bus_out_OBUF[54]
    AM13                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.959     7.606 r  bus_out_OBUF[54]_inst/O
                         net (fo=0)                   0.000     7.606    bus_out[54]
    AM13                                                              r  bus_out[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_0_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.859ns  (logic 1.025ns (26.561%)  route 2.834ns (73.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.687ns (routing 1.599ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.687     3.738    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X65Y129        FDRE                                         r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.819 r  design_1_i/ban_interface_0/inst/ap_CS_fsm_reg[159]_lopt_replica_2/Q
                         net (fo=1, routed)           2.834     6.653    lopt_1
    B6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.944     7.596 r  ap_ctrl_0_ready_OBUF_inst/O
                         net (fo=0)                   0.000     7.596    ap_ctrl_0_ready
    B6                                                                r  ap_ctrl_0_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[75]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.845ns  (logic 1.011ns (26.286%)  route 2.834ns (73.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.651ns (routing 1.599ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.651     3.702    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X61Y18         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.780 r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[11]/Q
                         net (fo=1, routed)           2.834     6.614    bus_out_OBUF[75]
    AG20                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.933     7.546 r  bus_out_OBUF[75]_inst/O
                         net (fo=0)                   0.000     7.546    bus_out[75]
    AG20                                                              r  bus_out[75] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.724ns  (logic 1.057ns (28.377%)  route 2.667ns (71.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.737ns (routing 1.599ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.737     3.788    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X73Y90         FDRE                                         r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y90         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.866 r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751_reg[11]/Q
                         net (fo=1, routed)           2.667     6.533    bus_out_OBUF[43]
    AM10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.979     7.511 r  bus_out_OBUF[43]_inst/O
                         net (fo=0)                   0.000     7.511    bus_out[43]
    AM10                                                              r  bus_out[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.719ns  (logic 1.001ns (26.911%)  route 2.718ns (73.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.641ns (routing 1.599ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.641     3.692    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X61Y26         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.770 r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[4]/Q
                         net (fo=1, routed)           2.718     6.488    bus_out_OBUF[68]
    AE23                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.923     7.410 r  bus_out_OBUF[68]_inst/O
                         net (fo=0)                   0.000     7.410    bus_out[68]
    AE23                                                              r  bus_out[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[71]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.679ns  (logic 0.994ns (27.012%)  route 2.685ns (72.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.645ns (routing 1.599ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.645     3.696    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X54Y18         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.775 r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[7]/Q
                         net (fo=1, routed)           2.685     6.460    bus_out_OBUF[71]
    AF22                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.915     7.374 r  bus_out_OBUF[71]_inst/O
                         net (fo=0)                   0.000     7.374    bus_out[71]
    AF22                                                              r  bus_out[71] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[69]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.633ns  (logic 1.006ns (27.689%)  route 2.627ns (72.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.648ns (routing 1.599ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.778 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.023    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.051 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.648     3.699    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X54Y25         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.778 r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/Q
                         net (fo=1, routed)           2.627     6.405    bus_out_OBUF[69]
    AE24                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.927     7.331 r  bus_out_OBUF[69]_inst/O
                         net (fo=0)                   0.000     7.331    bus_out[69]
    AE24                                                              r  bus_out[69] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[150]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.458ns (47.104%)  route 0.514ns (52.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.509ns (routing 0.875ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.509     2.254    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y46         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.293 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[22]/Q
                         net (fo=1, routed)           0.514     2.807    bus_out_OBUF[150]
    AM18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.419     3.225 r  bus_out_OBUF[150]_inst/O
                         net (fo=0)                   0.000     3.225    bus_out[150]
    AM18                                                              r  bus_out[150] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[151]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.458ns (47.340%)  route 0.510ns (52.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.522ns (routing 0.875ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.522     2.267    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X69Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.306 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[23]/Q
                         net (fo=1, routed)           0.510     2.816    bus_out_OBUF[151]
    AN18                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.419     3.235 r  bus_out_OBUF[151]_inst/O
                         net (fo=0)                   0.000     3.235    bus_out[151]
    AN18                                                              r  bus_out[151] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[140]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.038ns  (logic 0.458ns (44.114%)  route 0.580ns (55.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.504ns (routing 0.875ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.504     2.249    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y37         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y37         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.288 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[12]/Q
                         net (fo=1, routed)           0.580     2.868    bus_out_OBUF[140]
    AL16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.419     3.286 r  bus_out_OBUF[140]_inst/O
                         net (fo=0)                   0.000     3.286    bus_out[140]
    AL16                                                              r  bus_out[140] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[158]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.441ns (43.106%)  route 0.582ns (56.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.522ns (routing 0.875ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.522     2.267    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X67Y53         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.306 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[30]/Q
                         net (fo=1, routed)           0.582     2.888    bus_out_OBUF[158]
    AL17                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.402     3.289 r  bus_out_OBUF[158]_inst/O
                         net (fo=0)                   0.000     3.289    bus_out[158]
    AL17                                                              r  bus_out[158] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[154]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.459ns (45.332%)  route 0.553ns (54.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.535ns (routing 0.875ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.535     2.280    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X76Y54         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.319 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[26]/Q
                         net (fo=1, routed)           0.553     2.872    bus_out_OBUF[154]
    AP18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.420     3.291 r  bus_out_OBUF[154]_inst/O
                         net (fo=0)                   0.000     3.291    bus_out[154]
    AP18                                                              r  bus_out[154] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[149]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.044ns  (logic 0.480ns (46.002%)  route 0.564ns (53.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.503ns (routing 0.875ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.503     2.248    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y35         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y35         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.287 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[21]/Q
                         net (fo=1, routed)           0.564     2.851    bus_out_OBUF[149]
    AN14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.441     3.292 r  bus_out_OBUF[149]_inst/O
                         net (fo=0)                   0.000     3.292    bus_out[149]
    AN14                                                              r  bus_out[149] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[137]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.464ns (44.634%)  route 0.575ns (55.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.512ns (routing 0.875ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.512     2.257    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y45         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.296 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[9]/Q
                         net (fo=1, routed)           0.575     2.871    bus_out_OBUF[137]
    AK14                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.425     3.295 r  bus_out_OBUF[137]_inst/O
                         net (fo=0)                   0.000     3.295    bus_out[137]
    AK14                                                              r  bus_out[137] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 0.438ns (42.123%)  route 0.602ns (57.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.514ns (routing 0.875ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.514     2.259    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y55         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.298 r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[30]/Q
                         net (fo=1, routed)           0.602     2.900    bus_out_OBUF[126]
    AE17                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     3.299 r  bus_out_OBUF[126]_inst/O
                         net (fo=0)                   0.000     3.299    bus_out[126]
    AE17                                                              r  bus_out[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[119]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.412ns (39.733%)  route 0.625ns (60.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.524ns (routing 0.875ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.524     2.269    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X68Y55         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.308 r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[23]/Q
                         net (fo=1, routed)           0.625     2.933    bus_out_OBUF[119]
    AE15                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.373     3.306 r  bus_out_OBUF[119]_inst/O
                         net (fo=0)                   0.000     3.306    bus_out[119]
    AE15                                                              r  bus_out[119] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_out[138]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 0.446ns (41.630%)  route 0.626ns (58.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.503ns (routing 0.875ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.352    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.582 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.728    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.745 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.503     2.248    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X66Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.287 r  design_1_i/ban_interface_0/inst/retval_1_1_2_load_reg_180_reg[10]/Q
                         net (fo=1, routed)           0.626     2.913    bus_out_OBUF[138]
    AK18                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.407     3.320 r  bus_out_OBUF[138]_inst/O
                         net (fo=0)                   0.000     3.320    bus_out[138]
    AK18                                                              r  bus_out[138] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay          5704 Endpoints
Min Delay          5704 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.944ns  (logic 1.340ns (11.218%)  route 10.604ns (88.782%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.357ns (routing 1.453ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.936     9.696    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X78Y38         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     9.784 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[4]_i_2__1/O
                         net (fo=1, routed)           0.045     9.829    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[4]
    SLICE_X78Y38         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     9.930 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[4]_i_1__2/O
                         net (fo=2, routed)           0.351    10.281    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/num_res_4_reg_751_reg[4]
    SLICE_X74Y35         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150    10.431 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[4]_i_14/O
                         net (fo=1, routed)           0.426    10.857    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[4]_i_3
    SLICE_X66Y26         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051    10.908 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[4]_i_8/O
                         net (fo=1, routed)           0.089    10.997    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562_reg[4]
    SLICE_X66Y26         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    11.032 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562[4]_i_3/O
                         net (fo=1, routed)           0.752    11.784    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562_reg[4]
    SLICE_X61Y26         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088    11.872 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[4]_i_1/O
                         net (fo=1, routed)           0.072    11.944    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_309
    SLICE_X61Y26         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.357     3.830    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X61Y26         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[4]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.935ns  (logic 1.374ns (11.511%)  route 10.561ns (88.489%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.340ns (routing 1.453ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.973     9.733    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X76Y41         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     9.856 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[16]_i_2__0/O
                         net (fo=1, routed)           0.195    10.051    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[16]_i_2__0_n_0
    SLICE_X76Y41         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122    10.173 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[16]_i_1__2/O
                         net (fo=2, routed)           0.331    10.504    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[31]_i_13[15]
    SLICE_X73Y28         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.038    10.542 f  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[16]_i_8/O
                         net (fo=1, routed)           0.173    10.715    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_1_load_reg_373[16]_i_3_0
    SLICE_X71Y28         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123    10.838 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_1_load_reg_373[16]_i_5/O
                         net (fo=1, routed)           0.674    11.512    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373_reg[16]_0
    SLICE_X57Y28         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090    11.602 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[16]_i_3/O
                         net (fo=1, routed)           0.231    11.833    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[16]_i_3_n_0
    SLICE_X58Y33         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051    11.884 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[16]_i_1/O
                         net (fo=1, routed)           0.051    11.935    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_265
    SLICE_X58Y33         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.340     3.813    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X58Y33         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[16]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.777ns  (logic 1.486ns (12.617%)  route 10.291ns (87.383%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.364ns (routing 1.453ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.797     9.557    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X80Y40         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     9.705 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[9]_i_2__0/O
                         net (fo=1, routed)           0.110     9.815    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[9]_i_2__0_n_0
    SLICE_X80Y42         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     9.963 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[9]_i_1__2/O
                         net (fo=2, routed)           0.418    10.381    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[31]_i_13[8]
    SLICE_X70Y22         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100    10.481 f  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[9]_i_8/O
                         net (fo=1, routed)           0.090    10.571    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_1_load_reg_373[9]_i_2_0
    SLICE_X70Y22         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    10.622 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_1_load_reg_373[9]_i_5/O
                         net (fo=1, routed)           0.775    11.397    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373_reg[9]_0
    SLICE_X61Y20         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090    11.487 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[9]_i_2/O
                         net (fo=1, routed)           0.096    11.583    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[9]_i_2_n_0
    SLICE_X61Y20         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122    11.705 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[9]_i_1/O
                         net (fo=1, routed)           0.072    11.777    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_272
    SLICE_X61Y20         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.364     3.837    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X61Y20         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[9]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.755ns  (logic 1.458ns (12.402%)  route 10.297ns (87.598%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.374ns (routing 1.453ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.824     9.584    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X75Y37         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     9.683 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[19]_i_2__1/O
                         net (fo=1, routed)           0.102     9.785    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[19]_0
    SLICE_X75Y39         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     9.907 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[19]_i_1__2/O
                         net (fo=2, routed)           0.155    10.062    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/num_res_4_reg_751_reg[19]
    SLICE_X74Y39         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.187 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[19]_i_15/O
                         net (fo=1, routed)           0.396    10.583    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[19]_i_3
    SLICE_X69Y32         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051    10.634 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[19]_i_9/O
                         net (fo=1, routed)           0.322    10.956    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562_reg[19]
    SLICE_X68Y27         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089    11.045 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562[19]_i_3/O
                         net (fo=1, routed)           0.493    11.538    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562_reg[19]
    SLICE_X64Y30         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145    11.683 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[19]_i_1/O
                         net (fo=1, routed)           0.072    11.755    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_294
    SLICE_X64Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.374     3.847    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X64Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[19]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.745ns  (logic 1.352ns (11.510%)  route 10.393ns (88.490%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.341ns (routing 1.453ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.917     9.677    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X76Y41         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     9.774 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[16]_i_2__1/O
                         net (fo=1, routed)           0.044     9.818    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[16]
    SLICE_X76Y41         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     9.869 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[16]_i_1__2/O
                         net (fo=2, routed)           0.138    10.007    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/num_res_4_reg_751_reg[16]
    SLICE_X76Y41         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090    10.097 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[16]_i_14/O
                         net (fo=1, routed)           0.749    10.846    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[16]_i_2
    SLICE_X64Y28         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    10.946 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[16]_i_7/O
                         net (fo=1, routed)           0.096    11.042    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562_reg[16]_0
    SLICE_X64Y28         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088    11.130 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562[16]_i_2/O
                         net (fo=1, routed)           0.444    11.574    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562_reg[16]
    SLICE_X57Y32         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099    11.673 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[16]_i_1/O
                         net (fo=1, routed)           0.072    11.745    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_297
    SLICE_X57Y32         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.341     3.814    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X57Y32         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[16]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.738ns  (logic 1.352ns (11.517%)  route 10.386ns (88.483%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.350ns (routing 1.453ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.833     9.593    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X77Y38         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     9.716 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[5]_i_2__1/O
                         net (fo=1, routed)           0.040     9.756    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[5]
    SLICE_X77Y38         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     9.806 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[5]_i_1__2/O
                         net (fo=2, routed)           0.149     9.955    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/num_res_4_reg_751_reg[5]
    SLICE_X77Y35         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099    10.054 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[5]_i_14/O
                         net (fo=1, routed)           0.945    10.999    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[5]_i_2
    SLICE_X65Y19         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149    11.148 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_0_load_reg_562[5]_i_6/O
                         net (fo=1, routed)           0.044    11.192    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562_reg[5]
    SLICE_X65Y19         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051    11.243 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562[5]_i_2/O
                         net (fo=1, routed)           0.384    11.627    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562_reg[5]
    SLICE_X54Y25         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    11.680 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[5]_i_1/O
                         net (fo=1, routed)           0.058    11.738    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_308
    SLICE_X54Y25         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.350     3.823    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X54Y25         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[5]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.702ns  (logic 1.190ns (10.168%)  route 10.512ns (89.832%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.341ns (routing 1.453ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.956     9.716    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X75Y38         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     9.766 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[13]_i_2__0/O
                         net (fo=1, routed)           0.044     9.810    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[13]_i_2__0_n_0
    SLICE_X75Y38         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     9.861 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[13]_i_1__2/O
                         net (fo=2, routed)           0.360    10.221    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[31]_i_13[12]
    SLICE_X69Y28         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051    10.272 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[13]_i_10/O
                         net (fo=1, routed)           0.088    10.360    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[13]_i_10_n_0
    SLICE_X69Y27         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    10.396 f  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[13]_i_8/O
                         net (fo=1, routed)           0.892    11.288    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373_reg[13]_1
    SLICE_X61Y26         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053    11.341 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[13]_i_4/O
                         net (fo=1, routed)           0.167    11.508    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[13]_i_4_n_0
    SLICE_X61Y30         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122    11.630 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[13]_i_1/O
                         net (fo=1, routed)           0.072    11.702    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_268
    SLICE_X61Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.341     3.814    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X61Y30         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[13]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.688ns  (logic 1.345ns (11.506%)  route 10.343ns (88.494%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.491ns (routing 1.453ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 f  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 f  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 f  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          5.551     6.060    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[10]
    SLICE_X63Y81         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.112 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.048     6.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X63Y81         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     6.213 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.224     6.437    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_403
    SLICE_X64Y80         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     6.534 r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751[31]_i_10/O
                         net (fo=1, routed)           0.249     6.783    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751_reg[0]_4
    SLICE_X64Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     6.906 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[31]_i_4/O
                         net (fo=39, routed)          0.717     7.623    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_75118_out
    SLICE_X66Y58         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     7.689 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[30]_i_5/O
                         net (fo=107, routed)         1.488     9.177    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751273_out
    SLICE_X55Y19         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     9.276 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[20]_i_10/O
                         net (fo=2, routed)           0.136     9.412    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[20]_i_10_n_0
    SLICE_X56Y18         LUT4 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     9.508 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[31]_i_14/O
                         net (fo=32, routed)          1.770    11.278    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[31]_i_14_n_0
    SLICE_X74Y57         LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    11.403 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[28]_i_4/O
                         net (fo=1, routed)           0.102    11.505    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[28]_i_4_n_0
    SLICE_X74Y57         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    11.630 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[28]_i_1/O
                         net (fo=1, routed)           0.058    11.688    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_285
    SLICE_X74Y57         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.491     3.964    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X74Y57         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[28]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.683ns  (logic 1.251ns (10.707%)  route 10.432ns (89.293%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        3.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.359ns (routing 1.453ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 f  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 f  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 f  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          5.551     6.060    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/op[10]
    SLICE_X63Y81         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.112 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10/O
                         net (fo=1, routed)           0.048     6.160    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_10_n_0
    SLICE_X63Y81         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     6.213 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln195_2_reg_6038[0]_i_5/O
                         net (fo=13, routed)          0.224     6.437    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_403
    SLICE_X64Y80         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     6.534 r  design_1_i/ban_interface_0/inst/out_b_p_7_reg_751[31]_i_10/O
                         net (fo=1, routed)           0.249     6.783    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751_reg[0]_4
    SLICE_X64Y73         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     6.906 r  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/out_b_p_7_reg_751[31]_i_4/O
                         net (fo=39, routed)          0.717     7.623    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_75118_out
    SLICE_X66Y58         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     7.689 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_2_load_reg_180[30]_i_5/O
                         net (fo=107, routed)         1.488     9.177    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/out_b_p_7_reg_751273_out
    SLICE_X55Y19         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     9.276 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[20]_i_10/O
                         net (fo=2, routed)           0.092     9.368    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[20]_i_10_n_0
    SLICE_X55Y18         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     9.418 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[20]_i_3/O
                         net (fo=32, routed)          1.327    10.745    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562_reg[0]
    SLICE_X71Y35         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    10.797 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_0_load_reg_562[22]_i_2/O
                         net (fo=1, routed)           0.685    11.482    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562_reg[22]
    SLICE_X62Y35         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    11.632 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_0_load_reg_562[22]_i_1/O
                         net (fo=1, routed)           0.051    11.683    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_291
    SLICE_X62Y35         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.359     3.832    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X62Y35         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_0_load_reg_562_reg[22]/C

Slack:                    inf
  Source:                 bus_in[10]
                            (input port)
  Destination:            design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.680ns  (logic 1.289ns (11.035%)  route 10.391ns (88.965%))
  Logic Levels:           11  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        3.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.348ns (routing 1.453ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H12                                               0.000     0.000 r  bus_in[10] (IN)
                         net (fo=0)                   0.000     0.000    bus_in_IBUF[10]_inst/I
    H12                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  bus_in_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    bus_in_IBUF[10]_inst/OUT
    H12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  bus_in_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=42, routed)          7.246     7.755    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/f_op[10]
    SLICE_X76Y37         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.878 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_return_0_preg[30]_i_7/O
                         net (fo=1, routed)           0.046     7.924    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg_reg[30]_2
    SLICE_X76Y37         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.023 f  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_0_preg[30]_i_3__0/O
                         net (fo=134, routed)         0.641     8.664    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/CHAIN_GEN[10].C_MUX.CARRY_MUX
    SLICE_X72Y76         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     8.760 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U2/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg[31]_i_5__0/O
                         net (fo=64, routed)          0.887     9.647    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_1_preg_reg[30]
    SLICE_X78Y39         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     9.737 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[17]_i_2__0/O
                         net (fo=1, routed)           0.048     9.785    design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[17]_i_2__0_n_0
    SLICE_X78Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     9.838 r  design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fcmp_32ns_32ns_1_2_no_dsp_1_U3/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_return_2_preg[17]_i_1__2/O
                         net (fo=2, routed)           0.382    10.220    design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[31]_i_13[16]
    SLICE_X69Y22         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149    10.369 f  design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/retval_1_1_1_load_reg_373[17]_i_8/O
                         net (fo=1, routed)           0.089    10.458    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_1_load_reg_373[17]_i_3_0
    SLICE_X69Y22         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    10.493 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/retval_1_1_1_load_reg_373[17]_i_5/O
                         net (fo=1, routed)           0.861    11.354    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373_reg[17]_0
    SLICE_X58Y22         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036    11.390 f  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[17]_i_3/O
                         net (fo=1, routed)           0.142    11.532    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[17]_i_3_n_0
    SLICE_X58Y26         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099    11.631 r  design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/retval_1_1_1_load_reg_373[17]_i_1/O
                         net (fo=1, routed)           0.049    11.680    design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51_n_264
    SLICE_X58Y26         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.604    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.234 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.449    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.473 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        2.348     3.821    design_1_i/ban_interface_0/inst/ap_clk
    SLICE_X58Y26         FDRE                                         r  design_1_i/ban_interface_0/inst/retval_1_1_1_load_reg_373_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.132ns (64.078%)  route 0.074ns (35.922%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.642ns (routing 0.981ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y22        DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X5Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X5Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.074     0.206    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[2]
    SLICE_X55Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.642     2.095    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X55Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.132ns (64.078%)  route 0.074ns (35.922%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.730ns (routing 0.981ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y6         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[22])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<22>
    DSP48E2_X9Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[22]
                         net (fo=3, routed)           0.074     0.206    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[8]
    SLICE_X78Y17         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.730     2.183    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X78Y17         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.132ns (63.158%)  route 0.077ns (36.842%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.642ns (routing 0.981ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y22        DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<13>
    DSP48E2_X5Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X5Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.077     0.209    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[0]
    SLICE_X55Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.642     2.095    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X55Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.132ns (63.158%)  route 0.077ns (36.842%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.730ns (routing 0.981ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y6         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.077     0.209    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[1]
    SLICE_X78Y16         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.730     2.183    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X78Y16         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.132ns (62.857%)  route 0.078ns (37.143%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.639ns (routing 0.981ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y22        DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X5Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X5Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.078     0.210    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[1]
    SLICE_X56Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.639     2.092    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X56Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.132ns (62.264%)  route 0.080ns (37.736%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.730ns (routing 0.981ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y6         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[21])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X9Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.080     0.212    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[7]
    SLICE_X78Y17         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.730     2.183    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X78Y17         FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.132ns (61.972%)  route 0.081ns (38.028%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.642ns (routing 0.981ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y22        DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X5Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X5Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=4, routed)           0.081     0.213    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[1]
    SLICE_X55Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.642     2.095    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X55Y56         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.132ns (60.274%)  route 0.087ns (39.726%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.639ns (routing 0.981ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y22        DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X5Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[21])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X5Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.087     0.219    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[7]
    SLICE_X56Y57         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.639     2.092    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X56Y57         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.132ns (59.459%)  route 0.090ns (40.541%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.723ns (routing 0.981ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y2         DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X7Y2         DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[27])
                                                      0.102     0.102 f  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[27]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<27>
    DSP48E2_X7Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[27]_P[27])
                                                      0.030     0.132 r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[27]
                         net (fo=2, routed)           0.090     0.222    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[13]
    SLICE_X70Y8          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.723     2.176    design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X70Y8          FDRE                                         r  design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[1]
                            (internal pin)
  Destination:            design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.zeros_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.471%)  route 0.077ns (34.529%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.621ns (routing 0.981ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y18        DSP_C_DATA                   0.000     0.000 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     0.000    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y18        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[1])
                                                      0.102     0.102 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     0.102    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<1>
    DSP48E2_X4Y18        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.030     0.132 f  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.061     0.193    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sum_pad_fab[1]
    SLICE_X52Y45         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.207 r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.016     0.223    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.zeros_delay/i_pipe/zeros
    SLICE_X52Y45         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.zeros_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clkin1_ibuf/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    design_1_i/clk_wiz/inst/clkin1_ibuf/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  design_1_i/clk_wiz/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.563    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.268 r  design_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.434    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCE_X1Y120        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=8365, routed)        1.621     2.074    design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.zeros_delay/i_pipe/aclk
    SLICE_X52Y45         FDRE                                         r  design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.zeros_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C





