<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 5.973 seconds; current allocated memory: 162.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;tb_fitness.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;batch_idx&apos; (tb_fitness.cpp:44:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;fitness_kernel.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (fitness_kernel.cpp:32:15)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (fitness_kernel.cpp:29:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 200-471]" key="HLS 200-471" tag="DATAFLOW,VITIS_THROUGHPUT" content="Dataflow form checks found 2 issue(s) in file fitness_kernel.cpp" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-471.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 70.16 seconds; current allocated memory: 169.164 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 228 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,676 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,382 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,453 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,453 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 23,604 instructions in the design after the &apos;Array/Struct&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 44,751 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 44,751 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 44,751 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 58,036 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 58,036 instructions in the design after the &apos;Performance&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 44,836 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 44,767 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 44,767 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 44,783 instructions in the design after the &apos;HW Transforms&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 38,324 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: D:/FPGA/fitness_function/fitness_hls/fitness_hls/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_48_1&apos; is marked as complete unroll implied by the pipeline pragma (fitness_kernel.cpp:48:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;process_bits&apos; is marked as complete unroll implied by the pipeline pragma (fitness_kernel.cpp:86:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;accumulate&apos; is marked as complete unroll implied by the pipeline pragma (fitness_kernel.cpp:97:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_107_2&apos; is marked as complete unroll implied by the pipeline pragma (fitness_kernel.cpp:107:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;process_bits&apos; (fitness_kernel.cpp:86:31) in function &apos;fitness_kernel&apos; completely with a factor of 32 (fitness_kernel.cpp:18:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;compute_distance&apos; (fitness_kernel.cpp:125:31) in function &apos;fitness_kernel&apos; partially with a factor of 5 (fitness_kernel.cpp:18:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ14fitness_kernelE18local_vector_cache&apos;: Cyclic partitioning with factor 10 on dimension 1. (fitness_kernel.cpp:32:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;sumA&apos;: Complete partitioning on dimension 1. (fitness_kernel.cpp:63:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;sumB&apos;: Complete partitioning on dimension 1. (fitness_kernel.cpp:64:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; init_sums&gt; at fitness_kernel.cpp:69:13" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;VITIS_LOOP_48_1&apos;(fitness_kernel.cpp:48:30) has been inferred on bundle &apos;gmem_vec&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (fitness_kernel.cpp:48:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-187]" key="HLS 214-187" tag="" content="Cannot unroll loop &apos;VITIS_LOOP_48_1&apos; (fitness_kernel.cpp:48:30) in function &apos;Block_entry_proc&apos; as it has a variable trip count (fitness_kernel.cpp:48:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-187]" key="HLS 214-187" tag="" content="Cannot unroll loop &apos;init_sums&apos; (fitness_kernel.cpp:69:13) in function &apos;Block_entry_proc&apos; as it has a variable trip count (fitness_kernel.cpp:69:13)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-187]" key="HLS 214-187" tag="" content="Cannot unroll loop &apos;accumulate&apos; (fitness_kernel.cpp:97:37) in function &apos;Block_entry_proc&apos; as it has a variable trip count (fitness_kernel.cpp:97:37)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-187]" key="HLS 214-187" tag="" content="Cannot unroll loop &apos;VITIS_LOOP_107_2&apos; (fitness_kernel.cpp:107:47) in function &apos;Block_entry_proc&apos; as it has a variable trip count (fitness_kernel.cpp:107:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 166.092 seconds; current allocated memory: 171.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 171.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 47 seconds. CPU system time: 0 seconds. Elapsed time: 49.835 seconds; current allocated memory: 258.398 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 28 seconds. CPU system time: 0 seconds. Elapsed time: 28.607 seconds; current allocated memory: 343.781 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;fitness_kernel&apos; (fitness_kernel.cpp:10:1), detected/extracted 1 process function(s): 
	 &apos;Block_entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 333 seconds. CPU system time: 2 seconds. Elapsed time: 341.574 seconds; current allocated memory: 661.023 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 701 seconds. CPU system time: 6 seconds. Elapsed time: 729.955 seconds; current allocated memory: 1.768 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;fitness_kernel&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-201]" key="ASSGN_CLOCK_INFO_459" tag="" content="Setting up clock &apos;default&apos; with a period of 10ns." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_entry_proc_Pipeline_init_sums&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;init_sums&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;init_sums&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 25.774 seconds; current allocated memory: 1.787 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 1.816 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_entry_proc_Pipeline_compute_distance&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;compute_distance&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; (loop &apos;compute_distance&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;distance_squared_write_ln123&apos;, fitness_kernel.cpp:123) of variable &apos;distance_squared&apos;, fitness_kernel.cpp:130 on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123 and &apos;load&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; (loop &apos;compute_distance&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;distance_squared_write_ln123&apos;, fitness_kernel.cpp:123) of variable &apos;distance_squared&apos;, fitness_kernel.cpp:130 on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123 and &apos;load&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; (loop &apos;compute_distance&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;distance_squared_write_ln123&apos;, fitness_kernel.cpp:123) of variable &apos;distance_squared&apos;, fitness_kernel.cpp:130 on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123 and &apos;load&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; (loop &apos;compute_distance&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;distance_squared_write_ln123&apos;, fitness_kernel.cpp:123) of variable &apos;distance_squared&apos;, fitness_kernel.cpp:130 on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123 and &apos;load&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; (loop &apos;compute_distance&apos;): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;distance_squared_write_ln123&apos;, fitness_kernel.cpp:123) of variable &apos;distance_squared&apos;, fitness_kernel.cpp:130 on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123 and &apos;load&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; (loop &apos;compute_distance&apos;): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;distance_squared_write_ln123&apos;, fitness_kernel.cpp:123) of variable &apos;distance_squared&apos;, fitness_kernel.cpp:130 on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123 and &apos;load&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; (loop &apos;compute_distance&apos;): Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 0) between &apos;store&apos; operation 0 bit (&apos;distance_squared_write_ln123&apos;, fitness_kernel.cpp:123) of variable &apos;distance_squared&apos;, fitness_kernel.cpp:130 on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123 and &apos;load&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) on local variable &apos;distance_squared&apos;, fitness_kernel.cpp:123." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 15, Depth = 23, loop &apos;compute_distance&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (12.874 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Block_entry_proc_Pipeline_compute_distance&apos; consists of the following:
	&apos;fadd&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) [423]  (6.437 ns)
	&apos;fadd&apos; operation 32 bit (&apos;distance_squared&apos;, fitness_kernel.cpp:130) [433]  (6.437 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.802 seconds; current allocated memory: 1.816 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.816 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-65]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;process_chunks&apos;: contains subloop(s) that are not unrolled or flattened." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-65]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;load_cache&apos;: contains subloop(s) that are not unrolled or flattened." resolution=""/>
	<Message severity="ERROR" prefix="[HLS 200-103]" key="HLS_103_963" tag="" content="Unexpected exception occurred: Out of Memory." resolution=""/>
</Messages>
