-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.3
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D_32_32_int_int_480_640_3_3_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D_32_32_int_int_480_640_3_3_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_st7_fsm_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal p_025_0_i_reg_559 : STD_LOGIC_VECTOR (11 downto 0);
    signal cols_cast1_fu_926_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal cols_cast1_reg_2759 : STD_LOGIC_VECTOR (13 downto 0);
    signal heightloop_fu_934_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal heightloop_reg_2766 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_fu_940_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_2771 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_946_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_reg_2776 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg218_i_cast_fu_956_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_neg218_i_cast_reg_2783 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_962_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_2799 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_968_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_reg_2804 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_981_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_2812 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_2817 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_y_fu_993_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_reg_2822 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2829 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_reg_2834 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2839 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_2_cast_cast_fu_1040_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_i_2_cast_cast_reg_2843 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_1_2_fu_1047_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_1_2_reg_2862 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_1_2_1_fu_1053_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_1_2_1_reg_2869 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_2876 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal brmerge_reg_2922 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_reg_2934 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_1_reg_2984 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_2_reg_3034 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_149 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_7_reg_2876_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond217_i_reg_2885 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_171 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_7_reg_2876_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1068_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond217_i_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1108_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_reg_2889 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_1116_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_reg_2899 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_addr_reg_2904 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_addr_reg_2910 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_addr_reg_2916 : STD_LOGIC_VECTOR (9 downto 0);
    signal brmerge_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_2922_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_2_fu_1135_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_0_2_reg_2926 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_1154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_2930 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_2930_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_reg_2934_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_2938 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_17_reg_2938_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_2942 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_1178_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_reg_2949 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_1187_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_reg_2953 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_addr_reg_2958 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_addr_reg_2964 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_addr_reg_2970 : STD_LOGIC_VECTOR (9 downto 0);
    signal locy_1_2_fu_1202_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_1_2_reg_2976 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_1_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_1_reg_2980 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_1_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_2988 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_30_reg_2988_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_1_fu_1240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_1_reg_2992 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_fu_1245_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_reg_2999 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_1254_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_3003 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_addr_reg_3008 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_addr_reg_3014 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_addr_reg_3020 : STD_LOGIC_VECTOR (9 downto 0);
    signal locy_2_2_fu_1269_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_reg_3026 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_2_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_2_reg_3030 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_2_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_3038 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3038_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_2_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_2_reg_3042 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_s_fu_1312_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_s_reg_3049 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_0_reg_3143 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_0_reg_3148 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_reg_3156 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_fu_1376_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_reg_3163 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_2_0_reg_3173 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_0_reg_3178 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_reg_3186 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_1_fu_1438_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_1_reg_3193 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_2_0_reg_3203 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_0_reg_3208 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_reg_3216 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_3_2_fu_1500_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_2_reg_3223 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_1_6_reg_3233 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_9_reg_3238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_6_reg_3243 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_6_reg_3248 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_9_reg_3253 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_6_reg_3258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_6_reg_3263 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_9_reg_3268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_6_reg_3273 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_borderInterpolate_fu_736_p : STD_LOGIC_VECTOR (12 downto 0);
    signal x_borderInterpolate_fu_736_len : STD_LOGIC_VECTOR (11 downto 0);
    signal x_borderInterpolate_fu_736_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal x_borderInterpolate_fu_736_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_0_2_borderInterpolate_fu_744_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_0_2_borderInterpolate_fu_744_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_0_2_borderInterpolate_fu_744_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_0_2_borderInterpolate_fu_744_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_1_borderInterpolate_fu_752_p : STD_LOGIC_VECTOR (12 downto 0);
    signal x_1_borderInterpolate_fu_752_len : STD_LOGIC_VECTOR (11 downto 0);
    signal x_1_borderInterpolate_fu_752_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal x_1_borderInterpolate_fu_752_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_1_2_borderInterpolate_fu_760_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_1_2_borderInterpolate_fu_760_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_1_2_borderInterpolate_fu_760_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_1_2_borderInterpolate_fu_760_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_2_borderInterpolate_fu_768_p : STD_LOGIC_VECTOR (12 downto 0);
    signal x_2_borderInterpolate_fu_768_len : STD_LOGIC_VECTOR (11 downto 0);
    signal x_2_borderInterpolate_fu_768_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal x_2_borderInterpolate_fu_768_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_2_2_borderInterpolate_fu_776_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_2_2_borderInterpolate_fu_776_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_2_2_borderInterpolate_fu_776_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_2_2_borderInterpolate_fu_776_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_borderInterpolate_fu_784_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_borderInterpolate_fu_784_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_borderInterpolate_fu_784_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_borderInterpolate_fu_784_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_0_1_borderInterpolate_fu_792_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_0_1_borderInterpolate_fu_792_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_0_1_borderInterpolate_fu_792_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_0_1_borderInterpolate_fu_792_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_1_borderInterpolate_fu_800_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_1_borderInterpolate_fu_800_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_1_borderInterpolate_fu_800_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_1_borderInterpolate_fu_800_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_1_1_borderInterpolate_fu_808_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_1_1_borderInterpolate_fu_808_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_1_1_borderInterpolate_fu_808_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_1_1_borderInterpolate_fu_808_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_2_borderInterpolate_fu_816_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_2_borderInterpolate_fu_816_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_2_borderInterpolate_fu_816_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_2_borderInterpolate_fu_816_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal t_2_1_borderInterpolate_fu_824_p : STD_LOGIC_VECTOR (12 downto 0);
    signal t_2_1_borderInterpolate_fu_824_len : STD_LOGIC_VECTOR (11 downto 0);
    signal t_2_1_borderInterpolate_fu_824_borderType : STD_LOGIC_VECTOR (4 downto 0);
    signal t_2_1_borderInterpolate_fu_824_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal p_012_0_i_reg_548 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_0_pr1_phi_fu_575_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_4_fu_1395_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_0_pr_phi_fu_592_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_1_pr1_phi_fu_608_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_4_1_fu_1457_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_1_pr_phi_fu_625_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_2_pr1_phi_fu_641_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_4_2_fu_1519_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_2_pr_phi_fu_658_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ImagLoc_x_fu_1095_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_1120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_1_fu_1191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_2_fu_1258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_1_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_3_fu_1614_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_1_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_4_2_1_fu_1538_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_1_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_3_fu_1652_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_2_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_3_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_3_fu_1726_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_3_fu_1764_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_1_2_2_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_3_fu_1838_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_1_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_4_1_1_fu_1476_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_2_1_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_3_fu_1876_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_2_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_3_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_2_2_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_4_0_1_fu_1414_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_buf_0_val_0_0_2_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_3_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_1_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_1_2_2_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_0_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal rows_cast_fu_922_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_fu_930_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_952_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_cast_fu_972_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_1005_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_2_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_cast_fu_1059_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_fu_1074_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp1_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1120_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_borderInterpolate_fu_736_ap_return_temp: signed (15-1 downto 0);
    signal tmp_20_fu_1131_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_1140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1154_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast_fu_1104_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_fu_1095_p2_temp: signed (13-1 downto 0);
    signal rev_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_1_fu_1191_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_borderInterpolate_fu_752_ap_return_temp: signed (15-1 downto 0);
    signal tmp_33_fu_1198_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_1207_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_1_fu_1221_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev1_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_2_fu_1258_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_borderInterpolate_fu_768_ap_return_temp: signed (15-1 downto 0);
    signal tmp_43_fu_1265_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_1274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_2_fu_1288_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal rev2_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1584_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp_fu_1596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_fu_1588_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp2_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1601_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1622_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp4_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_0_1_fu_1626_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp6_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1639_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1696_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp8_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_fu_1700_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp3_fu_1720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1734_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp7_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_1_fu_1738_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp11_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1751_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1808_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp12_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_fu_1812_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp14_fu_1832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1825_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1846_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp15_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_1_fu_1850_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp17_fu_1870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_1863_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_0_0_2_cast_fu_1942_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_0_cast_fu_1938_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_0_0_2_fu_1946_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1956_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_0_1_fu_1968_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_0_0_2_fu_1946_p2_temp: signed (9-1 downto 0);
    signal p_shl_cast_fu_1964_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_0_1_2_fu_1974_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_0_1_fu_1968_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_0_1_2_cast_fu_1982_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_0_1_2_fu_1986_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_0_2_cast_fu_1992_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_0_2_fu_1996_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_0_2_2_cast_fu_2002_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_2006_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isneg_fu_2012_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_2024_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_98_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_2062_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_fu_2034_p2_temp: signed (1-1 downto 0);
    signal p_Val2_2_fu_2020_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_1_0_2_cast_fu_2093_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_0_cast_fu_2089_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_1_0_2_fu_2097_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_2107_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_1_1_fu_2119_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_0_2_fu_2097_p2_temp: signed (9-1 downto 0);
    signal p_shl1_cast_fu_2115_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_1_1_2_fu_2125_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_1_1_fu_2119_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_1_1_2_cast_fu_2133_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_1_2_fu_2137_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_1_2_cast_fu_2143_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_2_fu_2147_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_1_2_2_cast_fu_2153_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_fu_2157_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isneg_1_fu_2163_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_2175_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i1_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_99_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_2213_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i1_fu_2185_p2_temp: signed (1-1 downto 0);
    signal p_Val2_5_fu_2171_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_2_0_2_cast_fu_2244_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_0_cast_fu_2240_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_0_2_fu_2248_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_2258_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_1_fu_2270_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_2_0_2_fu_2248_p2_temp: signed (9-1 downto 0);
    signal p_shl2_cast_fu_2266_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_1_2_fu_2276_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_1_fu_2270_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_2_1_2_cast_fu_2284_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_2_1_2_fu_2288_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_2_2_cast_fu_2294_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_2_2_fu_2298_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP1_V_2_2_2_cast_fu_2304_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_2308_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal isneg_2_fu_2314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_2326_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i2_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_101_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_fu_2364_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i2_fu_2336_p2_temp: signed (1-1 downto 0);
    signal p_Val2_7_fu_2322_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_bdd_362 : BOOLEAN;
    signal ap_sig_bdd_730 : BOOLEAN;
    signal ap_sig_bdd_737 : BOOLEAN;
    signal ap_sig_bdd_314 : BOOLEAN;
    signal ap_sig_bdd_376 : BOOLEAN;
    signal ap_sig_bdd_746 : BOOLEAN;
    signal ap_sig_bdd_753 : BOOLEAN;
    signal ap_sig_bdd_390 : BOOLEAN;
    signal ap_sig_bdd_762 : BOOLEAN;
    signal ap_sig_bdd_769 : BOOLEAN;

    component borderInterpolate IS
    port (
        p : IN STD_LOGIC_VECTOR (12 downto 0);
        len : IN STD_LOGIC_VECTOR (11 downto 0);
        borderType : IN STD_LOGIC_VECTOR (4 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    x_borderInterpolate_fu_736 : component borderInterpolate
    port map (
        p => x_borderInterpolate_fu_736_p,
        len => x_borderInterpolate_fu_736_len,
        borderType => x_borderInterpolate_fu_736_borderType,
        ap_return => x_borderInterpolate_fu_736_ap_return);

    t_0_2_borderInterpolate_fu_744 : component borderInterpolate
    port map (
        p => t_0_2_borderInterpolate_fu_744_p,
        len => t_0_2_borderInterpolate_fu_744_len,
        borderType => t_0_2_borderInterpolate_fu_744_borderType,
        ap_return => t_0_2_borderInterpolate_fu_744_ap_return);

    x_1_borderInterpolate_fu_752 : component borderInterpolate
    port map (
        p => x_1_borderInterpolate_fu_752_p,
        len => x_1_borderInterpolate_fu_752_len,
        borderType => x_1_borderInterpolate_fu_752_borderType,
        ap_return => x_1_borderInterpolate_fu_752_ap_return);

    t_1_2_borderInterpolate_fu_760 : component borderInterpolate
    port map (
        p => t_1_2_borderInterpolate_fu_760_p,
        len => t_1_2_borderInterpolate_fu_760_len,
        borderType => t_1_2_borderInterpolate_fu_760_borderType,
        ap_return => t_1_2_borderInterpolate_fu_760_ap_return);

    x_2_borderInterpolate_fu_768 : component borderInterpolate
    port map (
        p => x_2_borderInterpolate_fu_768_p,
        len => x_2_borderInterpolate_fu_768_len,
        borderType => x_2_borderInterpolate_fu_768_borderType,
        ap_return => x_2_borderInterpolate_fu_768_ap_return);

    t_2_2_borderInterpolate_fu_776 : component borderInterpolate
    port map (
        p => t_2_2_borderInterpolate_fu_776_p,
        len => t_2_2_borderInterpolate_fu_776_len,
        borderType => t_2_2_borderInterpolate_fu_776_borderType,
        ap_return => t_2_2_borderInterpolate_fu_776_ap_return);

    t_borderInterpolate_fu_784 : component borderInterpolate
    port map (
        p => t_borderInterpolate_fu_784_p,
        len => t_borderInterpolate_fu_784_len,
        borderType => t_borderInterpolate_fu_784_borderType,
        ap_return => t_borderInterpolate_fu_784_ap_return);

    t_0_1_borderInterpolate_fu_792 : component borderInterpolate
    port map (
        p => t_0_1_borderInterpolate_fu_792_p,
        len => t_0_1_borderInterpolate_fu_792_len,
        borderType => t_0_1_borderInterpolate_fu_792_borderType,
        ap_return => t_0_1_borderInterpolate_fu_792_ap_return);

    t_1_borderInterpolate_fu_800 : component borderInterpolate
    port map (
        p => t_1_borderInterpolate_fu_800_p,
        len => t_1_borderInterpolate_fu_800_len,
        borderType => t_1_borderInterpolate_fu_800_borderType,
        ap_return => t_1_borderInterpolate_fu_800_ap_return);

    t_1_1_borderInterpolate_fu_808 : component borderInterpolate
    port map (
        p => t_1_1_borderInterpolate_fu_808_p,
        len => t_1_1_borderInterpolate_fu_808_len,
        borderType => t_1_1_borderInterpolate_fu_808_borderType,
        ap_return => t_1_1_borderInterpolate_fu_808_ap_return);

    t_2_borderInterpolate_fu_816 : component borderInterpolate
    port map (
        p => t_2_borderInterpolate_fu_816_p,
        len => t_2_borderInterpolate_fu_816_len,
        borderType => t_2_borderInterpolate_fu_816_borderType,
        ap_return => t_2_borderInterpolate_fu_816_ap_return);

    t_2_1_borderInterpolate_fu_824 : component borderInterpolate
    port map (
        p => t_2_1_borderInterpolate_fu_824_p,
        len => t_2_1_borderInterpolate_fu_824_len,
        borderType => t_2_1_borderInterpolate_fu_824_borderType,
        ap_return => t_2_1_borderInterpolate_fu_824_ap_return);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_7_fu_1063_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_3_fu_976_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_3_fu_976_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_3_fu_976_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                elsif ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_3_fu_976_p2 = ap_const_lv1_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_314) then
                if (ap_sig_bdd_737) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= col_buf_0_val_0_0_1_fu_254;
                elsif (ap_sig_bdd_730) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= col_buf_0_val_0_0_2_fu_258;
                elsif (ap_sig_bdd_362) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= col_buf_0_val_0_0_3_fu_262;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_314) then
                if (ap_sig_bdd_737) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= right_border_buf_0_val_1_2_fu_242;
                elsif (ap_sig_bdd_730) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= right_border_buf_0_val_1_2_1_fu_246;
                elsif (ap_sig_bdd_362) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= right_border_buf_0_val_1_2_2_fu_250;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_314) then
                if (ap_sig_bdd_753) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= col_buf_1_val_0_0_3_fu_238;
                elsif (ap_sig_bdd_746) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= col_buf_1_val_0_0_2_fu_230;
                elsif (ap_sig_bdd_376) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= col_buf_1_val_0_0_1_fu_214;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_314) then
                if (ap_sig_bdd_753) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= right_border_buf_1_val_1_2_fu_266;
                elsif (ap_sig_bdd_746) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= right_border_buf_1_val_1_2_1_fu_270;
                elsif (ap_sig_bdd_376) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= right_border_buf_1_val_1_2_2_fu_274;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_314) then
                if (ap_sig_bdd_769) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= col_buf_2_val_0_0_3_fu_166;
                elsif (ap_sig_bdd_762) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= col_buf_2_val_0_0_2_fu_158;
                elsif (ap_sig_bdd_390) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= col_buf_2_val_0_0_1_fu_142;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 assign process. --
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_314) then
                if (ap_sig_bdd_769) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= right_border_buf_2_val_1_2_2_fu_202;
                elsif (ap_sig_bdd_762) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= right_border_buf_2_val_1_2_1_fu_194;
                elsif (ap_sig_bdd_390) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= right_border_buf_2_val_1_2_fu_178;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it1;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1159_p2)) and not((ap_const_lv1_0 = tmp_14_fu_1173_p2)))) then 
                ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1159_p2)) and (ap_const_lv1_0 = tmp_14_fu_1173_p2) and not((col_assign_fu_1178_p2 = ap_const_lv2_1)) and not((col_assign_fu_1178_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1159_p2)) and (ap_const_lv1_0 = tmp_14_fu_1173_p2) and (col_assign_fu_1178_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1159_p2)) and (ap_const_lv1_0 = tmp_14_fu_1173_p2) and (col_assign_fu_1178_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1226_p2)) and not((ap_const_lv1_0 = tmp_42_1_fu_1240_p2)))) then 
                ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1226_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1240_p2) and not((col_assign_1_fu_1245_p2 = ap_const_lv2_1)) and not((col_assign_1_fu_1245_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1226_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1240_p2) and (col_assign_1_fu_1245_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1226_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1240_p2) and (col_assign_1_fu_1245_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it0;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 assign process. --
    ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1293_p2)) and not((ap_const_lv1_0 = tmp_42_2_fu_1307_p2)))) then 
                ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 <= ap_const_lv1_1;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1293_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1307_p2) and not((col_assign_s_fu_1312_p2 = ap_const_lv2_1)) and not((col_assign_s_fu_1312_p2 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1293_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1307_p2) and (col_assign_s_fu_1312_p2 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1293_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1307_p2) and (col_assign_s_fu_1312_p2 = ap_const_lv2_0)))) then 
                ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 <= ap_const_lv1_0;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
                ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it0;
            end if; 
        end if;
    end process;

    -- p_012_0_i_reg_548 assign process. --
    p_012_0_i_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st7_fsm_3 = ap_CS_fsm)) then 
                p_012_0_i_reg_548 <= i_V_reg_2812;
            elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then 
                p_012_0_i_reg_548 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- p_025_0_i_reg_559 assign process. --
    p_025_0_i_reg_559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
                p_025_0_i_reg_559 <= j_V_fu_1068_p2;
            elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_3_fu_976_p2 = ap_const_lv1_0)))) then 
                p_025_0_i_reg_559 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_134 assign process. --
    src_kernel_win_0_val_0_1_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1))))) then 
                src_kernel_win_0_val_0_1_fu_134 <= right_border_buf_0_val_2_0_reg_3143;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and (col_assign_3_reg_3163 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and (col_assign_3_reg_3163 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and not((col_assign_3_reg_3163 = ap_const_lv2_1)) and not((col_assign_3_reg_3163 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_134 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_0_1_fu_134 <= src_kernel_win_0_val_0_1_3_fu_1614_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_150 assign process. --
    src_kernel_win_0_val_1_1_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1))))) then 
                src_kernel_win_0_val_1_1_fu_150 <= right_border_buf_0_val_1_0_reg_3148;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and (col_assign_3_reg_3163 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and (col_assign_3_reg_3163 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and not((col_assign_3_reg_3163 = ap_const_lv2_1)) and not((col_assign_3_reg_3163 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_150 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_0_val_1_1_fu_150 <= src_kernel_win_0_val_1_1_3_fu_1652_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_146 assign process. --
    src_kernel_win_0_val_2_1_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and not((col_assign_3_reg_3163 = ap_const_lv2_1)) and not((col_assign_3_reg_3163 = ap_const_lv2_0)))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_2_fu_322;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and (col_assign_3_reg_3163 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_0_fu_314;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) and (col_assign_3_reg_3163 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_1_fu_318;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_17_reg_2938_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_reg_2934_pp0_it1))))) then 
                src_kernel_win_0_val_2_1_fu_146 <= src_kernel_win_0_val_2_0_reg_3156;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_0))) then 
                src_kernel_win_0_val_2_1_fu_146 <= col_buf_0_val_0_0_fu_350;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 = ap_const_lv2_1))) then 
                src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_1_0_reg_3148;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_170 assign process. --
    src_kernel_win_1_val_0_1_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1))))) then 
                src_kernel_win_1_val_0_1_fu_170 <= right_border_buf_1_val_2_0_reg_3173;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and (col_assign_3_1_reg_3193 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and (col_assign_3_1_reg_3193 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and not((col_assign_3_1_reg_3193 = ap_const_lv2_1)) and not((col_assign_3_1_reg_3193 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_170 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_0_1_fu_170 <= src_kernel_win_1_val_0_1_3_fu_1726_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_186 assign process. --
    src_kernel_win_1_val_1_1_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1))))) then 
                src_kernel_win_1_val_1_1_fu_186 <= right_border_buf_1_val_1_0_reg_3178;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and (col_assign_3_1_reg_3193 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and (col_assign_3_1_reg_3193 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and not((col_assign_3_1_reg_3193 = ap_const_lv2_1)) and not((col_assign_3_1_reg_3193 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_186 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_1_val_1_1_fu_186 <= src_kernel_win_1_val_1_1_3_fu_1764_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_182 assign process. --
    src_kernel_win_1_val_2_1_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and not((col_assign_3_1_reg_3193 = ap_const_lv2_1)) and not((col_assign_3_1_reg_3193 = ap_const_lv2_0)))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_2_fu_334;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and (col_assign_3_1_reg_3193 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_0_fu_326;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) and (col_assign_3_1_reg_3193 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_1_fu_330;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_30_reg_2988_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1))))) then 
                src_kernel_win_1_val_2_1_fu_182 <= src_kernel_win_1_val_2_0_reg_3186;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_0))) then 
                src_kernel_win_1_val_2_1_fu_182 <= col_buf_1_val_0_0_fu_354;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 = ap_const_lv2_1))) then 
                src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_1_0_reg_3178;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_206 assign process. --
    src_kernel_win_2_val_0_1_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1))))) then 
                src_kernel_win_2_val_0_1_fu_206 <= right_border_buf_2_val_2_0_reg_3203;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and (col_assign_3_2_reg_3223 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and (col_assign_3_2_reg_3223 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and not((col_assign_3_2_reg_3223 = ap_const_lv2_1)) and not((col_assign_3_2_reg_3223 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_206 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_0_1_fu_206 <= src_kernel_win_2_val_0_1_3_fu_1838_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_222 assign process. --
    src_kernel_win_2_val_1_1_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1))))) then 
                src_kernel_win_2_val_1_1_fu_222 <= right_border_buf_2_val_1_0_reg_3208;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and (col_assign_3_2_reg_3223 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and (col_assign_3_2_reg_3223 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and not((col_assign_3_2_reg_3223 = ap_const_lv2_1)) and not((col_assign_3_2_reg_3223 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_222 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_1)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_0)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_0))))) then 
                src_kernel_win_2_val_1_1_fu_222 <= src_kernel_win_2_val_1_1_3_fu_1876_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_218 assign process. --
    src_kernel_win_2_val_2_1_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and not((col_assign_3_2_reg_3223 = ap_const_lv2_1)) and not((col_assign_3_2_reg_3223 = ap_const_lv2_0)))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_2_fu_346;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and (col_assign_3_2_reg_3223 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_0_fu_338;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) and (col_assign_3_2_reg_3223 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_1_fu_342;
            elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and not((ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_1)) and not((ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_0))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_40_reg_3038_pp0_it1))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1))))) then 
                src_kernel_win_2_val_2_1_fu_218 <= src_kernel_win_2_val_2_0_reg_3216;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_0))) then 
                src_kernel_win_2_val_2_1_fu_218 <= col_buf_2_val_0_0_fu_358;
            elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_9_reg_2839) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_2922_pp0_it1) and (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 = ap_const_lv2_1))) then 
                src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_1_0_reg_3208;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and not((tmp_3_fu_976_p2 = ap_const_lv1_0)))) then
                ImagLoc_y_reg_2822 <= ImagLoc_y_fu_993_p2;
                or_cond_2_reg_2834 <= or_cond_2_fu_1026_p2;
                p_i_2_cast_cast_reg_2843 <= p_i_2_cast_cast_fu_1040_p3;
                tmp_4_reg_2817 <= tmp_4_fu_987_p2;
                tmp_6_reg_2829 <= tmp_6_fu_999_p2;
                tmp_9_reg_2839 <= ImagLoc_y_fu_993_p2(12 downto 12);
                y_1_2_1_reg_2869 <= y_1_2_1_fu_1053_p2;
                y_1_2_reg_2862 <= y_1_2_fu_1047_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                ap_reg_ppstg_brmerge_reg_2922_pp0_it1 <= brmerge_reg_2922;
                ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 <= locy_0_2_reg_2926;
                ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 <= locy_1_2_reg_2976;
                ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 <= locy_2_2_reg_3026;
                ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it1 <= or_cond217_i_reg_2885;
                ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2 <= ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it1;
                ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1 <= or_cond3_1_reg_2984;
                ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1 <= or_cond3_2_reg_3034;
                ap_reg_ppstg_or_cond3_reg_2934_pp0_it1 <= or_cond3_reg_2934;
                ap_reg_ppstg_tmp_13_reg_2930_pp0_it1 <= tmp_13_reg_2930;
                ap_reg_ppstg_tmp_17_reg_2938_pp0_it1 <= tmp_17_reg_2938;
                ap_reg_ppstg_tmp_30_reg_2988_pp0_it1 <= tmp_30_reg_2988;
                ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1 <= tmp_39_1_reg_2980;
                ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1 <= tmp_39_2_reg_3030;
                ap_reg_ppstg_tmp_40_reg_3038_pp0_it1 <= tmp_40_reg_3038;
                ap_reg_ppstg_tmp_7_reg_2876_pp0_it1 <= tmp_7_reg_2876;
                ap_reg_ppstg_tmp_7_reg_2876_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_2876_pp0_it1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then
                brmerge_reg_2922 <= brmerge_fu_1127_p2;
                k_buf_0_val_0_addr_reg_2904 <= tmp_11_fu_1120_p1(10 - 1 downto 0);
                k_buf_0_val_1_addr_reg_2910 <= tmp_11_fu_1120_p1(10 - 1 downto 0);
                k_buf_0_val_2_addr_reg_2916 <= tmp_11_fu_1120_p1(10 - 1 downto 0);
                k_buf_1_val_0_addr_reg_2958 <= tmp_32_1_fu_1191_p1(10 - 1 downto 0);
                k_buf_1_val_1_addr_reg_2964 <= tmp_32_1_fu_1191_p1(10 - 1 downto 0);
                k_buf_1_val_2_addr_reg_2970 <= tmp_32_1_fu_1191_p1(10 - 1 downto 0);
                k_buf_2_val_0_addr_reg_3008 <= tmp_32_2_fu_1258_p1(10 - 1 downto 0);
                k_buf_2_val_1_addr_reg_3014 <= tmp_32_2_fu_1258_p1(10 - 1 downto 0);
                k_buf_2_val_2_addr_reg_3020 <= tmp_32_2_fu_1258_p1(10 - 1 downto 0);
                or_cond217_i_reg_2885 <= or_cond217_i_fu_1090_p2;
                tmp_12_reg_2889 <= tmp_12_fu_1108_p1;
                tmp_15_reg_2899 <= tmp_15_fu_1116_p1;
                tmp_28_reg_2953 <= tmp_28_fu_1187_p1;
                tmp_38_reg_3003 <= tmp_38_fu_1254_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1226_p2)) and (ap_const_lv1_0 = tmp_42_1_fu_1240_p2))) then
                col_assign_1_reg_2999 <= col_assign_1_fu_1245_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_1_reg_2984) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_30_reg_2988) and (ap_const_lv1_0 = tmp_39_1_reg_2980))) then
                col_assign_3_1_reg_3193 <= col_assign_3_1_fu_1438_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_2_reg_3034) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_40_reg_3038) and (ap_const_lv1_0 = tmp_39_2_reg_3030))) then
                col_assign_3_2_reg_3223 <= col_assign_3_2_fu_1500_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_reg_2934) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_17_reg_2938) and (ap_const_lv1_0 = tmp_13_reg_2930))) then
                col_assign_3_reg_3163 <= col_assign_3_fu_1376_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1159_p2)) and (ap_const_lv1_0 = tmp_14_fu_1173_p2))) then
                col_assign_reg_2949 <= col_assign_fu_1178_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1293_p2)) and (ap_const_lv1_0 = tmp_42_2_fu_1307_p2))) then
                col_assign_s_reg_3049 <= col_assign_s_fu_1312_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_0_pr_phi_fu_592_p8) and (ap_const_lv2_0 = col_assign_4_0_1_fu_1414_p2))) then
                col_buf_0_val_0_0_1_fu_254 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_0_pr_phi_fu_592_p8) and (ap_const_lv2_1 = col_assign_4_0_1_fu_1414_p2))) then
                col_buf_0_val_0_0_2_fu_258 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_0_pr_phi_fu_592_p8) and not((ap_const_lv2_1 = col_assign_4_0_1_fu_1414_p2)) and not((ap_const_lv2_0 = col_assign_4_0_1_fu_1414_p2)))) then
                col_buf_0_val_0_0_3_fu_262 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                col_buf_0_val_0_0_fu_350 <= k_buf_0_val_0_q0;
                col_buf_1_val_0_0_fu_354 <= k_buf_1_val_0_q0;
                col_buf_2_val_0_0_fu_358 <= k_buf_2_val_0_q0;
                right_border_buf_0_val_1_0_reg_3148 <= k_buf_0_val_1_q0;
                right_border_buf_0_val_2_0_reg_3143 <= k_buf_0_val_0_q0;
                right_border_buf_1_val_1_0_reg_3178 <= k_buf_1_val_1_q0;
                right_border_buf_1_val_2_0_reg_3173 <= k_buf_1_val_0_q0;
                right_border_buf_2_val_1_0_reg_3208 <= k_buf_2_val_1_q0;
                right_border_buf_2_val_2_0_reg_3203 <= k_buf_2_val_0_q0;
                src_kernel_win_0_val_2_0_reg_3156 <= k_buf_0_val_2_q0;
                src_kernel_win_1_val_2_0_reg_3186 <= k_buf_1_val_2_q0;
                src_kernel_win_2_val_2_0_reg_3216 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_pr_phi_fu_625_p8) and not((ap_const_lv2_1 = col_assign_4_1_1_fu_1476_p2)) and not((ap_const_lv2_0 = col_assign_4_1_1_fu_1476_p2)))) then
                col_buf_1_val_0_0_1_fu_214 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_pr_phi_fu_625_p8) and (ap_const_lv2_1 = col_assign_4_1_1_fu_1476_p2))) then
                col_buf_1_val_0_0_2_fu_230 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_pr_phi_fu_625_p8) and (ap_const_lv2_0 = col_assign_4_1_1_fu_1476_p2))) then
                col_buf_1_val_0_0_3_fu_238 <= k_buf_1_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_pr_phi_fu_658_p8) and not((ap_const_lv2_1 = col_assign_4_2_1_fu_1538_p2)) and not((ap_const_lv2_0 = col_assign_4_2_1_fu_1538_p2)))) then
                col_buf_2_val_0_0_1_fu_142 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_pr_phi_fu_658_p8) and (ap_const_lv2_1 = col_assign_4_2_1_fu_1538_p2))) then
                col_buf_2_val_0_0_2_fu_158 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_pr_phi_fu_658_p8) and (ap_const_lv2_0 = col_assign_4_2_1_fu_1538_p2))) then
                col_buf_2_val_0_0_3_fu_166 <= k_buf_2_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then
                cols_cast1_reg_2759(0) <= cols_cast1_fu_926_p1(0);
    cols_cast1_reg_2759(1) <= cols_cast1_fu_926_p1(1);
    cols_cast1_reg_2759(2) <= cols_cast1_fu_926_p1(2);
    cols_cast1_reg_2759(3) <= cols_cast1_fu_926_p1(3);
    cols_cast1_reg_2759(4) <= cols_cast1_fu_926_p1(4);
    cols_cast1_reg_2759(5) <= cols_cast1_fu_926_p1(5);
    cols_cast1_reg_2759(6) <= cols_cast1_fu_926_p1(6);
    cols_cast1_reg_2759(7) <= cols_cast1_fu_926_p1(7);
    cols_cast1_reg_2759(8) <= cols_cast1_fu_926_p1(8);
    cols_cast1_reg_2759(9) <= cols_cast1_fu_926_p1(9);
    cols_cast1_reg_2759(10) <= cols_cast1_fu_926_p1(10);
    cols_cast1_reg_2759(11) <= cols_cast1_fu_926_p1(11);
                heightloop_reg_2766 <= heightloop_fu_934_p2;
                p_neg218_i_cast_reg_2783 <= p_neg218_i_cast_fu_956_p2;
                ref_reg_2799 <= ref_fu_962_p2;
                tmp_1_reg_2776 <= tmp_1_fu_946_p2;
                tmp_5_reg_2804 <= tmp_5_fu_968_p1;
                widthloop_reg_2771 <= widthloop_fu_940_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                i_V_reg_2812 <= i_V_fu_981_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and (ap_const_lv1_0 = brmerge_fu_1127_p2) and (ap_const_lv1_0 = tmp_9_reg_2839))) then
                locy_0_2_reg_2926 <= locy_0_2_fu_1135_p2;
                locy_1_2_reg_2976 <= locy_1_2_fu_1202_p2;
                locy_2_2_reg_3026 <= locy_2_2_fu_1269_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)))) then
                or_cond3_1_reg_2984 <= or_cond3_1_fu_1226_p2;
                or_cond3_2_reg_3034 <= or_cond3_2_fu_1293_p2;
                or_cond3_reg_2934 <= or_cond3_fu_1159_p2;
                tmp_13_reg_2930 <= tmp_13_fu_1154_p2;
                tmp_39_1_reg_2980 <= tmp_39_1_fu_1221_p2;
                tmp_39_2_reg_3030 <= tmp_39_2_fu_1288_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_14_reg_2942) and (col_assign_reg_2949 = ap_const_lv2_0))) then
                right_border_buf_0_val_0_0_fu_314 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_14_reg_2942) and (col_assign_reg_2949 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_318 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_14_reg_2942) and not((col_assign_reg_2949 = ap_const_lv2_1)) and not((col_assign_reg_2949 = ap_const_lv2_0)))) then
                right_border_buf_0_val_0_2_fu_322 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and (ap_const_lv2_1 = col_assign_4_fu_1395_p2))) then
                right_border_buf_0_val_1_2_1_fu_246 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and not((ap_const_lv2_1 = col_assign_4_fu_1395_p2)) and not((ap_const_lv2_0 = col_assign_4_fu_1395_p2)))) then
                right_border_buf_0_val_1_2_2_fu_250 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and (ap_const_lv2_0 = col_assign_4_fu_1395_p2))) then
                right_border_buf_0_val_1_2_fu_242 <= k_buf_0_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_reg_2992) and (col_assign_1_reg_2999 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_326 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_reg_2992) and (col_assign_1_reg_2999 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_330 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_reg_2992) and not((col_assign_1_reg_2999 = ap_const_lv2_1)) and not((col_assign_1_reg_2999 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_334 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_608_p8) and (ap_const_lv2_1 = col_assign_4_1_fu_1457_p2))) then
                right_border_buf_1_val_1_2_1_fu_270 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_608_p8) and not((ap_const_lv2_1 = col_assign_4_1_fu_1457_p2)) and not((ap_const_lv2_0 = col_assign_4_1_fu_1457_p2)))) then
                right_border_buf_1_val_1_2_2_fu_274 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_608_p8) and (ap_const_lv2_0 = col_assign_4_1_fu_1457_p2))) then
                right_border_buf_1_val_1_2_fu_266 <= k_buf_1_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_reg_3042) and (col_assign_s_reg_3049 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_338 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_reg_3042) and (col_assign_s_reg_3049 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_342 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_reg_3042) and not((col_assign_s_reg_3049 = ap_const_lv2_1)) and not((col_assign_s_reg_3049 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_346 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_641_p8) and (ap_const_lv2_1 = col_assign_4_2_fu_1519_p2))) then
                right_border_buf_2_val_1_2_1_fu_194 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_641_p8) and (ap_const_lv2_0 = col_assign_4_2_fu_1519_p2))) then
                right_border_buf_2_val_1_2_2_fu_202 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_641_p8) and not((ap_const_lv2_1 = col_assign_4_2_fu_1519_p2)) and not((ap_const_lv2_0 = col_assign_4_2_fu_1519_p2)))) then
                right_border_buf_2_val_1_2_fu_178 <= k_buf_2_val_1_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                src_kernel_win_0_val_0_1_6_reg_3233 <= src_kernel_win_0_val_0_1_fu_134;
                src_kernel_win_0_val_1_1_6_reg_3243 <= src_kernel_win_0_val_1_1_fu_150;
                src_kernel_win_0_val_2_1_9_reg_3238 <= src_kernel_win_0_val_2_1_fu_146;
                src_kernel_win_1_val_0_1_6_reg_3248 <= src_kernel_win_1_val_0_1_fu_170;
                src_kernel_win_1_val_1_1_6_reg_3258 <= src_kernel_win_1_val_1_1_fu_186;
                src_kernel_win_1_val_2_1_9_reg_3253 <= src_kernel_win_1_val_2_1_fu_182;
                src_kernel_win_2_val_0_1_6_reg_3263 <= src_kernel_win_2_val_0_1_fu_206;
                src_kernel_win_2_val_1_1_6_reg_3273 <= src_kernel_win_2_val_1_1_fu_222;
                src_kernel_win_2_val_2_1_9_reg_3268 <= src_kernel_win_2_val_2_1_fu_218;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                src_kernel_win_0_val_0_2_fu_138 <= src_kernel_win_0_val_0_1_6_reg_3233;
                src_kernel_win_0_val_1_2_fu_154 <= src_kernel_win_0_val_1_1_6_reg_3243;
                src_kernel_win_0_val_2_2_fu_162 <= src_kernel_win_0_val_2_1_9_reg_3238;
                src_kernel_win_1_val_0_2_fu_174 <= src_kernel_win_1_val_0_1_6_reg_3248;
                src_kernel_win_1_val_1_2_fu_190 <= src_kernel_win_1_val_1_1_6_reg_3258;
                src_kernel_win_1_val_2_2_fu_198 <= src_kernel_win_1_val_2_1_9_reg_3253;
                src_kernel_win_2_val_0_2_fu_210 <= src_kernel_win_2_val_0_1_6_reg_3263;
                src_kernel_win_2_val_1_2_fu_226 <= src_kernel_win_2_val_1_1_6_reg_3273;
                src_kernel_win_2_val_2_2_fu_234 <= src_kernel_win_2_val_2_1_9_reg_3268;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_fu_1159_p2)))) then
                tmp_14_reg_2942 <= tmp_14_fu_1173_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and (ap_const_lv1_0 = or_cond3_fu_1159_p2))) then
                tmp_17_reg_2938 <= ImagLoc_x_fu_1095_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and (ap_const_lv1_0 = or_cond3_1_fu_1226_p2))) then
                tmp_30_reg_2988 <= ImagLoc_x_fu_1095_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and (ap_const_lv1_0 = or_cond3_2_fu_1293_p2))) then
                tmp_40_reg_3038 <= ImagLoc_x_fu_1095_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_1_fu_1226_p2)))) then
                tmp_42_1_reg_2992 <= tmp_42_1_fu_1240_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)) and not((ap_const_lv1_0 = brmerge_fu_1127_p2)) and not((ap_const_lv1_0 = or_cond3_2_fu_1293_p2)))) then
                tmp_42_2_reg_3042 <= tmp_42_2_fu_1307_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then
                tmp_7_reg_2876 <= tmp_7_fu_1063_p2;
            end if;
        end if;
    end process;
    cols_cast1_reg_2759(13 downto 12) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , tmp_3_fu_976_p2 , ap_sig_bdd_149 , ap_reg_ppiten_pp0_it1 , ap_reg_ppiten_pp0_it2 , ap_sig_bdd_171 , ap_reg_ppiten_pp0_it3)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_3_fu_976_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if (not(((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st7_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    
    ImagLoc_x_fu_1095_p2_temp <= signed(ImagLoc_x_fu_1095_p2);
    ImagLoc_x_cast_fu_1104_p1 <= std_logic_vector(resize(ImagLoc_x_fu_1095_p2_temp,14));

    ImagLoc_x_fu_1095_p2 <= std_logic_vector(unsigned(tmp_12_cast_fu_1059_p1) + unsigned(ap_const_lv13_1FFF));
    ImagLoc_y_fu_993_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_972_p1) + unsigned(ap_const_lv13_1FFC));
    OP1_V_0_0_2_cast_fu_1942_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_fu_146),9));
    OP1_V_0_0_cast_fu_1938_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_2_fu_162),9));
    OP1_V_0_2_2_cast_fu_2002_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_fu_134),11));
    OP1_V_0_2_cast_fu_1992_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_2_fu_138),11));
    OP1_V_1_0_2_cast_fu_2093_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_fu_182),9));
    OP1_V_1_0_cast_fu_2089_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_2_fu_198),9));
    OP1_V_1_2_2_cast_fu_2153_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_fu_170),11));
    OP1_V_1_2_cast_fu_2143_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_2_fu_174),11));
    OP1_V_2_0_2_cast_fu_2244_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_fu_218),9));
    OP1_V_2_0_cast_fu_2240_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_2_fu_234),9));
    OP1_V_2_2_2_cast_fu_2304_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_fu_206),11));
    OP1_V_2_2_cast_fu_2294_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_2_fu_210),11));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_CS_fsm, tmp_3_fu_976_p2)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm)) or ((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_3_fu_976_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, tmp_3_fu_976_p2)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (tmp_3_fu_976_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it1 <= ap_const_lv8_1;
    ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it0 <= ap_const_lv1_1;
    ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it0 <= ap_const_lv1_1;

    -- ap_sig_bdd_149 assign process. --
    ap_sig_bdd_149_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, or_cond3_1_reg_2984, or_cond3_2_reg_3034)
    begin
                ap_sig_bdd_149 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934))) or (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = or_cond3_1_reg_2984))) or (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = or_cond3_2_reg_3034))));
    end process;


    -- ap_sig_bdd_171 assign process. --
    ap_sig_bdd_171_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_tmp_7_reg_2876_pp0_it2, ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)
    begin
                ap_sig_bdd_171 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_314 assign process. --
    ap_sig_bdd_314_assign_proc : process(ap_CS_fsm, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
                ap_sig_bdd_314 <= ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))));
    end process;


    -- ap_sig_bdd_362 assign process. --
    ap_sig_bdd_362_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, tmp_13_reg_2930, tmp_17_reg_2938)
    begin
                ap_sig_bdd_362 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_reg_2934) and (ap_const_lv1_0 = tmp_17_reg_2938) and (ap_const_lv1_0 = tmp_13_reg_2930));
    end process;


    -- ap_sig_bdd_376 assign process. --
    ap_sig_bdd_376_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, tmp_39_1_reg_2980, tmp_30_reg_2988)
    begin
                ap_sig_bdd_376 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_1_reg_2984) and (ap_const_lv1_0 = tmp_30_reg_2988) and (ap_const_lv1_0 = tmp_39_1_reg_2980));
    end process;


    -- ap_sig_bdd_390 assign process. --
    ap_sig_bdd_390_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, tmp_39_2_reg_3030, tmp_40_reg_3038)
    begin
                ap_sig_bdd_390 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_2_reg_3034) and (ap_const_lv1_0 = tmp_40_reg_3038) and (ap_const_lv1_0 = tmp_39_2_reg_3030));
    end process;


    -- ap_sig_bdd_730 assign process. --
    ap_sig_bdd_730_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, tmp_13_reg_2930, tmp_17_reg_2938, col_assign_3_fu_1376_p2)
    begin
                ap_sig_bdd_730 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_reg_2934) and (ap_const_lv1_0 = tmp_17_reg_2938) and (ap_const_lv1_0 = tmp_13_reg_2930) and (col_assign_3_fu_1376_p2 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_737 assign process. --
    ap_sig_bdd_737_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, tmp_13_reg_2930, tmp_17_reg_2938, col_assign_3_fu_1376_p2)
    begin
                ap_sig_bdd_737 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_reg_2934) and (ap_const_lv1_0 = tmp_17_reg_2938) and (ap_const_lv1_0 = tmp_13_reg_2930) and (col_assign_3_fu_1376_p2 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_746 assign process. --
    ap_sig_bdd_746_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, tmp_39_1_reg_2980, tmp_30_reg_2988, col_assign_3_1_fu_1438_p2)
    begin
                ap_sig_bdd_746 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_1_reg_2984) and (ap_const_lv1_0 = tmp_30_reg_2988) and (ap_const_lv1_0 = tmp_39_1_reg_2980) and (col_assign_3_1_fu_1438_p2 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_753 assign process. --
    ap_sig_bdd_753_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, tmp_39_1_reg_2980, tmp_30_reg_2988, col_assign_3_1_fu_1438_p2)
    begin
                ap_sig_bdd_753 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_1_reg_2984) and (ap_const_lv1_0 = tmp_30_reg_2988) and (ap_const_lv1_0 = tmp_39_1_reg_2980) and (col_assign_3_1_fu_1438_p2 = ap_const_lv2_0));
    end process;


    -- ap_sig_bdd_762 assign process. --
    ap_sig_bdd_762_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, tmp_39_2_reg_3030, tmp_40_reg_3038, col_assign_3_2_fu_1500_p2)
    begin
                ap_sig_bdd_762 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_2_reg_3034) and (ap_const_lv1_0 = tmp_40_reg_3038) and (ap_const_lv1_0 = tmp_39_2_reg_3030) and (col_assign_3_2_fu_1500_p2 = ap_const_lv2_1));
    end process;


    -- ap_sig_bdd_769 assign process. --
    ap_sig_bdd_769_assign_proc : process(tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, tmp_39_2_reg_3030, tmp_40_reg_3038, col_assign_3_2_fu_1500_p2)
    begin
                ap_sig_bdd_769 <= (not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and (ap_const_lv1_0 = or_cond3_2_reg_3034) and (ap_const_lv1_0 = tmp_40_reg_3038) and (ap_const_lv1_0 = tmp_39_2_reg_3030) and (col_assign_3_2_fu_1500_p2 = ap_const_lv2_0));
    end process;

    brmerge_fu_1127_p2 <= (tmp_6_reg_2829 or or_cond_2_reg_2834);
    col_assign_1_fu_1245_p2 <= std_logic_vector(unsigned(tmp_12_fu_1108_p1) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_3_1_fu_1438_p2 <= std_logic_vector(unsigned(tmp_28_reg_2953) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_3_2_fu_1500_p2 <= std_logic_vector(unsigned(tmp_38_reg_3003) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_3_fu_1376_p2 <= std_logic_vector(unsigned(tmp_15_reg_2899) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_4_0_1_fu_1414_p2 <= std_logic_vector(unsigned(tmp_12_reg_2889) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_4_1_1_fu_1476_p2 <= std_logic_vector(unsigned(tmp_12_reg_2889) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_4_1_fu_1457_p2 <= std_logic_vector(unsigned(tmp_12_reg_2889) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_4_2_1_fu_1538_p2 <= std_logic_vector(unsigned(tmp_12_reg_2889) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_4_2_fu_1519_p2 <= std_logic_vector(unsigned(tmp_12_reg_2889) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_4_fu_1395_p2 <= std_logic_vector(unsigned(tmp_12_reg_2889) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_fu_1178_p2 <= std_logic_vector(unsigned(tmp_12_fu_1108_p1) + unsigned(p_neg218_i_cast_reg_2783));
    col_assign_s_fu_1312_p2 <= std_logic_vector(unsigned(tmp_12_fu_1108_p1) + unsigned(p_neg218_i_cast_reg_2783));
    cols_cast1_fu_926_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),14));
    cols_cast_fu_930_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));
    heightloop_fu_934_p2 <= std_logic_vector(unsigned(rows_cast_fu_922_p1) + unsigned(ap_const_lv13_5));
    i_V_fu_981_p2 <= std_logic_vector(unsigned(p_012_0_i_reg_548) + unsigned(ap_const_lv12_1));
    icmp1_fu_1084_p2 <= "0" when (tmp_10_fu_1074_p4 = ap_const_lv11_0) else "1";
    icmp_fu_1015_p2 <= "1" when (signed(tmp_8_fu_1005_p4) > signed(ap_const_lv12_0)) else "0";
    isneg_1_fu_2163_p3 <= p_Val2_4_fu_2157_p2(10 downto 10);
    isneg_2_fu_2314_p3 <= p_Val2_s_fu_2308_p2(10 downto 10);
    isneg_fu_2012_p3 <= p_Val2_1_fu_2006_p2(10 downto 10);
    j_V_fu_1068_p2 <= std_logic_vector(unsigned(p_025_0_i_reg_559) + unsigned(ap_const_lv12_1));
    k_buf_0_val_0_address0 <= tmp_11_fu_1120_p1(10 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_2904;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_11_fu_1120_p1(10 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_2910;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_11_fu_1120_p1(10 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_2916;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_32_1_fu_1191_p1(10 - 1 downto 0);
    k_buf_1_val_0_address1 <= k_buf_1_val_0_addr_reg_2958;

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_address0 <= tmp_32_1_fu_1191_p1(10 - 1 downto 0);
    k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_reg_2964;

    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_32_1_fu_1191_p1(10 - 1 downto 0);
    k_buf_1_val_2_address1 <= k_buf_1_val_2_addr_reg_2970;

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_32_2_fu_1258_p1(10 - 1 downto 0);
    k_buf_2_val_0_address1 <= k_buf_2_val_0_addr_reg_3008;

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_address0 <= tmp_32_2_fu_1258_p1(10 - 1 downto 0);
    k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_reg_3014;

    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_32_2_fu_1258_p1(10 - 1 downto 0);
    k_buf_2_val_2_address1 <= k_buf_2_val_2_addr_reg_3020;

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_CS_fsm, tmp_7_fu_1063_p2, ap_reg_ppiten_pp0_it0, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) and not((ap_const_lv1_0 = tmp_7_fu_1063_p2)))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_0_1_fu_1626_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_19_fu_1622_p1));
    locy_0_2_fu_1135_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_20_fu_1131_p1));
    locy_1_1_fu_1738_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_32_fu_1734_p1));
    locy_1_2_fu_1202_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_33_fu_1198_p1));
    locy_1_fu_1700_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_31_fu_1696_p1));
    locy_2_1_fu_1850_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_42_fu_1846_p1));
    locy_2_2_fu_1269_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_43_fu_1265_p1));
    locy_2_fu_1812_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_41_fu_1808_p1));
    locy_fu_1588_p2 <= std_logic_vector(unsigned(p_i_2_cast_cast_reg_2843) - unsigned(tmp_18_fu_1584_p1));
    not_i_i_i1_fu_2191_p2 <= "0" when (tmp_23_fu_2175_p4 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_2342_p2 <= "0" when (tmp_24_fu_2326_p4 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_2040_p2 <= "0" when (tmp_21_fu_2024_p4 = ap_const_lv3_0) else "1";
    or_cond217_i_fu_1090_p2 <= (tmp_4_reg_2817 and icmp1_fu_1084_p2);
    or_cond3_1_fu_1226_p2 <= (tmp_39_1_fu_1221_p2 and rev1_fu_1215_p2);
    or_cond3_2_fu_1293_p2 <= (tmp_39_2_fu_1288_p2 and rev2_fu_1282_p2);
    or_cond3_fu_1159_p2 <= (tmp_13_fu_1154_p2 and rev_fu_1148_p2);
    or_cond_2_fu_1026_p2 <= (icmp_fu_1015_p2 and tmp_34_2_fu_1021_p2);
    overflow_1_fu_2197_p2 <= (not_i_i_i1_fu_2191_p2 and tmp_i_i1_fu_2185_p2);
    overflow_2_fu_2348_p2 <= (not_i_i_i2_fu_2342_p2 and tmp_i_i2_fu_2336_p2);
    overflow_fu_2046_p2 <= (not_i_i_i_fu_2040_p2 and tmp_i_i_fu_2034_p2);
    
    tmp_i_i1_fu_2185_p2_temp <= signed(tmp_i_i1_fu_2185_p2);
    p_Val2_10_fu_2213_p1 <= std_logic_vector(resize(tmp_i_i1_fu_2185_p2_temp,8));

    
    tmp_i_i2_fu_2336_p2_temp <= signed(tmp_i_i2_fu_2336_p2);
    p_Val2_11_fu_2364_p1 <= std_logic_vector(resize(tmp_i_i2_fu_2336_p2_temp,8));

    p_Val2_1_fu_2006_p2 <= std_logic_vector(unsigned(p_Val2_2_0_2_fu_1996_p2) + unsigned(OP1_V_0_2_2_cast_fu_2002_p1));
    p_Val2_2_0_0_2_fu_1946_p2 <= std_logic_vector(unsigned(OP1_V_0_0_2_cast_fu_1942_p1) - unsigned(OP1_V_0_0_cast_fu_1938_p1));
    p_Val2_2_0_1_2_fu_1986_p2 <= std_logic_vector(unsigned(p_Val2_2_0_1_fu_1968_p2) + unsigned(r_V_0_1_2_cast_fu_1982_p1));
    
    p_Val2_2_0_0_2_fu_1946_p2_temp <= signed(p_Val2_2_0_0_2_fu_1946_p2);
    p_Val2_2_0_1_fu_1968_p0 <= std_logic_vector(resize(p_Val2_2_0_0_2_fu_1946_p2_temp,11));

    p_Val2_2_0_1_fu_1968_p2 <= std_logic_vector(unsigned(p_Val2_2_0_1_fu_1968_p0) - unsigned(p_shl_cast_fu_1964_p1));
    p_Val2_2_0_2_fu_1996_p2 <= std_logic_vector(unsigned(p_Val2_2_0_1_2_fu_1986_p2) - unsigned(OP1_V_0_2_cast_fu_1992_p1));
    p_Val2_2_1_0_2_fu_2097_p2 <= std_logic_vector(unsigned(OP1_V_1_0_2_cast_fu_2093_p1) - unsigned(OP1_V_1_0_cast_fu_2089_p1));
    p_Val2_2_1_1_2_fu_2137_p2 <= std_logic_vector(unsigned(p_Val2_2_1_1_fu_2119_p2) + unsigned(r_V_1_1_2_cast_fu_2133_p1));
    
    p_Val2_2_1_0_2_fu_2097_p2_temp <= signed(p_Val2_2_1_0_2_fu_2097_p2);
    p_Val2_2_1_1_fu_2119_p0 <= std_logic_vector(resize(p_Val2_2_1_0_2_fu_2097_p2_temp,11));

    p_Val2_2_1_1_fu_2119_p2 <= std_logic_vector(unsigned(p_Val2_2_1_1_fu_2119_p0) - unsigned(p_shl1_cast_fu_2115_p1));
    p_Val2_2_1_2_fu_2147_p2 <= std_logic_vector(unsigned(p_Val2_2_1_1_2_fu_2137_p2) - unsigned(OP1_V_1_2_cast_fu_2143_p1));
    p_Val2_2_2_0_2_fu_2248_p2 <= std_logic_vector(unsigned(OP1_V_2_0_2_cast_fu_2244_p1) - unsigned(OP1_V_2_0_cast_fu_2240_p1));
    p_Val2_2_2_1_2_fu_2288_p2 <= std_logic_vector(unsigned(p_Val2_2_2_1_fu_2270_p2) + unsigned(r_V_2_1_2_cast_fu_2284_p1));
    
    p_Val2_2_2_0_2_fu_2248_p2_temp <= signed(p_Val2_2_2_0_2_fu_2248_p2);
    p_Val2_2_2_1_fu_2270_p0 <= std_logic_vector(resize(p_Val2_2_2_0_2_fu_2248_p2_temp,11));

    p_Val2_2_2_1_fu_2270_p2 <= std_logic_vector(unsigned(p_Val2_2_2_1_fu_2270_p0) - unsigned(p_shl2_cast_fu_2266_p1));
    p_Val2_2_2_2_fu_2298_p2 <= std_logic_vector(unsigned(p_Val2_2_2_1_2_fu_2288_p2) - unsigned(OP1_V_2_2_cast_fu_2294_p1));
    p_Val2_2_fu_2020_p1 <= p_Val2_1_fu_2006_p2(8 - 1 downto 0);
    p_Val2_4_fu_2157_p2 <= std_logic_vector(unsigned(p_Val2_2_1_2_fu_2147_p2) + unsigned(OP1_V_1_2_2_cast_fu_2153_p1));
    p_Val2_5_fu_2171_p1 <= p_Val2_4_fu_2157_p2(8 - 1 downto 0);
    p_Val2_7_fu_2322_p1 <= p_Val2_s_fu_2308_p2(8 - 1 downto 0);
    
    tmp_i_i_fu_2034_p2_temp <= signed(tmp_i_i_fu_2034_p2);
    p_Val2_9_fu_2062_p1 <= std_logic_vector(resize(tmp_i_i_fu_2034_p2_temp,8));

    p_Val2_s_fu_2308_p2 <= std_logic_vector(unsigned(p_Val2_2_2_2_fu_2298_p2) + unsigned(OP1_V_2_2_2_cast_fu_2304_p1));
    p_dst_data_stream_0_V_din <= 
        p_Val2_9_fu_2062_p1 when (tmp_i_i_98_fu_2056_p2(0) = '1') else 
        p_Val2_2_fu_2020_p1;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_7_reg_2876_pp0_it2, ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_Val2_10_fu_2213_p1 when (tmp_i_i1_99_fu_2207_p2(0) = '1') else 
        p_Val2_5_fu_2171_p1;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_7_reg_2876_pp0_it2, ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_Val2_11_fu_2364_p1 when (tmp_i_i2_101_fu_2358_p2(0) = '1') else 
        p_Val2_7_fu_2322_p1;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_CS_fsm, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_tmp_7_reg_2876_pp0_it2, ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_7_reg_2876_pp0_it2)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_2_cast_cast_fu_1040_p3 <= 
        ap_const_lv2_2 when (tmp_34_2_fu_1021_p2(0) = '1') else 
        tmp_5_reg_2804;
    p_neg218_i_cast_fu_956_p2 <= (tmp_2_fu_952_p1 xor ap_const_lv2_3);
    p_shl1_cast_fu_2115_p1 <= std_logic_vector(resize(unsigned(p_shl1_fu_2107_p3),11));
    p_shl1_fu_2107_p3 <= (src_kernel_win_1_val_1_2_fu_190 & ap_const_lv1_0);
    p_shl2_cast_fu_2266_p1 <= std_logic_vector(resize(unsigned(p_shl2_fu_2258_p3),11));
    p_shl2_fu_2258_p3 <= (src_kernel_win_2_val_1_2_fu_226 & ap_const_lv1_0);
    p_shl_cast_fu_1964_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_1956_p3),11));
    p_shl_fu_1956_p3 <= (src_kernel_win_0_val_1_2_fu_154 & ap_const_lv1_0);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_sig_bdd_149, ap_reg_ppiten_pp0_it1, ap_sig_bdd_171, ap_reg_ppiten_pp0_it3)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_149 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_171 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_0_1_2_cast_fu_1982_p1 <= std_logic_vector(resize(unsigned(r_V_0_1_2_fu_1974_p3),11));
    r_V_0_1_2_fu_1974_p3 <= (src_kernel_win_0_val_1_1_fu_150 & ap_const_lv1_0);
    r_V_1_1_2_cast_fu_2133_p1 <= std_logic_vector(resize(unsigned(r_V_1_1_2_fu_2125_p3),11));
    r_V_1_1_2_fu_2125_p3 <= (src_kernel_win_1_val_1_1_fu_186 & ap_const_lv1_0);
    r_V_2_1_2_cast_fu_2284_p1 <= std_logic_vector(resize(unsigned(r_V_2_1_2_fu_2276_p3),11));
    r_V_2_1_2_fu_2276_p3 <= (src_kernel_win_2_val_1_1_fu_222 & ap_const_lv1_0);
    ref_fu_962_p2 <= std_logic_vector(unsigned(rows_cast_fu_922_p1) + unsigned(ap_const_lv13_1FFF));
    rev1_fu_1215_p2 <= (tmp_29_fu_1207_p3 xor ap_const_lv1_1);
    rev2_fu_1282_p2 <= (tmp_39_fu_1274_p3 xor ap_const_lv1_1);
    rev_fu_1148_p2 <= (tmp_16_fu_1140_p3 xor ap_const_lv1_1);
    rows_cast_fu_922_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));
    sel_tmp10_fu_1751_p3 <= 
        col_buf_1_val_0_0_fu_354 when (sel_tmp7_fu_1746_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3186;
    sel_tmp11_fu_1758_p2 <= "1" when (locy_1_1_fu_1738_p2 = ap_const_lv2_1) else "0";
    sel_tmp12_fu_1820_p2 <= "1" when (p_i_2_cast_cast_reg_2843 = tmp_41_fu_1808_p1) else "0";
    sel_tmp13_fu_1825_p3 <= 
        col_buf_2_val_0_0_fu_358 when (sel_tmp12_fu_1820_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3216;
    sel_tmp14_fu_1832_p2 <= "1" when (locy_2_fu_1812_p2 = ap_const_lv2_1) else "0";
    sel_tmp15_fu_1858_p2 <= "1" when (p_i_2_cast_cast_reg_2843 = tmp_42_fu_1846_p1) else "0";
    sel_tmp16_fu_1863_p3 <= 
        col_buf_2_val_0_0_fu_358 when (sel_tmp15_fu_1858_p2(0) = '1') else 
        src_kernel_win_2_val_2_0_reg_3216;
    sel_tmp17_fu_1870_p2 <= "1" when (locy_2_1_fu_1850_p2 = ap_const_lv2_1) else "0";
    sel_tmp1_fu_1601_p3 <= 
        col_buf_0_val_0_0_fu_350 when (sel_tmp_fu_1596_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3156;
    sel_tmp2_fu_1608_p2 <= "1" when (locy_fu_1588_p2 = ap_const_lv2_1) else "0";
    sel_tmp3_fu_1720_p2 <= "1" when (locy_1_fu_1700_p2 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_1634_p2 <= "1" when (p_i_2_cast_cast_reg_2843 = tmp_19_fu_1622_p1) else "0";
    sel_tmp5_fu_1639_p3 <= 
        col_buf_0_val_0_0_fu_350 when (sel_tmp4_fu_1634_p2(0) = '1') else 
        src_kernel_win_0_val_2_0_reg_3156;
    sel_tmp6_fu_1646_p2 <= "1" when (locy_0_1_fu_1626_p2 = ap_const_lv2_1) else "0";
    sel_tmp7_fu_1746_p2 <= "1" when (p_i_2_cast_cast_reg_2843 = tmp_32_fu_1734_p1) else "0";
    sel_tmp8_fu_1708_p2 <= "1" when (p_i_2_cast_cast_reg_2843 = tmp_31_fu_1696_p1) else "0";
    sel_tmp9_fu_1713_p3 <= 
        col_buf_1_val_0_0_fu_354 when (sel_tmp8_fu_1708_p2(0) = '1') else 
        src_kernel_win_1_val_2_0_reg_3186;
    sel_tmp_fu_1596_p2 <= "1" when (p_i_2_cast_cast_reg_2843 = tmp_18_fu_1584_p1) else "0";
    src_kernel_win_0_val_0_1_3_fu_1614_p3 <= 
        right_border_buf_0_val_1_0_reg_3148 when (sel_tmp2_fu_1608_p2(0) = '1') else 
        sel_tmp1_fu_1601_p3;
    src_kernel_win_0_val_1_1_3_fu_1652_p3 <= 
        right_border_buf_0_val_1_0_reg_3148 when (sel_tmp6_fu_1646_p2(0) = '1') else 
        sel_tmp5_fu_1639_p3;
    src_kernel_win_1_val_0_1_3_fu_1726_p3 <= 
        right_border_buf_1_val_1_0_reg_3178 when (sel_tmp3_fu_1720_p2(0) = '1') else 
        sel_tmp9_fu_1713_p3;
    src_kernel_win_1_val_1_1_3_fu_1764_p3 <= 
        right_border_buf_1_val_1_0_reg_3178 when (sel_tmp11_fu_1758_p2(0) = '1') else 
        sel_tmp10_fu_1751_p3;
    src_kernel_win_2_val_0_1_3_fu_1838_p3 <= 
        right_border_buf_2_val_1_0_reg_3208 when (sel_tmp14_fu_1832_p2(0) = '1') else 
        sel_tmp13_fu_1825_p3;
    src_kernel_win_2_val_1_1_3_fu_1876_p3 <= 
        right_border_buf_2_val_1_0_reg_3208 when (sel_tmp17_fu_1870_p2(0) = '1') else 
        sel_tmp16_fu_1863_p3;
    t_0_1_borderInterpolate_fu_792_borderType <= ap_const_lv5_4;
    t_0_1_borderInterpolate_fu_792_len <= p_src_rows_V_read;
    t_0_1_borderInterpolate_fu_792_p <= y_1_2_reg_2862;
    t_0_2_borderInterpolate_fu_744_borderType <= ap_const_lv5_4;
    t_0_2_borderInterpolate_fu_744_len <= p_src_rows_V_read;
    t_0_2_borderInterpolate_fu_744_p <= y_1_2_1_reg_2869;
    t_1_1_borderInterpolate_fu_808_borderType <= ap_const_lv5_4;
    t_1_1_borderInterpolate_fu_808_len <= p_src_rows_V_read;
    t_1_1_borderInterpolate_fu_808_p <= y_1_2_reg_2862;
    t_1_2_borderInterpolate_fu_760_borderType <= ap_const_lv5_4;
    t_1_2_borderInterpolate_fu_760_len <= p_src_rows_V_read;
    t_1_2_borderInterpolate_fu_760_p <= y_1_2_1_reg_2869;
    t_1_borderInterpolate_fu_800_borderType <= ap_const_lv5_4;
    t_1_borderInterpolate_fu_800_len <= p_src_rows_V_read;
    t_1_borderInterpolate_fu_800_p <= ImagLoc_y_reg_2822;
    t_2_1_borderInterpolate_fu_824_borderType <= ap_const_lv5_4;
    t_2_1_borderInterpolate_fu_824_len <= p_src_rows_V_read;
    t_2_1_borderInterpolate_fu_824_p <= y_1_2_reg_2862;
    t_2_2_borderInterpolate_fu_776_borderType <= ap_const_lv5_4;
    t_2_2_borderInterpolate_fu_776_len <= p_src_rows_V_read;
    t_2_2_borderInterpolate_fu_776_p <= y_1_2_1_reg_2869;
    t_2_borderInterpolate_fu_816_borderType <= ap_const_lv5_4;
    t_2_borderInterpolate_fu_816_len <= p_src_rows_V_read;
    t_2_borderInterpolate_fu_816_p <= ImagLoc_y_reg_2822;
    t_borderInterpolate_fu_784_borderType <= ap_const_lv5_4;
    t_borderInterpolate_fu_784_len <= p_src_rows_V_read;
    t_borderInterpolate_fu_784_p <= ImagLoc_y_reg_2822;
    tmp_10_fu_1074_p4 <= p_025_0_i_reg_559(11 downto 1);
    
    x_borderInterpolate_fu_736_ap_return_temp <= signed(x_borderInterpolate_fu_736_ap_return);
    tmp_11_fu_1120_p0 <= std_logic_vector(resize(x_borderInterpolate_fu_736_ap_return_temp,32));

    tmp_11_fu_1120_p1 <= std_logic_vector(resize(unsigned(tmp_11_fu_1120_p0),64));
    tmp_12_cast_fu_1059_p1 <= std_logic_vector(resize(unsigned(p_025_0_i_reg_559),13));
    tmp_12_fu_1108_p1 <= ImagLoc_x_fu_1095_p2(2 - 1 downto 0);
    tmp_13_fu_1154_p0 <= ImagLoc_x_cast_fu_1104_p1;
    tmp_13_fu_1154_p2 <= "1" when (signed(tmp_13_fu_1154_p0) < signed(cols_cast1_reg_2759)) else "0";
    tmp_14_fu_1173_p2 <= "1" when (signed(ImagLoc_x_fu_1095_p2) < signed(tmp_1_reg_2776)) else "0";
    tmp_15_fu_1116_p1 <= x_borderInterpolate_fu_736_ap_return(2 - 1 downto 0);
    tmp_16_fu_1140_p3 <= ImagLoc_x_fu_1095_p2(12 downto 12);
    tmp_18_fu_1584_p1 <= t_borderInterpolate_fu_784_ap_return(2 - 1 downto 0);
    tmp_19_fu_1622_p1 <= t_0_1_borderInterpolate_fu_792_ap_return(2 - 1 downto 0);
    tmp_1_fu_946_p2 <= std_logic_vector(unsigned(cols_cast_fu_930_p1) + unsigned(ap_const_lv13_1FFD));
    tmp_20_fu_1131_p1 <= t_0_2_borderInterpolate_fu_744_ap_return(2 - 1 downto 0);
    tmp_21_fu_2024_p4 <= p_Val2_1_fu_2006_p2(10 downto 8);
    tmp_23_fu_2175_p4 <= p_Val2_4_fu_2157_p2(10 downto 8);
    tmp_24_fu_2326_p4 <= p_Val2_s_fu_2308_p2(10 downto 8);
    tmp_28_fu_1187_p1 <= x_1_borderInterpolate_fu_752_ap_return(2 - 1 downto 0);
    tmp_29_fu_1207_p3 <= ImagLoc_x_fu_1095_p2(12 downto 12);
    tmp_2_cast_fu_972_p1 <= std_logic_vector(resize(unsigned(p_012_0_i_reg_548),13));
    tmp_2_fu_952_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_31_fu_1696_p1 <= t_1_borderInterpolate_fu_800_ap_return(2 - 1 downto 0);
    
    x_1_borderInterpolate_fu_752_ap_return_temp <= signed(x_1_borderInterpolate_fu_752_ap_return);
    tmp_32_1_fu_1191_p0 <= std_logic_vector(resize(x_1_borderInterpolate_fu_752_ap_return_temp,32));

    tmp_32_1_fu_1191_p1 <= std_logic_vector(resize(unsigned(tmp_32_1_fu_1191_p0),64));
    
    x_2_borderInterpolate_fu_768_ap_return_temp <= signed(x_2_borderInterpolate_fu_768_ap_return);
    tmp_32_2_fu_1258_p0 <= std_logic_vector(resize(x_2_borderInterpolate_fu_768_ap_return_temp,32));

    tmp_32_2_fu_1258_p1 <= std_logic_vector(resize(unsigned(tmp_32_2_fu_1258_p0),64));
    tmp_32_fu_1734_p1 <= t_1_1_borderInterpolate_fu_808_ap_return(2 - 1 downto 0);
    tmp_33_fu_1198_p1 <= t_1_2_borderInterpolate_fu_760_ap_return(2 - 1 downto 0);
    tmp_34_2_fu_1021_p2 <= "1" when (signed(ImagLoc_y_fu_993_p2) < signed(ref_reg_2799)) else "0";
    tmp_38_fu_1254_p1 <= x_2_borderInterpolate_fu_768_ap_return(2 - 1 downto 0);
    tmp_39_1_fu_1221_p0 <= ImagLoc_x_cast_fu_1104_p1;
    tmp_39_1_fu_1221_p2 <= "1" when (signed(tmp_39_1_fu_1221_p0) < signed(cols_cast1_reg_2759)) else "0";
    tmp_39_2_fu_1288_p0 <= ImagLoc_x_cast_fu_1104_p1;
    tmp_39_2_fu_1288_p2 <= "1" when (signed(tmp_39_2_fu_1288_p0) < signed(cols_cast1_reg_2759)) else "0";
    tmp_39_fu_1274_p3 <= ImagLoc_x_fu_1095_p2(12 downto 12);
    tmp_3_fu_976_p2 <= "1" when (unsigned(tmp_2_cast_fu_972_p1) < unsigned(heightloop_reg_2766)) else "0";
    tmp_41_fu_1808_p1 <= t_2_borderInterpolate_fu_816_ap_return(2 - 1 downto 0);
    tmp_42_0_pr1_phi_fu_575_p8 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;

    -- tmp_42_0_pr_phi_fu_592_p8 assign process. --
    tmp_42_0_pr_phi_fu_592_p8_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_reg_2934, ap_reg_ppiten_pp0_it1, tmp_14_reg_2942, tmp_42_0_pr1_phi_fu_575_p8, col_assign_4_fu_1395_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8)))) then 
            tmp_42_0_pr_phi_fu_592_p8 <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and not((ap_const_lv2_1 = col_assign_4_fu_1395_p2)) and not((ap_const_lv2_0 = col_assign_4_fu_1395_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and (ap_const_lv2_1 = col_assign_4_fu_1395_p2)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_reg_2934)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_0_pr1_phi_fu_575_p8) and (ap_const_lv2_0 = col_assign_4_fu_1395_p2)))) then 
            tmp_42_0_pr_phi_fu_592_p8 <= tmp_14_reg_2942;
        else 
            tmp_42_0_pr_phi_fu_592_p8 <= ap_const_lv1_1;
        end if; 
    end process;

    tmp_42_1_fu_1240_p2 <= "1" when (signed(ImagLoc_x_fu_1095_p2) < signed(tmp_1_reg_2776)) else "0";
    tmp_42_1_pr1_phi_fu_608_p8 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1;

    -- tmp_42_1_pr_phi_fu_625_p8 assign process. --
    tmp_42_1_pr_phi_fu_625_p8_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_1_reg_2984, ap_reg_ppiten_pp0_it1, tmp_42_1_reg_2992, tmp_42_1_pr1_phi_fu_608_p8, col_assign_4_1_fu_1457_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_608_p8)))) then 
            tmp_42_1_pr_phi_fu_625_p8 <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_608_p8) and not((ap_const_lv2_1 = col_assign_4_1_fu_1457_p2)) and not((ap_const_lv2_0 = col_assign_4_1_fu_1457_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_608_p8) and (ap_const_lv2_1 = col_assign_4_1_fu_1457_p2)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_1_reg_2984)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_1_pr1_phi_fu_608_p8) and (ap_const_lv2_0 = col_assign_4_1_fu_1457_p2)))) then 
            tmp_42_1_pr_phi_fu_625_p8 <= tmp_42_1_reg_2992;
        else 
            tmp_42_1_pr_phi_fu_625_p8 <= ap_const_lv1_1;
        end if; 
    end process;

    tmp_42_2_fu_1307_p2 <= "1" when (signed(ImagLoc_x_fu_1095_p2) < signed(tmp_1_reg_2776)) else "0";
    tmp_42_2_pr1_phi_fu_641_p8 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1;

    -- tmp_42_2_pr_phi_fu_658_p8 assign process. --
    tmp_42_2_pr_phi_fu_658_p8_assign_proc : process(ap_CS_fsm, tmp_7_reg_2876, brmerge_reg_2922, or_cond3_2_reg_3034, ap_reg_ppiten_pp0_it1, tmp_42_2_reg_3042, tmp_42_2_pr1_phi_fu_641_p8, col_assign_4_2_fu_1519_p2)
    begin
        if (((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_641_p8)))) then 
            tmp_42_2_pr_phi_fu_658_p8 <= ap_const_lv1_1;
        elsif ((((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_641_p8) and not((ap_const_lv2_1 = col_assign_4_2_fu_1519_p2)) and not((ap_const_lv2_0 = col_assign_4_2_fu_1519_p2))) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_641_p8) and (ap_const_lv2_1 = col_assign_4_2_fu_1519_p2)) or ((ap_ST_pp0_stg0_fsm_2 = ap_CS_fsm) and not((ap_const_lv1_0 = tmp_7_reg_2876)) and not((ap_const_lv1_0 = brmerge_reg_2922)) and not((ap_const_lv1_0 = or_cond3_2_reg_3034)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_42_2_pr1_phi_fu_641_p8) and (ap_const_lv2_0 = col_assign_4_2_fu_1519_p2)))) then 
            tmp_42_2_pr_phi_fu_658_p8 <= tmp_42_2_reg_3042;
        else 
            tmp_42_2_pr_phi_fu_658_p8 <= ap_const_lv1_1;
        end if; 
    end process;

    tmp_42_fu_1846_p1 <= t_2_1_borderInterpolate_fu_824_ap_return(2 - 1 downto 0);
    tmp_43_fu_1265_p1 <= t_2_2_borderInterpolate_fu_776_ap_return(2 - 1 downto 0);
    tmp_4_fu_987_p2 <= "1" when (unsigned(p_012_0_i_reg_548) > unsigned(ap_const_lv12_4)) else "0";
    tmp_5_fu_968_p1 <= ref_fu_962_p2(2 - 1 downto 0);
    tmp_6_fu_999_p2 <= "1" when (signed(ImagLoc_y_fu_993_p2) < signed(ap_const_lv13_1FFF)) else "0";
    tmp_7_fu_1063_p2 <= "1" when (unsigned(tmp_12_cast_fu_1059_p1) < unsigned(widthloop_reg_2771)) else "0";
    tmp_8_fu_1005_p4 <= ImagLoc_y_fu_993_p2(12 downto 1);
    tmp_i_i1_99_fu_2207_p2 <= (isneg_1_fu_2163_p3 or overflow_1_fu_2197_p2);
    tmp_i_i1_fu_2185_p2 <= (isneg_1_fu_2163_p3 xor ap_const_lv1_1);
    tmp_i_i2_101_fu_2358_p2 <= (isneg_2_fu_2314_p3 or overflow_2_fu_2348_p2);
    tmp_i_i2_fu_2336_p2 <= (isneg_2_fu_2314_p3 xor ap_const_lv1_1);
    tmp_i_i_98_fu_2056_p2 <= (isneg_fu_2012_p3 or overflow_fu_2046_p2);
    tmp_i_i_fu_2034_p2 <= (isneg_fu_2012_p3 xor ap_const_lv1_1);
    widthloop_fu_940_p2 <= std_logic_vector(unsigned(cols_cast_fu_930_p1) + unsigned(ap_const_lv13_2));
    x_1_borderInterpolate_fu_752_borderType <= ap_const_lv5_4;
    x_1_borderInterpolate_fu_752_len <= p_src_cols_V_read;
    x_1_borderInterpolate_fu_752_p <= ImagLoc_x_fu_1095_p2;
    x_2_borderInterpolate_fu_768_borderType <= ap_const_lv5_4;
    x_2_borderInterpolate_fu_768_len <= p_src_cols_V_read;
    x_2_borderInterpolate_fu_768_p <= ImagLoc_x_fu_1095_p2;
    x_borderInterpolate_fu_736_borderType <= ap_const_lv5_4;
    x_borderInterpolate_fu_736_len <= p_src_cols_V_read;
    x_borderInterpolate_fu_736_p <= ImagLoc_x_fu_1095_p2;
    y_1_2_1_fu_1053_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_972_p1) + unsigned(ap_const_lv13_1FFA));
    y_1_2_fu_1047_p2 <= std_logic_vector(unsigned(tmp_2_cast_fu_972_p1) + unsigned(ap_const_lv13_1FFB));
end behav;
