# TEST 00 00
# TEST 10 00
# TEST 11 11
# TEST 01 00
: depth 2
0 input x0
1 input x1
2 input y0 1
3 gate MUL 0 1
4 output MUL 3 2
5 output MUL 4 0
