Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 12 14:52:33 2019
| Host         : Donovan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             139 |           52 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------+---------------------------+------------------+----------------+
|            Clock Signal           |               Enable Signal              |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------+---------------------------+------------------+----------------+
|  TSLA_weight/data_ready_from_TSLA |                                          |                           |                1 |              1 |
|  clk_IBUF_BUFG                    | tx/serial_i_1_n_0                        |                           |                1 |              1 |
|  clk_IBUF_BUFG                    | convert_from/FSM_onehot_state[2]_i_1_n_0 | rx/byte_register_reg[7]_0 |                2 |              4 |
|  clk_IBUF_BUFG                    | convert_from/MSB_hex_value               | rx/byte_register_reg[7]_1 |                1 |              4 |
|  clk_IBUF_BUFG                    | convert_from/ready_reg_reg_0             |                           |                2 |              4 |
|  clk_IBUF_BUFG                    | convert_from/data_ready_for_mla          |                           |                2 |              6 |
|  clk_IBUF_BUFG                    | tx/clock_count_register                  | tx/clock_count_register0  |                2 |              7 |
|  clk_IBUF_BUFG                    | mla/E[0]                                 |                           |                3 |              8 |
|  clk_IBUF_BUFG                    | mla/E[1]                                 |                           |                3 |              8 |
|  clk_IBUF_BUFG                    | mla/E[4]                                 |                           |                3 |              8 |
|  clk_IBUF_BUFG                    | mla/E[3]                                 |                           |                2 |              8 |
|  clk_IBUF_BUFG                    | mla/E[2]                                 |                           |                4 |              8 |
|  clk_IBUF_BUFG                    | rx/clock_count_register[7]_i_1_n_0       |                           |                5 |              8 |
|  clk_IBUF_BUFG                    | convert_from/ready_reg_reg_1             |                           |                4 |              8 |
|  clk_IBUF_BUFG                    | convert_from/ready_reg_reg_2             |                           |                4 |              8 |
|  clk_IBUF_BUFG                    | convert_from/ready_reg_reg_3             |                           |                3 |              8 |
|  clk_IBUF_BUFG                    | convert_from/output_reg                  |                           |                1 |              8 |
|  clk_IBUF_BUFG                    | convert_from/ready_reg_reg_4             |                           |                3 |              8 |
|  clk_IBUF_BUFG                    | convert_from/ready_reg_reg_5             |                           |                4 |              8 |
|  clk_IBUF_BUFG                    | serializer/ready_i_1__0_n_0              |                           |                8 |             32 |
|  clk_IBUF_BUFG                    |                                          |                           |               15 |             38 |
+-----------------------------------+------------------------------------------+---------------------------+------------------+----------------+


