Running: G:\Installed\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Arosha/Desktop/HDL/Traffic_Controller_Project/DebouncerTest_isim_beh.exe -prj C:/Users/Arosha/Desktop/HDL/Traffic_Controller_Project/DebouncerTest_beh.prj work.DebouncerTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Arosha/Desktop/HDL/Traffic_Controller_Project/Debouncer.v" into library work
Analyzing Verilog file "C:/Users/Arosha/Desktop/HDL/Traffic_Controller_Project/DebouncerTest.v" into library work
Analyzing Verilog file "G:/Installed/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1575 - "C:/Users/Arosha/Desktop/HDL/Traffic_Controller_Project/Debouncer.v" Line 27: Instantiation is not allowed in sequential area except checker instantiation
ERROR:HDLCompiler:1575 - "C:/Users/Arosha/Desktop/HDL/Traffic_Controller_Project/Debouncer.v" Line 28: Instantiation is not allowed in sequential area except checker instantiation
ERROR:HDLCompiler:1575 - "C:/Users/Arosha/Desktop/HDL/Traffic_Controller_Project/Debouncer.v" Line 29: Instantiation is not allowed in sequential area except checker instantiation
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
