
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.461774                       # Number of seconds simulated
sim_ticks                                461773999000                       # Number of ticks simulated
final_tick                               1202129828000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183427                       # Simulator instruction rate (inst/s)
host_op_rate                                   230989                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42350966                       # Simulator tick rate (ticks/s)
host_mem_usage                                2260588                       # Number of bytes of host memory used
host_seconds                                 10903.51                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2518585038                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher        16064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst     10180288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      6506112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16702464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     10180288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10180288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       132288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          132288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher          251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       159067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       101658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              260976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2067                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2067                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher         34788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     22046040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     14089386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36170213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     22046040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22046040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          286478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               286478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          286478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        34788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     22046040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     14089386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36456691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      260976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2067                       # Number of write requests accepted
system.mem_ctrls.readBursts                    260976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2067                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16699328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  130944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16702464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               132288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     49                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            50195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              141                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  461772539000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                260976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2067                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  238542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.436809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.881283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    30.015542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       188463     84.47%     84.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33788     15.14%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          773      0.35%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           39      0.02%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2206.017241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    386.742830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3692.561350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           71     61.21%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           16     13.79%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      2.59%     77.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            5      4.31%     81.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.86%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      1.72%     84.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.86%     85.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      2.59%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            7      6.03%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            3      2.59%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            3      2.59%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.637931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.592976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.274476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     30.17%     30.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               64     55.17%     85.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      7.76%     93.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      6.03%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           116                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  10341016408                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             15233397658                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1304635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     39631.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58381.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        36.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    39460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     409                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1755502.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    15.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                656929980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                349162770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               708694980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6081300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         37679890560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8703676560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1165383840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    105796011660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     72086987040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7497687225                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           234718572225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            508.297468                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         439502099726                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1588617750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   15974860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  19765543750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 187727340031                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    4707067774                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 232010569695                       # Time in different power states
system.mem_ctrls_1.actEnergy                936032580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                497501730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1154323800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4598820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36682944480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           9453209460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            992509920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    126688219950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     55478561280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       5334701700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           237233936610                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            513.744683                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         438432825478                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1018318500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15534624000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  16132909000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 144476781336                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6786756772                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 277824609392                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   701                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3717409                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           705240792                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3718433                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            189.660750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   139.878843                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   884.121157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.136600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.863400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          650                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1193925083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1193925083                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    370875601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       370875601                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213904707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213904707                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1447207                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1447207                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       161850                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       161850                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       161856                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       161856                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    584780308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        584780308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    586227515                       # number of overall hits
system.cpu.dcache.overall_hits::total       586227515                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      5998305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5998305                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2497259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2497259                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        57046                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        57046                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      8495564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8495564                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      8552610                       # number of overall misses
system.cpu.dcache.overall_misses::total       8552610                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  63295303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  63295303000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  21483626954                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21483626954                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        54000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  84778929954                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  84778929954                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  84778929954                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  84778929954                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    376873906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    376873906                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216401966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216401966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1504253                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1504253                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    593275872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    593275872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    594780125                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    594780125                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015916                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.011540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011540                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.037923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.037923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000037                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000037                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014379                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014379                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10552.198163                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10552.198163                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8602.882983                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8602.882983                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9979.199728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9979.199728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  9912.638359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9912.638359                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          240                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1564098                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                71                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          213289                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.380282                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.333233                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3717409                       # number of writebacks
system.cpu.dcache.writebacks::total           3717409                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3037692                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3037692                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1774678                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1774678                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4812370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4812370                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4812370                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4812370                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2960613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2960613                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       722581                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       722581                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        34217                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        34217                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3683194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3683194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3717411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3717411                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  31996545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31996545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   6043899954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6043899954                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    285919500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    285919500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        48000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  38040444954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38040444954                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  38326364454                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38326364454                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.022747                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022747                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006208                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006208                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006250                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006250                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10807.405426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10807.405426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8364.321722                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8364.321722                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data  8356.065698                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8356.065698                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10328.113304                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10328.113304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10309.961544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10309.961544                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2983925                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           619131398                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2984437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            207.453331                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    62.968590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   449.030916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.122986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.877014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         707583579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        707583579                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    349296765                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       349296765                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    349296765                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        349296765                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    349296765                       # number of overall hits
system.cpu.icache.overall_hits::total       349296765                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3003058                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3003058                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3003058                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3003058                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3003058                       # number of overall misses
system.cpu.icache.overall_misses::total       3003058                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  39613209140                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39613209140                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  39613209140                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39613209140                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  39613209140                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39613209140                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    352299823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    352299823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    352299823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    352299823                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    352299823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    352299823                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008524                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008524                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008524                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008524                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008524                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008524                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13190.957064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13190.957064                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13190.957064                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13190.957064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13190.957064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13190.957064                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       834104                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             62834                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.274724                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2983925                       # number of writebacks
system.cpu.icache.writebacks::total           2983925                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        19123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19123                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        19123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        19123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19123                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2983935                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2983935                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2983935                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2983935                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2983935                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2983935                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  37885874687                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37885874687                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  37885874687                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37885874687                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  37885874687                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37885874687                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008470                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12696.615270                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12696.615270                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12696.615270                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12696.615270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12696.615270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12696.615270                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           192322                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              192331                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 99757                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2673                       # number of replacements
system.l2.tags.tagsinuse                 31282.690419                       # Cycle average of tags in use
system.l2.tags.total_refs                     8014636                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    236.399021                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31218.692988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    63.997431                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.952719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           103                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28562                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003143                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.949921                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 111597338                       # Number of tag accesses
system.l2.tags.data_accesses                111597338                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3131587                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3131587                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3311340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3311340                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       722424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                722424                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2824859                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2824859                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2893320                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2893320                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2824859                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3615744                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6440603                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2824859                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3615744                       # number of overall hits
system.l2.overall_hits::total                 6440603                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 168                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       159067                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           159067                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       101497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101497                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       159067                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       101665                       # number of demand (read+write) misses
system.l2.demand_misses::total                 260732                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       159067                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       101665                       # number of overall misses
system.l2.overall_misses::total                260732                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     15984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      15984000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  16336616000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16336616000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   8830691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8830691000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  16336616000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   8846675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25183291000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  16336616000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   8846675000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25183291000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3131587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3131587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3311340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3311340                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       722592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2983926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2983926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      2994817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2994817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2983926                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3717409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6701335                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2983926                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3717409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6701335                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000232                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.053308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.053308                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.033891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033891                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.053308                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.027348                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038907                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.053308                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.027348                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038907                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 95142.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95142.857143                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 102702.735325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102702.735325                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 87004.453334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87004.453334                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 102702.735325                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87017.901933                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96586.882316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 102702.735325                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87017.901933                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96586.882316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        18                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 2067                       # number of writebacks
system.l2.writebacks::total                      2067                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher        66211                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          66211                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            168                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       159067                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       159067                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       101490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101490                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       159067                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       101658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            260725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        66211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       159067                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       101658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           326936                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     57185608                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57185608                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        88000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        88000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     14976000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14976000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  15382214000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15382214000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   8220055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8220055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  15382214000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   8235031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23617245000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     57185608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  15382214000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   8235031000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23674430608                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.053308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.053308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.033889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.033889                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.053308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.027346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038906                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.053308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.027346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048787                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher   863.687424                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total   863.687424                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 89142.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89142.857143                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 96702.735325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96702.735325                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 80993.743226                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80993.743226                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 96702.735325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81007.210451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90582.970563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher   863.687424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 96702.735325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81007.210451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72413.042944                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        263657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       261096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             260808                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2067                       # Transaction distribution
system.membus.trans_dist::CleanEvict              606                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        260808                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       524633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 524633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16834752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16834752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            260984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  260984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              260984                       # Request fanout histogram
system.membus.reqLayer0.occupancy           136030870                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          666267842                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       190792776                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    124223855                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5797911                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    112178879                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        96773466                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.267100                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        24328405                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         8719                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     12021351                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     11347340                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       674011                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       623198                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1202129828000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                923547998                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     54242927                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1225225293                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           190792776                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    132449211                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             838127370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11672878                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         4272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2469                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        15943                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         352299945                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        219662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    898229420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.711096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.253611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        230146309     25.62%     25.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        182599853     20.33%     45.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        102092675     11.37%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        383390583     42.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    898229420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.206587                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.326650                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        120684811                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     268010601                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         409006232                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      95116083                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5411682                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     89806062                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        426974                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1407382402                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      17719902                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5411682                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        187489457                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       124505666                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5766793                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         427939053                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     147116758                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1381448850                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       9222451                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      67117413                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         629419                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       20816789                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15881690                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      9662346                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1799038296                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8197576990                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1295984995                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    670556843                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1658488625                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        140549668                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       169846                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       169118                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         226027451                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    403224435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    235384311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     23940779                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     29899139                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1373686167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       502894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1337616025                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4855044                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114058420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    285784226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    898229420                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.489170                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.152117                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    206511579     22.99%     22.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    276486406     30.78%     53.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    230152295     25.62%     79.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    140631071     15.66%     95.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     43319575      4.82%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1117448      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11046      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    898229420                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        70059928     16.09%     16.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         123218      0.03%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       525990      0.12%     16.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       231075      0.05%     16.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       244427      0.06%     16.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         3055      0.00%     16.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       274520      0.06%     16.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       299689      0.07%     16.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      2933216      0.67%     17.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      113273299     26.02%     43.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      86786756     19.93%     63.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    118879322     27.31%     90.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     41715477      9.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     543881244     40.66%     40.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       603614      0.05%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     23989701      1.79%     42.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     26324424      1.97%     44.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      7175728      0.54%     45.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2143066      0.16%     45.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     39812826      2.98%     48.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23718384      1.77%     49.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     42030783      3.14%     53.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       185249      0.01%     53.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    232578204     17.39%     70.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    179795037     13.44%     83.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    165497404     12.37%     96.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     49880361      3.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1337616025                       # Type of FU issued
system.switch_cpus.iq.rate                   1.448345                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           435349972                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.325467                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3137641589                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1109481564                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    968350238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    876024896                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    378808987                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    350381661                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1253398064                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       519567933                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13722586                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     36216623                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6351                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        43193                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     18218848                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3363685                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       563662                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5411682                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10791370                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1076658                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1374204704                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     403224435                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    235384311                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       169082                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          77650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        999541                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        43193                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3006561                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2588784                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5595345                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1327546949                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     393491571                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     10069075                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 15643                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            620572505                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        163730702                       # Number of branches executed
system.switch_cpus.iew.exec_stores          227080934                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.437442                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1320944437                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1318731899                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         698084329                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1320806438                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.427898                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.528529                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    106723664                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       486269                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5373154                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    882262968                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.428304                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.168135                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    425844256     48.27%     48.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    203903561     23.11%     71.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     93140383     10.56%     81.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36975540      4.19%     86.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     29047896      3.29%     89.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20772398      2.35%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16844870      1.91%     93.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7966948      0.90%     94.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47767116      5.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    882262968                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000008664                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1260139305                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              584173275                       # Number of memory references committed
system.switch_cpus.commit.loads             367007812                       # Number of loads committed
system.switch_cpus.commit.membars              323712                       # Number of memory barriers committed
system.switch_cpus.commit.branches          155343111                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          343119661                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         995417522                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     21578076                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    512588303     40.68%     40.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       579680      0.05%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     40.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     23880868      1.90%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     25819237      2.05%     44.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      6926263      0.55%     45.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2140749      0.17%     45.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     39083149      3.10%     48.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23279022      1.85%     50.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41511975      3.29%     53.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       156784      0.01%     53.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    208428399     16.54%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    169604025     13.46%     83.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    158579413     12.58%     96.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47561438      3.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1260139305                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47767116                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2201349682                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2749755608                       # The number of ROB writes
system.switch_cpus.timesIdled                  324787                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                25318578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1260130641                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.923548                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.923548                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.082781                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.082781                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1208708277                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       631098480                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         650441565                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        516228480                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5115187752                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        426770348                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3341595780                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      130594073                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13402685                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6701347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       273510                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          65960                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        65959                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1202129828000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5978750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3133654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3569747                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             606                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            66306                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722592                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2983934                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2994817                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8951784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11152243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20104027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    381942400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    475828352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              857770752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           68987                       # Total snoops (count)
system.tol2bus.snoopTraffic                    132800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6770330                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.218240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6430847     94.99%     94.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 339482      5.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6770330                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13402676500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4478976334                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5576139955                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
