-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Tue May 19 23:05:08 2020
-- Host        : rouholla-DevStation running 64-bit Ubuntu 18.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top bd_71ba_mipi_csi2_tx_ctrl_0_0 -prefix
--               bd_71ba_mipi_csi2_tx_ctrl_0_0_ bd_71ba_mipi_csi2_tx_ctrl_0_0_sim_netlist.vhdl
-- Design      : bd_71ba_mipi_csi2_tx_ctrl_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ : entity is "ASYNC_RST";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ : entity is "ASYNC_RST";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ : entity is "ASYNC_RST";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ : entity is "ASYNC_RST";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray : entity is "GRAY";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair19";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ : entity is "GRAY";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair15";
begin
  dest_out_bin(4) <= \dest_graysync_ff[1]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair21";
begin
  dest_out_bin(5) <= \dest_graysync_ff[1]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ : entity is "GRAY";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair17";
begin
  dest_out_bin(5) <= \dest_graysync_ff[1]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single : entity is "SINGLE";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ : entity is "SINGLE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is 2;
  attribute INIT : string;
  attribute INIT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ : entity is "SYNC_RST";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    ram_rd_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[10]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  signal \^ram_rd_en_pf\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[10]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10\ : label is "soft_lutpair2";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
  ram_rd_en_pf <= \^ram_rd_en_pf\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[10]_i_2__2_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \count_value_i[10]_i_1__2_n_0\
    );
\count_value_i[10]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \count_value_i[8]_i_2__0_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \count_value_i[10]_i_2__2_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[8]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__2_n_0\
    );
\count_value_i[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \count_value_i[8]_i_2__0_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \count_value_i[8]_i_1__2_n_0\
    );
\count_value_i[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[10]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[8]_i_2__0_n_0\
    );
\count_value_i[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__2_n_0\
    );
\count_value_i[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^ram_rd_en_pf\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[10]_i_1__2_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_1\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_1\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => ram_wr_en_pf,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I3 => \^leaving_empty0\,
      I4 => \^ram_rd_en_pf\,
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(9),
      I2 => \^q\(10),
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(10),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(10),
      I1 => \^q\(10),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(9),
      I3 => \^q\(9),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\,
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_10_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(6),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[10]_0\,
      O => \^ram_rd_en_pf\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn_13 is
  port (
    empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_en : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn_13 : entity is "xpm_counter_updn";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn_13;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair8";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1__0_n_0\
    );
\count_value_i[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2__0_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00008080"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\,
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => leaving_empty0,
      I4 => ram_wr_en_pf,
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      O => empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(8),
      I3 => \^q\(8),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(7),
      I5 => \^q\(7),
      O => \gen_pntr_flags_cc.ram_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(10),
      I1 => \^q\(10),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(9),
      I3 => \^q\(9),
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      I5 => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[6]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair4";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[10]_i_2__1_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(10),
      O => \count_value_i[10]_i_1__1_n_0\
    );
\count_value_i[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \count_value_i[8]_i_2_n_0\,
      I4 => \^q\(5),
      I5 => \^q\(7),
      O => \count_value_i[10]_i_2__1_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[8]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[8]_i_2_n_0\,
      I2 => \^q\(4),
      I3 => \^q\(6),
      I4 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \count_value_i[8]_i_2_n_0\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \count_value_i_reg[5]_0\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[8]_i_2_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => E(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair10";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i[10]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(9),
      I4 => \^q\(10),
      O => \count_value_i[10]_i_1_n_0\
    );
\count_value_i[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \count_value_i[10]_i_2_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[1]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(10),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(9),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(7 downto 3) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_2_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_3_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[11]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\,
      CI_TOP => '0',
      CO(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_4\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_5\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_6\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \^q\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      S(6) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      S(5) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      S(4) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6_n_0\,
      S(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7_n_0\,
      S(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8_n_0\,
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ram_empty_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair45";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gen_pntr_flags_cc.ram_empty_i_reg\(0) <= \^gen_pntr_flags_cc.ram_empty_i_reg\(0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i[5]_i_2__0_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => rd_en,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[5]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[5]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[5]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[5]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[5]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^gen_pntr_flags_cc.ram_empty_i_reg\(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[5]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => rd_en,
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2\(4),
      I4 => \^q\(4),
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(4),
      I4 => \^q\(4),
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => \^gen_pntr_flags_cc.ram_empty_i_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_0\ is
  port (
    empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_en : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \grdc.rd_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_0\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair49";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[5]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => count_value_i(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => count_value_i(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => rd_en,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => empty,
      O => empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000090"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg\(4),
      I4 => \^q\(4),
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\grdc.rd_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => count_value_i(5),
      I1 => \grdc.rd_data_count_i_reg[5]\(5),
      O => \grdc.rd_data_count_i[5]_i_2_n_0\
    );
\grdc.rd_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[5]\(4),
      O => \grdc.rd_data_count_i[5]_i_3_n_0\
    );
\grdc.rd_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[5]\(3),
      O => \grdc.rd_data_count_i[5]_i_4_n_0\
    );
\grdc.rd_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[5]\(2),
      O => \grdc.rd_data_count_i[5]_i_5_n_0\
    );
\grdc.rd_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[5]\(1),
      O => \grdc.rd_data_count_i[5]_i_6_n_0\
    );
\grdc.rd_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[5]\(0),
      O => \grdc.rd_data_count_i[5]_i_7_n_0\
    );
\grdc.rd_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \grdc.rd_data_count_i_reg[5]_i_1_n_3\,
      CO(3) => \grdc.rd_data_count_i_reg[5]_i_1_n_4\,
      CO(2) => \grdc.rd_data_count_i_reg[5]_i_1_n_5\,
      CO(1) => \grdc.rd_data_count_i_reg[5]_i_1_n_6\,
      CO(0) => \grdc.rd_data_count_i_reg[5]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \^q\(4 downto 0),
      O(7 downto 6) => \NLW_grdc.rd_data_count_i_reg[5]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => D(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \grdc.rd_data_count_i[5]_i_2_n_0\,
      S(4) => \grdc.rd_data_count_i[5]_i_3_n_0\,
      S(3) => \grdc.rd_data_count_i[5]_i_4_n_0\,
      S(2) => \grdc.rd_data_count_i[5]_i_5_n_0\,
      S(1) => \grdc.rd_data_count_i[5]_i_6_n_0\,
      S(0) => \grdc.rd_data_count_i[5]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_10\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_10\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[5]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair27";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[5]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => full,
      I2 => wr_en,
      I3 => rst_d1,
      I4 => wrst_busy,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[5]\(5),
      O => \gwdc.wr_data_count_i[5]_i_2_n_0\
    );
\gwdc.wr_data_count_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[5]\(4),
      O => \gwdc.wr_data_count_i[5]_i_3_n_0\
    );
\gwdc.wr_data_count_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[5]\(3),
      O => \gwdc.wr_data_count_i[5]_i_4_n_0\
    );
\gwdc.wr_data_count_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[5]\(2),
      O => \gwdc.wr_data_count_i[5]_i_5_n_0\
    );
\gwdc.wr_data_count_i[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[5]\(1),
      O => \gwdc.wr_data_count_i[5]_i_6_n_0\
    );
\gwdc.wr_data_count_i[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[5]\(0),
      O => \gwdc.wr_data_count_i[5]_i_7_n_0\
    );
\gwdc.wr_data_count_i_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \gwdc.wr_data_count_i_reg[5]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[5]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[5]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[5]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[5]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \^q\(4 downto 0),
      O(7 downto 6) => \NLW_gwdc.wr_data_count_i_reg[5]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => D(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \gwdc.wr_data_count_i[5]_i_2_n_0\,
      S(4) => \gwdc.wr_data_count_i[5]_i_3_n_0\,
      S(3) => \gwdc.wr_data_count_i[5]_i_4_n_0\,
      S(2) => \gwdc.wr_data_count_i[5]_i_5_n_0\,
      S(1) => \gwdc.wr_data_count_i[5]_i_6_n_0\,
      S(0) => \gwdc.wr_data_count_i[5]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_7\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_7\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_7\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair22";
begin
  E(0) <= \^e\(0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \count_value_i_reg[4]_0\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \count_value_i[5]_i_2__0_n_0\,
      I2 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \count_value_i_reg[5]_0\,
      I3 => rd_en,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I5 => \^q\(0),
      O => \count_value_i_reg[2]_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[5]_0\,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair47";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_1\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_1\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair51";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_11\ is
  port (
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_11\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_11\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair29";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => count_value_i(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => count_value_i(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => count_value_i(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => count_value_i(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => count_value_i(2),
      I4 => count_value_i(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => count_value_i(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => count_value_i(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => count_value_i(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => count_value_i(4),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I2 => count_value_i(3),
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I5 => count_value_i(2),
      O => \count_value_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_8\ is
  port (
    empty_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : out STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_8\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_8\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_8\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \^gen_pf_ic_rc.ram_empty_i_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ram_empty_i_i_5\ : label is "soft_lutpair25";
begin
  \gen_pf_ic_rc.ram_empty_i_reg\ <= \^gen_pf_ic_rc.ram_empty_i_reg\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \^gen_pf_ic_rc.ram_empty_i_reg\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      I5 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_2\,
      I1 => rd_en,
      O => \^gen_pf_ic_rc.ram_empty_i_reg\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => SR(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => SR(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => SR(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => SR(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\,
      I2 => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_2\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => Q(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => Q(2),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => Q(4),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized4\ is
  port (
    \count_value_i_reg[4]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair31";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \count_value_i_reg_n_0_[2]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6\ is
  port (
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    almost_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    ram_wr_en_i : in STD_LOGIC;
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_afull : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal leaving_afull : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair35";
begin
  E(0) <= \^e\(0);
  \count_value_i_reg[3]_0\(3 downto 0) <= \^count_value_i_reg[3]_0\(3 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \^count_value_i_reg[3]_0\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => \^count_value_i_reg[3]_0\(0),
      I2 => \^count_value_i_reg[3]_0\(1),
      I3 => \^count_value_i_reg[3]_0\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^count_value_i_reg[3]_0\(0),
      R => Q(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^count_value_i_reg[3]_0\(1),
      R => Q(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^count_value_i_reg[3]_0\(2),
      R => Q(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^count_value_i_reg[3]_0\(3),
      R => Q(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => Q(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA000000F2"
    )
        port map (
      I0 => almost_full,
      I1 => leaving_afull,
      I2 => going_afull,
      I3 => Q(0),
      I4 => rst_d1,
      I5 => rst,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\(3),
      I2 => \^count_value_i_reg[3]_0\(3),
      I3 => ram_wr_en_i,
      I4 => rd_en,
      I5 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => leaving_afull
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8282008200000000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(3),
      I2 => \^count_value_i_reg[3]_0\(3),
      I3 => rd_en,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I5 => ram_wr_en_i,
      O => going_afull
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(2),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(1),
      I5 => \^count_value_i_reg[3]_0\(1),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => ram_wr_en_i,
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => rd_en,
      I5 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(3),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\(2),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\(1),
      I5 => \^count_value_i_reg[3]_0\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[4]\(0),
      I2 => \grdc.rd_data_count_i_reg[4]\(2),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => \grdc.rd_data_count_i_reg[4]\(1),
      I5 => \^count_value_i_reg[3]_0\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \grdc.rd_data_count_i_reg[4]\(0),
      I2 => \^count_value_i_reg[3]_0\(1),
      I3 => \grdc.rd_data_count_i_reg[4]\(1),
      O => D(1)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_2_n_0\,
      I1 => \^count_value_i_reg[3]_0\(3),
      I2 => \grdc.rd_data_count_i_reg[4]\(3),
      O => D(2)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\(3),
      I2 => \^count_value_i_reg[3]_0\(3),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \grdc.rd_data_count_i_reg[4]\(4),
      O => D(3)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      I2 => \grdc.rd_data_count_i_reg[4]\(0),
      I3 => \^count_value_i_reg[3]_0\(0),
      I4 => \grdc.rd_data_count_i_reg[4]\(1),
      I5 => \^count_value_i_reg[3]_0\(1),
      O => \grdc.rd_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6_3\ is
  port (
    empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6_3\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6_3\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair40";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[4]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => rd_en,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => empty,
      O => empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(1),
      I4 => \grdc.rd_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair39";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7_4\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7_4\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7_4\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7_4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair42";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized8\ : entity is "xpm_counter_updn";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized8\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair43";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_12 is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_12 : entity is "xpm_fifo_reg_bit";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_12;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_12 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\,
      I3 => wr_en,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\,
      I5 => rd_en,
      O => d_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_2 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_2 : entity is "xpm_fifo_reg_bit";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_2;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_2 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_9 is
  port (
    rst_d1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    full : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_9 : entity is "xpm_fifo_reg_bit";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_9;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_9 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => full,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => wrst_busy,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec is
  port (
    ram_full_i0 : out STD_LOGIC;
    \reg_out_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec is
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
begin
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I1 => E(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \reg_out_i_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \reg_out_i_reg_n_0_[1]\,
      I3 => Q(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \reg_out_i_reg[4]_0\(0),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \reg_out_i_reg[4]_0\(1),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \reg_out_i_reg[4]_0\(2),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec_6 is
  port (
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec_6 : entity is "xpm_fifo_reg_vec";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec_6;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \^q\(4),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[4]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair53";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[4]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_15 is
  port (
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    prog_full : in STD_LOGIC;
    prog_full_i23_in : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_15 : entity is "xpm_fifo_rst";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_15;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair13";
begin
  Q(0) <= \^q\(0);
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A2EA"
    )
        port map (
      I0 => prog_full,
      I1 => prog_full_i23_in,
      I2 => ram_wr_en_pf_q,
      I3 => ram_rd_en_pf_q,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => rst,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[10]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => ram_wr_en_pf
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_5 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_5 : entity is "xpm_fifo_rst";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_5;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair44";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 25 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 25 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 53248;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 26;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 28;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base : entity is 28;
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p2_d16";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 17;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "p2_d16";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 53248;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_0\ : label is 17;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p0_d8";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 18;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 25;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "p0_d8";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 18;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 25;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 53248;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 18;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 25;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 2047;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_bram_1\ : label is 25;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => dina(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => dina(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 16) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED\(31 downto 16),
      DOUTBDOUT(15 downto 0) => doutb(15 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => doutb(17 downto 16),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 8) => B"00000000",
      DINADIN(7 downto 0) => dina(25 downto 18),
      DINBDIN(15 downto 0) => B"0000000011111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED\(15 downto 0),
      DOUTBDOUT(15 downto 8) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTBDOUT_UNCONNECTED\(15 downto 8),
      DOUTBDOUT(7 downto 0) => doutb(25 downto 18),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => rstb,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstb,
      I1 => enb,
      O => \gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 33 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 33 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 33 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 34;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ : entity is 36;
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is 1088;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\ : label is 33;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => B"00",
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOD_UNCONNECTED\(1 downto 0),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_28_33_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 35 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 35 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 35 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 576;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ : entity is 36;
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is 576;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\ : label is 35;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOE_UNCONNECTED\(1 downto 0),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_35_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ : entity is 24;
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is 768;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is 31;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\ : label is 23;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 0) => addrb(4 downto 0),
      ADDRB(4 downto 0) => addrb(4 downto 0),
      ADDRC(4 downto 0) => addrb(4 downto 0),
      ADDRD(4 downto 0) => addrb(4 downto 0),
      ADDRE(4 downto 0) => addrb(4 downto 0),
      ADDRF(4 downto 0) => addrb(4 downto 0),
      ADDRG(4 downto 0) => addrb(4 downto 0),
      ADDRH(4 downto 0) => addra(4 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_31_14_23_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_crc is
  port (
    ldf_wr_data_c : out STD_LOGIC_VECTOR ( 29 downto 0 );
    crc_valid_c : out STD_LOGIC;
    \lg_pkt_rem_wc_r0_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_packtzr_fsm_r_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_packtzr_fsm_r_reg[2]_0\ : out STD_LOGIC;
    \lg_pkt_rem_wc_r0_reg[0]_0\ : out STD_LOGIC;
    \arststages_ff_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \prv_crc_cr1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cdf_rd_en_r1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \ldf_wr_data_r_reg[24]\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[24]_0\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[25]\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[25]_0\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[26]\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[27]\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[28]\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[29]\ : in STD_LOGIC;
    \ldf_wr_data_r[34]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ppi_clk_rst_n : in STD_LOGIC;
    \ldf_wr_data_r_reg[8]\ : in STD_LOGIC;
    \ldf_wr_data_r_reg[8]_0\ : in STD_LOGIC;
    ldf_wr_en_c3 : in STD_LOGIC;
    ppi_clk : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_crc;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_crc is
  signal \^arststages_ff_reg[1]\ : STD_LOGIC;
  signal crc_en_c : STD_LOGIC_VECTOR ( 0 to 0 );
  signal crc_out_c : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^crc_valid_c\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ldf_crc_data_c : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal ldf_wr_data_crc_init : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ldf_wr_data_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[22]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[22]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[22]_i_5_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[22]_i_6_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[22]_i_7_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[22]_i_8_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[23]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[24]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[25]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[26]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[27]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[29]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[30]_i_10_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[30]_i_6_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[30]_i_7_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[30]_i_8_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[30]_i_9_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_11_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_12_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_13_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_14_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_16_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_17_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_18_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_5_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_6_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_7_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[31]_i_9_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[35]_i_6_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[35]_i_7_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[35]_i_8_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[35]_i_9_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \^lg_pkt_rem_wc_r0_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lg_pkt_rem_wc_r0_reg[0]_0\ : STD_LOGIC;
  signal \nxt_crc_16bit_10__8\ : STD_LOGIC;
  signal \nxt_crc_16bit_12__3\ : STD_LOGIC;
  signal \nxt_crc_16bit_13__4\ : STD_LOGIC;
  signal \nxt_crc_16bit_4__2\ : STD_LOGIC;
  signal \nxt_crc_16bit_5__4\ : STD_LOGIC;
  signal \nxt_crc_16bit_6__6\ : STD_LOGIC;
  signal \nxt_crc_16bit_8__6\ : STD_LOGIC;
  signal \nxt_crc_16bit_9__6\ : STD_LOGIC;
  signal nxt_crc_24bit : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal nxt_crc_32bit : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal \nxt_crc_32bit061_out__4\ : STD_LOGIC;
  signal nxt_crc_8bit : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_0_in221_in : STD_LOGIC;
  signal p_0_in231_in : STD_LOGIC;
  signal p_0_in241_in : STD_LOGIC;
  signal p_0_in245_in : STD_LOGIC;
  signal p_0_in251_in : STD_LOGIC;
  signal p_1_in242_in : STD_LOGIC;
  signal p_1_in261_in : STD_LOGIC;
  signal p_1_in267_in : STD_LOGIC;
  signal p_1_in273_in : STD_LOGIC;
  signal p_1_in304_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_2_in257_in : STD_LOGIC;
  signal p_5_in280_in : STD_LOGIC;
  signal \prv_crc_cr0[0]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[0]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[0]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_11_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_12_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[4]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[0]\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[1]\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[2]\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[3]\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[4]\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[5]\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[6]\ : STD_LOGIC;
  signal \prv_crc_cr0_reg_n_0_[7]\ : STD_LOGIC;
  signal prv_crc_cr1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prv_crc_cr1[0]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[10]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[11]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[12]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[13]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[14]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[15]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[1]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[2]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[3]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[4]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[5]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[6]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[7]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[8]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr1[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ldf_wr_data_r[0]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[10]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[11]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[12]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[13]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[13]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[14]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[15]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[22]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[2]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[30]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[30]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[31]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[35]_i_6\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[3]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[4]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[5]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[6]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[7]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[8]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[9]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \prv_crc_cr0[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_7\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_8\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_6\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_7\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \prv_crc_cr0[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \prv_crc_cr0[4]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \prv_crc_cr0[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \prv_crc_cr0[7]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_7\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_8\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_9\ : label is "soft_lutpair195";
begin
  \arststages_ff_reg[1]\ <= \^arststages_ff_reg[1]\;
  crc_valid_c <= \^crc_valid_c\;
  \lg_pkt_rem_wc_r0_reg[0]\(0) <= \^lg_pkt_rem_wc_r0_reg[0]\(0);
  \lg_pkt_rem_wc_r0_reg[0]_0\ <= \^lg_pkt_rem_wc_r0_reg[0]_0\;
\ldf_wr_data_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(0),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(0),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(0)
    );
\ldf_wr_data_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[0]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(0),
      O => ldf_wr_data_crc_init(0)
    );
\ldf_wr_data_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(10),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(10),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => \ldf_wr_data_r[10]_i_3_n_0\,
      O => ldf_wr_data_c(10)
    );
\ldf_wr_data_r[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(2),
      O => ldf_wr_data_crc_init(10)
    );
\ldf_wr_data_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FFE2FFFFFF"
    )
        port map (
      I0 => Q(10),
      I1 => \ldf_wr_data_r[13]_i_4_n_0\,
      I2 => crc_out_c(2),
      I3 => cdf_rd_en_r1,
      I4 => \prv_crc_cr1_reg[0]_0\(3),
      I5 => \prv_crc_cr1_reg[0]_0\(4),
      O => \ldf_wr_data_r[10]_i_3_n_0\
    );
\ldf_wr_data_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(11),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(11),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => \ldf_wr_data_r[11]_i_3_n_0\,
      O => ldf_wr_data_c(11)
    );
\ldf_wr_data_r[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(3),
      O => ldf_wr_data_crc_init(11)
    );
\ldf_wr_data_r[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FFE2FFFFFF"
    )
        port map (
      I0 => Q(11),
      I1 => \ldf_wr_data_r[13]_i_4_n_0\,
      I2 => crc_out_c(3),
      I3 => cdf_rd_en_r1,
      I4 => \prv_crc_cr1_reg[0]_0\(3),
      I5 => \prv_crc_cr1_reg[0]_0\(4),
      O => \ldf_wr_data_r[11]_i_3_n_0\
    );
\ldf_wr_data_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(12),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(12),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => \ldf_wr_data_r[12]_i_3_n_0\,
      O => ldf_wr_data_c(12)
    );
\ldf_wr_data_r[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(4),
      O => ldf_wr_data_crc_init(12)
    );
\ldf_wr_data_r[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FFE2FFFFFF"
    )
        port map (
      I0 => Q(12),
      I1 => \ldf_wr_data_r[13]_i_4_n_0\,
      I2 => crc_out_c(4),
      I3 => cdf_rd_en_r1,
      I4 => \prv_crc_cr1_reg[0]_0\(3),
      I5 => \prv_crc_cr1_reg[0]_0\(4),
      O => \ldf_wr_data_r[12]_i_3_n_0\
    );
\ldf_wr_data_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(13),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(13),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => \ldf_wr_data_r[13]_i_3_n_0\,
      O => ldf_wr_data_c(13)
    );
\ldf_wr_data_r[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(5),
      O => ldf_wr_data_crc_init(13)
    );
\ldf_wr_data_r[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FFE2FFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => \ldf_wr_data_r[13]_i_4_n_0\,
      I2 => crc_out_c(5),
      I3 => cdf_rd_en_r1,
      I4 => \prv_crc_cr1_reg[0]_0\(3),
      I5 => \prv_crc_cr1_reg[0]_0\(4),
      O => \ldf_wr_data_r[13]_i_3_n_0\
    );
\ldf_wr_data_r[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \ldf_wr_data_r[35]_i_9_n_0\,
      I1 => \ldf_wr_data_r[35]_i_8_n_0\,
      I2 => \ldf_wr_data_r[35]_i_7_n_0\,
      I3 => \ldf_wr_data_r[34]_i_2_0\(1),
      I4 => \ldf_wr_data_r[35]_i_6_n_0\,
      O => \ldf_wr_data_r[13]_i_4_n_0\
    );
\ldf_wr_data_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => Q(14),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(14),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => ldf_crc_data_c(14),
      I5 => \^crc_valid_c\,
      O => ldf_wr_data_c(14)
    );
\ldf_wr_data_r[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(6),
      O => ldf_wr_data_crc_init(14)
    );
\ldf_wr_data_r[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \ldf_wr_data_r[22]_i_3_n_0\,
      I1 => crc_en_c(0),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => Q(14),
      O => ldf_crc_data_c(14)
    );
\ldf_wr_data_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B8BBB8BB"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(15),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => ldf_crc_data_c(15),
      I5 => \^crc_valid_c\,
      O => ldf_wr_data_c(15)
    );
\ldf_wr_data_r[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(7),
      O => ldf_wr_data_crc_init(15)
    );
\ldf_wr_data_r[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \ldf_wr_data_r[23]_i_3_n_0\,
      I1 => crc_en_c(0),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => Q(15),
      O => ldf_crc_data_c(15)
    );
\ldf_wr_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80AABFAA80"
    )
        port map (
      I0 => Q(16),
      I1 => \prv_crc_cr1_reg[0]_0\(0),
      I2 => cdf_rd_en_r1,
      I3 => \prv_crc_cr1_reg[0]_0\(1),
      I4 => \ldf_wr_data_r[16]_i_2_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(16)
    );
\ldf_wr_data_r[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_out_c(8),
      I3 => crc_en_c(0),
      I4 => crc_out_c(0),
      I5 => Q(16),
      O => \ldf_wr_data_r[16]_i_2_n_0\
    );
\ldf_wr_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80AABFAA80"
    )
        port map (
      I0 => Q(17),
      I1 => \prv_crc_cr1_reg[0]_0\(0),
      I2 => cdf_rd_en_r1,
      I3 => \prv_crc_cr1_reg[0]_0\(1),
      I4 => \ldf_wr_data_r[17]_i_2_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(17)
    );
\ldf_wr_data_r[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_out_c(9),
      I3 => crc_en_c(0),
      I4 => crc_out_c(1),
      I5 => Q(17),
      O => \ldf_wr_data_r[17]_i_2_n_0\
    );
\ldf_wr_data_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80AABFAA80"
    )
        port map (
      I0 => Q(18),
      I1 => \prv_crc_cr1_reg[0]_0\(0),
      I2 => cdf_rd_en_r1,
      I3 => \prv_crc_cr1_reg[0]_0\(1),
      I4 => \ldf_wr_data_r[18]_i_2_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(18)
    );
\ldf_wr_data_r[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_out_c(10),
      I3 => crc_en_c(0),
      I4 => crc_out_c(2),
      I5 => Q(18),
      O => \ldf_wr_data_r[18]_i_2_n_0\
    );
\ldf_wr_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80AABFAA80"
    )
        port map (
      I0 => Q(19),
      I1 => \prv_crc_cr1_reg[0]_0\(0),
      I2 => cdf_rd_en_r1,
      I3 => \prv_crc_cr1_reg[0]_0\(1),
      I4 => \ldf_wr_data_r[19]_i_2_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(19)
    );
\ldf_wr_data_r[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_out_c(11),
      I3 => crc_en_c(0),
      I4 => crc_out_c(3),
      I5 => Q(19),
      O => \ldf_wr_data_r[19]_i_2_n_0\
    );
\ldf_wr_data_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(1),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(1),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(1)
    );
\ldf_wr_data_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[1]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(1),
      O => ldf_wr_data_crc_init(1)
    );
\ldf_wr_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80AABFAA80"
    )
        port map (
      I0 => Q(20),
      I1 => \prv_crc_cr1_reg[0]_0\(0),
      I2 => cdf_rd_en_r1,
      I3 => \prv_crc_cr1_reg[0]_0\(1),
      I4 => \ldf_wr_data_r[20]_i_2_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(20)
    );
\ldf_wr_data_r[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_out_c(12),
      I3 => crc_en_c(0),
      I4 => crc_out_c(4),
      I5 => Q(20),
      O => \ldf_wr_data_r[20]_i_2_n_0\
    );
\ldf_wr_data_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA80AABFAA80"
    )
        port map (
      I0 => Q(21),
      I1 => \prv_crc_cr1_reg[0]_0\(0),
      I2 => cdf_rd_en_r1,
      I3 => \prv_crc_cr1_reg[0]_0\(1),
      I4 => \ldf_wr_data_r[21]_i_2_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(21)
    );
\ldf_wr_data_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A822200020"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_out_c(13),
      I3 => crc_en_c(0),
      I4 => crc_out_c(5),
      I5 => Q(21),
      O => \ldf_wr_data_r[21]_i_2_n_0\
    );
\ldf_wr_data_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888CCD88888"
    )
        port map (
      I0 => p_1_in,
      I1 => Q(22),
      I2 => \ldf_wr_data_r[22]_i_2_n_0\,
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => \^crc_valid_c\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(22)
    );
\ldf_wr_data_r[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFE00"
    )
        port map (
      I0 => \ldf_wr_data_r[22]_i_3_n_0\,
      I1 => \ldf_wr_data_r[22]_i_4_n_0\,
      I2 => \ldf_wr_data_r[22]_i_5_n_0\,
      I3 => crc_en_c(0),
      I4 => \ldf_wr_data_r[30]_i_6_n_0\,
      I5 => \ldf_wr_data_r[22]_i_6_n_0\,
      O => \ldf_wr_data_r[22]_i_2_n_0\
    );
\ldf_wr_data_r[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202023202323202"
    )
        port map (
      I0 => nxt_crc_8bit(6),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_en_c(0),
      I3 => \ldf_wr_data_r[22]_i_7_n_0\,
      I4 => \prv_crc_cr0[1]_i_5_n_0\,
      I5 => \ldf_wr_data_r[31]_i_18_n_0\,
      O => \ldf_wr_data_r[22]_i_3_n_0\
    );
\ldf_wr_data_r[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_5_n_0\,
      I1 => \prv_crc_cr0[11]_i_5_n_0\,
      I2 => \ldf_wr_data_r[22]_i_8_n_0\,
      I3 => \ldf_wr_data_r[30]_i_9_n_0\,
      I4 => \ldf_wr_data_r[30]_i_8_n_0\,
      I5 => \prv_crc_cr0[11]_i_7_n_0\,
      O => \ldf_wr_data_r[22]_i_4_n_0\
    );
\ldf_wr_data_r[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69960000"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_4_n_0\,
      I1 => \ldf_wr_data_r[31]_i_5_n_0\,
      I2 => \ldf_wr_data_r[30]_i_7_n_0\,
      I3 => Q(19),
      I4 => \prv_crc_cr0[15]_i_9_n_0\,
      O => \ldf_wr_data_r[22]_i_5_n_0\
    );
\ldf_wr_data_r[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96000000960000"
    )
        port map (
      I0 => \ldf_wr_data_r[30]_i_9_n_0\,
      I1 => \ldf_wr_data_r[22]_i_7_n_0\,
      I2 => \prv_crc_cr0[5]_i_5_n_0\,
      I3 => crc_en_c(0),
      I4 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I5 => nxt_crc_32bit(14),
      O => \ldf_wr_data_r[22]_i_6_n_0\
    );
\ldf_wr_data_r[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => data0(3),
      I1 => prv_crc_cr1(11),
      I2 => \^crc_valid_c\,
      I3 => Q(11),
      I4 => nxt_crc_8bit(11),
      O => \ldf_wr_data_r[22]_i_7_n_0\
    );
\ldf_wr_data_r[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => Q(1),
      I1 => \prv_crc_cr0_reg_n_0_[1]\,
      I2 => prv_crc_cr1(1),
      I3 => \^crc_valid_c\,
      I4 => Q(16),
      O => \ldf_wr_data_r[22]_i_8_n_0\
    );
\ldf_wr_data_r[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_5_n_0\,
      I1 => \ldf_wr_data_r[30]_i_8_n_0\,
      I2 => \ldf_wr_data_r[31]_i_12_n_0\,
      I3 => Q(19),
      I4 => \ldf_wr_data_r[22]_i_7_n_0\,
      I5 => \prv_crc_cr0[13]_i_9_n_0\,
      O => nxt_crc_32bit(14)
    );
\ldf_wr_data_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888CCD88888"
    )
        port map (
      I0 => p_1_in,
      I1 => Q(23),
      I2 => \ldf_wr_data_r[23]_i_2_n_0\,
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => \^crc_valid_c\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(23)
    );
\ldf_wr_data_r[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => \ldf_wr_data_r[23]_i_3_n_0\,
      I1 => nxt_crc_32bit(7),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => crc_out_c(15),
      O => \ldf_wr_data_r[23]_i_2_n_0\
    );
\ldf_wr_data_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF028AA820"
    )
        port map (
      I0 => \ldf_wr_data_r[13]_i_4_n_0\,
      I1 => \^crc_valid_c\,
      I2 => prv_crc_cr1(15),
      I3 => data0(7),
      I4 => nxt_crc_8bit(12),
      I5 => \ldf_wr_data_r[23]_i_4_n_0\,
      O => \ldf_wr_data_r[23]_i_3_n_0\
    );
\ldf_wr_data_r[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096696996"
    )
        port map (
      I0 => \ldf_wr_data_r[30]_i_10_n_0\,
      I1 => \prv_crc_cr0[12]_i_7_n_0\,
      I2 => \ldf_wr_data_r[30]_i_7_n_0\,
      I3 => nxt_crc_8bit(11),
      I4 => \ldf_wr_data_r[31]_i_9_n_0\,
      I5 => \^lg_pkt_rem_wc_r0_reg[0]_0\,
      O => \ldf_wr_data_r[23]_i_4_n_0\
    );
\ldf_wr_data_r[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60606F60"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[24]\,
      I1 => \ldf_wr_data_r_reg[24]_0\,
      I2 => p_1_in,
      I3 => \ldf_wr_data_r[24]_i_4_n_0\,
      I4 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(24)
    );
\ldf_wr_data_r[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => crc_out_c(0),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => crc_out_c(8),
      I5 => Q(24),
      O => \ldf_wr_data_r[24]_i_4_n_0\
    );
\ldf_wr_data_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600960096FF9600"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[25]\,
      I1 => \ldf_wr_data_r_reg[25]_0\,
      I2 => Q(14),
      I3 => p_1_in,
      I4 => \ldf_wr_data_r[25]_i_4_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(25)
    );
\ldf_wr_data_r[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => crc_out_c(1),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => crc_out_c(9),
      I5 => Q(25),
      O => \ldf_wr_data_r[25]_i_4_n_0\
    );
\ldf_wr_data_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600960096FF9600"
    )
        port map (
      I0 => Q(18),
      I1 => Q(6),
      I2 => \ldf_wr_data_r_reg[26]\,
      I3 => p_1_in,
      I4 => \ldf_wr_data_r[26]_i_3_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(26)
    );
\ldf_wr_data_r[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => crc_out_c(2),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => crc_out_c(10),
      I5 => Q(26),
      O => \ldf_wr_data_r[26]_i_3_n_0\
    );
\ldf_wr_data_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600960096FF9600"
    )
        port map (
      I0 => Q(9),
      I1 => Q(14),
      I2 => \ldf_wr_data_r_reg[27]\,
      I3 => p_1_in,
      I4 => \ldf_wr_data_r[27]_i_3_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(27)
    );
\ldf_wr_data_r[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => crc_out_c(3),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => crc_out_c(11),
      I5 => Q(27),
      O => \ldf_wr_data_r[27]_i_3_n_0\
    );
\ldf_wr_data_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600960096FF9600"
    )
        port map (
      I0 => Q(18),
      I1 => Q(6),
      I2 => \ldf_wr_data_r_reg[28]\,
      I3 => p_1_in,
      I4 => \ldf_wr_data_r[28]_i_3_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(28)
    );
\ldf_wr_data_r[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => crc_out_c(4),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => crc_out_c(12),
      I5 => Q(28),
      O => \ldf_wr_data_r[28]_i_3_n_0\
    );
\ldf_wr_data_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600960096FF9600"
    )
        port map (
      I0 => Q(18),
      I1 => Q(14),
      I2 => \ldf_wr_data_r_reg[29]\,
      I3 => p_1_in,
      I4 => \ldf_wr_data_r[29]_i_3_n_0\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => ldf_wr_data_c(29)
    );
\ldf_wr_data_r[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => crc_out_c(5),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => crc_out_c(13),
      I5 => Q(29),
      O => \ldf_wr_data_r[29]_i_3_n_0\
    );
\ldf_wr_data_r[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(2),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(2),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(2)
    );
\ldf_wr_data_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[2]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(2),
      O => ldf_wr_data_crc_init(2)
    );
\ldf_wr_data_r[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400040"
    )
        port map (
      I0 => \prv_crc_cr1_reg[0]_0\(2),
      I1 => \^crc_valid_c\,
      I2 => \ldf_wr_data_r[30]_i_2_n_0\,
      I3 => crc_en_c(0),
      I4 => \ldf_wr_data_r[30]_i_3_n_0\,
      I5 => p_1_in,
      O => \FSM_onehot_packtzr_fsm_r_reg[2]\
    );
\ldf_wr_data_r[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057A8FFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(1),
      I4 => \prv_crc_cr0_reg_n_0_[1]\,
      I5 => Q(1),
      O => \ldf_wr_data_r[30]_i_10_n_0\
    );
\ldf_wr_data_r[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E020"
    )
        port map (
      I0 => nxt_crc_24bit(6),
      I1 => crc_en_c(0),
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => nxt_crc_32bit(6),
      O => \ldf_wr_data_r[30]_i_2_n_0\
    );
\ldf_wr_data_r[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => \ldf_wr_data_r[30]_i_6_n_0\,
      O => \ldf_wr_data_r[30]_i_3_n_0\
    );
\ldf_wr_data_r[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(19),
      I1 => \ldf_wr_data_r[30]_i_7_n_0\,
      I2 => \ldf_wr_data_r[31]_i_5_n_0\,
      I3 => \prv_crc_cr0[14]_i_4_n_0\,
      O => nxt_crc_24bit(6)
    );
\ldf_wr_data_r[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \ldf_wr_data_r[30]_i_8_n_0\,
      I1 => \ldf_wr_data_r[30]_i_9_n_0\,
      I2 => Q(16),
      I3 => \ldf_wr_data_r[30]_i_10_n_0\,
      I4 => \prv_crc_cr0[11]_i_5_n_0\,
      I5 => \ldf_wr_data_r[31]_i_5_n_0\,
      O => nxt_crc_32bit(6)
    );
\ldf_wr_data_r[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02323202"
    )
        port map (
      I0 => nxt_crc_8bit(14),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_en_c(0),
      I3 => \prv_crc_cr0[14]_i_4_n_0\,
      I4 => nxt_crc_8bit(11),
      O => \ldf_wr_data_r[30]_i_6_n_0\
    );
\ldf_wr_data_r[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_13_n_0\,
      I1 => Q(0),
      I2 => \prv_crc_cr0_reg_n_0_[0]\,
      I3 => prv_crc_cr1(0),
      I4 => \^crc_valid_c\,
      O => \ldf_wr_data_r[30]_i_7_n_0\
    );
\ldf_wr_data_r[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => Q(18),
      I1 => Q(22),
      I2 => Q(8),
      I3 => data0(0),
      I4 => prv_crc_cr1(8),
      I5 => \^crc_valid_c\,
      O => \ldf_wr_data_r[30]_i_8_n_0\
    );
\ldf_wr_data_r[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_9_n_0\,
      I1 => data0(6),
      I2 => prv_crc_cr1(14),
      I3 => \^crc_valid_c\,
      I4 => Q(14),
      O => \ldf_wr_data_r[30]_i_9_n_0\
    );
\ldf_wr_data_r[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400040"
    )
        port map (
      I0 => \prv_crc_cr1_reg[0]_0\(2),
      I1 => \^crc_valid_c\,
      I2 => \ldf_wr_data_r[31]_i_2_n_0\,
      I3 => crc_en_c(0),
      I4 => \ldf_wr_data_r[31]_i_4_n_0\,
      I5 => p_1_in,
      O => \FSM_onehot_packtzr_fsm_r_reg[2]_0\
    );
\ldf_wr_data_r[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => data0(7),
      I1 => prv_crc_cr1(15),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_5_in280_in
    );
\ldf_wr_data_r[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555666A9995AAAA"
    )
        port map (
      I0 => Q(11),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      I4 => prv_crc_cr1(11),
      I5 => data0(3),
      O => \ldf_wr_data_r[31]_i_11_n_0\
    );
\ldf_wr_data_r[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057A8FFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(4),
      I4 => \prv_crc_cr0_reg_n_0_[4]\,
      I5 => Q(4),
      O => \ldf_wr_data_r[31]_i_12_n_0\
    );
\ldf_wr_data_r[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057A8FFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(8),
      I4 => data0(0),
      I5 => Q(8),
      O => \ldf_wr_data_r[31]_i_13_n_0\
    );
\ldf_wr_data_r[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057A8FFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(0),
      I4 => \prv_crc_cr0_reg_n_0_[0]\,
      I5 => Q(0),
      O => \ldf_wr_data_r[31]_i_14_n_0\
    );
\ldf_wr_data_r[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => \prv_crc_cr0_reg_n_0_[1]\,
      I1 => prv_crc_cr1(1),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_1_in304_in
    );
\ldf_wr_data_r[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057A8FFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(9),
      I4 => data0(1),
      I5 => Q(9),
      O => \ldf_wr_data_r[31]_i_16_n_0\
    );
\ldf_wr_data_r[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_5_in280_in,
      I1 => Q(15),
      I2 => \ldf_wr_data_r[22]_i_7_n_0\,
      I3 => Q(17),
      I4 => \ldf_wr_data_r[31]_i_16_n_0\,
      O => \ldf_wr_data_r[31]_i_17_n_0\
    );
\ldf_wr_data_r[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_8_n_0\,
      I1 => \prv_crc_cr0_reg_n_0_[2]\,
      I2 => prv_crc_cr1(2),
      I3 => \^crc_valid_c\,
      I4 => Q(2),
      O => \ldf_wr_data_r[31]_i_18_n_0\
    );
\ldf_wr_data_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF96000000960000"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_5_n_0\,
      I1 => \ldf_wr_data_r[31]_i_6_n_0\,
      I2 => \ldf_wr_data_r[31]_i_7_n_0\,
      I3 => crc_en_c(0),
      I4 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I5 => nxt_crc_32bit(7),
      O => \ldf_wr_data_r[31]_i_2_n_0\
    );
\ldf_wr_data_r[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA08"
    )
        port map (
      I0 => \ldf_wr_data_r[35]_i_6_n_0\,
      I1 => \ldf_wr_data_r[34]_i_2_0\(1),
      I2 => \ldf_wr_data_r[34]_i_2_0\(0),
      I3 => \ldf_wr_data_r[35]_i_7_n_0\,
      I4 => \ldf_wr_data_r[35]_i_8_n_0\,
      I5 => \ldf_wr_data_r[35]_i_9_n_0\,
      O => crc_en_c(0)
    );
\ldf_wr_data_r[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_out_c(15),
      O => \ldf_wr_data_r[31]_i_4_n_0\
    );
\ldf_wr_data_r[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_9_n_0\,
      I1 => p_5_in280_in,
      I2 => Q(15),
      I3 => nxt_crc_8bit(11),
      I4 => \ldf_wr_data_r[31]_i_11_n_0\,
      O => \ldf_wr_data_r[31]_i_5_n_0\
    );
\ldf_wr_data_r[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_12_n_0\,
      I1 => Q(12),
      I2 => \^crc_valid_c\,
      I3 => prv_crc_cr1(12),
      I4 => data0(4),
      I5 => Q(20),
      O => \ldf_wr_data_r[31]_i_6_n_0\
    );
\ldf_wr_data_r[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(16),
      I1 => \ldf_wr_data_r[31]_i_13_n_0\,
      I2 => \ldf_wr_data_r[31]_i_14_n_0\,
      I3 => p_1_in304_in,
      I4 => Q(1),
      I5 => \ldf_wr_data_r[31]_i_16_n_0\,
      O => \ldf_wr_data_r[31]_i_7_n_0\
    );
\ldf_wr_data_r[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_7_n_0\,
      I1 => \prv_crc_cr0[11]_i_6_n_0\,
      I2 => \ldf_wr_data_r[31]_i_17_n_0\,
      I3 => \ldf_wr_data_r[31]_i_18_n_0\,
      I4 => \prv_crc_cr0[7]_i_3_n_0\,
      I5 => \ldf_wr_data_r[31]_i_6_n_0\,
      O => nxt_crc_32bit(7)
    );
\ldf_wr_data_r[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057A8FFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(7),
      I4 => \prv_crc_cr0_reg_n_0_[7]\,
      I5 => Q(7),
      O => \ldf_wr_data_r[31]_i_9_n_0\
    );
\ldf_wr_data_r[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \ldf_wr_data_r[35]_i_9_n_0\,
      I1 => \ldf_wr_data_r[35]_i_8_n_0\,
      I2 => \ldf_wr_data_r[35]_i_7_n_0\,
      I3 => \ldf_wr_data_r[34]_i_2_0\(0),
      I4 => \ldf_wr_data_r[34]_i_2_0\(1),
      I5 => \ldf_wr_data_r[35]_i_6_n_0\,
      O => \^lg_pkt_rem_wc_r0_reg[0]_0\
    );
\ldf_wr_data_r[35]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ppi_clk_rst_n,
      O => \^arststages_ff_reg[1]\
    );
\ldf_wr_data_r[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA80"
    )
        port map (
      I0 => \ldf_wr_data_r[35]_i_6_n_0\,
      I1 => \ldf_wr_data_r[34]_i_2_0\(0),
      I2 => \ldf_wr_data_r[34]_i_2_0\(1),
      I3 => \ldf_wr_data_r[35]_i_7_n_0\,
      I4 => \ldf_wr_data_r[35]_i_8_n_0\,
      I5 => \ldf_wr_data_r[35]_i_9_n_0\,
      O => \^lg_pkt_rem_wc_r0_reg[0]\(0)
    );
\ldf_wr_data_r[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \prv_crc_cr1_reg[0]_0\(4),
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => cdf_rd_en_r1,
      O => \^crc_valid_c\
    );
\ldf_wr_data_r[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr1_reg[0]_0\(3),
      I1 => \prv_crc_cr1_reg[0]_0\(4),
      O => \ldf_wr_data_r[35]_i_6_n_0\
    );
\ldf_wr_data_r[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ldf_wr_data_r[34]_i_2_0\(4),
      I1 => \ldf_wr_data_r[34]_i_2_0\(3),
      I2 => \ldf_wr_data_r[34]_i_2_0\(7),
      I3 => \ldf_wr_data_r[34]_i_2_0\(8),
      I4 => \ldf_wr_data_r[34]_i_2_0\(5),
      I5 => \ldf_wr_data_r[34]_i_2_0\(6),
      O => \ldf_wr_data_r[35]_i_7_n_0\
    );
\ldf_wr_data_r[35]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ldf_wr_data_r[34]_i_2_0\(14),
      I1 => \ldf_wr_data_r[34]_i_2_0\(13),
      I2 => \ldf_wr_data_r[34]_i_2_0\(2),
      I3 => \ldf_wr_data_r[34]_i_2_0\(15),
      O => \ldf_wr_data_r[35]_i_8_n_0\
    );
\ldf_wr_data_r[35]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ldf_wr_data_r[34]_i_2_0\(10),
      I1 => \ldf_wr_data_r[34]_i_2_0\(9),
      I2 => \ldf_wr_data_r[34]_i_2_0\(12),
      I3 => \ldf_wr_data_r[34]_i_2_0\(11),
      O => \ldf_wr_data_r[35]_i_9_n_0\
    );
\ldf_wr_data_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(3),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(3),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(3)
    );
\ldf_wr_data_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[3]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(3),
      O => ldf_wr_data_crc_init(3)
    );
\ldf_wr_data_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(4),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(4),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(4)
    );
\ldf_wr_data_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[4]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(4),
      O => ldf_wr_data_crc_init(4)
    );
\ldf_wr_data_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(5),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(5),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(5)
    );
\ldf_wr_data_r[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[5]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(5),
      O => ldf_wr_data_crc_init(5)
    );
\ldf_wr_data_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(6),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(6),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(6)
    );
\ldf_wr_data_r[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[6]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(6),
      O => ldf_wr_data_crc_init(6)
    );
\ldf_wr_data_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF40EF45"
    )
        port map (
      I0 => p_1_in,
      I1 => ldf_wr_data_crc_init(7),
      I2 => \prv_crc_cr1_reg[0]_0\(2),
      I3 => Q(7),
      I4 => \^crc_valid_c\,
      O => ldf_wr_data_c(7)
    );
\ldf_wr_data_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \prv_crc_cr0_reg_n_0_[7]\,
      I2 => ldf_wr_en_c3,
      I3 => data0(7),
      O => ldf_wr_data_crc_init(7)
    );
\ldf_wr_data_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(8),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(8),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => \ldf_wr_data_r[8]_i_3_n_0\,
      O => ldf_wr_data_c(8)
    );
\ldf_wr_data_r[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(0),
      O => ldf_wr_data_crc_init(8)
    );
\ldf_wr_data_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FFE2FFFFFF"
    )
        port map (
      I0 => Q(8),
      I1 => \ldf_wr_data_r[13]_i_4_n_0\,
      I2 => crc_out_c(0),
      I3 => cdf_rd_en_r1,
      I4 => \prv_crc_cr1_reg[0]_0\(3),
      I5 => \prv_crc_cr1_reg[0]_0\(4),
      O => \ldf_wr_data_r[8]_i_3_n_0\
    );
\ldf_wr_data_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => Q(9),
      I1 => p_1_in,
      I2 => ldf_wr_data_crc_init(9),
      I3 => \prv_crc_cr1_reg[0]_0\(2),
      I4 => \ldf_wr_data_r[9]_i_3_n_0\,
      O => ldf_wr_data_c(9)
    );
\ldf_wr_data_r[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ldf_wr_data_r_reg[8]\,
      I1 => \ldf_wr_data_r_reg[8]_0\,
      I2 => data0(1),
      O => ldf_wr_data_crc_init(9)
    );
\ldf_wr_data_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFE2FFE2FFFFFF"
    )
        port map (
      I0 => Q(9),
      I1 => \ldf_wr_data_r[13]_i_4_n_0\,
      I2 => crc_out_c(1),
      I3 => cdf_rd_en_r1,
      I4 => \prv_crc_cr1_reg[0]_0\(3),
      I5 => \prv_crc_cr1_reg[0]_0\(4),
      O => \ldf_wr_data_r[9]_i_3_n_0\
    );
\prv_crc_cr0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(0),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(0)
    );
\prv_crc_cr0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEAAAA"
    )
        port map (
      I0 => \prv_crc_cr0[0]_i_3_n_0\,
      I1 => \prv_crc_cr0[0]_i_4_n_0\,
      I2 => Q(24),
      I3 => Q(28),
      I4 => \prv_crc_cr0[11]_i_7_n_0\,
      I5 => \prv_crc_cr0[0]_i_5_n_0\,
      O => crc_out_c(0)
    );
\prv_crc_cr0[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202023202323202"
    )
        port map (
      I0 => nxt_crc_8bit(0),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_en_c(0),
      I3 => \ldf_wr_data_r[31]_i_13_n_0\,
      I4 => \prv_crc_cr0[11]_i_9_n_0\,
      I5 => \prv_crc_cr0[12]_i_7_n_0\,
      O => \prv_crc_cr0[0]_i_3_n_0\
    );
\prv_crc_cr0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_7_n_0\,
      I1 => \ldf_wr_data_r[31]_i_6_n_0\,
      I2 => \ldf_wr_data_r[31]_i_14_n_0\,
      I3 => Q(21),
      I4 => \prv_crc_cr0[14]_i_7_n_0\,
      I5 => \prv_crc_cr0[14]_i_8_n_0\,
      O => \prv_crc_cr0[0]_i_4_n_0\
    );
\prv_crc_cr0[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69960000"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_6_n_0\,
      I1 => \prv_crc_cr0[9]_i_7_n_0\,
      I2 => \prv_crc_cr0[14]_i_6_n_0\,
      I3 => Q(16),
      I4 => \prv_crc_cr0[15]_i_9_n_0\,
      O => \prv_crc_cr0[0]_i_5_n_0\
    );
\prv_crc_cr0[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_8_n_0\,
      I1 => p_0_in221_in,
      I2 => p_0_in241_in,
      I3 => Q(4),
      I4 => Q(0),
      O => nxt_crc_8bit(0)
    );
\prv_crc_cr0[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => data0(0),
      I1 => prv_crc_cr1(8),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_0_in221_in
    );
\prv_crc_cr0[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => \prv_crc_cr0_reg_n_0_[4]\,
      I1 => prv_crc_cr1(4),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_0_in241_in
    );
\prv_crc_cr0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(10),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(10)
    );
\prv_crc_cr0[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(20),
      I1 => \prv_crc_cr0[2]_i_8_n_0\,
      I2 => Q(27),
      I3 => Q(23),
      I4 => Q(19),
      I5 => \prv_crc_cr0[11]_i_9_n_0\,
      O => \prv_crc_cr0[10]_i_10_n_0\
    );
\prv_crc_cr0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \nxt_crc_16bit_10__8\,
      I1 => nxt_crc_8bit(10),
      I2 => nxt_crc_32bit(10),
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => nxt_crc_24bit(10),
      O => crc_out_c(10)
    );
\prv_crc_cr0[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_8_n_0\,
      I1 => \ldf_wr_data_r[31]_i_12_n_0\,
      I2 => \prv_crc_cr0[13]_i_9_n_0\,
      I3 => \ldf_wr_data_r[31]_i_5_n_0\,
      O => \nxt_crc_16bit_10__8\
    );
\prv_crc_cr0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in261_in,
      I1 => p_2_in257_in,
      I2 => \ldf_wr_data_r[31]_i_9_n_0\,
      I3 => Q(3),
      I4 => Q(2),
      O => nxt_crc_8bit(10)
    );
\prv_crc_cr0[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_8_n_0\,
      I1 => \ldf_wr_data_r[31]_i_5_n_0\,
      I2 => \prv_crc_cr0[5]_i_5_n_0\,
      I3 => Q(26),
      I4 => \prv_crc_cr0[10]_i_9_n_0\,
      I5 => \prv_crc_cr0[10]_i_10_n_0\,
      O => nxt_crc_32bit(10)
    );
\prv_crc_cr0[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_5_n_0\,
      I1 => \prv_crc_cr0[15]_i_6_n_0\,
      I2 => \prv_crc_cr0[14]_i_7_n_0\,
      I3 => Q(18),
      I4 => \prv_crc_cr0[15]_i_7_n_0\,
      I5 => \prv_crc_cr0[10]_i_9_n_0\,
      O => nxt_crc_24bit(10)
    );
\prv_crc_cr0[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => \prv_crc_cr0_reg_n_0_[3]\,
      I1 => prv_crc_cr1(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_2_in257_in
    );
\prv_crc_cr0[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => Q(9),
      I1 => data0(1),
      I2 => prv_crc_cr1(9),
      I3 => \^crc_valid_c\,
      I4 => Q(31),
      O => \prv_crc_cr0[10]_i_8_n_0\
    );
\prv_crc_cr0[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => data0(6),
      I1 => prv_crc_cr1(14),
      I2 => \^crc_valid_c\,
      I3 => Q(14),
      I4 => \prv_crc_cr0[14]_i_8_n_0\,
      O => \prv_crc_cr0[10]_i_9_n_0\
    );
\prv_crc_cr0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(11),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(11)
    );
\prv_crc_cr0[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => Q(15),
      I1 => data0(7),
      I2 => prv_crc_cr1(15),
      I3 => \^crc_valid_c\,
      I4 => \ldf_wr_data_r[31]_i_9_n_0\,
      O => \prv_crc_cr0[11]_i_10_n_0\
    );
\prv_crc_cr0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEAAAA"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_3_n_0\,
      I1 => \prv_crc_cr0[11]_i_4_n_0\,
      I2 => \prv_crc_cr0[11]_i_5_n_0\,
      I3 => \prv_crc_cr0[11]_i_6_n_0\,
      I4 => \prv_crc_cr0[11]_i_7_n_0\,
      I5 => \prv_crc_cr0[11]_i_8_n_0\,
      O => crc_out_c(11)
    );
\prv_crc_cr0[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02323202"
    )
        port map (
      I0 => nxt_crc_8bit(11),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_en_c(0),
      I3 => \prv_crc_cr0[1]_i_5_n_0\,
      I4 => \ldf_wr_data_r[22]_i_7_n_0\,
      O => \prv_crc_cr0[11]_i_3_n_0\
    );
\prv_crc_cr0[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AA965A965569A"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_9_n_0\,
      I1 => \^crc_valid_c\,
      I2 => prv_crc_cr1(15),
      I3 => data0(7),
      I4 => Q(15),
      I5 => \ldf_wr_data_r[30]_i_10_n_0\,
      O => \prv_crc_cr0[11]_i_4_n_0\
    );
\prv_crc_cr0[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_9_n_0\,
      I1 => Q(19),
      I2 => Q(23),
      I3 => Q(27),
      O => \prv_crc_cr0[11]_i_5_n_0\
    );
\prv_crc_cr0[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4E41BE41B1BE4"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => prv_crc_cr1(0),
      I2 => \prv_crc_cr0_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => \ldf_wr_data_r[31]_i_13_n_0\,
      I5 => Q(16),
      O => \prv_crc_cr0[11]_i_6_n_0\
    );
\prv_crc_cr0[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \ldf_wr_data_r[35]_i_9_n_0\,
      I1 => \ldf_wr_data_r[35]_i_8_n_0\,
      I2 => \ldf_wr_data_r[35]_i_7_n_0\,
      I3 => \ldf_wr_data_r[35]_i_6_n_0\,
      O => \prv_crc_cr0[11]_i_7_n_0\
    );
\prv_crc_cr0[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69960000"
    )
        port map (
      I0 => \ldf_wr_data_r[30]_i_7_n_0\,
      I1 => \prv_crc_cr0[11]_i_10_n_0\,
      I2 => \ldf_wr_data_r[31]_i_11_n_0\,
      I3 => Q(19),
      I4 => \prv_crc_cr0[15]_i_9_n_0\,
      O => \prv_crc_cr0[11]_i_8_n_0\
    );
\prv_crc_cr0[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555666A9995AAAA"
    )
        port map (
      I0 => Q(5),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      I4 => prv_crc_cr1(5),
      I5 => \prv_crc_cr0_reg_n_0_[5]\,
      O => \prv_crc_cr0[11]_i_9_n_0\
    );
\prv_crc_cr0[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(12),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(12)
    );
\prv_crc_cr0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \nxt_crc_16bit_12__3\,
      I1 => nxt_crc_8bit(12),
      I2 => nxt_crc_32bit(12),
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => nxt_crc_24bit(12),
      O => crc_out_c(12)
    );
\prv_crc_cr0[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4E41BE41B1BE4"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => prv_crc_cr1(1),
      I2 => \prv_crc_cr0_reg_n_0_[1]\,
      I3 => Q(1),
      I4 => \prv_crc_cr0[12]_i_7_n_0\,
      I5 => \ldf_wr_data_r[30]_i_7_n_0\,
      O => \nxt_crc_16bit_12__3\
    );
\prv_crc_cr0[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => \prv_crc_cr0_reg_n_0_[4]\,
      I3 => prv_crc_cr1(4),
      I4 => \^crc_valid_c\,
      I5 => \prv_crc_cr0[12]_i_8_n_0\,
      O => nxt_crc_8bit(12)
    );
\prv_crc_cr0[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(17),
      I1 => Q(20),
      I2 => \ldf_wr_data_r[31]_i_7_n_0\,
      I3 => Q(24),
      I4 => Q(28),
      I5 => \ldf_wr_data_r[31]_i_18_n_0\,
      O => nxt_crc_32bit(12)
    );
\prv_crc_cr0[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699696699696"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_7_n_0\,
      I1 => Q(20),
      I2 => Q(12),
      I3 => \^crc_valid_c\,
      I4 => prv_crc_cr1(12),
      I5 => data0(4),
      O => nxt_crc_24bit(12)
    );
\prv_crc_cr0[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => data0(4),
      I1 => prv_crc_cr1(12),
      I2 => \^crc_valid_c\,
      I3 => Q(12),
      I4 => \ldf_wr_data_r[31]_i_12_n_0\,
      O => \prv_crc_cr0[12]_i_7_n_0\
    );
\prv_crc_cr0[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => \prv_crc_cr0_reg_n_0_[0]\,
      I1 => prv_crc_cr1(0),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => \prv_crc_cr0[12]_i_8_n_0\
    );
\prv_crc_cr0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(13),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(13)
    );
\prv_crc_cr0[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => Q(7),
      I1 => \prv_crc_cr0_reg_n_0_[7]\,
      I2 => prv_crc_cr1(7),
      I3 => \^crc_valid_c\,
      I4 => Q(18),
      O => \prv_crc_cr0[13]_i_10_n_0\
    );
\prv_crc_cr0[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => Q(21),
      I1 => Q(17),
      I2 => \prv_crc_cr0_reg_n_0_[3]\,
      I3 => prv_crc_cr1(3),
      I4 => \^crc_valid_c\,
      I5 => Q(3),
      O => \prv_crc_cr0[13]_i_11_n_0\
    );
\prv_crc_cr0[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555666A9995AAAA"
    )
        port map (
      I0 => Q(13),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      I4 => prv_crc_cr1(13),
      I5 => data0(5),
      O => \prv_crc_cr0[13]_i_12_n_0\
    );
\prv_crc_cr0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \nxt_crc_16bit_13__4\,
      I1 => nxt_crc_8bit(13),
      I2 => nxt_crc_32bit(13),
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => nxt_crc_24bit(13),
      O => crc_out_c(13)
    );
\prv_crc_cr0[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_7_n_0\,
      I1 => \prv_crc_cr0_reg_n_0_[2]\,
      I2 => prv_crc_cr1(2),
      I3 => \^crc_valid_c\,
      I4 => Q(2),
      O => \nxt_crc_16bit_13__4\
    );
\prv_crc_cr0[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4E41BE41B1BE4"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => prv_crc_cr1(5),
      I2 => \prv_crc_cr0_reg_n_0_[5]\,
      I3 => Q(5),
      I4 => Q(1),
      I5 => p_1_in304_in,
      O => nxt_crc_8bit(13)
    );
\prv_crc_cr0[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_8_n_0\,
      I1 => \prv_crc_cr0[13]_i_9_n_0\,
      I2 => \prv_crc_cr0[13]_i_10_n_0\,
      I3 => \prv_crc_cr0[13]_i_11_n_0\,
      I4 => Q(29),
      I5 => Q(25),
      O => nxt_crc_32bit(13)
    );
\prv_crc_cr0[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_12_n_0\,
      I1 => \prv_crc_cr0[13]_i_9_n_0\,
      I2 => \prv_crc_cr0[13]_i_8_n_0\,
      I3 => Q(17),
      I4 => Q(21),
      O => nxt_crc_24bit(13)
    );
\prv_crc_cr0[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_9_n_0\,
      I1 => \prv_crc_cr0[13]_i_12_n_0\,
      I2 => p_1_in304_in,
      I3 => Q(1),
      I4 => \ldf_wr_data_r[31]_i_16_n_0\,
      O => \prv_crc_cr0[13]_i_7_n_0\
    );
\prv_crc_cr0[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_16_n_0\,
      I1 => Q(1),
      I2 => \prv_crc_cr0_reg_n_0_[1]\,
      I3 => prv_crc_cr1(1),
      I4 => \^crc_valid_c\,
      O => \prv_crc_cr0[13]_i_8_n_0\
    );
\prv_crc_cr0[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99A5665A"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_7_n_0\,
      I1 => \prv_crc_cr0_reg_n_0_[2]\,
      I2 => prv_crc_cr1(2),
      I3 => \^crc_valid_c\,
      I4 => Q(2),
      O => \prv_crc_cr0[13]_i_9_n_0\
    );
\prv_crc_cr0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(14),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(14)
    );
\prv_crc_cr0[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => \prv_crc_cr0_reg_n_0_[2]\,
      I1 => prv_crc_cr1(2),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_1_in261_in
    );
\prv_crc_cr0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF006F0060"
    )
        port map (
      I0 => nxt_crc_8bit(11),
      I1 => \prv_crc_cr0[14]_i_4_n_0\,
      I2 => crc_en_c(0),
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => nxt_crc_8bit(14),
      I5 => \ldf_wr_data_r[22]_i_6_n_0\,
      O => crc_out_c(14)
    );
\prv_crc_cr0[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555666A9995AAAA"
    )
        port map (
      I0 => Q(3),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      I4 => prv_crc_cr1(3),
      I5 => \prv_crc_cr0_reg_n_0_[3]\,
      O => nxt_crc_8bit(11)
    );
\prv_crc_cr0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_6_n_0\,
      I1 => \prv_crc_cr0[14]_i_7_n_0\,
      I2 => \prv_crc_cr0[14]_i_8_n_0\,
      I3 => Q(14),
      I4 => p_1_in273_in,
      O => \prv_crc_cr0[14]_i_4_n_0\
    );
\prv_crc_cr0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1BE4E41BE41B1BE4"
    )
        port map (
      I0 => \^crc_valid_c\,
      I1 => prv_crc_cr1(6),
      I2 => \prv_crc_cr0_reg_n_0_[6]\,
      I3 => Q(6),
      I4 => Q(2),
      I5 => p_1_in261_in,
      O => nxt_crc_8bit(14)
    );
\prv_crc_cr0[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555666A9995AAAA"
    )
        port map (
      I0 => Q(2),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      I4 => prv_crc_cr1(2),
      I5 => \prv_crc_cr0_reg_n_0_[2]\,
      O => \prv_crc_cr0[14]_i_6_n_0\
    );
\prv_crc_cr0[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555666A9995AAAA"
    )
        port map (
      I0 => Q(10),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      I4 => prv_crc_cr1(10),
      I5 => data0(2),
      O => \prv_crc_cr0[14]_i_7_n_0\
    );
\prv_crc_cr0[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0057A8FFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(6),
      I4 => \prv_crc_cr0_reg_n_0_[6]\,
      I5 => Q(6),
      O => \prv_crc_cr0[14]_i_8_n_0\
    );
\prv_crc_cr0[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => data0(6),
      I1 => prv_crc_cr1(14),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_1_in273_in
    );
\prv_crc_cr0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \prv_crc_cr1_reg[0]_0\(2),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      O => \prv_crc_cr0[15]_i_1_n_0\
    );
\prv_crc_cr0[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A566A5995A665A"
    )
        port map (
      I0 => Q(7),
      I1 => \prv_crc_cr0_reg_n_0_[3]\,
      I2 => prv_crc_cr1(3),
      I3 => \^crc_valid_c\,
      I4 => \prv_crc_cr0_reg_n_0_[7]\,
      I5 => prv_crc_cr1(7),
      O => \prv_crc_cr0[15]_i_10_n_0\
    );
\prv_crc_cr0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(15),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(15)
    );
\prv_crc_cr0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFEEEEEEEEE"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_4_n_0\,
      I1 => \prv_crc_cr0[15]_i_5_n_0\,
      I2 => \prv_crc_cr0[15]_i_6_n_0\,
      I3 => \prv_crc_cr0[15]_i_7_n_0\,
      I4 => \prv_crc_cr0[15]_i_8_n_0\,
      I5 => \prv_crc_cr0[15]_i_9_n_0\,
      O => crc_out_c(15)
    );
\prv_crc_cr0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00060F060F060006"
    )
        port map (
      I0 => Q(3),
      I1 => \prv_crc_cr0[15]_i_10_n_0\,
      I2 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I3 => crc_en_c(0),
      I4 => \ldf_wr_data_r[31]_i_5_n_0\,
      I5 => \ldf_wr_data_r[31]_i_12_n_0\,
      O => \prv_crc_cr0[15]_i_4_n_0\
    );
\prv_crc_cr0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => Q(31),
      I1 => \ldf_wr_data_r[31]_i_16_n_0\,
      I2 => \prv_crc_cr0[11]_i_5_n_0\,
      I3 => \ldf_wr_data_r[31]_i_6_n_0\,
      I4 => \ldf_wr_data_r[22]_i_7_n_0\,
      I5 => \prv_crc_cr0[11]_i_7_n_0\,
      O => \prv_crc_cr0[15]_i_5_n_0\
    );
\prv_crc_cr0[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669969999966966"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_12_n_0\,
      I1 => Q(12),
      I2 => \^crc_valid_c\,
      I3 => prv_crc_cr1(12),
      I4 => data0(4),
      I5 => \ldf_wr_data_r[30]_i_10_n_0\,
      O => \prv_crc_cr0[15]_i_6_n_0\
    );
\prv_crc_cr0[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(19),
      I1 => Q(23),
      O => \prv_crc_cr0[15]_i_7_n_0\
    );
\prv_crc_cr0[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \ldf_wr_data_r[22]_i_7_n_0\,
      I1 => Q(15),
      I2 => data0(7),
      I3 => prv_crc_cr1(15),
      I4 => \^crc_valid_c\,
      O => \prv_crc_cr0[15]_i_8_n_0\
    );
\prv_crc_cr0[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \ldf_wr_data_r[35]_i_9_n_0\,
      I1 => \ldf_wr_data_r[35]_i_8_n_0\,
      I2 => \ldf_wr_data_r[35]_i_7_n_0\,
      I3 => \ldf_wr_data_r[34]_i_2_0\(0),
      I4 => \ldf_wr_data_r[34]_i_2_0\(1),
      I5 => \ldf_wr_data_r[35]_i_6_n_0\,
      O => \prv_crc_cr0[15]_i_9_n_0\
    );
\prv_crc_cr0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(1),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(1)
    );
\prv_crc_cr0[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => data0(1),
      I1 => prv_crc_cr1(9),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_0_in245_in
    );
\prv_crc_cr0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEAAAA"
    )
        port map (
      I0 => \prv_crc_cr0[1]_i_3_n_0\,
      I1 => \prv_crc_cr0[1]_i_4_n_0\,
      I2 => \prv_crc_cr0[1]_i_5_n_0\,
      I3 => \prv_crc_cr0[1]_i_6_n_0\,
      I4 => \prv_crc_cr0[11]_i_7_n_0\,
      I5 => \prv_crc_cr0[1]_i_7_n_0\,
      O => crc_out_c(1)
    );
\prv_crc_cr0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202023202323202"
    )
        port map (
      I0 => nxt_crc_8bit(1),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_en_c(0),
      I3 => \prv_crc_cr0[14]_i_8_n_0\,
      I4 => \ldf_wr_data_r[31]_i_16_n_0\,
      I5 => \prv_crc_cr0[9]_i_7_n_0\,
      O => \prv_crc_cr0[1]_i_3_n_0\
    );
\prv_crc_cr0[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_9_n_0\,
      I1 => \prv_crc_cr0[9]_i_7_n_0\,
      I2 => Q(21),
      I3 => Q(22),
      I4 => \ldf_wr_data_r[31]_i_11_n_0\,
      I5 => \ldf_wr_data_r[30]_i_10_n_0\,
      O => \prv_crc_cr0[1]_i_4_n_0\
    );
\prv_crc_cr0[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969966"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_9_n_0\,
      I1 => Q(0),
      I2 => \prv_crc_cr0_reg_n_0_[0]\,
      I3 => prv_crc_cr1(0),
      I4 => \^crc_valid_c\,
      O => \prv_crc_cr0[1]_i_5_n_0\
    );
\prv_crc_cr0[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(29),
      I1 => Q(25),
      O => \prv_crc_cr0[1]_i_6_n_0\
    );
\prv_crc_cr0[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => Q(21),
      I1 => Q(17),
      I2 => nxt_crc_8bit(11),
      I3 => \prv_crc_cr0[10]_i_9_n_0\,
      I4 => \prv_crc_cr0[9]_i_7_n_0\,
      I5 => \prv_crc_cr0[15]_i_9_n_0\,
      O => \prv_crc_cr0[1]_i_7_n_0\
    );
\prv_crc_cr0[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in304_in,
      I1 => p_1_in242_in,
      I2 => p_0_in245_in,
      I3 => Q(5),
      I4 => Q(1),
      O => nxt_crc_8bit(1)
    );
\prv_crc_cr0[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => \prv_crc_cr0_reg_n_0_[5]\,
      I1 => prv_crc_cr1(5),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_1_in242_in
    );
\prv_crc_cr0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(2),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(2)
    );
\prv_crc_cr0[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => data0(2),
      I1 => prv_crc_cr1(10),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_0_in251_in
    );
\prv_crc_cr0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEAAAA"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_3_n_0\,
      I1 => \prv_crc_cr0[2]_i_4_n_0\,
      I2 => \prv_crc_cr0[2]_i_5_n_0\,
      I3 => \prv_crc_cr0[11]_i_4_n_0\,
      I4 => \prv_crc_cr0[11]_i_7_n_0\,
      I5 => \prv_crc_cr0[2]_i_6_n_0\,
      O => crc_out_c(2)
    );
\prv_crc_cr0[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202023202323202"
    )
        port map (
      I0 => nxt_crc_8bit(2),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_en_c(0),
      I3 => \ldf_wr_data_r[31]_i_9_n_0\,
      I4 => \prv_crc_cr0[14]_i_7_n_0\,
      I5 => \prv_crc_cr0[10]_i_9_n_0\,
      O => \prv_crc_cr0[2]_i_3_n_0\
    );
\prv_crc_cr0[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_8_n_0\,
      I1 => \prv_crc_cr0[10]_i_9_n_0\,
      I2 => Q(22),
      I3 => Q(23),
      I4 => \ldf_wr_data_r[31]_i_13_n_0\,
      I5 => \prv_crc_cr0[14]_i_6_n_0\,
      O => \prv_crc_cr0[2]_i_4_n_0\
    );
\prv_crc_cr0[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(30),
      I1 => Q(26),
      O => \prv_crc_cr0[2]_i_5_n_0\
    );
\prv_crc_cr0[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69960000"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_5_n_0\,
      I1 => \prv_crc_cr0[11]_i_10_n_0\,
      I2 => \prv_crc_cr0[10]_i_9_n_0\,
      I3 => \ldf_wr_data_r[31]_i_12_n_0\,
      I4 => \prv_crc_cr0[15]_i_9_n_0\,
      O => \prv_crc_cr0[2]_i_6_n_0\
    );
\prv_crc_cr0[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in261_in,
      I1 => p_0_in231_in,
      I2 => p_0_in251_in,
      I3 => Q(6),
      I4 => Q(2),
      O => nxt_crc_8bit(2)
    );
\prv_crc_cr0[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555666A9995AAAA"
    )
        port map (
      I0 => Q(12),
      I1 => cdf_rd_en_r1,
      I2 => \prv_crc_cr1_reg[0]_0\(3),
      I3 => \prv_crc_cr1_reg[0]_0\(4),
      I4 => prv_crc_cr1(12),
      I5 => data0(4),
      O => \prv_crc_cr0[2]_i_8_n_0\
    );
\prv_crc_cr0[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => \prv_crc_cr0_reg_n_0_[6]\,
      I1 => prv_crc_cr1(6),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_0_in231_in
    );
\prv_crc_cr0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(3),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(3)
    );
\prv_crc_cr0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFFEEEEEEEEE"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_3_n_0\,
      I1 => \prv_crc_cr0[3]_i_4_n_0\,
      I2 => \prv_crc_cr0[11]_i_4_n_0\,
      I3 => \prv_crc_cr0[11]_i_6_n_0\,
      I4 => \prv_crc_cr0[3]_i_5_n_0\,
      I5 => \prv_crc_cr0[15]_i_9_n_0\,
      O => crc_out_c(3)
    );
\prv_crc_cr0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3202023202323202"
    )
        port map (
      I0 => nxt_crc_8bit(3),
      I1 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I2 => crc_en_c(0),
      I3 => \ldf_wr_data_r[31]_i_11_n_0\,
      I4 => \prv_crc_cr0[11]_i_10_n_0\,
      I5 => \ldf_wr_data_r[30]_i_7_n_0\,
      O => \prv_crc_cr0[3]_i_3_n_0\
    );
\prv_crc_cr0[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699600000000"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_10_n_0\,
      I1 => \prv_crc_cr0[11]_i_6_n_0\,
      I2 => Q(31),
      I3 => \ldf_wr_data_r[31]_i_16_n_0\,
      I4 => \prv_crc_cr0[3]_i_7_n_0\,
      I5 => \prv_crc_cr0[11]_i_7_n_0\,
      O => \prv_crc_cr0[3]_i_4_n_0\
    );
\prv_crc_cr0[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => Q(23),
      I1 => Q(19),
      I2 => \prv_crc_cr0_reg_n_0_[5]\,
      I3 => prv_crc_cr1(5),
      I4 => \^crc_valid_c\,
      I5 => Q(5),
      O => \prv_crc_cr0[3]_i_5_n_0\
    );
\prv_crc_cr0[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53ACAC53AC5353AC"
    )
        port map (
      I0 => data0(3),
      I1 => prv_crc_cr1(11),
      I2 => \^crc_valid_c\,
      I3 => nxt_crc_8bit(11),
      I4 => \ldf_wr_data_r[31]_i_14_n_0\,
      I5 => \ldf_wr_data_r[31]_i_9_n_0\,
      O => nxt_crc_8bit(3)
    );
\prv_crc_cr0[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_6_n_0\,
      I1 => \prv_crc_cr0[13]_i_12_n_0\,
      I2 => Q(23),
      I3 => Q(27),
      I4 => nxt_crc_8bit(11),
      I5 => Q(24),
      O => \prv_crc_cr0[3]_i_7_n_0\
    );
\prv_crc_cr0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(4),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(4)
    );
\prv_crc_cr0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \nxt_crc_16bit_4__2\,
      I1 => nxt_crc_8bit(4),
      I2 => \nxt_crc_32bit061_out__4\,
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => nxt_crc_24bit(4),
      O => crc_out_c(4)
    );
\prv_crc_cr0[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_14_n_0\,
      I1 => \prv_crc_cr0[11]_i_9_n_0\,
      I2 => \ldf_wr_data_r[31]_i_12_n_0\,
      I3 => \prv_crc_cr0[13]_i_8_n_0\,
      O => \nxt_crc_16bit_4__2\
    );
\prv_crc_cr0[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CC33CA5A55A5A"
    )
        port map (
      I0 => prv_crc_cr1(1),
      I1 => \prv_crc_cr0_reg_n_0_[1]\,
      I2 => Q(1),
      I3 => data0(4),
      I4 => prv_crc_cr1(12),
      I5 => \^crc_valid_c\,
      O => nxt_crc_8bit(4)
    );
\prv_crc_cr0[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_11_n_0\,
      I1 => \prv_crc_cr0[4]_i_7_n_0\,
      I2 => \prv_crc_cr0[10]_i_9_n_0\,
      I3 => Q(25),
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      I5 => \prv_crc_cr0[11]_i_6_n_0\,
      O => \nxt_crc_32bit061_out__4\
    );
\prv_crc_cr0[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_8_n_0\,
      I1 => Q(17),
      I2 => \prv_crc_cr0[13]_i_7_n_0\,
      I3 => \ldf_wr_data_r[30]_i_7_n_0\,
      I4 => \prv_crc_cr0[12]_i_7_n_0\,
      O => nxt_crc_24bit(4)
    );
\prv_crc_cr0[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => data0(4),
      I1 => prv_crc_cr1(12),
      I2 => \^crc_valid_c\,
      I3 => Q(12),
      I4 => Q(20),
      O => \prv_crc_cr0[4]_i_7_n_0\
    );
\prv_crc_cr0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(5),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(5)
    );
\prv_crc_cr0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEAAAA"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_3_n_0\,
      I1 => \prv_crc_cr0[5]_i_4_n_0\,
      I2 => \prv_crc_cr0[14]_i_4_n_0\,
      I3 => \prv_crc_cr0[5]_i_5_n_0\,
      I4 => \prv_crc_cr0[11]_i_7_n_0\,
      I5 => \prv_crc_cr0[5]_i_6_n_0\,
      O => crc_out_c(5)
    );
\prv_crc_cr0[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF009600000096"
    )
        port map (
      I0 => p_1_in267_in,
      I1 => Q(2),
      I2 => p_1_in261_in,
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => \nxt_crc_16bit_5__4\,
      O => \prv_crc_cr0[5]_i_3_n_0\
    );
\prv_crc_cr0[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_8_n_0\,
      I1 => \prv_crc_cr0[9]_i_8_n_0\,
      I2 => \ldf_wr_data_r[31]_i_12_n_0\,
      I3 => Q(26),
      I4 => \prv_crc_cr0[11]_i_10_n_0\,
      I5 => \prv_crc_cr0[13]_i_12_n_0\,
      O => \prv_crc_cr0[5]_i_4_n_0\
    );
\prv_crc_cr0[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => Q(18),
      I1 => Q(22),
      I2 => Q(0),
      I3 => \prv_crc_cr0_reg_n_0_[0]\,
      I4 => prv_crc_cr1(0),
      I5 => \^crc_valid_c\,
      O => \prv_crc_cr0[5]_i_5_n_0\
    );
\prv_crc_cr0[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69960000"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_7_n_0\,
      I1 => Q(18),
      I2 => \ldf_wr_data_r[31]_i_9_n_0\,
      I3 => \prv_crc_cr0[14]_i_4_n_0\,
      I4 => \prv_crc_cr0[15]_i_9_n_0\,
      O => \prv_crc_cr0[5]_i_6_n_0\
    );
\prv_crc_cr0[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACCCCC"
    )
        port map (
      I0 => data0(5),
      I1 => prv_crc_cr1(13),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => \prv_crc_cr1_reg[0]_0\(3),
      I4 => cdf_rd_en_r1,
      O => p_1_in267_in
    );
\prv_crc_cr0[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_1_in304_in,
      I1 => Q(1),
      I2 => \prv_crc_cr0[11]_i_9_n_0\,
      I3 => \prv_crc_cr0[14]_i_8_n_0\,
      I4 => \prv_crc_cr0[14]_i_7_n_0\,
      I5 => \prv_crc_cr0[14]_i_6_n_0\,
      O => \nxt_crc_16bit_5__4\
    );
\prv_crc_cr0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(6),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(6)
    );
\prv_crc_cr0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \nxt_crc_16bit_6__6\,
      I1 => nxt_crc_8bit(6),
      I2 => nxt_crc_32bit(6),
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => nxt_crc_24bit(6),
      O => crc_out_c(6)
    );
\prv_crc_cr0[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ldf_wr_data_r[22]_i_7_n_0\,
      I1 => \prv_crc_cr0[1]_i_5_n_0\,
      I2 => \ldf_wr_data_r[31]_i_18_n_0\,
      O => \nxt_crc_16bit_6__6\
    );
\prv_crc_cr0[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3AA553C3C55AA"
    )
        port map (
      I0 => prv_crc_cr1(14),
      I1 => data0(6),
      I2 => \prv_crc_cr0_reg_n_0_[3]\,
      I3 => prv_crc_cr1(3),
      I4 => \^crc_valid_c\,
      I5 => Q(3),
      O => nxt_crc_8bit(6)
    );
\prv_crc_cr0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(7),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(7)
    );
\prv_crc_cr0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEBBEAAAA"
    )
        port map (
      I0 => \ldf_wr_data_r[23]_i_3_n_0\,
      I1 => \ldf_wr_data_r[31]_i_6_n_0\,
      I2 => \prv_crc_cr0[7]_i_3_n_0\,
      I3 => \prv_crc_cr0[7]_i_4_n_0\,
      I4 => \prv_crc_cr0[11]_i_7_n_0\,
      I5 => \prv_crc_cr0[7]_i_5_n_0\,
      O => crc_out_c(7)
    );
\prv_crc_cr0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => Q(28),
      O => \prv_crc_cr0[7]_i_3_n_0\
    );
\prv_crc_cr0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_18_n_0\,
      I1 => \prv_crc_cr0[15]_i_8_n_0\,
      I2 => Q(17),
      I3 => \ldf_wr_data_r[31]_i_16_n_0\,
      I4 => \prv_crc_cr0[11]_i_6_n_0\,
      I5 => \prv_crc_cr0[15]_i_7_n_0\,
      O => \prv_crc_cr0[7]_i_4_n_0\
    );
\prv_crc_cr0[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9600"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_7_n_0\,
      I1 => \ldf_wr_data_r[31]_i_6_n_0\,
      I2 => \ldf_wr_data_r[31]_i_5_n_0\,
      I3 => \prv_crc_cr0[15]_i_9_n_0\,
      O => \prv_crc_cr0[7]_i_5_n_0\
    );
\prv_crc_cr0[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(8),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(8)
    );
\prv_crc_cr0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \nxt_crc_16bit_8__6\,
      I1 => nxt_crc_8bit(8),
      I2 => nxt_crc_32bit(8),
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => nxt_crc_24bit(8),
      O => crc_out_c(8)
    );
\prv_crc_cr0[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_6_n_0\,
      I1 => \ldf_wr_data_r[31]_i_12_n_0\,
      I2 => \ldf_wr_data_r[30]_i_7_n_0\,
      I3 => \prv_crc_cr0[13]_i_7_n_0\,
      O => \nxt_crc_16bit_8__6\
    );
\prv_crc_cr0[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \prv_crc_cr0[11]_i_9_n_0\,
      I3 => \prv_crc_cr0[12]_i_8_n_0\,
      I4 => p_1_in304_in,
      O => nxt_crc_8bit(8)
    );
\prv_crc_cr0[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_10_n_0\,
      I1 => \prv_crc_cr0[1]_i_6_n_0\,
      I2 => \prv_crc_cr0[14]_i_7_n_0\,
      I3 => \prv_crc_cr0[13]_i_7_n_0\,
      I4 => \prv_crc_cr0[8]_i_7_n_0\,
      I5 => \prv_crc_cr0[8]_i_8_n_0\,
      O => nxt_crc_32bit(8)
    );
\prv_crc_cr0[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_8_n_0\,
      I1 => \prv_crc_cr0[13]_i_7_n_0\,
      I2 => \ldf_wr_data_r[31]_i_13_n_0\,
      I3 => Q(16),
      I4 => \prv_crc_cr0[12]_i_7_n_0\,
      I5 => \prv_crc_cr0[13]_i_9_n_0\,
      O => nxt_crc_24bit(8)
    );
\prv_crc_cr0[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(24),
      I1 => Q(16),
      O => \prv_crc_cr0[8]_i_7_n_0\
    );
\prv_crc_cr0[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => nxt_crc_8bit(11),
      I1 => Q(17),
      I2 => Q(21),
      I3 => Q(20),
      I4 => \prv_crc_cr0[2]_i_8_n_0\,
      I5 => \ldf_wr_data_r[31]_i_12_n_0\,
      O => \prv_crc_cr0[8]_i_8_n_0\
    );
\prv_crc_cr0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => crc_out_c(9),
      I1 => \prv_crc_cr1_reg[0]_0\(2),
      O => \p_1_in__0\(9)
    );
\prv_crc_cr0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \nxt_crc_16bit_9__6\,
      I1 => nxt_crc_8bit(9),
      I2 => nxt_crc_32bit(9),
      I3 => \^lg_pkt_rem_wc_r0_reg[0]\(0),
      I4 => crc_en_c(0),
      I5 => nxt_crc_24bit(9),
      O => crc_out_c(9)
    );
\prv_crc_cr0[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nxt_crc_8bit(11),
      I1 => \prv_crc_cr0[11]_i_9_n_0\,
      I2 => \prv_crc_cr0[13]_i_8_n_0\,
      I3 => \prv_crc_cr0[14]_i_4_n_0\,
      O => \nxt_crc_16bit_9__6\
    );
\prv_crc_cr0[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in304_in,
      I1 => p_1_in261_in,
      I2 => \prv_crc_cr0[14]_i_8_n_0\,
      I3 => Q(2),
      I4 => Q(1),
      O => nxt_crc_8bit(9)
    );
\prv_crc_cr0[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_7_n_0\,
      I1 => \prv_crc_cr0[9]_i_8_n_0\,
      I2 => \prv_crc_cr0[9]_i_9_n_0\,
      I3 => \ldf_wr_data_r[30]_i_8_n_0\,
      I4 => \prv_crc_cr0[2]_i_5_n_0\,
      I5 => \prv_crc_cr0[14]_i_4_n_0\,
      O => nxt_crc_32bit(9)
    );
\prv_crc_cr0[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_4_n_0\,
      I1 => \prv_crc_cr0[5]_i_5_n_0\,
      I2 => \ldf_wr_data_r[31]_i_16_n_0\,
      I3 => Q(17),
      I4 => \prv_crc_cr0[9]_i_7_n_0\,
      I5 => \ldf_wr_data_r[22]_i_7_n_0\,
      O => nxt_crc_24bit(9)
    );
\prv_crc_cr0[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC5353AC"
    )
        port map (
      I0 => data0(5),
      I1 => prv_crc_cr1(13),
      I2 => \^crc_valid_c\,
      I3 => Q(13),
      I4 => \prv_crc_cr0[11]_i_9_n_0\,
      O => \prv_crc_cr0[9]_i_7_n_0\
    );
\prv_crc_cr0[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => Q(21),
      O => \prv_crc_cr0[9]_i_8_n_0\
    );
\prv_crc_cr0[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ldf_wr_data_r[31]_i_12_n_0\,
      I1 => \ldf_wr_data_r[31]_i_11_n_0\,
      I2 => Q(19),
      I3 => Q(25),
      O => \prv_crc_cr0[9]_i_9_n_0\
    );
\prv_crc_cr0_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(0),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[0]\
    );
\prv_crc_cr0_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(10),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(2)
    );
\prv_crc_cr0_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(11),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(3)
    );
\prv_crc_cr0_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(12),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(4)
    );
\prv_crc_cr0_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(13),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(5)
    );
\prv_crc_cr0_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(14),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(6)
    );
\prv_crc_cr0_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(15),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(7)
    );
\prv_crc_cr0_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(1),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[1]\
    );
\prv_crc_cr0_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(2),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[2]\
    );
\prv_crc_cr0_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(3),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[3]\
    );
\prv_crc_cr0_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(4),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[4]\
    );
\prv_crc_cr0_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(5),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[5]\
    );
\prv_crc_cr0_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(6),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[6]\
    );
\prv_crc_cr0_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(7),
      PRE => \^arststages_ff_reg[1]\,
      Q => \prv_crc_cr0_reg_n_0_[7]\
    );
\prv_crc_cr0_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(8),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(0)
    );
\prv_crc_cr0_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => \p_1_in__0\(9),
      PRE => \^arststages_ff_reg[1]\,
      Q => data0(1)
    );
\prv_crc_cr1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(0),
      I4 => \prv_crc_cr0_reg_n_0_[0]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[0]_i_1_n_0\
    );
\prv_crc_cr1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(10),
      I4 => data0(2),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[10]_i_1_n_0\
    );
\prv_crc_cr1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(11),
      I4 => data0(3),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[11]_i_1_n_0\
    );
\prv_crc_cr1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(12),
      I4 => data0(4),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[12]_i_1_n_0\
    );
\prv_crc_cr1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(13),
      I4 => data0(5),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[13]_i_1_n_0\
    );
\prv_crc_cr1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(14),
      I4 => data0(6),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[14]_i_1_n_0\
    );
\prv_crc_cr1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(15),
      I4 => data0(7),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[15]_i_1_n_0\
    );
\prv_crc_cr1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(1),
      I4 => \prv_crc_cr0_reg_n_0_[1]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[1]_i_1_n_0\
    );
\prv_crc_cr1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(2),
      I4 => \prv_crc_cr0_reg_n_0_[2]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[2]_i_1_n_0\
    );
\prv_crc_cr1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(3),
      I4 => \prv_crc_cr0_reg_n_0_[3]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[3]_i_1_n_0\
    );
\prv_crc_cr1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(4),
      I4 => \prv_crc_cr0_reg_n_0_[4]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[4]_i_1_n_0\
    );
\prv_crc_cr1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(5),
      I4 => \prv_crc_cr0_reg_n_0_[5]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[5]_i_1_n_0\
    );
\prv_crc_cr1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(6),
      I4 => \prv_crc_cr0_reg_n_0_[6]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[6]_i_1_n_0\
    );
\prv_crc_cr1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(7),
      I4 => \prv_crc_cr0_reg_n_0_[7]\,
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[7]_i_1_n_0\
    );
\prv_crc_cr1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(8),
      I4 => data0(0),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[8]_i_1_n_0\
    );
\prv_crc_cr1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA85700"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => \prv_crc_cr1_reg[0]_0\(3),
      I2 => \prv_crc_cr1_reg[0]_0\(4),
      I3 => prv_crc_cr1(9),
      I4 => data0(1),
      I5 => \prv_crc_cr1_reg[0]_0\(2),
      O => \prv_crc_cr1[9]_i_1_n_0\
    );
\prv_crc_cr1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[0]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(0)
    );
\prv_crc_cr1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[10]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(10)
    );
\prv_crc_cr1_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[11]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(11)
    );
\prv_crc_cr1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[12]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(12)
    );
\prv_crc_cr1_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[13]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(13)
    );
\prv_crc_cr1_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[14]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(14)
    );
\prv_crc_cr1_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[15]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(15)
    );
\prv_crc_cr1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[1]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(1)
    );
\prv_crc_cr1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[2]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(2)
    );
\prv_crc_cr1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[3]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(3)
    );
\prv_crc_cr1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[4]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(4)
    );
\prv_crc_cr1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[5]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(5)
    );
\prv_crc_cr1_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[6]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(6)
    );
\prv_crc_cr1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[7]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(7)
    );
\prv_crc_cr1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[8]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(8)
    );
\prv_crc_cr1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \prv_crc_cr1[9]_i_1_n_0\,
      PRE => \^arststages_ff_reg[1]\,
      Q => prv_crc_cr1(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf is
  port (
    ldf_rd_en_one_lane_w : out STD_LOGIC;
    dl0_txrequesths_one_lane_w : out STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[35]\ : out STD_LOGIC;
    dl0_txdatahs : out STD_LOGIC_VECTOR ( 4 downto 0 );
    strm_fifo_under_run_s : out STD_LOGIC;
    last_transfr_en_r_reg_0 : out STD_LOGIC;
    \ldf_rd_data_cr_reg[16]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[19]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[20]_0\ : out STD_LOGIC;
    disable_rd_en_r_reg_0 : in STD_LOGIC;
    ppi_clk : in STD_LOGIC;
    dl0_txreadyhs : in STD_LOGIC;
    cl_txclkactive_r1 : in STD_LOGIC;
    cl_txclkactive_r : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ppi_clk_rst_n : in STD_LOGIC;
    \dl0_txdatahs[7]\ : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dl0_txdatahs[7]_0\ : in STD_LOGIC;
    \dl0_txdatahs[6]\ : in STD_LOGIC;
    \dl0_txdatahs[6]_0\ : in STD_LOGIC;
    \dl0_txdatahs[5]\ : in STD_LOGIC;
    \dl0_txdatahs[5]_0\ : in STD_LOGIC;
    dl0_txdatahs_2_sp_1 : in STD_LOGIC;
    \dl0_txdatahs[2]_0\ : in STD_LOGIC;
    dl0_txdatahs_1_sp_1 : in STD_LOGIC;
    \dl0_txdatahs[1]_0\ : in STD_LOGIC;
    strm_fifo_under_run_r_reg : in STD_LOGIC;
    ldf_empty_r : in STD_LOGIC;
    ldf_empty_c : in STD_LOGIC;
    cl_requesths_r_reg : in STD_LOGIC;
    ldf_rd_en_r0_reg_0 : in STD_LOGIC;
    ldf_rd_data : in STD_LOGIC_VECTOR ( 35 downto 0 );
    requesths_fall_edge_c : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf is
  signal byte_en_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \byte_en_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \byte_en_r[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \byte_en_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \byte_en_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \byte_en_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \byte_en_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \byte_en_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \byte_en_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \byte_en_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \byte_en_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \byte_en_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \byte_en_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \byte_en_r_reg_n_0_[3]\ : STD_LOGIC;
  signal disable_rd_en_r : STD_LOGIC;
  signal disable_rd_en_r_i_1_n_0 : STD_LOGIC;
  signal disable_rd_en_r_i_2_n_0 : STD_LOGIC;
  signal \dl0_txdatahs[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl0_txdatahs[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl0_txdatahs[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl0_txdatahs[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl0_txdatahs[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal dl0_txdatahs_1_sn_1 : STD_LOGIC;
  signal dl0_txdatahs_2_sn_1 : STD_LOGIC;
  signal \^dl0_txrequesths_one_lane_w\ : STD_LOGIC;
  signal dl0_txrequesths_r_i_1_n_0 : STD_LOGIC;
  signal \dl0_txrequesths_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^gen_rd_b.doutb_reg_reg[35]\ : STD_LOGIC;
  signal last_transfr_en_r : STD_LOGIC;
  signal last_transfr_en_r_i_1_n_0 : STD_LOGIC;
  signal last_transfr_en_r_i_2_n_0 : STD_LOGIC;
  signal last_transfr_en_r_i_3_n_0 : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[10]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[11]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[12]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[13]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[14]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[15]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[1]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[3]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[5]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[6]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[7]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[8]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ldf_rd_en_one_lane_w\ : STD_LOGIC;
  signal ldf_rd_en_r0 : STD_LOGIC;
  signal ldf_rd_en_r1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ppi_cntr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal strm_fifo_under_run_r_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \byte_en_r[2]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \byte_en_r[2]_i_4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \byte_en_r[3]_i_4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \byte_en_r[3]_i_5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dl0_txdatahs[6]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of last_transfr_en_r_i_3 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of ldf_rd_en_INST_0_i_3 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ppi_cntr[0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ppi_cntr[1]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of strm_fifo_under_run_r_i_3 : label is "soft_lutpair229";
begin
  dl0_txdatahs_1_sn_1 <= dl0_txdatahs_1_sp_1;
  dl0_txdatahs_2_sn_1 <= dl0_txdatahs_2_sp_1;
  dl0_txrequesths_one_lane_w <= \^dl0_txrequesths_one_lane_w\;
  \gen_rd_b.doutb_reg_reg[35]\ <= \^gen_rd_b.doutb_reg_reg[35]\;
  ldf_rd_en_one_lane_w <= \^ldf_rd_en_one_lane_w\;
\byte_en_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8089FFFF80890000"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(0),
      I2 => p_2_in(2),
      I3 => p_2_in(3),
      I4 => \byte_en_r[3]_i_3_n_0\,
      I5 => \byte_en_r[0]_i_2_n_0\,
      O => byte_en_r(0)
    );
\byte_en_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8089FFFF80890000"
    )
        port map (
      I0 => ldf_rd_data(32),
      I1 => ldf_rd_data(33),
      I2 => ldf_rd_data(34),
      I3 => ldf_rd_data(35),
      I4 => \byte_en_r[2]_i_3_n_0\,
      I5 => \byte_en_r_reg_n_0_[1]\,
      O => \byte_en_r[0]_i_2_n_0\
    );
\byte_en_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C001FFFFC0010000"
    )
        port map (
      I0 => p_2_in(3),
      I1 => p_2_in(2),
      I2 => p_2_in(0),
      I3 => p_2_in(1),
      I4 => \byte_en_r[3]_i_3_n_0\,
      I5 => \byte_en_r[1]_i_2__0_n_0\,
      O => byte_en_r(1)
    );
\byte_en_r[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A001FFFFA0010000"
    )
        port map (
      I0 => ldf_rd_data(32),
      I1 => ldf_rd_data(35),
      I2 => ldf_rd_data(34),
      I3 => ldf_rd_data(33),
      I4 => \byte_en_r[2]_i_3_n_0\,
      I5 => \byte_en_r_reg_n_0_[2]\,
      O => \byte_en_r[1]_i_2__0_n_0\
    );
\byte_en_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAEAFF00EAEA"
    )
        port map (
      I0 => \byte_en_r[2]_i_2_n_0\,
      I1 => \byte_en_r[2]_i_3_n_0\,
      I2 => \^gen_rd_b.doutb_reg_reg[35]\,
      I3 => \byte_en_r[2]_i_4_n_0\,
      I4 => \byte_en_r[3]_i_3_n_0\,
      I5 => \byte_en_r[3]_i_4_n_0\,
      O => byte_en_r(2)
    );
\byte_en_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => ldf_rd_data(33),
      I1 => ldf_rd_data(34),
      I2 => ldf_rd_data(35),
      I3 => ldf_rd_data(32),
      I4 => \byte_en_r[2]_i_3_n_0\,
      I5 => \byte_en_r_reg_n_0_[3]\,
      O => \byte_en_r[2]_i_2_n_0\
    );
\byte_en_r[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => last_transfr_en_r,
      I1 => ldf_rd_en_r0,
      I2 => \^dl0_txrequesths_one_lane_w\,
      O => \byte_en_r[2]_i_3_n_0\
    );
\byte_en_r[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_2_in(1),
      I1 => p_2_in(0),
      I2 => p_2_in(2),
      I3 => p_2_in(3),
      O => \byte_en_r[2]_i_4_n_0\
    );
\byte_en_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBAAA"
    )
        port map (
      I0 => \byte_en_r[3]_i_3_n_0\,
      I1 => last_transfr_en_r,
      I2 => ldf_rd_en_r0,
      I3 => \^dl0_txrequesths_one_lane_w\,
      I4 => dl0_txreadyhs,
      O => \byte_en_r[3]_i_1_n_0\
    );
\byte_en_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8888888"
    )
        port map (
      I0 => \byte_en_r[3]_i_4_n_0\,
      I1 => \byte_en_r[3]_i_3_n_0\,
      I2 => \^gen_rd_b.doutb_reg_reg[35]\,
      I3 => \^dl0_txrequesths_one_lane_w\,
      I4 => ldf_rd_en_r0,
      I5 => last_transfr_en_r,
      O => byte_en_r(3)
    );
\byte_en_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040400000000"
    )
        port map (
      I0 => cl_txclkactive_r1,
      I1 => disable_rd_en_r,
      I2 => \byte_en_r[3]_i_5_n_0\,
      I3 => \^dl0_txrequesths_one_lane_w\,
      I4 => ldf_rd_en_r1,
      I5 => cl_txclkactive_r,
      O => \byte_en_r[3]_i_3_n_0\
    );
\byte_en_r[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_2_in(3),
      I1 => p_2_in(1),
      I2 => p_2_in(0),
      I3 => p_2_in(2),
      O => \byte_en_r[3]_i_4_n_0\
    );
\byte_en_r[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      O => \byte_en_r[3]_i_5_n_0\
    );
\byte_en_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \byte_en_r[3]_i_1_n_0\,
      D => byte_en_r(0),
      Q => \byte_en_r_reg_n_0_[0]\,
      R => disable_rd_en_r_reg_0
    );
\byte_en_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \byte_en_r[3]_i_1_n_0\,
      D => byte_en_r(1),
      Q => \byte_en_r_reg_n_0_[1]\,
      R => disable_rd_en_r_reg_0
    );
\byte_en_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \byte_en_r[3]_i_1_n_0\,
      D => byte_en_r(2),
      Q => \byte_en_r_reg_n_0_[2]\,
      R => disable_rd_en_r_reg_0
    );
\byte_en_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \byte_en_r[3]_i_1_n_0\,
      D => byte_en_r(3),
      Q => \byte_en_r_reg_n_0_[3]\,
      R => disable_rd_en_r_reg_0
    );
cl_requesths_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000100F1"
    )
        port map (
      I0 => last_transfr_en_r,
      I1 => disable_rd_en_r,
      I2 => active_lanes(0),
      I3 => active_lanes(1),
      I4 => cl_requesths_r_reg,
      I5 => ldf_rd_en_r0_reg_0,
      O => last_transfr_en_r_reg_0
    );
disable_rd_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFEFFF00FF00"
    )
        port map (
      I0 => ldf_rd_en_r1,
      I1 => ldf_rd_en_r0,
      I2 => requesths_fall_edge_c,
      I3 => \^ldf_rd_en_one_lane_w\,
      I4 => disable_rd_en_r_i_2_n_0,
      I5 => disable_rd_en_r,
      O => disable_rd_en_r_i_1_n_0
    );
disable_rd_en_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00600000"
    )
        port map (
      I0 => \byte_en_r_reg_n_0_[2]\,
      I1 => last_transfr_en_r,
      I2 => \byte_en_r_reg_n_0_[0]\,
      I3 => \byte_en_r_reg_n_0_[3]\,
      I4 => \byte_en_r_reg_n_0_[1]\,
      O => disable_rd_en_r_i_2_n_0
    );
disable_rd_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => disable_rd_en_r_i_1_n_0,
      Q => disable_rd_en_r,
      R => disable_rd_en_r_reg_0
    );
\dl0_txdatahs[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(0),
      I1 => p_0_in(0),
      I2 => \ldf_rd_data_cr_reg_n_0_[0]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[8]\,
      O => \ldf_rd_data_cr_reg[16]_0\
    );
\dl0_txdatahs[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCFD"
    )
        port map (
      I0 => \dl0_txdatahs[1]_INST_0_i_1_n_0\,
      I1 => dl0_txdatahs_1_sn_1,
      I2 => active_lanes(1),
      I3 => active_lanes(0),
      I4 => \dl0_txdatahs[1]_0\,
      O => dl0_txdatahs(0)
    );
\dl0_txdatahs[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(1),
      I1 => p_0_in(1),
      I2 => \ldf_rd_data_cr_reg_n_0_[1]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[9]\,
      O => \dl0_txdatahs[1]_INST_0_i_1_n_0\
    );
\dl0_txdatahs[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCFD"
    )
        port map (
      I0 => \dl0_txdatahs[2]_INST_0_i_1_n_0\,
      I1 => dl0_txdatahs_2_sn_1,
      I2 => active_lanes(1),
      I3 => active_lanes(0),
      I4 => \dl0_txdatahs[2]_0\,
      O => dl0_txdatahs(1)
    );
\dl0_txdatahs[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(2),
      I1 => p_0_in(2),
      I2 => \ldf_rd_data_cr_reg_n_0_[2]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[10]\,
      O => \dl0_txdatahs[2]_INST_0_i_1_n_0\
    );
\dl0_txdatahs[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(3),
      I1 => p_0_in(3),
      I2 => \ldf_rd_data_cr_reg_n_0_[3]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[11]\,
      O => \ldf_rd_data_cr_reg[19]_0\
    );
\dl0_txdatahs[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(4),
      I1 => p_0_in(4),
      I2 => \ldf_rd_data_cr_reg_n_0_[4]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[12]\,
      O => \ldf_rd_data_cr_reg[20]_0\
    );
\dl0_txdatahs[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCFD"
    )
        port map (
      I0 => \dl0_txdatahs[5]_INST_0_i_1_n_0\,
      I1 => \dl0_txdatahs[5]\,
      I2 => active_lanes(1),
      I3 => active_lanes(0),
      I4 => \dl0_txdatahs[5]_0\,
      O => dl0_txdatahs(2)
    );
\dl0_txdatahs[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(5),
      I1 => p_0_in(5),
      I2 => \ldf_rd_data_cr_reg_n_0_[5]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[13]\,
      O => \dl0_txdatahs[5]_INST_0_i_1_n_0\
    );
\dl0_txdatahs[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCFD"
    )
        port map (
      I0 => \dl0_txdatahs[6]_INST_0_i_1_n_0\,
      I1 => \dl0_txdatahs[6]\,
      I2 => active_lanes(1),
      I3 => active_lanes(0),
      I4 => \dl0_txdatahs[6]_0\,
      O => dl0_txdatahs(3)
    );
\dl0_txdatahs[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(6),
      I1 => p_0_in(6),
      I2 => \ldf_rd_data_cr_reg_n_0_[6]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[14]\,
      O => \dl0_txdatahs[6]_INST_0_i_1_n_0\
    );
\dl0_txdatahs[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCCFD"
    )
        port map (
      I0 => \dl0_txdatahs[7]_INST_0_i_1_n_0\,
      I1 => \dl0_txdatahs[7]\,
      I2 => active_lanes(1),
      I3 => active_lanes(0),
      I4 => \dl0_txdatahs[7]_0\,
      O => dl0_txdatahs(4)
    );
\dl0_txdatahs[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => p_1_in_0(7),
      I1 => p_0_in(7),
      I2 => \ldf_rd_data_cr_reg_n_0_[7]\,
      I3 => ppi_cntr(1),
      I4 => ppi_cntr(0),
      I5 => \ldf_rd_data_cr_reg_n_0_[15]\,
      O => \dl0_txdatahs[7]_INST_0_i_1_n_0\
    );
dl0_txrequesths_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888CCCCC000"
    )
        port map (
      I0 => \byte_en_r_reg_n_0_[0]\,
      I1 => ppi_clk_rst_n,
      I2 => ldf_rd_en_r1,
      I3 => cl_txclkactive_r,
      I4 => \dl0_txrequesths_r_i_2__0_n_0\,
      I5 => \^dl0_txrequesths_one_lane_w\,
      O => dl0_txrequesths_r_i_1_n_0
    );
\dl0_txrequesths_r_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => active_lanes(0),
      I1 => active_lanes(1),
      I2 => disable_rd_en_r,
      I3 => cl_txclkactive_r1,
      I4 => cl_txclkactive_r,
      O => \dl0_txrequesths_r_i_2__0_n_0\
    );
dl0_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dl0_txrequesths_r_i_1_n_0,
      Q => \^dl0_txrequesths_one_lane_w\,
      R => '0'
    );
last_transfr_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABFFABAB"
    )
        port map (
      I0 => last_transfr_en_r,
      I1 => last_transfr_en_r_i_2_n_0,
      I2 => \^gen_rd_b.doutb_reg_reg[35]\,
      I3 => \byte_en_r[3]_i_4_n_0\,
      I4 => last_transfr_en_r_i_3_n_0,
      I5 => SR(0),
      O => last_transfr_en_r_i_1_n_0
    );
last_transfr_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777077777"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => \^dl0_txrequesths_one_lane_w\,
      I2 => cl_txclkactive_r,
      I3 => cl_txclkactive_r1,
      I4 => disable_rd_en_r,
      I5 => \byte_en_r[3]_i_5_n_0\,
      O => last_transfr_en_r_i_2_n_0
    );
last_transfr_en_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cl_txclkactive_r,
      I1 => ldf_rd_en_r1,
      I2 => \^dl0_txrequesths_one_lane_w\,
      O => last_transfr_en_r_i_3_n_0
    );
last_transfr_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => last_transfr_en_r_i_1_n_0,
      Q => last_transfr_en_r,
      R => '0'
    );
\ldf_rd_data_cr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(0),
      Q => \ldf_rd_data_cr_reg_n_0_[0]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(10),
      Q => \ldf_rd_data_cr_reg_n_0_[10]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(11),
      Q => \ldf_rd_data_cr_reg_n_0_[11]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(12),
      Q => \ldf_rd_data_cr_reg_n_0_[12]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(13),
      Q => \ldf_rd_data_cr_reg_n_0_[13]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(14),
      Q => \ldf_rd_data_cr_reg_n_0_[14]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(15),
      Q => \ldf_rd_data_cr_reg_n_0_[15]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(16),
      Q => p_1_in_0(0),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(17),
      Q => p_1_in_0(1),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(18),
      Q => p_1_in_0(2),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(19),
      Q => p_1_in_0(3),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(1),
      Q => \ldf_rd_data_cr_reg_n_0_[1]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(20),
      Q => p_1_in_0(4),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(21),
      Q => p_1_in_0(5),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(22),
      Q => p_1_in_0(6),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(23),
      Q => p_1_in_0(7),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(24),
      Q => p_0_in(0),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(25),
      Q => p_0_in(1),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(26),
      Q => p_0_in(2),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(27),
      Q => p_0_in(3),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(28),
      Q => p_0_in(4),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(29),
      Q => p_0_in(5),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(2),
      Q => \ldf_rd_data_cr_reg_n_0_[2]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(30),
      Q => p_0_in(6),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(31),
      Q => p_0_in(7),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(32),
      Q => p_2_in(0),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(33),
      Q => p_2_in(1),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(34),
      Q => p_2_in(2),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(35),
      Q => p_2_in(3),
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(3),
      Q => \ldf_rd_data_cr_reg_n_0_[3]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(4),
      Q => \ldf_rd_data_cr_reg_n_0_[4]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(5),
      Q => \ldf_rd_data_cr_reg_n_0_[5]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(6),
      Q => \ldf_rd_data_cr_reg_n_0_[6]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(7),
      Q => \ldf_rd_data_cr_reg_n_0_[7]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(8),
      Q => \ldf_rd_data_cr_reg_n_0_[8]\,
      R => disable_rd_en_r_reg_0
    );
\ldf_rd_data_cr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(9),
      Q => \ldf_rd_data_cr_reg_n_0_[9]\,
      R => disable_rd_en_r_reg_0
    );
ldf_rd_en_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => disable_rd_en_r,
      I3 => last_transfr_en_r,
      I4 => ldf_rd_en_r0_reg_0,
      O => \^ldf_rd_en_one_lane_w\
    );
ldf_rd_en_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ldf_rd_data(35),
      I1 => ldf_rd_data(32),
      I2 => ldf_rd_data(33),
      I3 => ldf_rd_data(34),
      O => \^gen_rd_b.doutb_reg_reg[35]\
    );
ldf_rd_en_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \^ldf_rd_en_one_lane_w\,
      Q => ldf_rd_en_r0,
      R => disable_rd_en_r_reg_0
    );
ldf_rd_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_rd_en_r0,
      Q => ldf_rd_en_r1,
      R => disable_rd_en_r_reg_0
    );
\ppi_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ppi_cntr(0),
      O => p_1_in(0)
    );
\ppi_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dl0_txrequesths_one_lane_w\,
      I1 => dl0_txreadyhs,
      O => p_18_in
    );
\ppi_cntr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ppi_cntr(0),
      I1 => ppi_cntr(1),
      O => p_1_in(1)
    );
\ppi_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => p_18_in,
      D => p_1_in(0),
      Q => ppi_cntr(0),
      R => SR(0)
    );
\ppi_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => p_18_in,
      D => p_1_in(1),
      Q => ppi_cntr(1),
      R => SR(0)
    );
strm_fifo_under_run_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF00FF0000"
    )
        port map (
      I0 => dl0_txreadyhs,
      I1 => \^dl0_txrequesths_one_lane_w\,
      I2 => strm_fifo_under_run_r_i_3_n_0,
      I3 => strm_fifo_under_run_r_reg,
      I4 => ldf_empty_r,
      I5 => ldf_empty_c,
      O => strm_fifo_under_run_s
    );
strm_fifo_under_run_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => last_transfr_en_r,
      I1 => disable_rd_en_r,
      I2 => active_lanes(0),
      I3 => active_lanes(1),
      O => strm_fifo_under_run_r_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    raw10_en_r_reg_rep : out STD_LOGIC;
    \pxl_cntr_reg[0]_rep__0\ : out STD_LOGIC;
    \pxl_cntr_reg[3]\ : out STD_LOGIC;
    \sync_fifo_rd_data_cr_reg[18]\ : out STD_LOGIC;
    \lsb_pxl_data_r_reg[6]_0\ : out STD_LOGIC;
    \sync_fifo_rd_data_cr_reg[25]\ : out STD_LOGIC;
    \sync_fifo_rd_data_r2_reg[22]\ : out STD_LOGIC;
    \pxl_cntr_reg[3]_0\ : out STD_LOGIC;
    \sync_fifo_rd_data_r1_reg[21]\ : out STD_LOGIC;
    \sync_fifo_rd_data_r1_reg[20]\ : out STD_LOGIC;
    \lsb_pxl_data_r_reg[2]_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sensr_clk : in STD_LOGIC;
    \cdf_wr_data_r[6]_i_8_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cdf_wr_data_r[15]_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \cdf_wr_data_r_reg[23]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \cdf_wr_data_r_reg[0]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[0]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[0]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[0]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[1]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[3]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[5]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[7]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[8]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[8]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[8]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[9]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[10]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[11]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[12]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[13]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[14]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[15]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[16]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[17]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[20]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[21]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[23]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[12]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[12]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[12]_2\ : in STD_LOGIC;
    raw14_en_r : in STD_LOGIC;
    \cdf_wr_data_r_reg[11]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[11]_1\ : in STD_LOGIC;
    raw8_en_r : in STD_LOGIC;
    \cdf_wr_data_r_reg[0]_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[0]_4\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[0]_5\ : in STD_LOGIC;
    raw10_en_r : in STD_LOGIC;
    \cdf_wr_data_r_reg[16]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[7]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[7]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[7]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[7]_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[7]_4\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[17]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[17]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[20]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[20]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[21]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[21]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[21]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[22]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[22]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[23]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[23]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[18]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[18]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[18]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[18]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[8]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[8]_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[9]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[9]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[10]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[10]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[10]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[13]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[13]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[13]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[13]_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[14]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[14]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[15]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[15]_1\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_4_0\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_9_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cdf_wr_data_r[2]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_9_1\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_4_0\ : in STD_LOGIC;
    \cdf_wr_data_r[23]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[6]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[6]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[22]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_4_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[1]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[1]_2\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[3]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[3]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[3]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[5]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[5]_1\ : in STD_LOGIC;
    \cdf_wr_data_r[16]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[16]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[16]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[22]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[22]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[22]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_2\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_3\ : in STD_LOGIC;
    \cdf_wr_data_r[5]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[5]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r[8]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[8]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[8]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[16]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[16]_i_2_4\ : in STD_LOGIC;
    \cdf_wr_data_r[16]_i_2_5\ : in STD_LOGIC;
    \cdf_wr_data_r[9]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[9]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[9]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[9]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[17]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[17]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[17]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[17]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[17]_i_2_4\ : in STD_LOGIC;
    \cdf_wr_data_r[3]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_2_4\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[12]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[12]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[14]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[14]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[14]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[22]_i_2_4\ : in STD_LOGIC;
    \cdf_wr_data_r[15]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[15]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[23]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[23]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[18]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[18]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[18]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[5]_i_3_2\ : in STD_LOGIC;
    \cdf_wr_data_r[3]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r[0]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[0]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r[8]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[14]_i_2_3\ : in STD_LOGIC;
    \cdf_wr_data_r[15]_i_2_2\ : in STD_LOGIC;
    \cdf_wr_data_r[10]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[10]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[7]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[7]_i_3_1\ : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk is
  signal \cdf_wr_data_r[0]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_18_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_7_n_0\ : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdf_wr_data_r[10]_i_16\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[14]_i_15\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[18]_i_9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_13\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[2]_i_11\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[3]_i_10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[3]_i_15\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[8]_i_16\ : label is "soft_lutpair117";
begin
\cdf_wr_data_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]\,
      I1 => \cdf_wr_data_r[0]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[0]_0\,
      I3 => \cdf_wr_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r_reg[0]_2\,
      I5 => \cdf_wr_data_r_reg[23]\(0),
      O => D(0)
    );
\cdf_wr_data_r[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000800000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(13),
      I1 => \cdf_wr_data_r[21]_i_4_0\,
      I2 => \cdf_wr_data_r[2]_i_9_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => data4(0),
      O => \cdf_wr_data_r[0]_i_11_n_0\
    );
\cdf_wr_data_r[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80000000000000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(13),
      I1 => \cdf_wr_data_r[2]_i_9_1\,
      I2 => \cdf_wr_data_r[13]_i_4_1\,
      I3 => data4(4),
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r_reg[1]_0\(1),
      O => \sync_fifo_rd_data_cr_reg[18]\
    );
\cdf_wr_data_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A002A0000002A"
    )
        port map (
      I0 => \cdf_wr_data_r[0]_i_7_n_0\,
      I1 => raw8_en_r,
      I2 => \cdf_wr_data_r_reg[0]_3\,
      I3 => \cdf_wr_data_r_reg[0]_4\,
      I4 => raw14_en_r,
      I5 => \cdf_wr_data_r_reg[0]_5\,
      O => \cdf_wr_data_r[0]_i_3_n_0\
    );
\cdf_wr_data_r[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010101FFFFFFFF"
    )
        port map (
      I0 => \cdf_wr_data_r[16]_i_2_1\,
      I1 => \cdf_wr_data_r[0]_i_11_n_0\,
      I2 => \cdf_wr_data_r[0]_i_3_0\,
      I3 => \cdf_wr_data_r[21]_i_2_0\,
      I4 => \cdf_wr_data_r[0]_i_3_1\,
      I5 => \cdf_wr_data_r_reg[18]_0\,
      O => \cdf_wr_data_r[0]_i_7_n_0\
    );
\cdf_wr_data_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A8A8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[10]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[10]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[8]_1\,
      I5 => \cdf_wr_data_r_reg[23]\(7),
      O => D(7)
    );
\cdf_wr_data_r[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC803B3BBC800808"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(5),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => \cdf_wr_data_r_reg[23]\(15),
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      I5 => data4(2),
      O => \cdf_wr_data_r[10]_i_12_n_0\
    );
\cdf_wr_data_r[10]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAC0F00"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(5),
      I1 => \cdf_wr_data_r_reg[23]\(15),
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => data4(2),
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      O => \sync_fifo_rd_data_r1_reg[20]\
    );
\cdf_wr_data_r[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[10]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[10]_0\,
      I3 => \cdf_wr_data_r_reg[10]_1\,
      I4 => \cdf_wr_data_r_reg[7]_1\,
      I5 => \cdf_wr_data_r_reg[10]_2\,
      O => \cdf_wr_data_r[10]_i_2_n_0\
    );
\cdf_wr_data_r[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[10]_i_2_0\,
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[10]_i_2_1\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r[10]_i_12_n_0\,
      I5 => \cdf_wr_data_r[3]_i_3_0\,
      O => \cdf_wr_data_r[10]_i_4_n_0\
    );
\cdf_wr_data_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A8A8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[11]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[11]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[8]_1\,
      I5 => \cdf_wr_data_r_reg[23]\(8),
      O => D(8)
    );
\cdf_wr_data_r[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(1),
      I1 => \cdf_wr_data_r_reg[1]_0\(2),
      I2 => data4(3),
      I3 => \cdf_wr_data_r[2]_i_9_0\,
      I4 => \cdf_wr_data_r[21]_i_4_0\,
      I5 => \cdf_wr_data_r_reg[23]\(16),
      O => \cdf_wr_data_r[11]_i_12_n_0\
    );
\cdf_wr_data_r[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAC0F00"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(6),
      I1 => \cdf_wr_data_r_reg[23]\(16),
      I2 => \cdf_wr_data_r[21]_i_4_0\,
      I3 => data4(3),
      I4 => \cdf_wr_data_r[2]_i_9_0\,
      O => \cdf_wr_data_r[11]_i_15_n_0\
    );
\cdf_wr_data_r[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[11]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[11]_0\,
      I3 => \cdf_wr_data_r_reg[11]_1\,
      I4 => \cdf_wr_data_r[11]_i_7_n_0\,
      I5 => raw14_en_r,
      O => \cdf_wr_data_r[11]_i_2_n_0\
    );
\cdf_wr_data_r[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0800AAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_3_0\,
      I1 => \cdf_wr_data_r[11]_i_2_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r_reg[1]_0\(1),
      I4 => \cdf_wr_data_r[11]_i_2_1\,
      I5 => \cdf_wr_data_r[11]_i_12_n_0\,
      O => \cdf_wr_data_r[11]_i_4_n_0\
    );
\cdf_wr_data_r[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000053FF"
    )
        port map (
      I0 => \cdf_wr_data_r[11]_i_2_2\,
      I1 => \cdf_wr_data_r[11]_i_15_n_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r_reg[1]_0\(1),
      I4 => \cdf_wr_data_r[11]_i_2_3\,
      I5 => \cdf_wr_data_r[11]_i_2_4\,
      O => \cdf_wr_data_r[11]_i_7_n_0\
    );
\cdf_wr_data_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A8A8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[12]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[12]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[8]_1\,
      I5 => \cdf_wr_data_r_reg[23]\(9),
      O => D(9)
    );
\cdf_wr_data_r[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1DDDFFFFFFFF"
    )
        port map (
      I0 => data4(4),
      I1 => \cdf_wr_data_r[2]_i_9_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(0),
      I3 => \cdf_wr_data_r_reg[23]\(17),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r_reg[1]_0\(2),
      O => \cdf_wr_data_r[12]_i_11_n_0\
    );
\cdf_wr_data_r[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAA8AAA8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[12]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[12]_0\,
      I3 => \cdf_wr_data_r_reg[12]_1\,
      I4 => \cdf_wr_data_r_reg[12]_2\,
      I5 => raw14_en_r,
      O => \cdf_wr_data_r[12]_i_2_n_0\
    );
\cdf_wr_data_r[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0800AAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_3_0\,
      I1 => \cdf_wr_data_r[12]_i_2_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r_reg[1]_0\(1),
      I4 => \cdf_wr_data_r[12]_i_11_n_0\,
      I5 => \cdf_wr_data_r[12]_i_2_1\,
      O => \cdf_wr_data_r[12]_i_4_n_0\
    );
\cdf_wr_data_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFB0B0B0B0B0"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_2_n_0\,
      I1 => \cdf_wr_data_r_reg[13]\,
      I2 => \cdf_wr_data_r_reg[0]_1\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[8]_1\,
      I5 => \cdf_wr_data_r_reg[23]\(10),
      O => D(10)
    );
\cdf_wr_data_r[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC803B3BBC800808"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(8),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[13]_i_4_0\,
      I3 => \cdf_wr_data_r_reg[23]\(18),
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      I5 => data4(5),
      O => \cdf_wr_data_r[13]_i_12_n_0\
    );
\cdf_wr_data_r[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[13]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[13]_0\,
      I3 => \cdf_wr_data_r_reg[13]_1\,
      I4 => \cdf_wr_data_r_reg[13]_2\,
      I5 => \cdf_wr_data_r_reg[13]_3\,
      O => \cdf_wr_data_r[13]_i_2_n_0\
    );
\cdf_wr_data_r[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[5]_i_3_2\,
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[13]_i_2_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r[13]_i_12_n_0\,
      I5 => \cdf_wr_data_r[3]_i_3_0\,
      O => \cdf_wr_data_r[13]_i_4_n_0\
    );
\cdf_wr_data_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A8A8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[14]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[14]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[8]_1\,
      I5 => \cdf_wr_data_r_reg[23]\(11),
      O => D(11)
    );
\cdf_wr_data_r[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC803B3BBC800808"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(9),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => \cdf_wr_data_r_reg[23]\(19),
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      I5 => data4(6),
      O => \cdf_wr_data_r[14]_i_12_n_0\
    );
\cdf_wr_data_r[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cdf_wr_data_r[2]_i_9_1\,
      I1 => \cdf_wr_data_r_reg[23]\(19),
      I2 => \cdf_wr_data_r[13]_i_4_1\,
      I3 => data4(6),
      O => \cdf_wr_data_r[14]_i_15_n_0\
    );
\cdf_wr_data_r[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[14]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[14]_0\,
      I3 => \cdf_wr_data_r_reg[14]_1\,
      I4 => \cdf_wr_data_r_reg[13]_2\,
      I5 => \cdf_wr_data_r[14]_i_7_n_0\,
      O => \cdf_wr_data_r[14]_i_2_n_0\
    );
\cdf_wr_data_r[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[14]_i_2_2\,
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[14]_i_2_3\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r[14]_i_12_n_0\,
      I5 => \cdf_wr_data_r[3]_i_3_0\,
      O => \cdf_wr_data_r[14]_i_4_n_0\
    );
\cdf_wr_data_r[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r[14]_i_2_0\,
      I1 => \cdf_wr_data_r[14]_i_15_n_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r[14]_i_2_1\,
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[14]_i_2_2\,
      O => \cdf_wr_data_r[14]_i_7_n_0\
    );
\cdf_wr_data_r[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A8AFF8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[15]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[15]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[23]\(12),
      I5 => \cdf_wr_data_r_reg[8]_1\,
      O => D(12)
    );
\cdf_wr_data_r[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC803B3BBC800808"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(10),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[21]_i_4_0\,
      I3 => \cdf_wr_data_r_reg[23]\(20),
      I4 => \cdf_wr_data_r[2]_i_9_0\,
      I5 => data4(7),
      O => \cdf_wr_data_r[15]_i_11_n_0\
    );
\cdf_wr_data_r[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cdf_wr_data_r[21]_i_4_0\,
      I1 => \cdf_wr_data_r_reg[23]\(20),
      I2 => \cdf_wr_data_r[2]_i_9_0\,
      I3 => data4(7),
      O => \cdf_wr_data_r[15]_i_14_n_0\
    );
\cdf_wr_data_r[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[15]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[15]_0\,
      I3 => \cdf_wr_data_r_reg[15]_1\,
      I4 => \cdf_wr_data_r_reg[13]_2\,
      I5 => \cdf_wr_data_r[15]_i_7_n_0\,
      O => \cdf_wr_data_r[15]_i_2_n_0\
    );
\cdf_wr_data_r[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[7]_4\,
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[15]_i_2_2\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r[15]_i_11_n_0\,
      I5 => \cdf_wr_data_r[3]_i_3_0\,
      O => \cdf_wr_data_r[15]_i_4_n_0\
    );
\cdf_wr_data_r[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_2_0\,
      I1 => \cdf_wr_data_r[15]_i_14_n_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r[15]_i_2_1\,
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r_reg[7]_4\,
      O => \cdf_wr_data_r[15]_i_7_n_0\
    );
\cdf_wr_data_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A8AFF8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[16]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[16]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[23]\(13),
      I5 => \cdf_wr_data_r_reg[8]_1\,
      O => D(13)
    );
\cdf_wr_data_r[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800008000000080"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => data4(0),
      I3 => \cdf_wr_data_r[13]_i_4_0\,
      I4 => \cdf_wr_data_r[1]_i_3_0\,
      I5 => \cdf_wr_data_r_reg[23]\(13),
      O => \cdf_wr_data_r[16]_i_10_n_0\
    );
\cdf_wr_data_r[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C2020000"
    )
        port map (
      I0 => data4(4),
      I1 => \cdf_wr_data_r[21]_i_4_0\,
      I2 => \cdf_wr_data_r[2]_i_9_0\,
      I3 => \cdf_wr_data_r_reg[23]\(13),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r_reg[1]_0\(2),
      O => \cdf_wr_data_r[16]_i_15_n_0\
    );
\cdf_wr_data_r[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[16]_i_4_n_0\,
      I2 => raw10_en_r,
      I3 => \cdf_wr_data_r_reg[16]_0\,
      I4 => \cdf_wr_data_r[16]_i_6_n_0\,
      I5 => raw14_en_r,
      O => \cdf_wr_data_r[16]_i_2_n_0\
    );
\cdf_wr_data_r[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F010F0F00010F"
    )
        port map (
      I0 => \cdf_wr_data_r[16]_i_2_3\,
      I1 => \cdf_wr_data_r[16]_i_2_4\,
      I2 => \cdf_wr_data_r[16]_i_10_n_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[16]_i_2_5\,
      O => \cdf_wr_data_r[16]_i_4_n_0\
    );
\cdf_wr_data_r[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
        port map (
      I0 => \cdf_wr_data_r[21]_i_2_0\,
      I1 => \cdf_wr_data_r[16]_i_2_0\,
      I2 => \cdf_wr_data_r[16]_i_15_n_0\,
      I3 => \cdf_wr_data_r[16]_i_2_1\,
      I4 => \cdf_wr_data_r[6]_i_8_0\(0),
      I5 => \cdf_wr_data_r[16]_i_2_2\,
      O => \cdf_wr_data_r[16]_i_6_n_0\
    );
\cdf_wr_data_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A8AFF8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[17]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[17]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[23]\(14),
      I5 => \cdf_wr_data_r_reg[8]_1\,
      O => D(14)
    );
\cdf_wr_data_r[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800008000000080"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => data4(1),
      I3 => \cdf_wr_data_r[21]_i_4_0\,
      I4 => \cdf_wr_data_r[2]_i_9_0\,
      I5 => \cdf_wr_data_r_reg[23]\(14),
      O => \cdf_wr_data_r[17]_i_11_n_0\
    );
\cdf_wr_data_r[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => data4(5),
      I3 => \cdf_wr_data_r[21]_i_4_0\,
      I4 => \cdf_wr_data_r[2]_i_9_0\,
      I5 => \cdf_wr_data_r_reg[23]\(14),
      O => \cdf_wr_data_r[17]_i_16_n_0\
    );
\cdf_wr_data_r[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[17]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[17]_0\,
      I3 => \cdf_wr_data_r[17]_i_6_n_0\,
      I4 => \cdf_wr_data_r_reg[17]_1\,
      I5 => \cdf_wr_data_r_reg[7]_1\,
      O => \cdf_wr_data_r[17]_i_2_n_0\
    );
\cdf_wr_data_r[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8A8A8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[18]_0\,
      I1 => \cdf_wr_data_r[17]_i_2_0\,
      I2 => \cdf_wr_data_r[17]_i_11_n_0\,
      I3 => \cdf_wr_data_r[21]_i_2_0\,
      I4 => \cdf_wr_data_r[17]_i_2_1\,
      I5 => \cdf_wr_data_r[17]_i_2_2\,
      O => \cdf_wr_data_r[17]_i_4_n_0\
    );
\cdf_wr_data_r[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAFFAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[17]_i_16_n_0\,
      I1 => \cdf_wr_data_r[6]_i_8_0\(1),
      I2 => \cdf_wr_data_r[17]_i_2_3\,
      I3 => \cdf_wr_data_r_reg[1]_0\(1),
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r[17]_i_2_4\,
      O => \cdf_wr_data_r[17]_i_6_n_0\
    );
\cdf_wr_data_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF22F222"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[18]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[8]_0\,
      I3 => \cdf_wr_data_r_reg[23]\(15),
      I4 => \cdf_wr_data_r_reg[8]_1\,
      O => D(15)
    );
\cdf_wr_data_r[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002AAAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[18]\,
      I1 => \cdf_wr_data_r[18]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[18]_0\,
      I3 => \cdf_wr_data_r_reg[18]_1\,
      I4 => \cdf_wr_data_r_reg[18]_2\,
      I5 => \cdf_wr_data_r_reg[0]_0\,
      O => \cdf_wr_data_r[18]_i_2_n_0\
    );
\cdf_wr_data_r[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => \cdf_wr_data_r[18]_i_9_n_0\,
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[18]_i_2_0\,
      I3 => \cdf_wr_data_r[18]_i_2_1\,
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r[18]_i_2_2\,
      O => \cdf_wr_data_r[18]_i_4_n_0\
    );
\cdf_wr_data_r[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(15),
      I1 => \cdf_wr_data_r[13]_i_4_1\,
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => data4(2),
      O => \cdf_wr_data_r[18]_i_9_n_0\
    );
\cdf_wr_data_r[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FFFF7FFFFFFF7F"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => data4(3),
      I3 => \cdf_wr_data_r[13]_i_4_0\,
      I4 => \cdf_wr_data_r[1]_i_3_0\,
      I5 => \cdf_wr_data_r_reg[23]\(16),
      O => \pxl_cntr_reg[3]_0\
    );
\cdf_wr_data_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]\,
      I1 => \cdf_wr_data_r[1]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[0]_0\,
      I3 => \cdf_wr_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r_reg[0]_2\,
      I5 => \cdf_wr_data_r_reg[23]\(1),
      O => D(1)
    );
\cdf_wr_data_r[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CCC8000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(14),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[13]_i_4_0\,
      I3 => \cdf_wr_data_r[1]_i_3_0\,
      I4 => data4(1),
      O => \cdf_wr_data_r[1]_i_13_n_0\
    );
\cdf_wr_data_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047FF0000"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_7_n_0\,
      I1 => \cdf_wr_data_r_reg[1]_0\(2),
      I2 => \cdf_wr_data_r_reg[1]_1\,
      I3 => \cdf_wr_data_r_reg[13]_2\,
      I4 => \cdf_wr_data_r[1]_i_9_n_0\,
      I5 => \cdf_wr_data_r_reg[1]_2\,
      O => \cdf_wr_data_r[1]_i_3_n_0\
    );
\cdf_wr_data_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => data4(5),
      I1 => \cdf_wr_data_r[1]_i_3_0\,
      I2 => \cdf_wr_data_r[13]_i_4_0\,
      I3 => \cdf_wr_data_r_reg[23]\(14),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[1]_i_3_1\,
      O => \cdf_wr_data_r[1]_i_7_n_0\
    );
\cdf_wr_data_r[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557757FFFF7757"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[18]_0\,
      I1 => \cdf_wr_data_r[1]_i_13_n_0\,
      I2 => \cdf_wr_data_r[1]_i_3_2\,
      I3 => \cdf_wr_data_r_reg[1]_0\(1),
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r[1]_i_3_3\,
      O => \cdf_wr_data_r[1]_i_9_n_0\
    );
\cdf_wr_data_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A8AFF8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[20]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[20]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[23]\(17),
      I5 => \cdf_wr_data_r_reg[8]_1\,
      O => D(16)
    );
\cdf_wr_data_r[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800008000000080"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => data4(4),
      I3 => \cdf_wr_data_r[13]_i_4_0\,
      I4 => \cdf_wr_data_r[2]_i_9_0\,
      I5 => \cdf_wr_data_r_reg[23]\(17),
      O => \cdf_wr_data_r[20]_i_11_n_0\
    );
\cdf_wr_data_r[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[20]_i_4_n_0\,
      I2 => raw10_en_r,
      I3 => \cdf_wr_data_r_reg[20]_0\,
      I4 => \cdf_wr_data_r_reg[20]_1\,
      I5 => \cdf_wr_data_r_reg[7]_1\,
      O => \cdf_wr_data_r[20]_i_2_n_0\
    );
\cdf_wr_data_r[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F010F0F00010F"
    )
        port map (
      I0 => \cdf_wr_data_r[20]_i_2_1\,
      I1 => \cdf_wr_data_r[20]_i_2_2\,
      I2 => \cdf_wr_data_r[20]_i_11_n_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[20]_i_2_0\,
      O => \cdf_wr_data_r[20]_i_4_n_0\
    );
\cdf_wr_data_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A8AFF8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[21]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[21]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[23]\(18),
      I5 => \cdf_wr_data_r_reg[8]_1\,
      O => D(17)
    );
\cdf_wr_data_r[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800008000000080"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => data4(5),
      I3 => \cdf_wr_data_r[21]_i_4_0\,
      I4 => \cdf_wr_data_r[2]_i_9_0\,
      I5 => \cdf_wr_data_r_reg[23]\(18),
      O => \cdf_wr_data_r[21]_i_11_n_0\
    );
\cdf_wr_data_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[21]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[21]_0\,
      I3 => \cdf_wr_data_r_reg[21]_1\,
      I4 => \cdf_wr_data_r_reg[21]_2\,
      I5 => \cdf_wr_data_r_reg[7]_1\,
      O => \cdf_wr_data_r[21]_i_2_n_0\
    );
\cdf_wr_data_r[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8A8A8"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_3_0\,
      I1 => \cdf_wr_data_r[21]_i_2_1\,
      I2 => \cdf_wr_data_r[21]_i_11_n_0\,
      I3 => \cdf_wr_data_r[21]_i_2_0\,
      I4 => \cdf_wr_data_r[21]_i_2_2\,
      I5 => \cdf_wr_data_r[21]_i_2_3\,
      O => \cdf_wr_data_r[21]_i_4_n_0\
    );
\cdf_wr_data_r[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF22F222"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[22]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[8]_0\,
      I3 => \cdf_wr_data_r_reg[23]\(19),
      I4 => \cdf_wr_data_r_reg[8]_1\,
      O => D(18)
    );
\cdf_wr_data_r[22]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7C7F"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(19),
      I1 => \cdf_wr_data_r[13]_i_4_1\,
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => data4(6),
      O => \cdf_wr_data_r[22]_i_13_n_0\
    );
\cdf_wr_data_r[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A2AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[22]\,
      I1 => \cdf_wr_data_r_reg[7]_1\,
      I2 => \cdf_wr_data_r[22]_i_4_n_0\,
      I3 => \cdf_wr_data_r_reg[22]_0\,
      I4 => \cdf_wr_data_r[22]_i_6_n_0\,
      I5 => \cdf_wr_data_r_reg[0]_0\,
      O => \cdf_wr_data_r[22]_i_2_n_0\
    );
\cdf_wr_data_r[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55553030FF00FFFF"
    )
        port map (
      I0 => \cdf_wr_data_r[22]_i_2_1\,
      I1 => \cdf_wr_data_r[22]_i_2_2\,
      I2 => \cdf_wr_data_r[22]_i_2_3\,
      I3 => \cdf_wr_data_r[22]_i_13_n_0\,
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r_reg[1]_0\(2),
      O => \cdf_wr_data_r[22]_i_4_n_0\
    );
\cdf_wr_data_r[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA22000A002200"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_3_0\,
      I1 => \cdf_wr_data_r[22]_i_2_0\,
      I2 => \cdf_wr_data_r[22]_i_13_n_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(1),
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r[22]_i_2_4\,
      O => \cdf_wr_data_r[22]_i_6_n_0\
    );
\cdf_wr_data_r[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A8AFF8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[23]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[23]_0\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[23]\(20),
      I5 => \cdf_wr_data_r_reg[8]_1\,
      O => D(19)
    );
\cdf_wr_data_r[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800008000000080"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => data4(7),
      I3 => \cdf_wr_data_r[2]_i_9_1\,
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      I5 => \cdf_wr_data_r_reg[23]\(20),
      O => \cdf_wr_data_r[23]_i_11_n_0\
    );
\cdf_wr_data_r[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040040000000400"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[13]_i_4_1\,
      I3 => data4(7),
      I4 => \cdf_wr_data_r[2]_i_9_1\,
      I5 => \cdf_wr_data_r_reg[23]\(20),
      O => \cdf_wr_data_r[23]_i_16_n_0\
    );
\cdf_wr_data_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[23]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[23]_1\,
      I3 => \cdf_wr_data_r[23]_i_6_n_0\,
      I4 => \cdf_wr_data_r_reg[23]_2\,
      I5 => \cdf_wr_data_r_reg[7]_1\,
      O => \cdf_wr_data_r[23]_i_2_n_0\
    );
\cdf_wr_data_r[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2820AAAA0800"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_3_0\,
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r[23]_i_2_1\,
      I4 => \cdf_wr_data_r[23]_i_11_n_0\,
      I5 => \cdf_wr_data_r[23]_i_2_2\,
      O => \cdf_wr_data_r[23]_i_4_n_0\
    );
\cdf_wr_data_r[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[23]_i_16_n_0\,
      I1 => \cdf_wr_data_r[23]_i_2_0\,
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => \cdf_wr_data_r[15]_i_4_0\(0),
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      I5 => \cdf_wr_data_r[23]_i_2_1\,
      O => \cdf_wr_data_r[23]_i_6_n_0\
    );
\cdf_wr_data_r[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data4(2),
      I1 => \cdf_wr_data_r[13]_i_4_1\,
      O => \lsb_pxl_data_r_reg[2]_0\
    );
\cdf_wr_data_r[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"823F000082000000"
    )
        port map (
      I0 => \cdf_wr_data_r[6]_i_8_0\(4),
      I1 => \cdf_wr_data_r[2]_i_9_1\,
      I2 => \cdf_wr_data_r[2]_i_9_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => data4(2),
      O => \cdf_wr_data_r[2]_i_18_n_0\
    );
\cdf_wr_data_r[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8A8A8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[18]_0\,
      I1 => \cdf_wr_data_r[2]_i_3\,
      I2 => \cdf_wr_data_r[2]_i_18_n_0\,
      I3 => \cdf_wr_data_r[21]_i_2_0\,
      I4 => \cdf_wr_data_r[2]_i_3_0\,
      I5 => \cdf_wr_data_r[2]_i_3_1\,
      O => raw10_en_r_reg_rep
    );
\cdf_wr_data_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[3]\,
      I1 => \cdf_wr_data_r[3]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[0]_0\,
      I3 => \cdf_wr_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r_reg[0]_2\,
      I5 => \cdf_wr_data_r_reg[23]\(2),
      O => D(2)
    );
\cdf_wr_data_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(16),
      I1 => \cdf_wr_data_r_reg[1]_0\(0),
      I2 => \cdf_wr_data_r[2]_i_9_0\,
      I3 => data4(3),
      O => \cdf_wr_data_r[3]_i_10_n_0\
    );
\cdf_wr_data_r[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(6),
      I1 => \cdf_wr_data_r_reg[1]_0\(0),
      I2 => \cdf_wr_data_r_reg[23]\(16),
      I3 => \cdf_wr_data_r[2]_i_9_0\,
      I4 => data4(3),
      O => \sync_fifo_rd_data_r1_reg[21]\
    );
\cdf_wr_data_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002A002A002A"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_6_n_0\,
      I1 => raw8_en_r,
      I2 => \cdf_wr_data_r_reg[3]_0\,
      I3 => \cdf_wr_data_r_reg[3]_1\,
      I4 => \cdf_wr_data_r_reg[3]_2\,
      I5 => \cdf_wr_data_r_reg[13]_2\,
      O => \cdf_wr_data_r[3]_i_3_n_0\
    );
\cdf_wr_data_r[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_3_0\,
      I1 => \cdf_wr_data_r_reg[3]_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(1),
      I3 => \cdf_wr_data_r[3]_i_10_n_0\,
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r[3]_i_3_1\,
      O => \cdf_wr_data_r[3]_i_6_n_0\
    );
\cdf_wr_data_r[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCF0FFAACCF000"
    )
        port map (
      I0 => \cdf_wr_data_r[6]_i_8_0\(5),
      I1 => \cdf_wr_data_r_reg[23]\(17),
      I2 => \cdf_wr_data_r[15]_i_4_0\(7),
      I3 => \cdf_wr_data_r[1]_i_3_0\,
      I4 => \cdf_wr_data_r[13]_i_4_0\,
      I5 => data4(0),
      O => \sync_fifo_rd_data_r2_reg[22]\
    );
\cdf_wr_data_r[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF000000800000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(17),
      I1 => \cdf_wr_data_r[13]_i_4_0\,
      I2 => \cdf_wr_data_r[2]_i_9_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => data4(4),
      O => \cdf_wr_data_r[4]_i_17_n_0\
    );
\cdf_wr_data_r[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF90FF00FFFF"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_4_0\,
      I1 => \cdf_wr_data_r[2]_i_9_0\,
      I2 => \cdf_wr_data_r[6]_i_8_0\(5),
      I3 => \cdf_wr_data_r[4]_i_17_n_0\,
      I4 => \cdf_wr_data_r[23]_i_2_0\,
      I5 => \cdf_wr_data_r[20]_i_2_0\,
      O => \pxl_cntr_reg[0]_rep__0\
    );
\cdf_wr_data_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[5]\,
      I1 => \cdf_wr_data_r[5]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[0]_0\,
      I3 => \cdf_wr_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r_reg[0]_2\,
      I5 => \cdf_wr_data_r_reg[23]\(3),
      O => D(3)
    );
\cdf_wr_data_r[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2AA0000"
    )
        port map (
      I0 => data4(5),
      I1 => \cdf_wr_data_r[13]_i_4_1\,
      I2 => \cdf_wr_data_r_reg[23]\(18),
      I3 => \cdf_wr_data_r[13]_i_4_0\,
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      O => \cdf_wr_data_r[5]_i_13_n_0\
    );
\cdf_wr_data_r[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047FF0000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[5]_0\,
      I1 => \cdf_wr_data_r_reg[1]_0\(2),
      I2 => \cdf_wr_data_r[5]_i_7_n_0\,
      I3 => \cdf_wr_data_r_reg[13]_2\,
      I4 => \cdf_wr_data_r[5]_i_8_n_0\,
      I5 => \cdf_wr_data_r_reg[5]_1\,
      O => \cdf_wr_data_r[5]_i_3_n_0\
    );
\cdf_wr_data_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \cdf_wr_data_r[5]_i_3_2\,
      I1 => \cdf_wr_data_r[1]_i_3_0\,
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => data4(1),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[5]_i_3_0\,
      O => \cdf_wr_data_r[5]_i_7_n_0\
    );
\cdf_wr_data_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55557757FFFF7757"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[18]_0\,
      I1 => \cdf_wr_data_r[5]_i_13_n_0\,
      I2 => \cdf_wr_data_r[5]_i_3_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(1),
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r[5]_i_3_1\,
      O => \cdf_wr_data_r[5]_i_8_n_0\
    );
\cdf_wr_data_r[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02020E000202020"
    )
        port map (
      I0 => data4(6),
      I1 => \cdf_wr_data_r_reg[1]_0\(2),
      I2 => \cdf_wr_data_r_reg[1]_0\(1),
      I3 => \cdf_wr_data_r[2]_i_9_1\,
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      I5 => \cdf_wr_data_r[6]_i_8_0\(6),
      O => \cdf_wr_data_r[6]_i_17_n_0\
    );
\cdf_wr_data_r[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => data4(6),
      I1 => \cdf_wr_data_r[1]_i_3_0\,
      I2 => \cdf_wr_data_r[13]_i_4_0\,
      I3 => \cdf_wr_data_r_reg[23]\(19),
      O => \lsb_pxl_data_r_reg[6]_0\
    );
\cdf_wr_data_r[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FEF0FFF0FEF0"
    )
        port map (
      I0 => \cdf_wr_data_r[6]_i_3\,
      I1 => \cdf_wr_data_r[6]_i_3_0\,
      I2 => \cdf_wr_data_r[6]_i_17_n_0\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[22]_i_2_0\,
      O => \pxl_cntr_reg[3]\
    );
\cdf_wr_data_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[7]\,
      I1 => \cdf_wr_data_r[7]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[0]_0\,
      I3 => \cdf_wr_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r_reg[0]_2\,
      I5 => \cdf_wr_data_r_reg[23]\(4),
      O => D(4)
    );
\cdf_wr_data_r[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555400000000000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[23]\(20),
      I2 => \cdf_wr_data_r[21]_i_4_0\,
      I3 => \cdf_wr_data_r[2]_i_9_0\,
      I4 => data4(7),
      I5 => \cdf_wr_data_r_reg[1]_0\(1),
      O => \cdf_wr_data_r[7]_i_13_n_0\
    );
\cdf_wr_data_r[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80000000000000"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[23]\(20),
      I1 => \cdf_wr_data_r[13]_i_4_0\,
      I2 => \cdf_wr_data_r[13]_i_4_1\,
      I3 => data4(7),
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r_reg[1]_0\(1),
      O => \sync_fifo_rd_data_cr_reg[25]\
    );
\cdf_wr_data_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202022202220222"
    )
        port map (
      I0 => \cdf_wr_data_r[7]_i_7_n_0\,
      I1 => \cdf_wr_data_r_reg[7]_0\,
      I2 => \cdf_wr_data_r_reg[7]_1\,
      I3 => \cdf_wr_data_r_reg[7]_2\,
      I4 => \cdf_wr_data_r_reg[7]_3\,
      I5 => \cdf_wr_data_r_reg[7]_4\,
      O => \cdf_wr_data_r[7]_i_3_n_0\
    );
\cdf_wr_data_r[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005700DFFFFFFFFF"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[1]_0\(2),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[7]_i_3_0\,
      I3 => \cdf_wr_data_r[7]_i_13_n_0\,
      I4 => \cdf_wr_data_r[7]_i_3_1\,
      I5 => \cdf_wr_data_r[3]_i_3_0\,
      O => \cdf_wr_data_r[7]_i_7_n_0\
    );
\cdf_wr_data_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A8A8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[8]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[8]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[8]_1\,
      I5 => \cdf_wr_data_r_reg[23]\(5),
      O => D(5)
    );
\cdf_wr_data_r[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC803B3BBC800808"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(3),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[2]_i_9_1\,
      I3 => \cdf_wr_data_r_reg[23]\(13),
      I4 => \cdf_wr_data_r[13]_i_4_1\,
      I5 => data4(0),
      O => \cdf_wr_data_r[8]_i_13_n_0\
    );
\cdf_wr_data_r[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cdf_wr_data_r[2]_i_9_1\,
      I1 => \cdf_wr_data_r_reg[23]\(13),
      I2 => \cdf_wr_data_r[13]_i_4_1\,
      I3 => data4(4),
      O => \cdf_wr_data_r[8]_i_16_n_0\
    );
\cdf_wr_data_r[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r[8]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[8]_2\,
      I3 => \cdf_wr_data_r_reg[8]_3\,
      I4 => \cdf_wr_data_r_reg[7]_1\,
      I5 => \cdf_wr_data_r[8]_i_7_n_0\,
      O => \cdf_wr_data_r[8]_i_2_n_0\
    );
\cdf_wr_data_r[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[8]_i_2_2\,
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[8]_i_2_3\,
      I3 => \cdf_wr_data_r_reg[1]_0\(2),
      I4 => \cdf_wr_data_r[8]_i_13_n_0\,
      I5 => \cdf_wr_data_r_reg[18]_0\,
      O => \cdf_wr_data_r[8]_i_4_n_0\
    );
\cdf_wr_data_r[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r[8]_i_2_0\,
      I1 => \cdf_wr_data_r[8]_i_16_n_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r[8]_i_2_1\,
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[8]_i_2_2\,
      O => \cdf_wr_data_r[8]_i_7_n_0\
    );
\cdf_wr_data_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A8A8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_1\,
      I1 => \cdf_wr_data_r[9]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[9]\,
      I3 => \cdf_wr_data_r_reg[8]_0\,
      I4 => \cdf_wr_data_r_reg[8]_1\,
      I5 => \cdf_wr_data_r_reg[23]\(6),
      O => D(6)
    );
\cdf_wr_data_r[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_4_0\,
      I1 => \cdf_wr_data_r_reg[23]\(14),
      I2 => \cdf_wr_data_r[1]_i_3_0\,
      I3 => data4(5),
      O => \cdf_wr_data_r[9]_i_12_n_0\
    );
\cdf_wr_data_r[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC803B3BBC800808"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_4_0\(4),
      I1 => \cdf_wr_data_r_reg[1]_0\(1),
      I2 => \cdf_wr_data_r[13]_i_4_0\,
      I3 => \cdf_wr_data_r_reg[23]\(14),
      I4 => \cdf_wr_data_r[1]_i_3_0\,
      I5 => data4(1),
      O => \cdf_wr_data_r[9]_i_17_n_0\
    );
\cdf_wr_data_r[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[0]_0\,
      I1 => \cdf_wr_data_r_reg[7]_1\,
      I2 => \cdf_wr_data_r[9]_i_4_n_0\,
      I3 => \cdf_wr_data_r_reg[9]_0\,
      I4 => \cdf_wr_data_r_reg[9]_1\,
      I5 => \cdf_wr_data_r[9]_i_7_n_0\,
      O => \cdf_wr_data_r[9]_i_2_n_0\
    );
\cdf_wr_data_r[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r[9]_i_2_0\,
      I1 => \cdf_wr_data_r[9]_i_12_n_0\,
      I2 => \cdf_wr_data_r_reg[1]_0\(2),
      I3 => \cdf_wr_data_r[9]_i_2_1\,
      I4 => \cdf_wr_data_r_reg[1]_0\(1),
      I5 => \cdf_wr_data_r[9]_i_2_2\,
      O => \cdf_wr_data_r[9]_i_4_n_0\
    );
\cdf_wr_data_r[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[18]_0\,
      I1 => \cdf_wr_data_r[9]_i_2_2\,
      I2 => \cdf_wr_data_r_reg[1]_0\(1),
      I3 => \cdf_wr_data_r[9]_i_2_3\,
      I4 => \cdf_wr_data_r_reg[1]_0\(2),
      I5 => \cdf_wr_data_r[9]_i_17_n_0\,
      O => \cdf_wr_data_r[9]_i_7_n_0\
    );
\lsb_pxl_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => Q(0),
      Q => data4(0),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => Q(1),
      Q => data4(1),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => \cdf_wr_data_r[6]_i_8_0\(2),
      Q => data4(2),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => \cdf_wr_data_r[6]_i_8_0\(3),
      Q => data4(3),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => \cdf_wr_data_r[15]_i_4_0\(1),
      Q => data4(4),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => \cdf_wr_data_r[15]_i_4_0\(2),
      Q => data4(5),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => \cdf_wr_data_r_reg[23]\(11),
      Q => data4(6),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => E(0),
      D => \cdf_wr_data_r_reg[23]\(12),
      Q => data4(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk is
  port (
    raw12_en_r_reg : out STD_LOGIC;
    raw12_en_r_reg_0 : out STD_LOGIC;
    \pxl_cntr_reg[1]_rep__1\ : out STD_LOGIC;
    raw12_en_r_reg_1 : out STD_LOGIC;
    raw12_en_r_reg_2 : out STD_LOGIC;
    \pxl_cntr_reg[2]\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_0\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_1\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_2\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_3\ : out STD_LOGIC;
    \pxl_cntr_reg[1]_rep__1_0\ : out STD_LOGIC;
    raw8_en_r_reg_rep : out STD_LOGIC;
    raw8_en_r_reg_rep_0 : out STD_LOGIC;
    raw8_en_r_reg_rep_1 : out STD_LOGIC;
    raw8_en_r_reg_rep_2 : out STD_LOGIC;
    \pxl_cntr_reg[2]_4\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_5\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_6\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_7\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_8\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_9\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_10\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_11\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_12\ : out STD_LOGIC;
    raw12_en_r : in STD_LOGIC;
    \cdf_wr_data_r[4]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[4]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[23]_i_2\ : in STD_LOGIC;
    raw8_en_r : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cdf_wr_data_r[0]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[0]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[16]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[8]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[0]_i_9_0\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[22]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[7]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[7]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[17]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[9]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[19]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[12]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_2\ : in STD_LOGIC;
    \lsb_pxl_data_r_reg[0]_0\ : in STD_LOGIC;
    \cdf_wr_data_r[22]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[14]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[23]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[15]_i_2\ : in STD_LOGIC;
    \lsb_pxl_data_r_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sync_fifo_rd_en_r1 : in STD_LOGIC;
    \cdf_wr_data_r[6]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[6]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[10]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[18]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[23]_i_5_0\ : in STD_LOGIC;
    \cdf_wr_data_r[7]_i_8_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \lsb_pxl_data_r_reg[0]_1\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_0\ : in STD_LOGIC;
    \lsb_pxl_data_r_reg[0]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cdf_wr_data_r[7]_i_8_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cdf_wr_data_r[5]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[5]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_2\ : in STD_LOGIC;
    \cdf_wr_data_r[9]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[15]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[14]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[8]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[12]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[3]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[3]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[10]_i_2_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sensr_clk : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk is
  signal \cdf_wr_data_r[0]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_15_n_0\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \lsb_pxl_data_r[7]_i_2_n_0\ : STD_LOGIC;
  signal lsb_vld_c : STD_LOGIC;
begin
\cdf_wr_data_r[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data2(16),
      I1 => \cdf_wr_data_r[0]_i_9_0\,
      I2 => \cdf_wr_data_r[7]_i_8_1\(0),
      I3 => \cdf_wr_data_r[23]_i_5_0\,
      I4 => \cdf_wr_data_r[7]_i_8_0\(4),
      O => \cdf_wr_data_r[0]_i_14_n_0\
    );
\cdf_wr_data_r[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => raw12_en_r,
      I1 => \cdf_wr_data_r[0]_i_14_n_0\,
      I2 => Q(0),
      I3 => \cdf_wr_data_r[0]_i_3\,
      I4 => \cdf_wr_data_r[23]_i_2\,
      I5 => \cdf_wr_data_r[0]_i_3_0\,
      O => raw12_en_r_reg_0
    );
\cdf_wr_data_r[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[10]_i_2_0\,
      I1 => Q(0),
      I2 => data2(18),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[10]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_12\
    );
\cdf_wr_data_r[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[11]_i_2_0\,
      I1 => Q(0),
      I2 => data2(19),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[11]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_10\
    );
\cdf_wr_data_r[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[12]_i_2_0\,
      I1 => Q(0),
      I2 => data2(20),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[12]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_9\
    );
\cdf_wr_data_r[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_2_0\,
      I1 => Q(0),
      I2 => data2(21),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[13]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_8\
    );
\cdf_wr_data_r[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[14]_i_2_0\,
      I1 => Q(0),
      I2 => data2(22),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[14]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_6\
    );
\cdf_wr_data_r[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_2_0\,
      I1 => Q(0),
      I2 => data2(23),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[15]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_5\
    );
\cdf_wr_data_r[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755577777775777"
    )
        port map (
      I0 => raw12_en_r,
      I1 => Q(0),
      I2 => data2(16),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[23]_i_5_0\,
      I5 => \cdf_wr_data_r[7]_i_8_0\(0),
      O => \cdf_wr_data_r[16]_i_12_n_0\
    );
\cdf_wr_data_r[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF444444F4444444"
    )
        port map (
      I0 => \cdf_wr_data_r[16]_i_12_n_0\,
      I1 => \cdf_wr_data_r[16]_i_2\,
      I2 => \cdf_wr_data_r[23]_i_2\,
      I3 => \cdf_wr_data_r[8]_i_2\,
      I4 => \cdf_wr_data_r[0]_i_9_0\,
      I5 => raw8_en_r,
      O => \pxl_cntr_reg[1]_rep__1\
    );
\cdf_wr_data_r[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755577777775777"
    )
        port map (
      I0 => raw12_en_r,
      I1 => Q(0),
      I2 => data2(17),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[23]_i_5_0\,
      I5 => \cdf_wr_data_r[7]_i_8_0\(1),
      O => \cdf_wr_data_r[17]_i_14_n_0\
    );
\cdf_wr_data_r[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15551515155515"
    )
        port map (
      I0 => \cdf_wr_data_r[17]_i_14_n_0\,
      I1 => Q(0),
      I2 => \cdf_wr_data_r[17]_i_2\,
      I3 => \cdf_wr_data_r[9]_i_2\,
      I4 => \cdf_wr_data_r[0]_i_9_0\,
      I5 => \cdf_wr_data_r[22]_i_2\,
      O => \pxl_cntr_reg[2]\
    );
\cdf_wr_data_r[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755577777775777"
    )
        port map (
      I0 => raw12_en_r,
      I1 => Q(0),
      I2 => data2(18),
      I3 => \lsb_pxl_data_r_reg[0]_0\,
      I4 => \lsb_pxl_data_r_reg[0]_1\,
      I5 => \cdf_wr_data_r[7]_i_8_0\(2),
      O => \cdf_wr_data_r[18]_i_13_n_0\
    );
\cdf_wr_data_r[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B333B333A300B333"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_3\,
      I1 => \cdf_wr_data_r[18]_i_13_n_0\,
      I2 => \lsb_pxl_data_r_reg[0]_0\,
      I3 => \cdf_wr_data_r[10]_i_2\,
      I4 => Q(0),
      I5 => \cdf_wr_data_r[18]_i_2\,
      O => raw8_en_r_reg_rep_0
    );
\cdf_wr_data_r[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755577777775777"
    )
        port map (
      I0 => raw12_en_r,
      I1 => Q(0),
      I2 => data2(19),
      I3 => \cdf_wr_data_r[20]_i_2\,
      I4 => \lsb_pxl_data_r_reg[0]_1\,
      I5 => \cdf_wr_data_r[7]_i_8_0\(3),
      O => \cdf_wr_data_r[19]_i_14_n_0\
    );
\cdf_wr_data_r[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15551515155515"
    )
        port map (
      I0 => \cdf_wr_data_r[19]_i_14_n_0\,
      I1 => \cdf_wr_data_r[19]_i_2\,
      I2 => Q(0),
      I3 => \cdf_wr_data_r[11]_i_2\,
      I4 => \cdf_wr_data_r[20]_i_2\,
      I5 => \cdf_wr_data_r[22]_i_2\,
      O => \pxl_cntr_reg[2]_0\
    );
\cdf_wr_data_r[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_3\,
      I1 => \cdf_wr_data_r[1]_i_3_1\,
      I2 => \cdf_wr_data_r[1]_i_3_0\,
      I3 => \cdf_wr_data_r[1]_i_15_n_0\,
      I4 => Q(0),
      I5 => \cdf_wr_data_r[1]_i_3_2\,
      O => raw8_en_r_reg_rep_2
    );
\cdf_wr_data_r[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data2(17),
      I1 => \cdf_wr_data_r[0]_i_9_0\,
      I2 => \cdf_wr_data_r[7]_i_8_1\(1),
      I3 => \lsb_pxl_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r[7]_i_8_0\(5),
      O => \cdf_wr_data_r[1]_i_15_n_0\
    );
\cdf_wr_data_r[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755577777775777"
    )
        port map (
      I0 => raw12_en_r,
      I1 => Q(0),
      I2 => data2(20),
      I3 => \cdf_wr_data_r[20]_i_2\,
      I4 => \lsb_pxl_data_r_reg[0]_1\,
      I5 => \lsb_pxl_data_r_reg[7]_0\(2),
      O => \cdf_wr_data_r[20]_i_13_n_0\
    );
\cdf_wr_data_r[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15551515155515"
    )
        port map (
      I0 => \cdf_wr_data_r[20]_i_13_n_0\,
      I1 => Q(0),
      I2 => \cdf_wr_data_r[20]_i_2_0\,
      I3 => \cdf_wr_data_r[12]_i_2\,
      I4 => \cdf_wr_data_r[20]_i_2\,
      I5 => \cdf_wr_data_r[22]_i_2\,
      O => \pxl_cntr_reg[2]_1\
    );
\cdf_wr_data_r[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755577777775777"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_3_0\,
      I1 => Q(0),
      I2 => data2(21),
      I3 => \lsb_pxl_data_r_reg[0]_0\,
      I4 => \lsb_pxl_data_r_reg[0]_1\,
      I5 => \lsb_pxl_data_r_reg[7]_0\(3),
      O => \cdf_wr_data_r[21]_i_14_n_0\
    );
\cdf_wr_data_r[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15551515155515"
    )
        port map (
      I0 => \cdf_wr_data_r[21]_i_14_n_0\,
      I1 => Q(0),
      I2 => \cdf_wr_data_r[21]_i_2\,
      I3 => \cdf_wr_data_r[13]_i_2\,
      I4 => \lsb_pxl_data_r_reg[0]_0\,
      I5 => \cdf_wr_data_r[22]_i_2\,
      O => \pxl_cntr_reg[2]_2\
    );
\cdf_wr_data_r[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7755577777775777"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_3_0\,
      I1 => Q(0),
      I2 => data2(22),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[23]_i_5_0\,
      I5 => \lsb_pxl_data_r_reg[7]_0\(4),
      O => \cdf_wr_data_r[22]_i_14_n_0\
    );
\cdf_wr_data_r[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15151555551515"
    )
        port map (
      I0 => \cdf_wr_data_r[22]_i_14_n_0\,
      I1 => Q(0),
      I2 => \cdf_wr_data_r[22]_i_2_0\,
      I3 => \cdf_wr_data_r[22]_i_2\,
      I4 => \cdf_wr_data_r[14]_i_2\,
      I5 => \cdf_wr_data_r[0]_i_9_0\,
      O => \pxl_cntr_reg[2]_3\
    );
\cdf_wr_data_r[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F05030FFFFFFFFF"
    )
        port map (
      I0 => data2(23),
      I1 => \lsb_pxl_data_r_reg[7]_0\(5),
      I2 => Q(0),
      I3 => \cdf_wr_data_r[23]_i_5_0\,
      I4 => \cdf_wr_data_r[0]_i_9_0\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \cdf_wr_data_r[23]_i_13_n_0\
    );
\cdf_wr_data_r[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444F4444444"
    )
        port map (
      I0 => \cdf_wr_data_r[23]_i_13_n_0\,
      I1 => \cdf_wr_data_r[23]_i_2_0\,
      I2 => \cdf_wr_data_r[0]_i_9_0\,
      I3 => \cdf_wr_data_r[15]_i_2\,
      I4 => \cdf_wr_data_r[23]_i_2\,
      I5 => raw8_en_r,
      O => \pxl_cntr_reg[1]_rep__1_0\
    );
\cdf_wr_data_r[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data2(18),
      I1 => \cdf_wr_data_r[20]_i_2\,
      I2 => \cdf_wr_data_r[7]_i_8_1\(2),
      I3 => \cdf_wr_data_r[23]_i_5_0\,
      I4 => \cdf_wr_data_r[7]_i_8_0\(6),
      O => \cdf_wr_data_r[2]_i_14_n_0\
    );
\cdf_wr_data_r[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => raw12_en_r,
      I1 => \cdf_wr_data_r[2]_i_14_n_0\,
      I2 => Q(0),
      I3 => \cdf_wr_data_r[2]_i_3\,
      I4 => \cdf_wr_data_r[2]_i_3_0\,
      I5 => \cdf_wr_data_r[22]_i_2\,
      O => raw12_en_r_reg_1
    );
\cdf_wr_data_r[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_3\,
      I1 => Q(0),
      I2 => \cdf_wr_data_r[3]_i_3_0\,
      I3 => \cdf_wr_data_r[20]_i_2\,
      I4 => data2(19),
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_11\
    );
\cdf_wr_data_r[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => Q(0),
      I1 => \cdf_wr_data_r[7]_i_8_0\(7),
      I2 => \lsb_pxl_data_r_reg[0]_1\,
      I3 => \cdf_wr_data_r[7]_i_8_1\(3),
      I4 => \cdf_wr_data_r[0]_i_9_0\,
      I5 => data2(20),
      O => \cdf_wr_data_r[4]_i_14_n_0\
    );
\cdf_wr_data_r[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FF40FF404040"
    )
        port map (
      I0 => \cdf_wr_data_r[4]_i_14_n_0\,
      I1 => raw12_en_r,
      I2 => \cdf_wr_data_r[4]_i_3\,
      I3 => \cdf_wr_data_r[4]_i_3_0\,
      I4 => \cdf_wr_data_r[23]_i_2\,
      I5 => raw8_en_r,
      O => raw12_en_r_reg
    );
\cdf_wr_data_r[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data2(21),
      I1 => \lsb_pxl_data_r_reg[0]_0\,
      I2 => \cdf_wr_data_r[7]_i_8_1\(4),
      I3 => \lsb_pxl_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r[7]_i_8_0\(8),
      O => \cdf_wr_data_r[5]_i_15_n_0\
    );
\cdf_wr_data_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F8888888"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_3\,
      I1 => \cdf_wr_data_r[5]_i_3\,
      I2 => \cdf_wr_data_r[1]_i_3_0\,
      I3 => \cdf_wr_data_r[5]_i_15_n_0\,
      I4 => Q(0),
      I5 => \cdf_wr_data_r[5]_i_3_0\,
      O => raw8_en_r_reg_rep_1
    );
\cdf_wr_data_r[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data2(22),
      I1 => \cdf_wr_data_r[0]_i_9_0\,
      I2 => \cdf_wr_data_r[7]_i_8_1\(5),
      I3 => \lsb_pxl_data_r_reg[0]_1\,
      I4 => \cdf_wr_data_r[7]_i_8_0\(9),
      O => \cdf_wr_data_r[6]_i_13_n_0\
    );
\cdf_wr_data_r[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \cdf_wr_data_r[6]_i_3\,
      I1 => \cdf_wr_data_r[1]_i_3\,
      I2 => raw12_en_r,
      I3 => \cdf_wr_data_r[6]_i_13_n_0\,
      I4 => Q(0),
      I5 => \cdf_wr_data_r[6]_i_3_0\,
      O => raw8_en_r_reg_rep
    );
\cdf_wr_data_r[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data2(23),
      I1 => \cdf_wr_data_r[20]_i_2\,
      I2 => \cdf_wr_data_r[7]_i_8_1\(6),
      I3 => \cdf_wr_data_r[23]_i_5_0\,
      I4 => \cdf_wr_data_r[7]_i_8_0\(10),
      O => \cdf_wr_data_r[7]_i_15_n_0\
    );
\cdf_wr_data_r[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A808A808A80"
    )
        port map (
      I0 => raw12_en_r,
      I1 => \cdf_wr_data_r[7]_i_15_n_0\,
      I2 => Q(0),
      I3 => \cdf_wr_data_r[7]_i_3\,
      I4 => \cdf_wr_data_r[7]_i_3_0\,
      I5 => \cdf_wr_data_r[22]_i_2\,
      O => raw12_en_r_reg_2
    );
\cdf_wr_data_r[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[8]_i_2_0\,
      I1 => Q(0),
      I2 => data2(16),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[8]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_7\
    );
\cdf_wr_data_r[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[9]_i_2_0\,
      I1 => Q(0),
      I2 => data2(17),
      I3 => \cdf_wr_data_r[0]_i_9_0\,
      I4 => \cdf_wr_data_r[9]_i_2\,
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[2]_4\
    );
\lsb_pxl_data_r[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \lsb_pxl_data_r_reg[7]_0\(0),
      I1 => \lsb_pxl_data_r_reg[7]_0\(1),
      I2 => sync_fifo_rd_en_r1,
      I3 => \lsb_pxl_data_r[7]_i_2_n_0\,
      O => lsb_vld_c
    );
\lsb_pxl_data_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFEFFEFFFF"
    )
        port map (
      I0 => \lsb_pxl_data_r_reg[0]_2\(1),
      I1 => \lsb_pxl_data_r_reg[0]_2\(0),
      I2 => \lsb_pxl_data_r_reg[0]_2\(2),
      I3 => Q(0),
      I4 => \lsb_pxl_data_r_reg[0]_1\,
      I5 => \lsb_pxl_data_r_reg[0]_0\,
      O => \lsb_pxl_data_r[7]_i_2_n_0\
    );
\lsb_pxl_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \cdf_wr_data_r[7]_i_8_0\(0),
      Q => data2(16),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \cdf_wr_data_r[7]_i_8_0\(1),
      Q => data2(17),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \cdf_wr_data_r[7]_i_8_0\(2),
      Q => data2(18),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \cdf_wr_data_r[7]_i_8_0\(3),
      Q => data2(19),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \lsb_pxl_data_r_reg[7]_0\(2),
      Q => data2(20),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \lsb_pxl_data_r_reg[7]_0\(3),
      Q => data2(21),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \lsb_pxl_data_r_reg[7]_0\(4),
      Q => data2(22),
      R => SR(0)
    );
\lsb_pxl_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => lsb_vld_c,
      D => \lsb_pxl_data_r_reg[7]_0\(5),
      Q => data2(23),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pxl_cntr_reg[2]\ : out STD_LOGIC;
    \pxl_cntr_reg[3]\ : out STD_LOGIC;
    \lsb_pxl_data_r_reg[21]_0\ : out STD_LOGIC;
    \pxl_cntr_reg[1]_rep\ : out STD_LOGIC;
    \lsb_pxl_data_r_reg[7]_0\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_0\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_1\ : out STD_LOGIC;
    \pxl_cntr_reg[2]_2\ : out STD_LOGIC;
    \pxl_cntr_reg[3]_0\ : out STD_LOGIC;
    \lsb_pxl_data_r_reg[21]_1\ : out STD_LOGIC;
    \pxl_cntr_reg[3]_1\ : out STD_LOGIC;
    \pxl_cntr_reg[1]_rep__1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_fifo_rd_data_r1_reg[25]\ : out STD_LOGIC;
    \sync_fifo_rd_data_r1_reg[24]\ : out STD_LOGIC;
    \sync_fifo_rd_data_r1_reg[19]\ : out STD_LOGIC;
    \sync_fifo_rd_data_r1_reg[19]_0\ : out STD_LOGIC;
    \sync_fifo_rd_data_r1_reg[18]\ : out STD_LOGIC;
    \pxl_cntr_reg[3]_2\ : out STD_LOGIC;
    \cdf_wr_data_r_reg[2]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[2]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[2]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \cdf_wr_data_r_reg[4]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[19]\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[19]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[19]_1\ : in STD_LOGIC;
    raw14_en_r : in STD_LOGIC;
    \cdf_wr_data_r_reg[4]_0\ : in STD_LOGIC;
    raw10_en_r : in STD_LOGIC;
    \cdf_wr_data_r_reg[4]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[4]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[2]_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[2]_4\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[2]_5\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[2]_6\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[19]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[19]_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[19]_4\ : in STD_LOGIC;
    sync_fifo_rd_en_r1 : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_1\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_2\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_4\ : in STD_LOGIC;
    \cdf_wr_data_r[0]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[0]_i_3_0\ : in STD_LOGIC;
    \lsb_pxl_data_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cdf_wr_data_r[2]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_3_2\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_3_3\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_7_0\ : in STD_LOGIC;
    \cdf_wr_data_r[2]_i_7_1\ : in STD_LOGIC;
    \cdf_wr_data_r[3]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[3]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[5]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_i_6_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_i_6_1\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[7]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[4]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r[4]_i_3_1\ : in STD_LOGIC;
    \cdf_wr_data_r[19]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[19]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[11]_i_7\ : in STD_LOGIC;
    \cdf_wr_data_r[12]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_7_0\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_7\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[20]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[13]_i_7_1\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[21]_i_2_1\ : in STD_LOGIC;
    \cdf_wr_data_r[10]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[10]_i_2_0\ : in STD_LOGIC;
    \cdf_wr_data_r[15]_i_7\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \lsb_pxl_data_r_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cdf_wr_data_r[1]_i_3\ : in STD_LOGIC;
    \cdf_wr_data_r[1]_i_3_0\ : in STD_LOGIC;
    \cdf_wr_data_r_reg[6]_i_10_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    sensr_rst_n : in STD_LOGIC;
    \cdf_wr_data_r[18]_i_2\ : in STD_LOGIC;
    \cdf_wr_data_r[18]_i_2_0\ : in STD_LOGIC;
    sensr_clk : in STD_LOGIC;
    \lsb_pxl_data_r_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cdf_wr_data_r[0]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_18_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_19_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_20_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_18_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \lsb_pxl_data_r[21]_i_2_n_0\ : STD_LOGIC;
  signal \lsb_pxl_data_r[21]_i_3_n_0\ : STD_LOGIC;
  signal \^pxl_cntr_reg[1]_rep\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdf_wr_data_r[0]_i_18\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[12]_i_15\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[15]_i_15\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[1]_i_11\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_16\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[5]_i_11\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[8]_i_17\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[9]_i_13\ : label is "soft_lutpair119";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  \pxl_cntr_reg[1]_rep\ <= \^pxl_cntr_reg[1]_rep\;
\cdf_wr_data_r[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303000301010303"
    )
        port map (
      I0 => \cdf_wr_data_r[0]_i_3\,
      I1 => \cdf_wr_data_r[0]_i_3_0\,
      I2 => \cdf_wr_data_r[0]_i_17_n_0\,
      I3 => \cdf_wr_data_r[0]_i_18_n_0\,
      I4 => \lsb_pxl_data_r_reg[0]_0\(1),
      I5 => \lsb_pxl_data_r_reg[0]_0\(2),
      O => \pxl_cntr_reg[2]\
    );
\cdf_wr_data_r[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => data4(0),
      I1 => \lsb_pxl_data_r_reg[0]_0\(1),
      I2 => \lsb_pxl_data_r_reg[0]_0\(2),
      I3 => \cdf_wr_data_r[13]_i_7_1\,
      I4 => \cdf_wr_data_r[2]_i_7_0\,
      O => \cdf_wr_data_r[0]_i_17_n_0\
    );
\cdf_wr_data_r[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(4),
      I1 => \cdf_wr_data_r[2]_i_7_0\,
      I2 => Q(9),
      I3 => \cdf_wr_data_r[13]_i_7_1\,
      I4 => data4(8),
      O => \cdf_wr_data_r[0]_i_18_n_0\
    );
\cdf_wr_data_r[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cdf_wr_data_r[2]_i_7_0\,
      I1 => Q(11),
      I2 => \cdf_wr_data_r[13]_i_7_1\,
      I3 => data4(18),
      O => \cdf_wr_data_r[10]_i_15_n_0\
    );
\cdf_wr_data_r[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r[10]_i_2\,
      I1 => \cdf_wr_data_r[10]_i_15_n_0\,
      I2 => \lsb_pxl_data_r_reg[0]_0\(2),
      I3 => \cdf_wr_data_r[10]_i_2_0\,
      I4 => \lsb_pxl_data_r_reg[0]_0\(1),
      I5 => \cdf_wr_data_r_reg[2]_3\,
      O => \pxl_cntr_reg[3]_1\
    );
\cdf_wr_data_r[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004000400040"
    )
        port map (
      I0 => \lsb_pxl_data_r_reg[0]_0\(1),
      I1 => \lsb_pxl_data_r_reg[0]_0\(2),
      I2 => data4(19),
      I3 => \cdf_wr_data_r[2]_i_7_1\,
      I4 => \cdf_wr_data_r[11]_i_7\,
      I5 => Q(12),
      O => \pxl_cntr_reg[2]_0\
    );
\cdf_wr_data_r[12]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_7_0\,
      I1 => Q(13),
      I2 => \cdf_wr_data_r[2]_i_7_1\,
      I3 => data4(20),
      O => \cdf_wr_data_r[12]_i_15_n_0\
    );
\cdf_wr_data_r[12]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAC0F00"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(8),
      I1 => Q(13),
      I2 => \cdf_wr_data_r[13]_i_7_0\,
      I3 => data4(12),
      I4 => \cdf_wr_data_r[2]_i_7_1\,
      O => \cdf_wr_data_r[12]_i_17_n_0\
    );
\cdf_wr_data_r[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"035500FF0355FFFF"
    )
        port map (
      I0 => \cdf_wr_data_r[12]_i_15_n_0\,
      I1 => \cdf_wr_data_r[12]_i_2\,
      I2 => \cdf_wr_data_r[20]_i_2\,
      I3 => \lsb_pxl_data_r_reg[0]_0\(1),
      I4 => \lsb_pxl_data_r_reg[0]_0\(2),
      I5 => \cdf_wr_data_r[12]_i_17_n_0\,
      O => \pxl_cntr_reg[2]_1\
    );
\cdf_wr_data_r[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_7_0\,
      I1 => Q(14),
      I2 => \cdf_wr_data_r[13]_i_7_1\,
      I3 => data4(21),
      O => \cdf_wr_data_r[13]_i_15_n_0\
    );
\cdf_wr_data_r[13]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(9),
      I1 => Q(14),
      I2 => \cdf_wr_data_r[13]_i_7_1\,
      I3 => data4(13),
      I4 => \cdf_wr_data_r[13]_i_7_0\,
      O => \cdf_wr_data_r[13]_i_16_n_0\
    );
\cdf_wr_data_r[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_2\,
      I1 => \cdf_wr_data_r[13]_i_15_n_0\,
      I2 => \lsb_pxl_data_r_reg[0]_0\(2),
      I3 => \cdf_wr_data_r[13]_i_16_n_0\,
      I4 => \lsb_pxl_data_r_reg[0]_0\(1),
      I5 => \cdf_wr_data_r[13]_i_2_0\,
      O => \pxl_cntr_reg[3]_0\
    );
\cdf_wr_data_r[14]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(10),
      I1 => Q(15),
      I2 => \cdf_wr_data_r[13]_i_7_1\,
      I3 => data4(14),
      I4 => \cdf_wr_data_r[2]_i_7_0\,
      O => \sync_fifo_rd_data_r1_reg[24]\
    );
\cdf_wr_data_r[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(11),
      I1 => Q(16),
      I2 => \cdf_wr_data_r[2]_i_7_1\,
      I3 => data4(15),
      I4 => \cdf_wr_data_r[11]_i_7\,
      O => \sync_fifo_rd_data_r1_reg[25]\
    );
\cdf_wr_data_r[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F330C03000880088"
    )
        port map (
      I0 => data4(18),
      I1 => \lsb_pxl_data_r_reg[0]_0\(1),
      I2 => Q(11),
      I3 => \cdf_wr_data_r[2]_i_7_0\,
      I4 => \cdf_wr_data_r[15]_i_7\(6),
      I5 => \cdf_wr_data_r[13]_i_7_1\,
      O => \cdf_wr_data_r[18]_i_14_n_0\
    );
\cdf_wr_data_r[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \cdf_wr_data_r[18]_i_14_n_0\,
      I1 => \lsb_pxl_data_r_reg[0]_0\(2),
      I2 => \cdf_wr_data_r[18]_i_2\,
      I3 => \lsb_pxl_data_r_reg[0]_0\(1),
      I4 => \cdf_wr_data_r[18]_i_2_0\,
      I5 => \cdf_wr_data_r_reg[6]_0\,
      O => \pxl_cntr_reg[3]_2\
    );
\cdf_wr_data_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8A8AFF8A8A8A"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[2]_1\,
      I1 => \cdf_wr_data_r[19]_i_2_n_0\,
      I2 => \cdf_wr_data_r_reg[19]\,
      I3 => \cdf_wr_data_r_reg[19]_0\,
      I4 => Q(12),
      I5 => \cdf_wr_data_r_reg[19]_1\,
      O => D(3)
    );
\cdf_wr_data_r[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => \lsb_pxl_data_r_reg[0]_0\(2),
      I1 => \lsb_pxl_data_r_reg[0]_0\(1),
      I2 => data4(19),
      I3 => \cdf_wr_data_r[11]_i_7\,
      I4 => \cdf_wr_data_r[2]_i_7_1\,
      I5 => Q(12),
      O => \cdf_wr_data_r[19]_i_11_n_0\
    );
\cdf_wr_data_r[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAA8A8A8A8"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[2]_0\,
      I1 => \cdf_wr_data_r[19]_i_4_n_0\,
      I2 => \cdf_wr_data_r_reg[19]_2\,
      I3 => \cdf_wr_data_r_reg[19]_3\,
      I4 => \cdf_wr_data_r_reg[19]_4\,
      I5 => raw10_en_r,
      O => \cdf_wr_data_r[19]_i_2_n_0\
    );
\cdf_wr_data_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA888A88A8888888"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[6]_0\,
      I1 => \cdf_wr_data_r[19]_i_11_n_0\,
      I2 => \lsb_pxl_data_r_reg[0]_0\(1),
      I3 => \lsb_pxl_data_r_reg[0]_0\(2),
      I4 => \cdf_wr_data_r[19]_i_2_0\,
      I5 => \cdf_wr_data_r[19]_i_2_1\,
      O => \cdf_wr_data_r[19]_i_4_n_0\
    );
\cdf_wr_data_r[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(5),
      I1 => \cdf_wr_data_r[13]_i_7_0\,
      I2 => Q(10),
      I3 => \cdf_wr_data_r[1]_i_7\,
      I4 => data4(9),
      O => \sync_fifo_rd_data_r1_reg[19]\
    );
\cdf_wr_data_r[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_3\,
      I1 => \cdf_wr_data_r[1]_i_7\,
      I2 => \cdf_wr_data_r[13]_i_7_0\,
      I3 => data4(1),
      I4 => \lsb_pxl_data_r_reg[0]_0\(1),
      I5 => \cdf_wr_data_r[1]_i_3_0\,
      O => \pxl_cntr_reg[1]_rep__1\
    );
\cdf_wr_data_r[20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000000A0000"
    )
        port map (
      I0 => data4(20),
      I1 => \cdf_wr_data_r[15]_i_7\(0),
      I2 => \cdf_wr_data_r[2]_i_7_1\,
      I3 => \cdf_wr_data_r[13]_i_7_0\,
      I4 => \lsb_pxl_data_r_reg[0]_0\(1),
      I5 => \lsb_pxl_data_r_reg[0]_0\(2),
      O => \cdf_wr_data_r[20]_i_16_n_0\
    );
\cdf_wr_data_r[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F5CF000005CF"
    )
        port map (
      I0 => \cdf_wr_data_r[20]_i_2\,
      I1 => \cdf_wr_data_r[20]_i_2_0\,
      I2 => \lsb_pxl_data_r_reg[0]_0\(1),
      I3 => \lsb_pxl_data_r_reg[0]_0\(2),
      I4 => \cdf_wr_data_r[20]_i_16_n_0\,
      I5 => \cdf_wr_data_r[20]_i_2_1\,
      O => \pxl_cntr_reg[2]_2\
    );
\cdf_wr_data_r[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00750000007500"
    )
        port map (
      I0 => \cdf_wr_data_r[21]_i_2_0\,
      I1 => \cdf_wr_data_r[21]_i_2\,
      I2 => data4(21),
      I3 => \lsb_pxl_data_r_reg[0]_0\(1),
      I4 => \lsb_pxl_data_r_reg[0]_0\(2),
      I5 => \cdf_wr_data_r[21]_i_2_1\,
      O => \lsb_pxl_data_r_reg[21]_1\
    );
\cdf_wr_data_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[2]\,
      I1 => \cdf_wr_data_r[2]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[2]_0\,
      I3 => \cdf_wr_data_r_reg[2]_1\,
      I4 => \cdf_wr_data_r_reg[2]_2\,
      I5 => Q(2),
      O => D(0)
    );
\cdf_wr_data_r[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80000000000000"
    )
        port map (
      I0 => Q(11),
      I1 => \cdf_wr_data_r[2]_i_7_0\,
      I2 => \cdf_wr_data_r[2]_i_7_1\,
      I3 => data4(18),
      I4 => \lsb_pxl_data_r_reg[0]_0\(2),
      I5 => \lsb_pxl_data_r_reg[0]_0\(1),
      O => \cdf_wr_data_r[2]_i_13_n_0\
    );
\cdf_wr_data_r[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000557F"
    )
        port map (
      I0 => raw14_en_r,
      I1 => \cdf_wr_data_r_reg[2]_3\,
      I2 => \cdf_wr_data_r_reg[2]_4\,
      I3 => \cdf_wr_data_r[2]_i_7_n_0\,
      I4 => \cdf_wr_data_r_reg[2]_5\,
      I5 => \cdf_wr_data_r_reg[2]_6\,
      O => \cdf_wr_data_r[2]_i_3_n_0\
    );
\cdf_wr_data_r[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8A8FFA8"
    )
        port map (
      I0 => \cdf_wr_data_r[2]_i_3_0\,
      I1 => \cdf_wr_data_r[2]_i_3_1\,
      I2 => \cdf_wr_data_r[2]_i_3_2\,
      I3 => data4(2),
      I4 => \cdf_wr_data_r[2]_i_3_3\,
      I5 => \cdf_wr_data_r[2]_i_13_n_0\,
      O => \cdf_wr_data_r[2]_i_7_n_0\
    );
\cdf_wr_data_r[32]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sensr_rst_n,
      O => \^sr\(0)
    );
\cdf_wr_data_r[32]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cdf_wr_data_r[2]_i_7_1\,
      I1 => \cdf_wr_data_r[11]_i_7\,
      O => \^pxl_cntr_reg[1]_rep\
    );
\cdf_wr_data_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => data4(19),
      I1 => \cdf_wr_data_r[2]_i_7_1\,
      I2 => \lsb_pxl_data_r_reg[0]_0\(0),
      I3 => Q(12),
      O => \cdf_wr_data_r[3]_i_14_n_0\
    );
\cdf_wr_data_r[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[6]_i_10_0\(4),
      I1 => \cdf_wr_data_r[15]_i_7\(7),
      I2 => \cdf_wr_data_r[2]_i_7_1\,
      I3 => Q(12),
      I4 => \lsb_pxl_data_r_reg[0]_0\(0),
      I5 => data4(3),
      O => \cdf_wr_data_r[3]_i_16_n_0\
    );
\cdf_wr_data_r[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_14_n_0\,
      I1 => \cdf_wr_data_r[3]_i_3\,
      I2 => \lsb_pxl_data_r_reg[0]_0\(2),
      I3 => \cdf_wr_data_r[3]_i_16_n_0\,
      I4 => \lsb_pxl_data_r_reg[0]_0\(1),
      I5 => \cdf_wr_data_r[3]_i_3_0\,
      O => \pxl_cntr_reg[3]\
    );
\cdf_wr_data_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[4]\,
      I1 => \cdf_wr_data_r[4]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[2]_0\,
      I3 => \cdf_wr_data_r_reg[2]_1\,
      I4 => \cdf_wr_data_r_reg[2]_2\,
      I5 => Q(3),
      O => D(1)
    );
\cdf_wr_data_r[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF80000000000000"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_7_0\,
      I1 => Q(13),
      I2 => \cdf_wr_data_r[1]_i_7\,
      I3 => data4(20),
      I4 => \lsb_pxl_data_r_reg[0]_0\(2),
      I5 => \lsb_pxl_data_r_reg[0]_0\(1),
      O => \cdf_wr_data_r[4]_i_10_n_0\
    );
\cdf_wr_data_r[4]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data4(12),
      I1 => \cdf_wr_data_r[1]_i_7\,
      O => \cdf_wr_data_r[4]_i_11_n_0\
    );
\cdf_wr_data_r[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D0D0D000D000D"
    )
        port map (
      I0 => raw14_en_r,
      I1 => \cdf_wr_data_r[4]_i_6_n_0\,
      I2 => \cdf_wr_data_r_reg[4]_0\,
      I3 => raw10_en_r,
      I4 => \cdf_wr_data_r_reg[4]_1\,
      I5 => \cdf_wr_data_r_reg[4]_2\,
      O => \cdf_wr_data_r[4]_i_3_n_0\
    );
\cdf_wr_data_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5501005555015555"
    )
        port map (
      I0 => \cdf_wr_data_r[4]_i_10_n_0\,
      I1 => \cdf_wr_data_r[4]_i_11_n_0\,
      I2 => \cdf_wr_data_r[4]_i_3_0\,
      I3 => \lsb_pxl_data_r_reg[0]_0\(1),
      I4 => \lsb_pxl_data_r_reg[0]_0\(2),
      I5 => \cdf_wr_data_r[4]_i_3_1\,
      O => \cdf_wr_data_r[4]_i_6_n_0\
    );
\cdf_wr_data_r[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cdf_wr_data_r[2]_i_7_1\,
      I1 => data4(13),
      O => \cdf_wr_data_r[5]_i_11_n_0\
    );
\cdf_wr_data_r[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB800B8FFB8FF"
    )
        port map (
      I0 => data4(21),
      I1 => \^pxl_cntr_reg[1]_rep\,
      I2 => Q(14),
      I3 => \lsb_pxl_data_r_reg[0]_0\(1),
      I4 => \cdf_wr_data_r[5]_i_3\,
      I5 => \cdf_wr_data_r[5]_i_11_n_0\,
      O => \lsb_pxl_data_r_reg[21]_0\
    );
\cdf_wr_data_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[6]\,
      I1 => \cdf_wr_data_r[6]_i_3_n_0\,
      I2 => \cdf_wr_data_r_reg[2]_0\,
      I3 => \cdf_wr_data_r_reg[2]_1\,
      I4 => \cdf_wr_data_r_reg[2]_2\,
      I5 => Q(4),
      O => D(2)
    );
\cdf_wr_data_r[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCAAFFF0CCAA00"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(10),
      I1 => Q(15),
      I2 => \cdf_wr_data_r_reg[6]_i_10_0\(5),
      I3 => \cdf_wr_data_r[1]_i_7\,
      I4 => \cdf_wr_data_r[13]_i_7_0\,
      I5 => data4(6),
      O => \cdf_wr_data_r[6]_i_19_n_0\
    );
\cdf_wr_data_r[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(10),
      I1 => \cdf_wr_data_r[13]_i_7_0\,
      I2 => Q(15),
      I3 => data4(14),
      I4 => \cdf_wr_data_r[1]_i_7\,
      O => \cdf_wr_data_r[6]_i_20_n_0\
    );
\cdf_wr_data_r[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000707070707"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[6]_i_6_n_0\,
      I1 => \cdf_wr_data_r_reg[6]_0\,
      I2 => \cdf_wr_data_r_reg[6]_1\,
      I3 => \cdf_wr_data_r_reg[6]_2\,
      I4 => \cdf_wr_data_r_reg[6]_3\,
      I5 => \cdf_wr_data_r_reg[6]_4\,
      O => \cdf_wr_data_r[6]_i_3_n_0\
    );
\cdf_wr_data_r[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(11),
      I1 => \cdf_wr_data_r[13]_i_7_0\,
      I2 => Q(16),
      I3 => \cdf_wr_data_r[13]_i_7_1\,
      I4 => data4(15),
      O => \cdf_wr_data_r[7]_i_18_n_0\
    );
\cdf_wr_data_r[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A000AC0"
    )
        port map (
      I0 => \cdf_wr_data_r[7]_i_18_n_0\,
      I1 => data4(7),
      I2 => \lsb_pxl_data_r_reg[0]_0\(1),
      I3 => \lsb_pxl_data_r_reg[0]_0\(2),
      I4 => \cdf_wr_data_r[21]_i_2\,
      I5 => \cdf_wr_data_r[7]_i_3\,
      O => \lsb_pxl_data_r_reg[7]_0\
    );
\cdf_wr_data_r[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(4),
      I1 => Q(9),
      I2 => \cdf_wr_data_r[13]_i_7_1\,
      I3 => data4(8),
      I4 => \cdf_wr_data_r[2]_i_7_0\,
      O => \sync_fifo_rd_data_r1_reg[18]\
    );
\cdf_wr_data_r[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_7\(5),
      I1 => Q(10),
      I2 => \cdf_wr_data_r[1]_i_7\,
      I3 => data4(9),
      I4 => \cdf_wr_data_r[13]_i_7_0\,
      O => \sync_fifo_rd_data_r1_reg[19]_0\
    );
\cdf_wr_data_r_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdf_wr_data_r_reg[6]_i_6_1\,
      I1 => \cdf_wr_data_r[6]_i_19_n_0\,
      O => \cdf_wr_data_r_reg[6]_i_10_n_0\,
      S => \lsb_pxl_data_r_reg[0]_0\(1)
    );
\cdf_wr_data_r_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdf_wr_data_r[6]_i_20_n_0\,
      I1 => \cdf_wr_data_r_reg[6]_i_6_0\,
      O => \cdf_wr_data_r_reg[6]_i_11_n_0\,
      S => \lsb_pxl_data_r_reg[0]_0\(1)
    );
\cdf_wr_data_r_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \cdf_wr_data_r_reg[6]_i_10_n_0\,
      I1 => \cdf_wr_data_r_reg[6]_i_11_n_0\,
      O => \cdf_wr_data_r_reg[6]_i_6_n_0\,
      S => \lsb_pxl_data_r_reg[0]_0\(2)
    );
\lsb_pxl_data_r[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sync_fifo_rd_en_r1,
      I3 => \lsb_pxl_data_r[21]_i_2_n_0\,
      O => \^e\(0)
    );
\lsb_pxl_data_r[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFBFE"
    )
        port map (
      I0 => \^pxl_cntr_reg[1]_rep\,
      I1 => \lsb_pxl_data_r_reg[0]_0\(1),
      I2 => \lsb_pxl_data_r_reg[0]_0\(2),
      I3 => \lsb_pxl_data_r_reg[0]_1\(2),
      I4 => \lsb_pxl_data_r[21]_i_3_n_0\,
      I5 => \lsb_pxl_data_r_reg[0]_1\(3),
      O => \lsb_pxl_data_r[21]_i_2_n_0\
    );
\lsb_pxl_data_r[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \lsb_pxl_data_r_reg[0]_1\(0),
      I1 => \lsb_pxl_data_r_reg[0]_1\(1),
      O => \lsb_pxl_data_r[21]_i_3_n_0\
    );
\lsb_pxl_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \lsb_pxl_data_r_reg[3]_0\(0),
      Q => data4(0),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r[15]_i_7\(0),
      Q => data4(12),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r[15]_i_7\(1),
      Q => data4(13),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r[15]_i_7\(2),
      Q => data4(14),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r[15]_i_7\(3),
      Q => data4(15),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => Q(5),
      Q => data4(18),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => Q(6),
      Q => data4(19),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \lsb_pxl_data_r_reg[3]_0\(1),
      Q => data4(1),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => Q(7),
      Q => data4(20),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => Q(8),
      Q => data4(21),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \lsb_pxl_data_r_reg[3]_0\(2),
      Q => data4(2),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \lsb_pxl_data_r_reg[3]_0\(3),
      Q => data4(3),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r_reg[6]_i_10_0\(0),
      Q => data4(6),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r_reg[6]_i_10_0\(1),
      Q => data4(7),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r_reg[6]_i_10_0\(2),
      Q => data4(8),
      R => \^sr\(0)
    );
\lsb_pxl_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \^e\(0),
      D => \cdf_wr_data_r_reg[6]_i_10_0\(3),
      Q => data4(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface is
  port (
    s_axis_aclk : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    ulps_entry_axis_clk : out STD_LOGIC;
    csi2_tx_rdy_axis_clk : in STD_LOGIC;
    line_sync_gen_axis_clk : out STD_LOGIC;
    active_lanes_axis_clk : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gsp_fifo_full_axis_clk : in STD_LOGIC;
    ulps_exited_axis_clk : in STD_LOGIC;
    line_buffr_full_axis_clk : in STD_LOGIC;
    unsup_rsvd_err_axis_clk : in STD_LOGIC;
    pixel_under_run_axis_clk : in STD_LOGIC;
    dphy_init_done_snsr_clk : in STD_LOGIC;
    no_lines_vc0_axis_clk : out STD_LOGIC_VECTOR ( 15 downto 0 );
    no_lines_vc1_axis_clk : out STD_LOGIC_VECTOR ( 15 downto 0 );
    no_lines_vc2_axis_clk : out STD_LOGIC_VECTOR ( 15 downto 0 );
    no_lines_vc3_axis_clk : out STD_LOGIC_VECTOR ( 15 downto 0 );
    no_line_status_vc0_axis_clk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    no_line_status_vc1_axis_clk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    no_line_status_vc2_axis_clk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    no_line_status_vc3_axis_clk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    frm_blkng_axis_clk : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gsp_fifo_valid_axis_clk : out STD_LOGIC;
    gsp_fifo_data_axis_clk : out STD_LOGIC_VECTOR ( 23 downto 0 );
    gsp_fill_status_axis_clk : in STD_LOGIC_VECTOR ( 5 downto 0 );
    master_resetn : out STD_LOGIC;
    clk_mode_axis_clk : out STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 7;
  attribute C_CSI_EN_ACTIVELANES : integer;
  attribute C_CSI_EN_ACTIVELANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 1;
  attribute C_CSI_LANES : integer;
  attribute C_CSI_LANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 3;
  attribute C_CSI_PIXEL_MODE : integer;
  attribute C_CSI_PIXEL_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 1;
  attribute C_EN_REG_BASED_FE_GEN : integer;
  attribute C_EN_REG_BASED_FE_GEN of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 0;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is "yes";
  attribute ISR_BITS : string;
  attribute ISR_BITS of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is "5'b10000";
  attribute RESP_WIDTH : integer;
  attribute RESP_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 2;
  attribute STB_WIDTH : integer;
  attribute STB_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface : entity is 4;
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface is
  signal \<const0>\ : STD_LOGIC;
  signal \^active_lanes_axis_clk\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^clk_mode_axis_clk\ : STD_LOGIC;
  signal core_config0 : STD_LOGIC;
  signal \core_config[2]_i_2_n_0\ : STD_LOGIC;
  signal \core_config_reg_n_0_[0]\ : STD_LOGIC;
  signal core_init_in_prgrs_r : STD_LOGIC;
  signal core_init_in_prgrs_r_i_1_n_0 : STD_LOGIC;
  signal csi2_tx_rdy_axis_clk_c1 : STD_LOGIC;
  signal err_gsp_id_r : STD_LOGIC;
  signal gie : STD_LOGIC;
  signal gie2 : STD_LOGIC;
  signal gie_i_1_n_0 : STD_LOGIC;
  signal \^gsp_fifo_data_axis_clk\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal gsp_wr_data_r : STD_LOGIC;
  signal \gsp_wr_data_r[23]_i_1_n_0\ : STD_LOGIC;
  signal gsp_wr_en_r0 : STD_LOGIC;
  signal gsp_wr_en_r_i_1_n_0 : STD_LOGIC;
  signal ier : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ier0 : STD_LOGIC;
  signal \ier[5]_i_3_n_0\ : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_5_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_6_n_0 : STD_LOGIC;
  signal isr_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \isr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \isr_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \isr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \isr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \isr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \isr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \isr_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \^line_sync_gen_axis_clk\ : STD_LOGIC;
  signal \^master_resetn\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prot_config0 : STD_LOGIC;
  signal \prot_config[2]_i_2_n_0\ : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req0 : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal reset_released : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_r_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_r_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal s_axi_rdata_r : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \s_axi_rdata_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[23]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_r_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal soft_rst : STD_LOGIC;
  signal sts_new : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sts_new__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^ulps_entry_axis_clk\ : STD_LOGIC;
  signal wr2_isr : STD_LOGIC;
  signal \wr_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req013_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of core_init_in_prgrs_r_i_1 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of err_gsp_id_r_i_1 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of gie_i_2 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of gsp_wr_en_r_i_3 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \ier[5]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ier[5]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \isr_i[4]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \prot_config[2]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of s_axi_bvalid_r_i_2 : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \s_axi_rdata_r[15]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_axi_rdata_r[15]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_axi_rdata_r[1]_i_4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_axi_rdata_r[2]_i_4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s_axi_rdata_r[2]_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_axi_rdata_r[4]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair256";
begin
  active_lanes_axis_clk(1 downto 0) <= \^active_lanes_axis_clk\(1 downto 0);
  clk_mode_axis_clk <= \^clk_mode_axis_clk\;
  frm_blkng_axis_clk(7) <= \<const0>\;
  frm_blkng_axis_clk(6) <= \<const0>\;
  frm_blkng_axis_clk(5) <= \<const0>\;
  frm_blkng_axis_clk(4) <= \<const0>\;
  frm_blkng_axis_clk(3) <= \<const0>\;
  frm_blkng_axis_clk(2) <= \<const0>\;
  frm_blkng_axis_clk(1) <= \<const0>\;
  frm_blkng_axis_clk(0) <= \<const0>\;
  gsp_fifo_data_axis_clk(23 downto 0) <= \^gsp_fifo_data_axis_clk\(23 downto 0);
  line_sync_gen_axis_clk <= \^line_sync_gen_axis_clk\;
  master_resetn <= \^master_resetn\;
  no_lines_vc0_axis_clk(15) <= \<const0>\;
  no_lines_vc0_axis_clk(14) <= \<const0>\;
  no_lines_vc0_axis_clk(13) <= \<const0>\;
  no_lines_vc0_axis_clk(12) <= \<const0>\;
  no_lines_vc0_axis_clk(11) <= \<const0>\;
  no_lines_vc0_axis_clk(10) <= \<const0>\;
  no_lines_vc0_axis_clk(9) <= \<const0>\;
  no_lines_vc0_axis_clk(8) <= \<const0>\;
  no_lines_vc0_axis_clk(7) <= \<const0>\;
  no_lines_vc0_axis_clk(6) <= \<const0>\;
  no_lines_vc0_axis_clk(5) <= \<const0>\;
  no_lines_vc0_axis_clk(4) <= \<const0>\;
  no_lines_vc0_axis_clk(3) <= \<const0>\;
  no_lines_vc0_axis_clk(2) <= \<const0>\;
  no_lines_vc0_axis_clk(1) <= \<const0>\;
  no_lines_vc0_axis_clk(0) <= \<const0>\;
  no_lines_vc1_axis_clk(15) <= \<const0>\;
  no_lines_vc1_axis_clk(14) <= \<const0>\;
  no_lines_vc1_axis_clk(13) <= \<const0>\;
  no_lines_vc1_axis_clk(12) <= \<const0>\;
  no_lines_vc1_axis_clk(11) <= \<const0>\;
  no_lines_vc1_axis_clk(10) <= \<const0>\;
  no_lines_vc1_axis_clk(9) <= \<const0>\;
  no_lines_vc1_axis_clk(8) <= \<const0>\;
  no_lines_vc1_axis_clk(7) <= \<const0>\;
  no_lines_vc1_axis_clk(6) <= \<const0>\;
  no_lines_vc1_axis_clk(5) <= \<const0>\;
  no_lines_vc1_axis_clk(4) <= \<const0>\;
  no_lines_vc1_axis_clk(3) <= \<const0>\;
  no_lines_vc1_axis_clk(2) <= \<const0>\;
  no_lines_vc1_axis_clk(1) <= \<const0>\;
  no_lines_vc1_axis_clk(0) <= \<const0>\;
  no_lines_vc2_axis_clk(15) <= \<const0>\;
  no_lines_vc2_axis_clk(14) <= \<const0>\;
  no_lines_vc2_axis_clk(13) <= \<const0>\;
  no_lines_vc2_axis_clk(12) <= \<const0>\;
  no_lines_vc2_axis_clk(11) <= \<const0>\;
  no_lines_vc2_axis_clk(10) <= \<const0>\;
  no_lines_vc2_axis_clk(9) <= \<const0>\;
  no_lines_vc2_axis_clk(8) <= \<const0>\;
  no_lines_vc2_axis_clk(7) <= \<const0>\;
  no_lines_vc2_axis_clk(6) <= \<const0>\;
  no_lines_vc2_axis_clk(5) <= \<const0>\;
  no_lines_vc2_axis_clk(4) <= \<const0>\;
  no_lines_vc2_axis_clk(3) <= \<const0>\;
  no_lines_vc2_axis_clk(2) <= \<const0>\;
  no_lines_vc2_axis_clk(1) <= \<const0>\;
  no_lines_vc2_axis_clk(0) <= \<const0>\;
  no_lines_vc3_axis_clk(15) <= \<const0>\;
  no_lines_vc3_axis_clk(14) <= \<const0>\;
  no_lines_vc3_axis_clk(13) <= \<const0>\;
  no_lines_vc3_axis_clk(12) <= \<const0>\;
  no_lines_vc3_axis_clk(11) <= \<const0>\;
  no_lines_vc3_axis_clk(10) <= \<const0>\;
  no_lines_vc3_axis_clk(9) <= \<const0>\;
  no_lines_vc3_axis_clk(8) <= \<const0>\;
  no_lines_vc3_axis_clk(7) <= \<const0>\;
  no_lines_vc3_axis_clk(6) <= \<const0>\;
  no_lines_vc3_axis_clk(5) <= \<const0>\;
  no_lines_vc3_axis_clk(4) <= \<const0>\;
  no_lines_vc3_axis_clk(3) <= \<const0>\;
  no_lines_vc3_axis_clk(2) <= \<const0>\;
  no_lines_vc3_axis_clk(1) <= \<const0>\;
  no_lines_vc3_axis_clk(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23 downto 0) <= \^s_axi_rdata\(23 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  ulps_entry_axis_clk <= \^ulps_entry_axis_clk\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\core_config[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_wvalid,
      I2 => \core_config[2]_i_2_n_0\,
      O => core_config0
    );
\core_config[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => \^s_axi_bvalid\,
      O => \core_config[2]_i_2_n_0\
    );
\core_config_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => core_config0,
      D => s_axi_wdata(0),
      Q => \core_config_reg_n_0_[0]\,
      R => s_axi_bvalid_r_i_1_n_0
    );
\core_config_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => core_config0,
      D => s_axi_wdata(1),
      Q => soft_rst,
      R => s_axi_bvalid_r_i_1_n_0
    );
\core_config_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => core_config0,
      D => s_axi_wdata(3),
      Q => \^ulps_entry_axis_clk\,
      R => s_axi_bvalid_r_i_1_n_0
    );
\core_config_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => core_config0,
      D => s_axi_wdata(4),
      Q => \^clk_mode_axis_clk\,
      R => s_axi_bvalid_r_i_1_n_0
    );
core_init_in_prgrs_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \^master_resetn\,
      I1 => \core_config_reg_n_0_[0]\,
      I2 => s_axis_aresetn,
      I3 => csi2_tx_rdy_axis_clk,
      I4 => core_init_in_prgrs_r,
      O => core_init_in_prgrs_r_i_1_n_0
    );
core_init_in_prgrs_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => core_init_in_prgrs_r_i_1_n_0,
      Q => core_init_in_prgrs_r,
      R => '0'
    );
err_gsp_id_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => s_axi_wdata(5),
      I2 => s_axi_wdata(3),
      O => p_1_in
    );
err_gsp_id_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => err_gsp_id_r,
      D => p_1_in,
      Q => sts_new(1),
      R => gsp_wr_en_r_i_1_n_0
    );
gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => gie2,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_wvalid,
      I4 => wr_req,
      I5 => gie,
      O => gie_i_1_n_0
    );
gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(4),
      O => gie2
    );
gie_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => gie_i_1_n_0,
      Q => gie,
      R => s_axi_bvalid_r_i_1_n_0
    );
\gsp_wr_data_r[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axis_aresetn,
      I1 => \core_config_reg_n_0_[0]\,
      O => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \prot_config[2]_i_2_n_0\,
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => gsp_wr_data_r
    );
\gsp_wr_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(0),
      Q => \^gsp_fifo_data_axis_clk\(0),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(10),
      Q => \^gsp_fifo_data_axis_clk\(10),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(11),
      Q => \^gsp_fifo_data_axis_clk\(11),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(12),
      Q => \^gsp_fifo_data_axis_clk\(12),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(13),
      Q => \^gsp_fifo_data_axis_clk\(13),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(14),
      Q => \^gsp_fifo_data_axis_clk\(14),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(15),
      Q => \^gsp_fifo_data_axis_clk\(15),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(16),
      Q => \^gsp_fifo_data_axis_clk\(16),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(17),
      Q => \^gsp_fifo_data_axis_clk\(17),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(18),
      Q => \^gsp_fifo_data_axis_clk\(18),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(19),
      Q => \^gsp_fifo_data_axis_clk\(19),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(1),
      Q => \^gsp_fifo_data_axis_clk\(1),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(20),
      Q => \^gsp_fifo_data_axis_clk\(20),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(21),
      Q => \^gsp_fifo_data_axis_clk\(21),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(22),
      Q => \^gsp_fifo_data_axis_clk\(22),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(23),
      Q => \^gsp_fifo_data_axis_clk\(23),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(2),
      Q => \^gsp_fifo_data_axis_clk\(2),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(3),
      Q => \^gsp_fifo_data_axis_clk\(3),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(4),
      Q => \^gsp_fifo_data_axis_clk\(4),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(5),
      Q => \^gsp_fifo_data_axis_clk\(5),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(6),
      Q => \^gsp_fifo_data_axis_clk\(6),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(7),
      Q => \^gsp_fifo_data_axis_clk\(7),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(8),
      Q => \^gsp_fifo_data_axis_clk\(8),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
\gsp_wr_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => gsp_wr_data_r,
      D => s_axi_wdata(9),
      Q => \^gsp_fifo_data_axis_clk\(9),
      R => \gsp_wr_data_r[23]_i_1_n_0\
    );
gsp_wr_en_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_wvalid,
      I2 => \^s_axi_bvalid\,
      I3 => \core_config_reg_n_0_[0]\,
      I4 => s_axis_aresetn,
      O => gsp_wr_en_r_i_1_n_0
    );
gsp_wr_en_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      O => err_gsp_id_r
    );
gsp_wr_en_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => s_axi_wdata(5),
      I2 => s_axi_wdata(3),
      I3 => gsp_fifo_full_axis_clk,
      O => gsp_wr_en_r0
    );
gsp_wr_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => err_gsp_id_r,
      D => gsp_wr_en_r0,
      Q => gsp_fifo_valid_axis_clk,
      R => gsp_wr_en_r_i_1_n_0
    );
\ier[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => p_10_in,
      I1 => \^s_axi_bvalid\,
      I2 => p_0_in(1),
      I3 => \ier[5]_i_3_n_0\,
      I4 => p_0_in(0),
      I5 => p_0_in(4),
      O => ier0
    );
\ier[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => wr_req,
      O => p_10_in
    );
\ier[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      O => \ier[5]_i_3_n_0\
    );
\ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => ier0,
      D => s_axi_wdata(0),
      Q => ier(0),
      R => s_axi_bvalid_r_i_1_n_0
    );
\ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => ier0,
      D => s_axi_wdata(1),
      Q => ier(1),
      R => s_axi_bvalid_r_i_1_n_0
    );
\ier_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => ier0,
      D => s_axi_wdata(2),
      Q => ier(2),
      R => s_axi_bvalid_r_i_1_n_0
    );
\ier_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => ier0,
      D => s_axi_wdata(3),
      Q => ier(3),
      R => s_axi_bvalid_r_i_1_n_0
    );
\ier_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => ier0,
      D => s_axi_wdata(4),
      Q => ier(4),
      R => s_axi_bvalid_r_i_1_n_0
    );
\ier_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => ier0,
      D => s_axi_wdata(5),
      Q => ier(5),
      R => s_axi_bvalid_r_i_1_n_0
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => interrupt_INST_0_i_1_n_0,
      I1 => ier(0),
      I2 => p_2_in(0),
      I3 => ier(1),
      I4 => p_2_in(1),
      I5 => gie,
      O => interrupt
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => p_2_in(3),
      I1 => ier(3),
      I2 => p_2_in(2),
      I3 => ier(2),
      I4 => interrupt_INST_0_i_5_n_0,
      I5 => interrupt_INST_0_i_6_n_0,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005444"
    )
        port map (
      I0 => soft_rst,
      I1 => isr_i(0),
      I2 => \core_config_reg_n_0_[0]\,
      I3 => pixel_under_run_axis_clk,
      I4 => unsup_rsvd_err_axis_clk,
      O => p_2_in(0)
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0F4"
    )
        port map (
      I0 => unsup_rsvd_err_axis_clk,
      I1 => sts_new(1),
      I2 => isr_i(1),
      I3 => soft_rst,
      O => p_2_in(1)
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0F4"
    )
        port map (
      I0 => unsup_rsvd_err_axis_clk,
      I1 => line_buffr_full_axis_clk,
      I2 => isr_i(2),
      I3 => soft_rst,
      O => p_2_in(2)
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC544400000000"
    )
        port map (
      I0 => soft_rst,
      I1 => isr_i(5),
      I2 => \^active_lanes_axis_clk\(0),
      I3 => \^active_lanes_axis_clk\(1),
      I4 => unsup_rsvd_err_axis_clk,
      I5 => ier(5),
      O => interrupt_INST_0_i_5_n_0
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC544400000000"
    )
        port map (
      I0 => soft_rst,
      I1 => isr_i(4),
      I2 => gsp_fifo_full_axis_clk,
      I3 => \core_config_reg_n_0_[0]\,
      I4 => unsup_rsvd_err_axis_clk,
      I5 => ier(4),
      O => interrupt_INST_0_i_6_n_0
    );
\isr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFF0000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => isr_i(0),
      I2 => \core_config_reg_n_0_[0]\,
      I3 => pixel_under_run_axis_clk,
      I4 => p_2_in(0),
      I5 => wr2_isr,
      O => \isr_i[0]_i_1_n_0\
    );
\isr_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F0FF30"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => unsup_rsvd_err_axis_clk,
      I2 => sts_new(1),
      I3 => isr_i(1),
      I4 => wr2_isr,
      O => \isr_i[1]_i_1_n_0\
    );
\isr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F0FF30"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => unsup_rsvd_err_axis_clk,
      I2 => line_buffr_full_axis_clk,
      I3 => isr_i(2),
      I4 => wr2_isr,
      O => \isr_i[2]_i_1_n_0\
    );
\isr_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F0FF30"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => unsup_rsvd_err_axis_clk,
      I2 => ulps_exited_axis_clk,
      I3 => isr_i(3),
      I4 => wr2_isr,
      O => \isr_i[3]_i_1_n_0\
    );
\isr_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F0FF30"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => unsup_rsvd_err_axis_clk,
      I2 => \sts_new__0\(4),
      I3 => isr_i(4),
      I4 => wr2_isr,
      O => \isr_i[4]_i_1_n_0\
    );
\isr_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => gsp_fifo_full_axis_clk,
      O => \sts_new__0\(4)
    );
\isr_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => soft_rst,
      I1 => s_axis_aresetn,
      O => \isr_i[5]_i_1_n_0\
    );
\isr_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFF0000"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => isr_i(5),
      I2 => \^active_lanes_axis_clk\(0),
      I3 => \^active_lanes_axis_clk\(1),
      I4 => p_2_in(5),
      I5 => wr2_isr,
      O => \isr_i[5]_i_2_n_0\
    );
\isr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \prot_config[2]_i_2_n_0\,
      O => wr2_isr
    );
\isr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \isr_i[0]_i_1_n_0\,
      Q => isr_i(0),
      R => \isr_i[5]_i_1_n_0\
    );
\isr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \isr_i[1]_i_1_n_0\,
      Q => isr_i(1),
      R => \isr_i[5]_i_1_n_0\
    );
\isr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \isr_i[2]_i_1_n_0\,
      Q => isr_i(2),
      R => \isr_i[5]_i_1_n_0\
    );
\isr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \isr_i[3]_i_1_n_0\,
      Q => isr_i(3),
      R => \isr_i[5]_i_1_n_0\
    );
\isr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \isr_i[4]_i_1_n_0\,
      Q => isr_i(4),
      R => \isr_i[5]_i_1_n_0\
    );
\isr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \isr_i[5]_i_2_n_0\,
      Q => isr_i(5),
      R => \isr_i[5]_i_1_n_0\
    );
master_resetn_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => \core_config_reg_n_0_[0]\,
      Q => \^master_resetn\,
      R => s_axi_bvalid_r_i_1_n_0
    );
\prot_config[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \prot_config[2]_i_2_n_0\,
      O => prot_config0
    );
\prot_config[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_wvalid,
      I2 => \^s_axi_bvalid\,
      O => \prot_config[2]_i_2_n_0\
    );
\prot_config_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => prot_config0,
      D => s_axi_wdata(0),
      Q => \^active_lanes_axis_clk\(0),
      R => s_axi_bvalid_r_i_1_n_0
    );
\prot_config_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axis_aclk,
      CE => prot_config0,
      D => s_axi_wdata(1),
      Q => \^active_lanes_axis_clk\(1),
      S => s_axi_bvalid_r_i_1_n_0
    );
\prot_config_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => prot_config0,
      D => s_axi_wdata(15),
      Q => \^line_sync_gen_axis_clk\,
      R => s_axi_bvalid_r_i_1_n_0
    );
\rd_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => rd_req,
      I1 => reset_released,
      I2 => wr_req,
      I3 => s_axi_arvalid,
      O => rd_req0
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => rd_req0,
      D => s_axi_araddr(2),
      Q => sel0(0),
      R => s_axi_bvalid_r_i_1_n_0
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => rd_req0,
      D => s_axi_araddr(3),
      Q => sel0(1),
      R => s_axi_bvalid_r_i_1_n_0
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => rd_req0,
      D => s_axi_araddr(4),
      Q => sel0(2),
      R => s_axi_bvalid_r_i_1_n_0
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => rd_req0,
      D => s_axi_araddr(5),
      Q => sel0(3),
      R => s_axi_bvalid_r_i_1_n_0
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => rd_req0,
      D => s_axi_araddr(6),
      Q => sel0(4),
      R => s_axi_bvalid_r_i_1_n_0
    );
rd_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FF20FF20FF20"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => rd_req,
      I4 => \^s_axi_rvalid\,
      I5 => s_axi_rready,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => s_axi_bvalid_r_i_1_n_0
    );
reset_released_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_axis_aresetn,
      Q => reset_released,
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => rd_req,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => s_axi_arvalid,
      I3 => rd_req,
      O => s_axi_awready
    );
s_axi_bvalid_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_aresetn,
      O => s_axi_bvalid_r_i_1_n_0
    );
s_axi_bvalid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40EA"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_wvalid,
      I2 => wr_req,
      I3 => s_axi_bready,
      O => s_axi_bvalid_r_i_2_n_0
    );
s_axi_bvalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_axi_bvalid_r_i_2_n_0,
      Q => \^s_axi_bvalid\,
      R => s_axi_bvalid_r_i_1_n_0
    );
\s_axi_rdata_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_2_in(0),
      I1 => gie,
      I2 => \s_axi_rdata_r[15]_i_4_n_0\,
      I3 => \^active_lanes_axis_clk\(0),
      I4 => \s_axi_rdata_r[15]_i_3_n_0\,
      I5 => \core_config_reg_n_0_[0]\,
      O => \s_axi_rdata_r[0]_i_2_n_0\
    );
\s_axi_rdata_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sts_new__0\(4),
      I1 => gsp_fill_status_axis_clk(0),
      I2 => \s_axi_rdata_r[15]_i_4_n_0\,
      I3 => \^gsp_fifo_data_axis_clk\(0),
      I4 => \s_axi_rdata_r[15]_i_3_n_0\,
      I5 => ier(0),
      O => \s_axi_rdata_r[0]_i_3_n_0\
    );
\s_axi_rdata_r[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(10),
      O => s_axi_rdata_r(10)
    );
\s_axi_rdata_r[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(11),
      O => s_axi_rdata_r(11)
    );
\s_axi_rdata_r[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(12),
      O => s_axi_rdata_r(12)
    );
\s_axi_rdata_r[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(13),
      O => s_axi_rdata_r(13)
    );
\s_axi_rdata_r[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(14),
      O => s_axi_rdata_r(14)
    );
\s_axi_rdata_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \^gsp_fifo_data_axis_clk\(15),
      I1 => \s_axi_rdata_r[15]_i_2_n_0\,
      I2 => \^line_sync_gen_axis_clk\,
      I3 => \s_axi_rdata_r[15]_i_3_n_0\,
      I4 => \s_axi_rdata_r[15]_i_4_n_0\,
      O => s_axi_rdata_r(15)
    );
\s_axi_rdata_r[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(4),
      O => \s_axi_rdata_r[15]_i_2_n_0\
    );
\s_axi_rdata_r[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFBA"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(4),
      O => \s_axi_rdata_r[15]_i_3_n_0\
    );
\s_axi_rdata_r[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEBFFFC"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      O => \s_axi_rdata_r[15]_i_4_n_0\
    );
\s_axi_rdata_r[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(16),
      O => s_axi_rdata_r(16)
    );
\s_axi_rdata_r[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(17),
      O => s_axi_rdata_r(17)
    );
\s_axi_rdata_r[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(18),
      O => s_axi_rdata_r(18)
    );
\s_axi_rdata_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(19),
      O => s_axi_rdata_r(19)
    );
\s_axi_rdata_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => p_2_in(1),
      I1 => \s_axi_rdata_r[15]_i_4_n_0\,
      I2 => \^active_lanes_axis_clk\(1),
      I3 => \s_axi_rdata_r[15]_i_3_n_0\,
      I4 => soft_rst,
      O => \s_axi_rdata_r[1]_i_2_n_0\
    );
\s_axi_rdata_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \s_axi_rdata_r[1]_i_4_n_0\,
      I1 => \s_axi_rdata_r[15]_i_4_n_0\,
      I2 => \^gsp_fifo_data_axis_clk\(1),
      I3 => \s_axi_rdata_r[15]_i_3_n_0\,
      I4 => ier(1),
      O => \s_axi_rdata_r[1]_i_3_n_0\
    );
\s_axi_rdata_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => gsp_fill_status_axis_clk(1),
      I1 => gsp_fill_status_axis_clk(0),
      I2 => gsp_fifo_full_axis_clk,
      I3 => \core_config_reg_n_0_[0]\,
      O => \s_axi_rdata_r[1]_i_4_n_0\
    );
\s_axi_rdata_r[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(20),
      O => s_axi_rdata_r(20)
    );
\s_axi_rdata_r[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(21),
      O => s_axi_rdata_r(21)
    );
\s_axi_rdata_r[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(22),
      O => s_axi_rdata_r(22)
    );
\s_axi_rdata_r[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axis_aresetn,
      I1 => rd_req,
      O => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      O => \s_axi_rdata_r[23]_i_2_n_0\
    );
\s_axi_rdata_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(23),
      O => s_axi_rdata_r(23)
    );
\s_axi_rdata_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880300"
    )
        port map (
      I0 => p_2_in(2),
      I1 => \s_axi_rdata_r[15]_i_4_n_0\,
      I2 => csi2_tx_rdy_axis_clk_c1,
      I3 => dphy_init_done_snsr_clk,
      I4 => \s_axi_rdata_r[15]_i_3_n_0\,
      O => \s_axi_rdata_r[2]_i_2_n_0\
    );
\s_axi_rdata_r[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \s_axi_rdata_r[2]_i_5_n_0\,
      I1 => \s_axi_rdata_r[15]_i_4_n_0\,
      I2 => \^gsp_fifo_data_axis_clk\(2),
      I3 => \s_axi_rdata_r[15]_i_3_n_0\,
      I4 => ier(2),
      O => \s_axi_rdata_r[2]_i_3_n_0\
    );
\s_axi_rdata_r[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^master_resetn\,
      I2 => core_init_in_prgrs_r,
      O => csi2_tx_rdy_axis_clk_c1
    );
\s_axi_rdata_r[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00565656"
    )
        port map (
      I0 => gsp_fill_status_axis_clk(2),
      I1 => gsp_fill_status_axis_clk(1),
      I2 => gsp_fill_status_axis_clk(0),
      I3 => gsp_fifo_full_axis_clk,
      I4 => \core_config_reg_n_0_[0]\,
      O => \s_axi_rdata_r[2]_i_5_n_0\
    );
\s_axi_rdata_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B88888BB8888"
    )
        port map (
      I0 => \s_axi_rdata_r[3]_i_2_n_0\,
      I1 => \s_axi_rdata_r[15]_i_2_n_0\,
      I2 => p_2_in(3),
      I3 => \s_axi_rdata_r[15]_i_4_n_0\,
      I4 => \^ulps_entry_axis_clk\,
      I5 => \s_axi_rdata_r[15]_i_3_n_0\,
      O => s_axi_rdata_r(3)
    );
\s_axi_rdata_r[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \s_axi_rdata_r[3]_i_4_n_0\,
      I1 => \s_axi_rdata_r[15]_i_4_n_0\,
      I2 => \^gsp_fifo_data_axis_clk\(3),
      I3 => \s_axi_rdata_r[15]_i_3_n_0\,
      I4 => ier(3),
      O => \s_axi_rdata_r[3]_i_2_n_0\
    );
\s_axi_rdata_r[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0F4"
    )
        port map (
      I0 => unsup_rsvd_err_axis_clk,
      I1 => ulps_exited_axis_clk,
      I2 => isr_i(3),
      I3 => soft_rst,
      O => p_2_in(3)
    );
\s_axi_rdata_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000555655565556"
    )
        port map (
      I0 => gsp_fill_status_axis_clk(3),
      I1 => gsp_fill_status_axis_clk(0),
      I2 => gsp_fill_status_axis_clk(1),
      I3 => gsp_fill_status_axis_clk(2),
      I4 => gsp_fifo_full_axis_clk,
      I5 => \core_config_reg_n_0_[0]\,
      O => \s_axi_rdata_r[3]_i_4_n_0\
    );
\s_axi_rdata_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB88BBB8BB8888"
    )
        port map (
      I0 => \s_axi_rdata_r[4]_i_2_n_0\,
      I1 => \s_axi_rdata_r[15]_i_2_n_0\,
      I2 => p_2_in(4),
      I3 => \s_axi_rdata_r[15]_i_4_n_0\,
      I4 => \s_axi_rdata_r[15]_i_3_n_0\,
      I5 => \^clk_mode_axis_clk\,
      O => s_axi_rdata_r(4)
    );
\s_axi_rdata_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \sts_new__0\(4),
      I1 => \s_axi_rdata_r[4]_i_4_n_0\,
      I2 => \s_axi_rdata_r[15]_i_4_n_0\,
      I3 => \^gsp_fifo_data_axis_clk\(4),
      I4 => \s_axi_rdata_r[15]_i_3_n_0\,
      I5 => ier(4),
      O => \s_axi_rdata_r[4]_i_2_n_0\
    );
\s_axi_rdata_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FF40"
    )
        port map (
      I0 => unsup_rsvd_err_axis_clk,
      I1 => \core_config_reg_n_0_[0]\,
      I2 => gsp_fifo_full_axis_clk,
      I3 => isr_i(4),
      I4 => soft_rst,
      O => p_2_in(4)
    );
\s_axi_rdata_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => gsp_fill_status_axis_clk(3),
      I1 => gsp_fill_status_axis_clk(0),
      I2 => gsp_fill_status_axis_clk(1),
      I3 => gsp_fill_status_axis_clk(2),
      I4 => gsp_fill_status_axis_clk(4),
      O => \s_axi_rdata_r[4]_i_4_n_0\
    );
\s_axi_rdata_r[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \s_axi_rdata_r[5]_i_2_n_0\,
      I1 => \s_axi_rdata_r[15]_i_2_n_0\,
      I2 => \s_axi_rdata_r[15]_i_4_n_0\,
      I3 => p_2_in(5),
      I4 => \s_axi_rdata_r[15]_i_3_n_0\,
      O => s_axi_rdata_r(5)
    );
\s_axi_rdata_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F0F001010"
    )
        port map (
      I0 => \s_axi_rdata_r[5]_i_4_n_0\,
      I1 => \sts_new__0\(4),
      I2 => \s_axi_rdata_r[15]_i_4_n_0\,
      I3 => \^gsp_fifo_data_axis_clk\(5),
      I4 => \s_axi_rdata_r[15]_i_3_n_0\,
      I5 => ier(5),
      O => \s_axi_rdata_r[5]_i_2_n_0\
    );
\s_axi_rdata_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FF40"
    )
        port map (
      I0 => unsup_rsvd_err_axis_clk,
      I1 => \^active_lanes_axis_clk\(1),
      I2 => \^active_lanes_axis_clk\(0),
      I3 => isr_i(5),
      I4 => soft_rst,
      O => p_2_in(5)
    );
\s_axi_rdata_r[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => gsp_fill_status_axis_clk(4),
      I1 => gsp_fill_status_axis_clk(2),
      I2 => gsp_fill_status_axis_clk(1),
      I3 => gsp_fill_status_axis_clk(0),
      I4 => gsp_fill_status_axis_clk(3),
      I5 => gsp_fill_status_axis_clk(5),
      O => \s_axi_rdata_r[5]_i_4_n_0\
    );
\s_axi_rdata_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(6),
      O => s_axi_rdata_r(6)
    );
\s_axi_rdata_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(7),
      O => s_axi_rdata_r(7)
    );
\s_axi_rdata_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(8),
      O => s_axi_rdata_r(8)
    );
\s_axi_rdata_r[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(3),
      I5 => \^gsp_fifo_data_axis_clk\(9),
      O => s_axi_rdata_r(9)
    );
\s_axi_rdata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(0),
      Q => \^s_axi_rdata\(0),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_r[0]_i_2_n_0\,
      I1 => \s_axi_rdata_r[0]_i_3_n_0\,
      O => s_axi_rdata_r(0),
      S => \s_axi_rdata_r[15]_i_2_n_0\
    );
\s_axi_rdata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(10),
      Q => \^s_axi_rdata\(10),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(11),
      Q => \^s_axi_rdata\(11),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(12),
      Q => \^s_axi_rdata\(12),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(13),
      Q => \^s_axi_rdata\(13),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(14),
      Q => \^s_axi_rdata\(14),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(15),
      Q => \^s_axi_rdata\(15),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(16),
      Q => \^s_axi_rdata\(16),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(17),
      Q => \^s_axi_rdata\(17),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(18),
      Q => \^s_axi_rdata\(18),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(19),
      Q => \^s_axi_rdata\(19),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(1),
      Q => \^s_axi_rdata\(1),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_r[1]_i_2_n_0\,
      I1 => \s_axi_rdata_r[1]_i_3_n_0\,
      O => s_axi_rdata_r(1),
      S => \s_axi_rdata_r[15]_i_2_n_0\
    );
\s_axi_rdata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(20),
      Q => \^s_axi_rdata\(20),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(21),
      Q => \^s_axi_rdata\(21),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(22),
      Q => \^s_axi_rdata\(22),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(23),
      Q => \^s_axi_rdata\(23),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(2),
      Q => \^s_axi_rdata\(2),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_r[2]_i_2_n_0\,
      I1 => \s_axi_rdata_r[2]_i_3_n_0\,
      O => s_axi_rdata_r(2),
      S => \s_axi_rdata_r[15]_i_2_n_0\
    );
\s_axi_rdata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(3),
      Q => \^s_axi_rdata\(3),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(4),
      Q => \^s_axi_rdata\(4),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(5),
      Q => \^s_axi_rdata\(5),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(6),
      Q => \^s_axi_rdata\(6),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(7),
      Q => \^s_axi_rdata\(7),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(8),
      Q => \^s_axi_rdata\(8),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
\s_axi_rdata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \s_axi_rdata_r[23]_i_2_n_0\,
      D => s_axi_rdata_r(9),
      Q => \^s_axi_rdata\(9),
      R => \s_axi_rdata_r[23]_i_1_n_0\
    );
s_axi_rvalid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => s_axis_aresetn,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      I3 => rd_req,
      O => s_axi_rvalid_r_i_1_n_0
    );
s_axi_rvalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => '1',
      D => s_axi_rvalid_r_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_req,
      I1 => \^s_axi_bvalid\,
      O => s_axi_wready
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(2),
      O => \wr_addr[2]_i_1_n_0\
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(3),
      O => \wr_addr[3]_i_1_n_0\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(4),
      O => \wr_addr[4]_i_1_n_0\
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => wr_req013_out,
      I1 => \^s_axi_bvalid\,
      I2 => s_axi_bready,
      O => \wr_addr[6]_i_1_n_0\
    );
\wr_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(6),
      O => \wr_addr[6]_i_2_n_0\
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => s_axi_bvalid_r_i_1_n_0
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => s_axi_bvalid_r_i_1_n_0
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[4]_i_1_n_0\,
      Q => p_0_in(2),
      R => s_axi_bvalid_r_i_1_n_0
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[5]_i_1_n_0\,
      Q => p_0_in(3),
      R => s_axi_bvalid_r_i_1_n_0
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[6]_i_2_n_0\,
      Q => p_0_in(4),
      R => s_axi_bvalid_r_i_1_n_0
    );
wr_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_arvalid,
      I2 => reset_released,
      I3 => wr_req,
      I4 => s_axi_awvalid,
      O => wr_req013_out
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => wr_req013_out,
      Q => wr_req,
      R => s_axi_bvalid_r_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf is
  port (
    \arststages_ff_reg[1]\ : out STD_LOGIC;
    ldf_rd_en_three_lanes_w : out STD_LOGIC;
    dl0_txrequesths_three_lanes_w : out STD_LOGIC;
    dl0_txdatahs : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dl0_txrequesths : out STD_LOGIC;
    ldf_rd_en : out STD_LOGIC;
    dl1_txrequesths : out STD_LOGIC;
    last_transfr_en_r_reg_0 : out STD_LOGIC;
    dl2_txrequesths : out STD_LOGIC;
    \load_data_2_reg[0]_0\ : out STD_LOGIC;
    \load_data_2_reg[1]_0\ : out STD_LOGIC;
    \load_data_2_reg[2]_0\ : out STD_LOGIC;
    \load_data_2_reg[3]_0\ : out STD_LOGIC;
    \load_data_2_reg[4]_0\ : out STD_LOGIC;
    \load_data_2_reg[5]_0\ : out STD_LOGIC;
    \load_data_2_reg[6]_0\ : out STD_LOGIC;
    \load_data_2_reg[7]_0\ : out STD_LOGIC;
    \load_data_1_reg[25]_0\ : out STD_LOGIC;
    \load_data_1_reg[26]_0\ : out STD_LOGIC;
    \load_data_1_reg[29]_0\ : out STD_LOGIC;
    \load_data_1_reg[30]_0\ : out STD_LOGIC;
    \load_data_1_reg[31]_0\ : out STD_LOGIC;
    dl2_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ppi_clk : in STD_LOGIC;
    dl0_txreadyhs : in STD_LOGIC;
    cl_txclkactive_r1 : in STD_LOGIC;
    cl_txclkactive_r : in STD_LOGIC;
    \dl0_txdatahs[4]\ : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dl0_txdatahs[4]_0\ : in STD_LOGIC;
    \dl0_txdatahs[3]\ : in STD_LOGIC;
    \dl0_txdatahs[3]_0\ : in STD_LOGIC;
    dl0_txdatahs_0_sp_1 : in STD_LOGIC;
    \dl0_txdatahs[0]_0\ : in STD_LOGIC;
    last_transfr_en_r_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl0_txrequesths_one_lane_w : in STD_LOGIC;
    dl0_txrequesths_two_lanes_w : in STD_LOGIC;
    ldf_rd_en_two_lanes_w : in STD_LOGIC;
    ldf_rd_en_one_lane_w : in STD_LOGIC;
    ldf_rd_en_r0_reg_0 : in STD_LOGIC;
    dl1_txrequesths_two_lanes_w : in STD_LOGIC;
    strm_fifo_under_run_r_reg : in STD_LOGIC;
    tx_readyhs_r : in STD_LOGIC;
    ldf_rd_data : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ppi_clk_rst_n : in STD_LOGIC
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf is
  signal \^arststages_ff_reg[1]\ : STD_LOGIC;
  signal byte_en_ld_1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \byte_en_ld_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \byte_en_ld_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \byte_en_ld_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \byte_en_ld_2_reg_n_0_[0]\ : STD_LOGIC;
  signal comb_mux_selx_s : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal comb_requesths_c : STD_LOGIC;
  signal comb_requesths_r : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal disable_rd_last_c : STD_LOGIC;
  signal \dl0_txdatahs[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl0_txdatahs[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl0_txdatahs[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal dl0_txdatahs_0_sn_1 : STD_LOGIC;
  signal \dl0_txrequesths_r_i_1__0_n_0\ : STD_LOGIC;
  signal dl0_txrequesths_r_i_2_n_0 : STD_LOGIC;
  signal dl0_txrequesths_r_i_3_n_0 : STD_LOGIC;
  signal dl0_txrequesths_r_i_4_n_0 : STD_LOGIC;
  signal \^dl0_txrequesths_three_lanes_w\ : STD_LOGIC;
  signal dl1_txrequesths_r_i_10_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_11_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_12_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_13_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_14_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_15_n_0 : STD_LOGIC;
  signal \dl1_txrequesths_r_i_1__0_n_0\ : STD_LOGIC;
  signal dl1_txrequesths_r_i_3_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_4_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_5_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_6_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_7_n_0 : STD_LOGIC;
  signal dl1_txrequesths_r_i_8_n_0 : STD_LOGIC;
  signal dl1_txrequesths_three_lanes_w : STD_LOGIC;
  signal \dl2_txdatahs[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl2_txdatahs[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl2_txdatahs[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl2_txdatahs[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl2_txdatahs[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl2_txdatahs[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl2_txdatahs[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dl2_txdatahs[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal dl2_txrequesths_r : STD_LOGIC;
  signal dl2_txrequesths_r_i_1_n_0 : STD_LOGIC;
  signal dl2_txrequesths_r_i_2_n_0 : STD_LOGIC;
  signal dl2_txrequesths_r_i_3_n_0 : STD_LOGIC;
  signal dl2_txrequesths_r_i_4_n_0 : STD_LOGIC;
  signal dl2_txrequesths_r_i_5_n_0 : STD_LOGIC;
  signal dl2_txrequesths_three_lanes_w : STD_LOGIC;
  signal first_transfr_r0 : STD_LOGIC;
  signal first_transfr_r0_i_1_n_0 : STD_LOGIC;
  signal first_transfr_r0_i_2_n_0 : STD_LOGIC;
  signal first_transfr_r1 : STD_LOGIC;
  signal last_transfr_en_r : STD_LOGIC;
  signal last_transfr_en_r1 : STD_LOGIC;
  signal \last_transfr_en_r_i_1__0_n_0\ : STD_LOGIC;
  signal ldf_rd_en_INST_0_i_4_n_0 : STD_LOGIC;
  signal ldf_rd_en_INST_0_i_5_n_0 : STD_LOGIC;
  signal ldf_rd_en_INST_0_i_8_n_0 : STD_LOGIC;
  signal ldf_rd_en_r0 : STD_LOGIC;
  signal \^ldf_rd_en_three_lanes_w\ : STD_LOGIC;
  signal load_cntr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \load_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \load_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \load_cntr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \load_cntr_r[1]_i_3_n_0\ : STD_LOGIC;
  signal load_data_10 : STD_LOGIC;
  signal \load_data_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \load_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \load_data_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \load_data_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \load_data_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \load_data_1_reg_n_0_[5]\ : STD_LOGIC;
  signal \load_data_1_reg_n_0_[6]\ : STD_LOGIC;
  signal \load_data_1_reg_n_0_[7]\ : STD_LOGIC;
  signal load_data_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal load_data_20 : STD_LOGIC;
  signal load_indi_r : STD_LOGIC;
  signal load_indi_r_i_1_n_0 : STD_LOGIC;
  signal nxt_req_s_i_6_n_0 : STD_LOGIC;
  signal nxt_req_s_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_12_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in29_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \ppi_cntr_r0[0]_i_1_n_0\ : STD_LOGIC;
  signal \ppi_cntr_r0[1]_i_2_n_0\ : STD_LOGIC;
  signal \ppi_cntr_r0_reg_n_0_[0]\ : STD_LOGIC;
  signal \ppi_cntr_r0_reg_n_0_[1]\ : STD_LOGIC;
  signal \ppi_cntr_r1_reg_n_0_[0]\ : STD_LOGIC;
  signal \ppi_cntr_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal second_transfr_r0_i_1_n_0 : STD_LOGIC;
  signal second_transfr_r0_reg_n_0 : STD_LOGIC;
  signal trigger_cntr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trigger_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \trigger_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \trigger_cntr_r[1]_i_2_n_0\ : STD_LOGIC;
  signal trigger_en_r : STD_LOGIC;
  signal \trigger_en_r_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \byte_en_ld_2[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \byte_en_ld_2[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \byte_en_ld_2[3]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of comb_requesths_r_i_1 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dl0_txdatahs[3]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of dl1_txrequesths_INST_0 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of dl1_txrequesths_r_i_10 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of dl1_txrequesths_r_i_11 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of dl1_txrequesths_r_i_12 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of dl1_txrequesths_r_i_14 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of dl1_txrequesths_r_i_15 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of dl1_txrequesths_r_i_8 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of dl1_txrequesths_r_i_9 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dl2_txdatahs[0]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dl2_txdatahs[1]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dl2_txdatahs[2]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dl2_txdatahs[3]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dl2_txdatahs[4]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dl2_txdatahs[5]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dl2_txdatahs[6]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dl2_txdatahs[7]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of dl2_txrequesths_INST_0 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of dl2_txrequesths_r_i_5 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of first_transfr_r0_i_2 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of ldf_rd_en_INST_0 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of ldf_rd_en_INST_0_i_4 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of ldf_rd_en_INST_0_i_8 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \load_cntr_r[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \load_cntr_r[1]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \load_cntr_r[1]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of nxt_req_s_i_1 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of nxt_req_s_i_2 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of nxt_req_s_i_3 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of nxt_req_s_i_4 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of nxt_req_s_i_5 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of nxt_req_s_i_6 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \ppi_cntr_r0[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \ppi_cntr_r0[1]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of second_transfr_r0_i_1 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \trigger_cntr_r[1]_i_2\ : label is "soft_lutpair246";
begin
  \arststages_ff_reg[1]\ <= \^arststages_ff_reg[1]\;
  dl0_txdatahs_0_sn_1 <= dl0_txdatahs_0_sp_1;
  dl0_txrequesths_three_lanes_w <= \^dl0_txrequesths_three_lanes_w\;
  ldf_rd_en_three_lanes_w <= \^ldf_rd_en_three_lanes_w\;
\byte_en_ld_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => load_indi_r,
      O => load_data_10
    );
\byte_en_ld_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => p_2_in29_in,
      Q => data2(0),
      R => \^arststages_ff_reg[1]\
    );
\byte_en_ld_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => \byte_en_ld_2[2]_i_1_n_0\,
      Q => data2(1),
      R => \^arststages_ff_reg[1]\
    );
\byte_en_ld_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => \byte_en_ld_2[3]_i_2_n_0\,
      Q => byte_en_ld_1(3),
      R => \^arststages_ff_reg[1]\
    );
\byte_en_ld_2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => ldf_rd_data(32),
      I1 => ldf_rd_data(35),
      I2 => ldf_rd_data(34),
      I3 => ldf_rd_data(33),
      O => \byte_en_ld_2[0]_i_1_n_0\
    );
\byte_en_ld_2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => ldf_rd_data(33),
      I1 => ldf_rd_data(32),
      I2 => ldf_rd_data(35),
      I3 => ldf_rd_data(34),
      O => p_2_in29_in
    );
\byte_en_ld_2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => ldf_rd_data(34),
      I1 => ldf_rd_data(32),
      I2 => ldf_rd_data(35),
      I3 => ldf_rd_data(33),
      O => \byte_en_ld_2[2]_i_1_n_0\
    );
\byte_en_ld_2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => load_indi_r,
      O => load_data_20
    );
\byte_en_ld_2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => ldf_rd_data(35),
      I1 => ldf_rd_data(32),
      I2 => ldf_rd_data(34),
      I3 => ldf_rd_data(33),
      O => \byte_en_ld_2[3]_i_2_n_0\
    );
\byte_en_ld_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => \byte_en_ld_2[0]_i_1_n_0\,
      Q => \byte_en_ld_2_reg_n_0_[0]\,
      R => \^arststages_ff_reg[1]\
    );
\byte_en_ld_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => p_2_in29_in,
      Q => p_4_in,
      R => \^arststages_ff_reg[1]\
    );
\byte_en_ld_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => \byte_en_ld_2[2]_i_1_n_0\,
      Q => p_6_in,
      R => \^arststages_ff_reg[1]\
    );
\byte_en_ld_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => \byte_en_ld_2[3]_i_2_n_0\,
      Q => p_7_in,
      R => \^arststages_ff_reg[1]\
    );
comb_requesths_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dl2_txrequesths_three_lanes_w,
      I1 => dl1_txrequesths_three_lanes_w,
      I2 => \^dl0_txrequesths_three_lanes_w\,
      O => comb_requesths_c
    );
comb_requesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => comb_requesths_c,
      Q => comb_requesths_r,
      R => \^arststages_ff_reg[1]\
    );
\dl0_txdatahs[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCCCDCF"
    )
        port map (
      I0 => \dl0_txdatahs[0]_INST_0_i_1_n_0\,
      I1 => dl0_txdatahs_0_sn_1,
      I2 => active_lanes(0),
      I3 => active_lanes(1),
      I4 => \dl0_txdatahs[0]_0\,
      O => dl0_txdatahs(0)
    );
\dl0_txdatahs[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(0),
      I1 => \load_data_1_reg_n_0_[0]\,
      I2 => load_data_2(16),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(0),
      O => \dl0_txdatahs[0]_INST_0_i_1_n_0\
    );
\dl0_txdatahs[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => \load_data_1_reg_n_0_[1]\,
      I2 => load_data_2(17),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(1),
      O => \load_data_1_reg[25]_0\
    );
\dl0_txdatahs[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(2),
      I1 => \load_data_1_reg_n_0_[2]\,
      I2 => load_data_2(18),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(2),
      O => \load_data_1_reg[26]_0\
    );
\dl0_txdatahs[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCCCDCF"
    )
        port map (
      I0 => \dl0_txdatahs[3]_INST_0_i_1_n_0\,
      I1 => \dl0_txdatahs[3]\,
      I2 => active_lanes(0),
      I3 => active_lanes(1),
      I4 => \dl0_txdatahs[3]_0\,
      O => dl0_txdatahs(1)
    );
\dl0_txdatahs[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(3),
      I1 => \load_data_1_reg_n_0_[3]\,
      I2 => load_data_2(19),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(3),
      O => \dl0_txdatahs[3]_INST_0_i_1_n_0\
    );
\dl0_txdatahs[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCCCDCF"
    )
        port map (
      I0 => \dl0_txdatahs[4]_INST_0_i_1_n_0\,
      I1 => \dl0_txdatahs[4]\,
      I2 => active_lanes(0),
      I3 => active_lanes(1),
      I4 => \dl0_txdatahs[4]_0\,
      O => dl0_txdatahs(2)
    );
\dl0_txdatahs[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(4),
      I1 => \load_data_1_reg_n_0_[4]\,
      I2 => load_data_2(20),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(4),
      O => \dl0_txdatahs[4]_INST_0_i_1_n_0\
    );
\dl0_txdatahs[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(5),
      I1 => \load_data_1_reg_n_0_[5]\,
      I2 => load_data_2(21),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(5),
      O => \load_data_1_reg[29]_0\
    );
\dl0_txdatahs[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(6),
      I1 => \load_data_1_reg_n_0_[6]\,
      I2 => load_data_2(22),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(6),
      O => \load_data_1_reg[30]_0\
    );
\dl0_txdatahs[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \p_0_in__0\(7),
      I1 => \load_data_1_reg_n_0_[7]\,
      I2 => load_data_2(23),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_2_in(7),
      O => \load_data_1_reg[31]_0\
    );
dl0_txrequesths_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \^dl0_txrequesths_three_lanes_w\,
      I1 => dl0_txrequesths_one_lane_w,
      I2 => active_lanes(0),
      I3 => active_lanes(1),
      I4 => dl0_txrequesths_two_lanes_w,
      O => dl0_txrequesths
    );
\dl0_txrequesths_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888B8B8B8B8"
    )
        port map (
      I0 => \byte_en_ld_2[0]_i_1_n_0\,
      I1 => dl1_txrequesths_r_i_4_n_0,
      I2 => nxt_req_s_n_0,
      I3 => dl0_txrequesths_r_i_2_n_0,
      I4 => dl0_txrequesths_r_i_3_n_0,
      I5 => dl0_txrequesths_r_i_4_n_0,
      O => \dl0_txrequesths_r_i_1__0_n_0\
    );
dl0_txrequesths_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8AAA"
    )
        port map (
      I0 => p_6_in,
      I1 => second_transfr_r0_reg_n_0,
      I2 => last_transfr_en_r,
      I3 => first_transfr_r0,
      I4 => ldf_rd_en_r0,
      I5 => dl1_txrequesths_r_i_11_n_0,
      O => dl0_txrequesths_r_i_2_n_0
    );
dl0_txrequesths_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => dl1_txrequesths_r_i_15_n_0,
      I1 => data2(0),
      I2 => dl1_txrequesths_r_i_14_n_0,
      I3 => \byte_en_ld_2[0]_i_1_n_0\,
      O => dl0_txrequesths_r_i_3_n_0
    );
dl0_txrequesths_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFF7FD"
    )
        port map (
      I0 => byte_en_ld_1(3),
      I1 => \ppi_cntr_r1_reg_n_0_[0]\,
      I2 => \ppi_cntr_r0_reg_n_0_[0]\,
      I3 => \ppi_cntr_r1_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[1]\,
      I5 => ldf_rd_en_r0,
      O => dl0_txrequesths_r_i_4_n_0
    );
dl0_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => dl2_txrequesths_r,
      D => \dl0_txrequesths_r_i_1__0_n_0\,
      Q => \^dl0_txrequesths_three_lanes_w\,
      R => \dl1_txrequesths_r_i_1__0_n_0\
    );
\dl1_txdatahs[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(0),
      I1 => load_data_2(24),
      I2 => p_2_in(0),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(0),
      O => \load_data_2_reg[0]_0\
    );
\dl1_txdatahs[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(1),
      I1 => load_data_2(25),
      I2 => p_2_in(1),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(1),
      O => \load_data_2_reg[1]_0\
    );
\dl1_txdatahs[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(2),
      I1 => load_data_2(26),
      I2 => p_2_in(2),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(2),
      O => \load_data_2_reg[2]_0\
    );
\dl1_txdatahs[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(3),
      I1 => load_data_2(27),
      I2 => p_2_in(3),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(3),
      O => \load_data_2_reg[3]_0\
    );
\dl1_txdatahs[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(4),
      I1 => load_data_2(28),
      I2 => p_2_in(4),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(4),
      O => \load_data_2_reg[4]_0\
    );
\dl1_txdatahs[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(5),
      I1 => load_data_2(29),
      I2 => p_2_in(5),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(5),
      O => \load_data_2_reg[5]_0\
    );
\dl1_txdatahs[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(6),
      I1 => load_data_2(30),
      I2 => p_2_in(6),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(6),
      O => \load_data_2_reg[6]_0\
    );
\dl1_txdatahs[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055330FFF55330F"
    )
        port map (
      I0 => load_data_2(7),
      I1 => load_data_2(31),
      I2 => p_2_in(7),
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => p_3_in(7),
      O => \load_data_2_reg[7]_0\
    );
dl1_txrequesths_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dl1_txrequesths_three_lanes_w,
      I1 => active_lanes(1),
      I2 => active_lanes(0),
      I3 => dl1_txrequesths_two_lanes_w,
      O => dl1_txrequesths
    );
dl1_txrequesths_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^dl0_txrequesths_three_lanes_w\,
      I1 => ldf_rd_en_r0,
      I2 => cl_txclkactive_r,
      I3 => first_transfr_r1,
      O => dl1_txrequesths_r_i_10_n_0
    );
dl1_txrequesths_r_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \ppi_cntr_r1_reg_n_0_[1]\,
      I1 => \ppi_cntr_r1_reg_n_0_[0]\,
      I2 => \ppi_cntr_r0_reg_n_0_[0]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      O => dl1_txrequesths_r_i_11_n_0
    );
dl1_txrequesths_r_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => second_transfr_r0_reg_n_0,
      I1 => last_transfr_en_r,
      I2 => first_transfr_r0,
      I3 => ldf_rd_en_r0,
      O => dl1_txrequesths_r_i_12_n_0
    );
dl1_txrequesths_r_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFFFFFBFF"
    )
        port map (
      I0 => \ppi_cntr_r0_reg_n_0_[1]\,
      I1 => \ppi_cntr_r1_reg_n_0_[1]\,
      I2 => \ppi_cntr_r0_reg_n_0_[0]\,
      I3 => \ppi_cntr_r1_reg_n_0_[0]\,
      I4 => last_transfr_en_r,
      I5 => ldf_rd_en_r0,
      O => dl1_txrequesths_r_i_13_n_0
    );
dl1_txrequesths_r_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \ppi_cntr_r0_reg_n_0_[1]\,
      I1 => \ppi_cntr_r0_reg_n_0_[0]\,
      I2 => ldf_rd_en_r0,
      I3 => \ppi_cntr_r1_reg_n_0_[0]\,
      I4 => \ppi_cntr_r1_reg_n_0_[1]\,
      O => dl1_txrequesths_r_i_14_n_0
    );
dl1_txrequesths_r_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \ppi_cntr_r1_reg_n_0_[0]\,
      I1 => \ppi_cntr_r0_reg_n_0_[0]\,
      I2 => \ppi_cntr_r1_reg_n_0_[1]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => ldf_rd_en_r0,
      O => dl1_txrequesths_r_i_15_n_0
    );
\dl1_txrequesths_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => dl0_txreadyhs,
      I1 => last_transfr_en_r1,
      I2 => first_transfr_r0,
      I3 => ppi_clk_rst_n,
      O => \dl1_txrequesths_r_i_1__0_n_0\
    );
dl1_txrequesths_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dl0_txreadyhs,
      I1 => dl1_txrequesths_r_i_4_n_0,
      O => dl2_txrequesths_r
    );
dl1_txrequesths_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888B8B8B8B8"
    )
        port map (
      I0 => p_2_in29_in,
      I1 => dl1_txrequesths_r_i_4_n_0,
      I2 => nxt_req_s_n_0,
      I3 => dl1_txrequesths_r_i_5_n_0,
      I4 => dl1_txrequesths_r_i_6_n_0,
      I5 => dl1_txrequesths_r_i_7_n_0,
      O => dl1_txrequesths_r_i_3_n_0
    );
dl1_txrequesths_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111110"
    )
        port map (
      I0 => dl1_txrequesths_r_i_8_n_0,
      I1 => ldf_rd_en_INST_0_i_8_n_0,
      I2 => disable_rd_last_c,
      I3 => ldf_rd_en_INST_0_i_5_n_0,
      I4 => ldf_rd_en_INST_0_i_4_n_0,
      I5 => dl1_txrequesths_r_i_10_n_0,
      O => dl1_txrequesths_r_i_4_n_0
    );
dl1_txrequesths_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => comb_mux_selx_s(0),
      I1 => \byte_en_ld_2_reg_n_0_[0]\,
      I2 => last_transfr_en_r,
      I3 => second_transfr_r0_reg_n_0,
      O => dl1_txrequesths_r_i_5_n_0
    );
dl1_txrequesths_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => dl1_txrequesths_r_i_11_n_0,
      I1 => dl1_txrequesths_r_i_12_n_0,
      I2 => p_7_in,
      I3 => dl1_txrequesths_r_i_13_n_0,
      I4 => \byte_en_ld_2[0]_i_1_n_0\,
      O => dl1_txrequesths_r_i_6_n_0
    );
dl1_txrequesths_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => p_2_in29_in,
      I1 => dl1_txrequesths_r_i_14_n_0,
      I2 => dl1_txrequesths_r_i_15_n_0,
      I3 => data2(1),
      O => dl1_txrequesths_r_i_7_n_0
    );
dl1_txrequesths_r_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cl_txclkactive_r1,
      I1 => cl_txclkactive_r,
      O => dl1_txrequesths_r_i_8_n_0
    );
dl1_txrequesths_r_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => ldf_rd_data(34),
      I2 => ldf_rd_data(33),
      I3 => ldf_rd_data(32),
      I4 => ldf_rd_data(35),
      O => disable_rd_last_c
    );
dl1_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => dl2_txrequesths_r,
      D => dl1_txrequesths_r_i_3_n_0,
      Q => dl1_txrequesths_three_lanes_w,
      R => \dl1_txrequesths_r_i_1__0_n_0\
    );
\dl2_txdatahs[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[0]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(0)
    );
\dl2_txdatahs[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(8),
      I1 => p_3_in(0),
      I2 => \load_data_1_reg_n_0_[0]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(0),
      O => \dl2_txdatahs[0]_INST_0_i_1_n_0\
    );
\dl2_txdatahs[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[1]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(1)
    );
\dl2_txdatahs[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(9),
      I1 => p_3_in(1),
      I2 => \load_data_1_reg_n_0_[1]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(1),
      O => \dl2_txdatahs[1]_INST_0_i_1_n_0\
    );
\dl2_txdatahs[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[2]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(2)
    );
\dl2_txdatahs[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(10),
      I1 => p_3_in(2),
      I2 => \load_data_1_reg_n_0_[2]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(2),
      O => \dl2_txdatahs[2]_INST_0_i_1_n_0\
    );
\dl2_txdatahs[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[3]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(3)
    );
\dl2_txdatahs[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(11),
      I1 => p_3_in(3),
      I2 => \load_data_1_reg_n_0_[3]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(3),
      O => \dl2_txdatahs[3]_INST_0_i_1_n_0\
    );
\dl2_txdatahs[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[4]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(4)
    );
\dl2_txdatahs[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(12),
      I1 => p_3_in(4),
      I2 => \load_data_1_reg_n_0_[4]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(4),
      O => \dl2_txdatahs[4]_INST_0_i_1_n_0\
    );
\dl2_txdatahs[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[5]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(5)
    );
\dl2_txdatahs[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(13),
      I1 => p_3_in(5),
      I2 => \load_data_1_reg_n_0_[5]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(5),
      O => \dl2_txdatahs[5]_INST_0_i_1_n_0\
    );
\dl2_txdatahs[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[6]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(6)
    );
\dl2_txdatahs[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(14),
      I1 => p_3_in(6),
      I2 => \load_data_1_reg_n_0_[6]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(6),
      O => \dl2_txdatahs[6]_INST_0_i_1_n_0\
    );
\dl2_txdatahs[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => active_lanes(1),
      I1 => active_lanes(0),
      I2 => \dl2_txdatahs[7]_INST_0_i_1_n_0\,
      O => dl2_txdatahs(7)
    );
\dl2_txdatahs[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => load_data_2(15),
      I1 => p_3_in(7),
      I2 => \load_data_1_reg_n_0_[7]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => \ppi_cntr_r0_reg_n_0_[0]\,
      I5 => \p_0_in__0\(7),
      O => \dl2_txdatahs[7]_INST_0_i_1_n_0\
    );
dl2_txrequesths_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => dl2_txrequesths_three_lanes_w,
      I1 => active_lanes(1),
      I2 => active_lanes(0),
      O => dl2_txrequesths
    );
dl2_txrequesths_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888B8B8B8B8"
    )
        port map (
      I0 => \byte_en_ld_2[0]_i_1_n_0\,
      I1 => dl1_txrequesths_r_i_4_n_0,
      I2 => nxt_req_s_n_0,
      I3 => dl2_txrequesths_r_i_2_n_0,
      I4 => dl2_txrequesths_r_i_3_n_0,
      I5 => dl2_txrequesths_r_i_4_n_0,
      O => dl2_txrequesths_r_i_1_n_0
    );
dl2_txrequesths_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF444444444444"
    )
        port map (
      I0 => dl1_txrequesths_r_i_13_n_0,
      I1 => p_2_in29_in,
      I2 => second_transfr_r0_reg_n_0,
      I3 => last_transfr_en_r,
      I4 => p_4_in,
      I5 => comb_mux_selx_s(0),
      O => dl2_txrequesths_r_i_2_n_0
    );
dl2_txrequesths_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => dl1_txrequesths_r_i_14_n_0,
      I1 => \byte_en_ld_2[2]_i_1_n_0\,
      I2 => dl1_txrequesths_r_i_15_n_0,
      I3 => byte_en_ld_1(3),
      O => dl2_txrequesths_r_i_3_n_0
    );
dl2_txrequesths_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \byte_en_ld_2[0]_i_1_n_0\,
      I1 => last_transfr_en_r,
      I2 => ldf_rd_en_r0,
      I3 => \ppi_cntr_r1_reg_n_0_[1]\,
      I4 => \ppi_cntr_r1_reg_n_0_[0]\,
      I5 => dl2_txrequesths_r_i_5_n_0,
      O => dl2_txrequesths_r_i_4_n_0
    );
dl2_txrequesths_r_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ppi_cntr_r0_reg_n_0_[1]\,
      I1 => \ppi_cntr_r0_reg_n_0_[0]\,
      O => dl2_txrequesths_r_i_5_n_0
    );
dl2_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => dl2_txrequesths_r,
      D => dl2_txrequesths_r_i_1_n_0,
      Q => dl2_txrequesths_three_lanes_w,
      R => \dl1_txrequesths_r_i_1__0_n_0\
    );
first_transfr_r0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF60000FFFFFFFF"
    )
        port map (
      I0 => \ppi_cntr_r1_reg_n_0_[0]\,
      I1 => \ppi_cntr_r0_reg_n_0_[0]\,
      I2 => \ppi_cntr_r1_reg_n_0_[1]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      I4 => first_transfr_r0,
      I5 => ppi_clk_rst_n,
      O => first_transfr_r0_i_1_n_0
    );
first_transfr_r0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^dl0_txrequesths_three_lanes_w\,
      I1 => \^ldf_rd_en_three_lanes_w\,
      I2 => first_transfr_r0,
      O => first_transfr_r0_i_2_n_0
    );
first_transfr_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => first_transfr_r0_i_2_n_0,
      Q => first_transfr_r0,
      R => first_transfr_r0_i_1_n_0
    );
first_transfr_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => first_transfr_r0,
      Q => first_transfr_r1,
      R => \^arststages_ff_reg[1]\
    );
last_transfr_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => last_transfr_en_r,
      Q => last_transfr_en_r1,
      R => \^arststages_ff_reg[1]\
    );
\last_transfr_en_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => last_transfr_en_r,
      I1 => ldf_rd_en_r0,
      I2 => last_transfr_en_r_reg_1,
      I3 => SR(0),
      O => \last_transfr_en_r_i_1__0_n_0\
    );
last_transfr_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \last_transfr_en_r_i_1__0_n_0\,
      Q => last_transfr_en_r,
      R => '0'
    );
ldf_rd_en_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ldf_rd_en_three_lanes_w\,
      I1 => ldf_rd_en_two_lanes_w,
      I2 => ldf_rd_en_one_lane_w,
      O => ldf_rd_en
    );
ldf_rd_en_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001101"
    )
        port map (
      I0 => ldf_rd_en_INST_0_i_4_n_0,
      I1 => ldf_rd_en_INST_0_i_5_n_0,
      I2 => ldf_rd_en_r0,
      I3 => last_transfr_en_r_reg_1,
      I4 => ldf_rd_en_r0_reg_0,
      I5 => ldf_rd_en_INST_0_i_8_n_0,
      O => \^ldf_rd_en_three_lanes_w\
    );
ldf_rd_en_INST_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => trigger_en_r,
      I1 => trigger_cntr_r(0),
      I2 => trigger_cntr_r(1),
      O => ldf_rd_en_INST_0_i_4_n_0
    );
ldf_rd_en_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => dl0_txreadyhs,
      I1 => tx_readyhs_r,
      I2 => second_transfr_r0_reg_n_0,
      I3 => first_transfr_r0,
      I4 => first_transfr_r1,
      I5 => last_transfr_en_r,
      O => ldf_rd_en_INST_0_i_5_n_0
    );
ldf_rd_en_INST_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => active_lanes(0),
      I1 => active_lanes(1),
      O => ldf_rd_en_INST_0_i_8_n_0
    );
ldf_rd_en_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \^ldf_rd_en_three_lanes_w\,
      Q => ldf_rd_en_r0,
      R => \^arststages_ff_reg[1]\
    );
\load_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => load_cntr_r(0),
      O => \load_cntr_r[0]_i_1_n_0\
    );
\load_cntr_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \load_cntr_r[1]_i_3_n_0\,
      I1 => load_cntr_r(0),
      I2 => load_cntr_r(1),
      I3 => ldf_rd_en_r0,
      O => \load_cntr_r[1]_i_1_n_0\
    );
\load_cntr_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => load_cntr_r(0),
      I1 => load_cntr_r(1),
      O => \load_cntr_r[1]_i_2_n_0\
    );
\load_cntr_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => dl2_txrequesths_three_lanes_w,
      I1 => dl1_txrequesths_three_lanes_w,
      I2 => \^dl0_txrequesths_three_lanes_w\,
      I3 => comb_requesths_r,
      I4 => ppi_clk_rst_n,
      O => \load_cntr_r[1]_i_3_n_0\
    );
\load_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => \load_cntr_r[0]_i_1_n_0\,
      Q => load_cntr_r(0),
      R => \load_cntr_r[1]_i_1_n_0\
    );
\load_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => \load_cntr_r[1]_i_2_n_0\,
      Q => load_cntr_r(1),
      R => \load_cntr_r[1]_i_1_n_0\
    );
\load_data_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(0),
      Q => \load_data_1_reg_n_0_[0]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(10),
      Q => p_2_in(2),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(11),
      Q => p_2_in(3),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(12),
      Q => p_2_in(4),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(13),
      Q => p_2_in(5),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(14),
      Q => p_2_in(6),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(15),
      Q => p_2_in(7),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(16),
      Q => p_3_in(0),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(17),
      Q => p_3_in(1),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(18),
      Q => p_3_in(2),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(19),
      Q => p_3_in(3),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(1),
      Q => \load_data_1_reg_n_0_[1]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(20),
      Q => p_3_in(4),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(21),
      Q => p_3_in(5),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(22),
      Q => p_3_in(6),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(23),
      Q => p_3_in(7),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(24),
      Q => \p_0_in__0\(0),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(25),
      Q => \p_0_in__0\(1),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(26),
      Q => \p_0_in__0\(2),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(27),
      Q => \p_0_in__0\(3),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(28),
      Q => \p_0_in__0\(4),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(29),
      Q => \p_0_in__0\(5),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(2),
      Q => \load_data_1_reg_n_0_[2]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(30),
      Q => \p_0_in__0\(6),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(31),
      Q => \p_0_in__0\(7),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(3),
      Q => \load_data_1_reg_n_0_[3]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(4),
      Q => \load_data_1_reg_n_0_[4]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(5),
      Q => \load_data_1_reg_n_0_[5]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(6),
      Q => \load_data_1_reg_n_0_[6]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(7),
      Q => \load_data_1_reg_n_0_[7]\,
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(8),
      Q => p_2_in(0),
      R => \^arststages_ff_reg[1]\
    );
\load_data_1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_10,
      D => ldf_rd_data(9),
      Q => p_2_in(1),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(0),
      Q => load_data_2(0),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(10),
      Q => load_data_2(10),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(11),
      Q => load_data_2(11),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(12),
      Q => load_data_2(12),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(13),
      Q => load_data_2(13),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(14),
      Q => load_data_2(14),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(15),
      Q => load_data_2(15),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(16),
      Q => load_data_2(16),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(17),
      Q => load_data_2(17),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(18),
      Q => load_data_2(18),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(19),
      Q => load_data_2(19),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(1),
      Q => load_data_2(1),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(20),
      Q => load_data_2(20),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(21),
      Q => load_data_2(21),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(22),
      Q => load_data_2(22),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(23),
      Q => load_data_2(23),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(24),
      Q => load_data_2(24),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(25),
      Q => load_data_2(25),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(26),
      Q => load_data_2(26),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(27),
      Q => load_data_2(27),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(28),
      Q => load_data_2(28),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(29),
      Q => load_data_2(29),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(2),
      Q => load_data_2(2),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(30),
      Q => load_data_2(30),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(31),
      Q => load_data_2(31),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(3),
      Q => load_data_2(3),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(4),
      Q => load_data_2(4),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(5),
      Q => load_data_2(5),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(6),
      Q => load_data_2(6),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(7),
      Q => load_data_2(7),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(8),
      Q => load_data_2(8),
      R => \^arststages_ff_reg[1]\
    );
\load_data_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => load_data_20,
      D => ldf_rd_data(9),
      Q => load_data_2(9),
      R => \^arststages_ff_reg[1]\
    );
load_indi_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => load_indi_r,
      I1 => ldf_rd_en_r0,
      I2 => load_cntr_r(1),
      I3 => \load_cntr_r[1]_i_3_n_0\,
      O => load_indi_r_i_1_n_0
    );
load_indi_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => load_indi_r_i_1_n_0,
      Q => load_indi_r,
      R => '0'
    );
nxt_req_s: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => comb_mux_selx_s(0),
      I1 => comb_mux_selx_s(1),
      I2 => comb_mux_selx_s(2),
      I3 => comb_mux_selx_s(3),
      I4 => comb_mux_selx_s(4),
      I5 => nxt_req_s_i_6_n_0,
      O => nxt_req_s_n_0
    );
nxt_req_s_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ppi_cntr_r0_reg_n_0_[1]\,
      I1 => \ppi_cntr_r0_reg_n_0_[0]\,
      I2 => \ppi_cntr_r1_reg_n_0_[0]\,
      I3 => \ppi_cntr_r1_reg_n_0_[1]\,
      I4 => ldf_rd_en_r0,
      O => comb_mux_selx_s(0)
    );
nxt_req_s_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => \ppi_cntr_r1_reg_n_0_[1]\,
      I2 => \ppi_cntr_r1_reg_n_0_[0]\,
      I3 => \ppi_cntr_r0_reg_n_0_[0]\,
      I4 => \ppi_cntr_r0_reg_n_0_[1]\,
      O => comb_mux_selx_s(1)
    );
nxt_req_s_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => \ppi_cntr_r0_reg_n_0_[1]\,
      I2 => \ppi_cntr_r1_reg_n_0_[1]\,
      I3 => \ppi_cntr_r0_reg_n_0_[0]\,
      I4 => \ppi_cntr_r1_reg_n_0_[0]\,
      O => comb_mux_selx_s(2)
    );
nxt_req_s_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ppi_cntr_r1_reg_n_0_[1]\,
      I1 => \ppi_cntr_r1_reg_n_0_[0]\,
      I2 => ldf_rd_en_r0,
      I3 => \ppi_cntr_r0_reg_n_0_[0]\,
      I4 => \ppi_cntr_r0_reg_n_0_[1]\,
      O => comb_mux_selx_s(3)
    );
nxt_req_s_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ppi_cntr_r1_reg_n_0_[0]\,
      I1 => \ppi_cntr_r0_reg_n_0_[0]\,
      I2 => \ppi_cntr_r1_reg_n_0_[1]\,
      I3 => \ppi_cntr_r0_reg_n_0_[1]\,
      O => comb_mux_selx_s(4)
    );
nxt_req_s_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => \ppi_cntr_r0_reg_n_0_[1]\,
      I2 => \ppi_cntr_r0_reg_n_0_[0]\,
      I3 => \ppi_cntr_r1_reg_n_0_[0]\,
      I4 => \ppi_cntr_r1_reg_n_0_[1]\,
      O => nxt_req_s_i_6_n_0
    );
\ppi_cntr_r0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ppi_cntr_r0_reg_n_0_[0]\,
      O => \ppi_cntr_r0[0]_i_1_n_0\
    );
\ppi_cntr_r0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dl0_txreadyhs,
      I1 => \^dl0_txrequesths_three_lanes_w\,
      O => p_12_in
    );
\ppi_cntr_r0[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ppi_cntr_r0_reg_n_0_[0]\,
      I1 => \ppi_cntr_r0_reg_n_0_[1]\,
      O => \ppi_cntr_r0[1]_i_2_n_0\
    );
\ppi_cntr_r0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => p_12_in,
      D => \ppi_cntr_r0[0]_i_1_n_0\,
      Q => \ppi_cntr_r0_reg_n_0_[0]\,
      R => SR(0)
    );
\ppi_cntr_r0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => p_12_in,
      D => \ppi_cntr_r0[1]_i_2_n_0\,
      Q => \ppi_cntr_r0_reg_n_0_[1]\,
      R => SR(0)
    );
\ppi_cntr_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \ppi_cntr_r0_reg_n_0_[0]\,
      Q => \ppi_cntr_r1_reg_n_0_[0]\,
      R => \^arststages_ff_reg[1]\
    );
\ppi_cntr_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \ppi_cntr_r0_reg_n_0_[1]\,
      Q => \ppi_cntr_r1_reg_n_0_[1]\,
      R => \^arststages_ff_reg[1]\
    );
second_transfr_r0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => first_transfr_r0,
      I1 => \^ldf_rd_en_three_lanes_w\,
      I2 => second_transfr_r0_reg_n_0,
      O => second_transfr_r0_i_1_n_0
    );
second_transfr_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => second_transfr_r0_i_1_n_0,
      Q => second_transfr_r0_reg_n_0,
      R => first_transfr_r0_i_1_n_0
    );
strm_fifo_under_run_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ppi_clk_rst_n,
      O => \^arststages_ff_reg[1]\
    );
strm_fifo_under_run_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => strm_fifo_under_run_r_reg,
      I1 => ldf_rd_en_INST_0_i_8_n_0,
      I2 => last_transfr_en_r,
      I3 => ldf_rd_en_r0,
      I4 => dl0_txreadyhs,
      I5 => \^dl0_txrequesths_three_lanes_w\,
      O => last_transfr_en_r_reg_0
    );
\trigger_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trigger_cntr_r(0),
      O => \trigger_cntr_r[0]_i_1_n_0\
    );
\trigger_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => trigger_en_r,
      I1 => ppi_clk_rst_n,
      O => \trigger_cntr_r[1]_i_1_n_0\
    );
\trigger_cntr_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trigger_cntr_r(1),
      I1 => trigger_cntr_r(0),
      O => \trigger_cntr_r[1]_i_2_n_0\
    );
\trigger_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \trigger_cntr_r[0]_i_1_n_0\,
      Q => trigger_cntr_r(0),
      R => \trigger_cntr_r[1]_i_1_n_0\
    );
\trigger_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \trigger_cntr_r[1]_i_2_n_0\,
      Q => trigger_cntr_r(1),
      R => \trigger_cntr_r[1]_i_1_n_0\
    );
\trigger_en_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F040404040404040"
    )
        port map (
      I0 => tx_readyhs_r,
      I1 => dl0_txreadyhs,
      I2 => \^dl0_txrequesths_three_lanes_w\,
      I3 => dl1_txrequesths_three_lanes_w,
      I4 => dl2_txrequesths_three_lanes_w,
      I5 => trigger_en_r,
      O => \trigger_en_r_i_1__0_n_0\
    );
trigger_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \trigger_en_r_i_1__0_n_0\,
      Q => trigger_en_r,
      R => \^arststages_ff_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf is
  port (
    tx_readyhs_r : out STD_LOGIC;
    ldf_rd_en_two_lanes_w : out STD_LOGIC;
    dl0_txrequesths_two_lanes_w : out STD_LOGIC;
    dl1_txrequesths_two_lanes_w : out STD_LOGIC;
    ldf_empty_r : out STD_LOGIC;
    ldf_empty_c : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl0_txreadyhs_0 : out STD_LOGIC;
    \syncstages_ff_reg[1]\ : out STD_LOGIC;
    requesths_fall_edge_c : out STD_LOGIC;
    cl_requesths_r1_reg : out STD_LOGIC;
    dl1_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ldf_rd_data_cr_reg[0]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[1]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[2]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[3]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[4]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[5]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[6]_0\ : out STD_LOGIC;
    \ldf_rd_data_cr_reg[7]_0\ : out STD_LOGIC;
    \dest_hsdata_ff_reg[0]\ : out STD_LOGIC;
    \dfifo_cut_thrgh_cntr_r_reg[2]\ : out STD_LOGIC;
    trigger_en_r_reg_0 : in STD_LOGIC;
    dl0_txreadyhs : in STD_LOGIC;
    ppi_clk : in STD_LOGIC;
    ldf_rd_data : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ppi_clk_rst_n : in STD_LOGIC;
    cl_txclkactive_r : in STD_LOGIC;
    cl_txclkactive_r1 : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_mode : in STD_LOGIC;
    cl_requesths_r_reg : in STD_LOGIC;
    ldf_rd_en_three_lanes_w : in STD_LOGIC;
    cl_requesths_r_reg_0 : in STD_LOGIC;
    dl0_txrequesths_r : in STD_LOGIC;
    dl0_txrequesths_one_lane_w : in STD_LOGIC;
    dl0_txrequesths_three_lanes_w : in STD_LOGIC;
    cl_requesths_r1 : in STD_LOGIC;
    dsbl_rds_r : in STD_LOGIC;
    dphy_init_done_r : in STD_LOGIC;
    ldf_empty : in STD_LOGIC;
    dfifo_buffr_cntrl_r : in STD_LOGIC;
    dl1_txdatahs_0_sp_1 : in STD_LOGIC;
    dl1_txdatahs_1_sp_1 : in STD_LOGIC;
    dl1_txdatahs_2_sp_1 : in STD_LOGIC;
    dl1_txdatahs_3_sp_1 : in STD_LOGIC;
    dl1_txdatahs_4_sp_1 : in STD_LOGIC;
    dl1_txdatahs_5_sp_1 : in STD_LOGIC;
    dl1_txdatahs_6_sp_1 : in STD_LOGIC;
    dl1_txdatahs_7_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \byte_en_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \byte_en_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \byte_en_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \byte_en_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \byte_en_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \^cl_requesths_r1_reg\ : STD_LOGIC;
  signal \^dl0_txreadyhs_0\ : STD_LOGIC;
  signal \dl0_txrequesths_r_i_1__1_n_0\ : STD_LOGIC;
  signal \^dl0_txrequesths_two_lanes_w\ : STD_LOGIC;
  signal dl1_txdatahs_0_sn_1 : STD_LOGIC;
  signal dl1_txdatahs_1_sn_1 : STD_LOGIC;
  signal dl1_txdatahs_2_sn_1 : STD_LOGIC;
  signal dl1_txdatahs_3_sn_1 : STD_LOGIC;
  signal dl1_txdatahs_4_sn_1 : STD_LOGIC;
  signal dl1_txdatahs_5_sn_1 : STD_LOGIC;
  signal dl1_txdatahs_6_sn_1 : STD_LOGIC;
  signal dl1_txdatahs_7_sn_1 : STD_LOGIC;
  signal dl1_txrequesths_r_i_1_n_0 : STD_LOGIC;
  signal \^dl1_txrequesths_two_lanes_w\ : STD_LOGIC;
  signal first_transfr_r : STD_LOGIC;
  signal first_transfr_r_i_1_n_0 : STD_LOGIC;
  signal last_transfr_en_r : STD_LOGIC;
  signal last_transfr_en_r_i_2_n_0 : STD_LOGIC;
  signal \^ldf_empty_c\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[10]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[11]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[12]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[13]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[14]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[15]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[16]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[17]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[18]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[19]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[1]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[20]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[21]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[22]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[23]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[24]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[25]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[26]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[27]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[28]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[29]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[30]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[31]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[3]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[5]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[6]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[7]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[8]\ : STD_LOGIC;
  signal \ldf_rd_data_cr_reg_n_0_[9]\ : STD_LOGIC;
  signal ldf_rd_en_r0 : STD_LOGIC;
  signal \^ldf_rd_en_two_lanes_w\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal ppi_cntr_r0 : STD_LOGIC;
  signal ppi_cntr_r0_i_1_n_0 : STD_LOGIC;
  signal ppi_cntr_r1 : STD_LOGIC;
  signal \^requesths_fall_edge_c\ : STD_LOGIC;
  signal trigger_en_r : STD_LOGIC;
  signal trigger_en_r_i_1_n_0 : STD_LOGIC;
  signal trigger_rd_en_r : STD_LOGIC;
  signal trigger_rd_en_r_i_1_n_0 : STD_LOGIC;
  signal \^tx_readyhs_r\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  cl_requesths_r1_reg <= \^cl_requesths_r1_reg\;
  dl0_txreadyhs_0 <= \^dl0_txreadyhs_0\;
  dl0_txrequesths_two_lanes_w <= \^dl0_txrequesths_two_lanes_w\;
  dl1_txdatahs_0_sn_1 <= dl1_txdatahs_0_sp_1;
  dl1_txdatahs_1_sn_1 <= dl1_txdatahs_1_sp_1;
  dl1_txdatahs_2_sn_1 <= dl1_txdatahs_2_sp_1;
  dl1_txdatahs_3_sn_1 <= dl1_txdatahs_3_sp_1;
  dl1_txdatahs_4_sn_1 <= dl1_txdatahs_4_sp_1;
  dl1_txdatahs_5_sn_1 <= dl1_txdatahs_5_sp_1;
  dl1_txdatahs_6_sn_1 <= dl1_txdatahs_6_sp_1;
  dl1_txdatahs_7_sn_1 <= dl1_txdatahs_7_sp_1;
  dl1_txrequesths_two_lanes_w <= \^dl1_txrequesths_two_lanes_w\;
  ldf_empty_c <= \^ldf_empty_c\;
  ldf_rd_en_two_lanes_w <= \^ldf_rd_en_two_lanes_w\;
  requesths_fall_edge_c <= \^requesths_fall_edge_c\;
  tx_readyhs_r <= \^tx_readyhs_r\;
\byte_en_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF010000"
    )
        port map (
      I0 => ldf_rd_data(33),
      I1 => ldf_rd_data(35),
      I2 => ldf_rd_data(32),
      I3 => ldf_rd_data(34),
      I4 => ppi_clk_rst_n,
      I5 => \byte_en_r[1]_i_3_n_0\,
      O => \byte_en_r[0]_i_1__0_n_0\
    );
\byte_en_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \byte_en_r[1]_i_3_n_0\,
      I1 => ppi_clk_rst_n,
      I2 => dl0_txreadyhs,
      I3 => \^dl0_txrequesths_two_lanes_w\,
      O => \byte_en_r[1]_i_1__0_n_0\
    );
\byte_en_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF010000"
    )
        port map (
      I0 => ldf_rd_data(33),
      I1 => ldf_rd_data(34),
      I2 => ldf_rd_data(32),
      I3 => ldf_rd_data(35),
      I4 => ppi_clk_rst_n,
      I5 => \byte_en_r[1]_i_3_n_0\,
      O => \byte_en_r[1]_i_2_n_0\
    );
\byte_en_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777737777777777"
    )
        port map (
      I0 => ldf_rd_en_r0,
      I1 => cl_txclkactive_r,
      I2 => cl_txclkactive_r1,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      I5 => \^dl0_txreadyhs_0\,
      O => \byte_en_r[1]_i_3_n_0\
    );
\byte_en_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \byte_en_r[1]_i_1__0_n_0\,
      D => \byte_en_r[0]_i_1__0_n_0\,
      Q => \byte_en_r_reg_n_0_[0]\,
      R => '0'
    );
\byte_en_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \byte_en_r[1]_i_1__0_n_0\,
      D => \byte_en_r[1]_i_2_n_0\,
      Q => p_1_in,
      R => '0'
    );
cl_requesths_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707070707000"
    )
        port map (
      I0 => \^requesths_fall_edge_c\,
      I1 => clk_mode,
      I2 => ppi_clk_rst_n,
      I3 => cl_requesths_r_reg,
      I4 => ldf_rd_en_three_lanes_w,
      I5 => cl_requesths_r_reg_0,
      O => \syncstages_ff_reg[1]\
    );
dfifo_buffr_cntrl_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^requesths_fall_edge_c\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => dfifo_buffr_cntrl_r,
      O => \dfifo_cut_thrgh_cntr_r_reg[2]\
    );
\dl0_txdatahs[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[0]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[16]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[0]_0\
    );
\dl0_txdatahs[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[1]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[17]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[1]_0\
    );
\dl0_txdatahs[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[2]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[18]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[2]_0\
    );
\dl0_txdatahs[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[3]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[19]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[3]_0\
    );
\dl0_txdatahs[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[4]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[20]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[4]_0\
    );
\dl0_txdatahs[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[5]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[21]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[5]_0\
    );
\dl0_txdatahs[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[6]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[22]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[6]_0\
    );
\dl0_txdatahs[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ldf_rd_data_cr_reg_n_0_[7]\,
      I1 => ppi_cntr_r0,
      I2 => \ldf_rd_data_cr_reg_n_0_[23]\,
      I3 => active_lanes(0),
      I4 => active_lanes(1),
      O => \ldf_rd_data_cr_reg[7]_0\
    );
\dl0_txrequesths_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \byte_en_r_reg_n_0_[0]\,
      I1 => \byte_en_r[1]_i_3_n_0\,
      I2 => ldf_rd_data(32),
      I3 => ldf_rd_data(35),
      I4 => ldf_rd_data(34),
      I5 => ldf_rd_data(33),
      O => \dl0_txrequesths_r_i_1__1_n_0\
    );
dl0_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \dl0_txrequesths_r_i_1__1_n_0\,
      Q => \^dl0_txrequesths_two_lanes_w\,
      R => trigger_en_r_reg_0
    );
\dl1_txdatahs[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_0_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[8]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[24]\,
      O => dl1_txdatahs(0)
    );
\dl1_txdatahs[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_1_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[9]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[25]\,
      O => dl1_txdatahs(1)
    );
\dl1_txdatahs[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_2_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[10]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[26]\,
      O => dl1_txdatahs(2)
    );
\dl1_txdatahs[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_3_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[11]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[27]\,
      O => dl1_txdatahs(3)
    );
\dl1_txdatahs[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_4_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[12]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[28]\,
      O => dl1_txdatahs(4)
    );
\dl1_txdatahs[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_5_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[13]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[29]\,
      O => dl1_txdatahs(5)
    );
\dl1_txdatahs[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_6_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[14]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[30]\,
      O => dl1_txdatahs(6)
    );
\dl1_txdatahs[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C1C1C1010101C10"
    )
        port map (
      I0 => dl1_txdatahs_7_sn_1,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      I3 => \ldf_rd_data_cr_reg_n_0_[15]\,
      I4 => ppi_cntr_r0,
      I5 => \ldf_rd_data_cr_reg_n_0_[31]\,
      O => dl1_txdatahs(7)
    );
dl1_txrequesths_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => p_1_in,
      I1 => \byte_en_r[1]_i_3_n_0\,
      I2 => ldf_rd_data(33),
      I3 => ldf_rd_data(32),
      I4 => ldf_rd_data(35),
      I5 => ldf_rd_data(34),
      O => dl1_txrequesths_r_i_1_n_0
    );
dl1_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dl1_txrequesths_r_i_1_n_0,
      Q => \^dl1_txrequesths_two_lanes_w\,
      R => trigger_en_r_reg_0
    );
first_transfr_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090909000F00000"
    )
        port map (
      I0 => ppi_cntr_r0,
      I1 => ppi_cntr_r1,
      I2 => ppi_clk_rst_n,
      I3 => \^dl0_txrequesths_two_lanes_w\,
      I4 => \^ldf_rd_en_two_lanes_w\,
      I5 => first_transfr_r,
      O => first_transfr_r_i_1_n_0
    );
first_transfr_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => first_transfr_r_i_1_n_0,
      Q => first_transfr_r,
      R => '0'
    );
\last_transfr_en_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^requesths_fall_edge_c\,
      I1 => ppi_clk_rst_n,
      O => \^sr\(0)
    );
last_transfr_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFF0000"
    )
        port map (
      I0 => ldf_rd_data(35),
      I1 => ldf_rd_data(32),
      I2 => ldf_rd_data(33),
      I3 => ldf_rd_data(34),
      I4 => ldf_rd_en_r0,
      I5 => last_transfr_en_r,
      O => last_transfr_en_r_i_2_n_0
    );
last_transfr_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => last_transfr_en_r_i_2_n_0,
      Q => last_transfr_en_r,
      R => \^sr\(0)
    );
ldf_empty_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ldf_empty,
      I1 => dfifo_buffr_cntrl_r,
      O => \^ldf_empty_c\
    );
ldf_empty_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \^ldf_empty_c\,
      Q => ldf_empty_r,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(0),
      Q => \ldf_rd_data_cr_reg_n_0_[0]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(10),
      Q => \ldf_rd_data_cr_reg_n_0_[10]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(11),
      Q => \ldf_rd_data_cr_reg_n_0_[11]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(12),
      Q => \ldf_rd_data_cr_reg_n_0_[12]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(13),
      Q => \ldf_rd_data_cr_reg_n_0_[13]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(14),
      Q => \ldf_rd_data_cr_reg_n_0_[14]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(15),
      Q => \ldf_rd_data_cr_reg_n_0_[15]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(16),
      Q => \ldf_rd_data_cr_reg_n_0_[16]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(17),
      Q => \ldf_rd_data_cr_reg_n_0_[17]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(18),
      Q => \ldf_rd_data_cr_reg_n_0_[18]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(19),
      Q => \ldf_rd_data_cr_reg_n_0_[19]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(1),
      Q => \ldf_rd_data_cr_reg_n_0_[1]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(20),
      Q => \ldf_rd_data_cr_reg_n_0_[20]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(21),
      Q => \ldf_rd_data_cr_reg_n_0_[21]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(22),
      Q => \ldf_rd_data_cr_reg_n_0_[22]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(23),
      Q => \ldf_rd_data_cr_reg_n_0_[23]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(24),
      Q => \ldf_rd_data_cr_reg_n_0_[24]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(25),
      Q => \ldf_rd_data_cr_reg_n_0_[25]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(26),
      Q => \ldf_rd_data_cr_reg_n_0_[26]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(27),
      Q => \ldf_rd_data_cr_reg_n_0_[27]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(28),
      Q => \ldf_rd_data_cr_reg_n_0_[28]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(29),
      Q => \ldf_rd_data_cr_reg_n_0_[29]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(2),
      Q => \ldf_rd_data_cr_reg_n_0_[2]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(30),
      Q => \ldf_rd_data_cr_reg_n_0_[30]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(31),
      Q => \ldf_rd_data_cr_reg_n_0_[31]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(3),
      Q => \ldf_rd_data_cr_reg_n_0_[3]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(4),
      Q => \ldf_rd_data_cr_reg_n_0_[4]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(5),
      Q => \ldf_rd_data_cr_reg_n_0_[5]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(6),
      Q => \ldf_rd_data_cr_reg_n_0_[6]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(7),
      Q => \ldf_rd_data_cr_reg_n_0_[7]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(8),
      Q => \ldf_rd_data_cr_reg_n_0_[8]\,
      R => trigger_en_r_reg_0
    );
\ldf_rd_data_cr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => ldf_rd_en_r0,
      D => ldf_rd_data(9),
      Q => \ldf_rd_data_cr_reg_n_0_[9]\,
      R => trigger_en_r_reg_0
    );
ldf_rd_en_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \^cl_requesths_r1_reg\,
      I1 => \^dl0_txreadyhs_0\,
      I2 => active_lanes(1),
      I3 => active_lanes(0),
      O => \^ldf_rd_en_two_lanes_w\
    );
ldf_rd_en_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF2FF"
    )
        port map (
      I0 => cl_requesths_r1,
      I1 => cl_requesths_r_reg_0,
      I2 => dsbl_rds_r,
      I3 => dphy_init_done_r,
      I4 => ldf_empty,
      I5 => dfifo_buffr_cntrl_r,
      O => \^cl_requesths_r1_reg\
    );
ldf_rd_en_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0FFD0"
    )
        port map (
      I0 => dl0_txreadyhs,
      I1 => \^tx_readyhs_r\,
      I2 => first_transfr_r,
      I3 => trigger_en_r,
      I4 => trigger_rd_en_r,
      I5 => last_transfr_en_r,
      O => \^dl0_txreadyhs_0\
    );
ldf_rd_en_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \^ldf_rd_en_two_lanes_w\,
      Q => ldf_rd_en_r0,
      R => trigger_en_r_reg_0
    );
ppi_cntr_r0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^dl0_txrequesths_two_lanes_w\,
      I1 => dl0_txreadyhs,
      I2 => ppi_cntr_r0,
      O => ppi_cntr_r0_i_1_n_0
    );
ppi_cntr_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ppi_cntr_r0_i_1_n_0,
      Q => ppi_cntr_r0,
      R => \^sr\(0)
    );
ppi_cntr_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ppi_cntr_r0,
      Q => ppi_cntr_r1,
      R => trigger_en_r_reg_0
    );
requesths_fall_edge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A20AA2A0A2AA"
    )
        port map (
      I0 => dl0_txrequesths_r,
      I1 => \^dl0_txrequesths_two_lanes_w\,
      I2 => active_lanes(1),
      I3 => active_lanes(0),
      I4 => dl0_txrequesths_one_lane_w,
      I5 => dl0_txrequesths_three_lanes_w,
      O => \^requesths_fall_edge_c\
    );
strm_fifo_under_run_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => active_lanes(0),
      I1 => active_lanes(1),
      I2 => ldf_rd_en_r0,
      I3 => last_transfr_en_r,
      I4 => dl0_txreadyhs,
      I5 => \^dl0_txrequesths_two_lanes_w\,
      O => \dest_hsdata_ff_reg[0]\
    );
trigger_en_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4004400"
    )
        port map (
      I0 => \^tx_readyhs_r\,
      I1 => dl0_txreadyhs,
      I2 => \^dl1_txrequesths_two_lanes_w\,
      I3 => \^dl0_txrequesths_two_lanes_w\,
      I4 => trigger_en_r,
      O => trigger_en_r_i_1_n_0
    );
trigger_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => trigger_en_r_i_1_n_0,
      Q => trigger_en_r,
      R => trigger_en_r_reg_0
    );
trigger_rd_en_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => trigger_rd_en_r,
      I1 => trigger_en_r,
      I2 => ppi_clk_rst_n,
      O => trigger_rd_en_r_i_1_n_0
    );
trigger_rd_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => trigger_rd_en_r_i_1_n_0,
      Q => trigger_rd_en_r,
      R => '0'
    );
tx_readyhs_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dl0_txreadyhs,
      Q => \^tx_readyhs_r\,
      R => trigger_en_r_reg_0
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
ks7LCeNbTGYKxvGERkuRn/kgOGeZjE9CO59tkTiX5yL5/GG3v+/Uq55560TjIdAA26vD1HgtuISA
nJHw9l/abA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
DqrovSRJk/VcirDhNt45vZmkehPY/pK0R7/taf6lcRhZKyz03P+ScC8fZ/GhmSREJiuOxDMbXEjH
Du9RnVYYhulgw9thkUInLkN1C5JEEF8GIVsukc+LNqYQ/eGAmY9PyFH0nH6nTjwpAYhq+nsuCC2j
4TsA/bSWHit+THjXOGo=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S0+ncPFDdfunHVwbMKO+AG9vJB+FUvoPot88lJ+cnj6k2WPn9kWnO41scA3AxQGgVbOzlnYcZ2+K
azc/Why75/XRT763z7cKaOmcKAg8bPIvJ9XZ4vLM9PY4vmiMsAYMEdkG8Y/wsvMcoWxrAXfP/ZYX
fFxWMXfrin0hvKSXPUx3rHesfbey4ntaZ42YSufRJT/WDeVfEGComnEHZMn5NDSlxOZGEk6Cbsw7
HnD7h3+TagYG7dhmpv/LWw012bynz2mgq/CyUptce2j3kdI/CJkFIk9jjBlJjmzBGLFz41l4XNYV
N1R7uOxCqH74rjOUtEkXWAWiwl6zqafww+DQYA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
uku/NS1/XvWFnz9DsLkYMqJBildhOI5uKdLMHab8Imcpp3HUGWRRtYTVsD568zUEVqGb0LEemWnF
1BiMFIx5K/U0mKNQlzSEwoQFPjRoWtTkWLSgZ1sbS0zk7srjr0rRyYCvSSZOe2BSZapPjDG+XWuH
x8OSVh9NKdcExHOr7pYSV7uwWYFLO3WdlWRadFTl+824TPzeASGfStE/q6WwqBxVWHU8muhi620w
jb/XUenp5iorq/R7kXQXP/pioDeP7Z9UXnvpA6lYrkAG+ElRVCOgJ65UZjkJ5xHTb2M6+lGVHFQw
er0R0hsm5XKMxqdhiTtWz4LPAjdK6D0W/4sZhw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fo4I65SOl3gXLgCteynQjYhvAsjlTHd1Qej64vK26RwWZLP8c+yEimSeqMaRRNNhyZ5js9S/mWHt
8WXZ808SVng0UcOnTBu1F7ihEdkJn6xJ1CQzChhh9KXjJWLNxWTiCBIYNHgCpfM5Cegnbq7GKHiM
IsbCiH1nQqIh5pX/lws+PSrY6CMpJgCsMoE4AcXvO1BwVqdXV6YDvpztVUUes5FW346EjurBryMH
3nJNVy1E5NOIl78mMr4ABVINgrY+5z+XdBffEhBOLc7FElWQ+0eWpnyxkQ/mmEVDuHklWCuqWPwP
dPpmE+tMmXKUC9S/SxVN6OAzQCbZf6NF/Q/c1g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FeMaqaveI9n40KaSWGV+sD8x9nhUmB/mijG78Frr1Qc+0hrRAjJ/2VOicQp4OFiJDgQWRkLyxl1B
rsPcu0q5LaSSZpi5oDjVdpV5b7+NsdCsgdbmQjMYD4VQhFReb6RtpIhSiZySDM7ibFgZarQfzTPW
siL1V0Iaiu3WAa2f90M=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BVrvRDsE9s4j+KPLLMw2GTx4ciIqjzp/2TQbp15m6dqaH5yQFyfvoT+tBTjWvZjOB/1loUH26x97
O/eXTJ0bDUnVRUax4MyqSPaTDXlNSPvbV9w2Uu1wl4CBuwjFWWC6aF//78KA8dtUl8h9DZP7b9Yq
09yYHSwtupAflyzZy22pQpAm03VM92j9q2we/0vCk2e0k6Q9EgDtwF7Q8hhLR1UwDWpsIFoaq+Gq
JvIjKAAauDDbN/l1XUDGvNVp/fRk/gVjwzszQfFvito04kBonUkquj7rX61Q0AjPPHzOGVrlK1XA
mmml3t50lI0paCvLwF2CUAgAiLRT362o0+97qw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q5tH1RFwULdUBTpZvaSABnDaAiopTQCFhOWVk1J6jm7b1LkP08ssLUTJi1Y3Of84YV0WSLQtnCkD
o0BQAg+dM/fP5N1tIv6r8MCqBiCxe6SUthQFtakX/xI3isOPsnlhxxLDF0kQACQa7KkJNaBPsM5T
lrd8mXIsBBYhF7YpYAGeBRI44VV8zqo72NlI06GToN+qHx0j3M7KtX5NihOLM5suZfyotMbnG/hl
I9XHS1NaapVyJkRUW8US2pLuGhdikICqCtFkZr8+1ngfct+Lex1q/oLT8YV8vO4Kd80KNVKoTXhI
70ID1Y2+02EI0Qott3D29RBCfAARU3Ay++mLzg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
LQgA2cibbuVGPINHnuqGZZ2SSvzDFjWZQRJKGM4MtmOKcYmF/vn2sjRWy++Bjedd76Zjs8yodf4h
xLUt6RqXD2ega/hc4gleKHDlcqm9tmQGoqFpivDQn7KyUz4BeexE0ALdJzHSIc9cySgIpS2n4rAI
qhrm2gVhdUvDX4JgLq0Z/ptStoLOJC8lqumK8DPveW89rPXWOCe8Jo8oFwKw8Cq5pO9t1HwylrLQ
8f1n2VU8jHjOvVwjBrYxHX38r339yxpGAZlhYA8wXrICRTQV4kpK9iMVQhmX92aa/yH+mmrPRXCO
3vVpBMIW26/Ll7Yd/Hhp1hva4xaDQv4t16i2Iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
v8YyKyfU4lrTCeg4CnigrJDBBQ7Vgt5GyC/zctjtxCoEWSEZNEWiJktWXWjop2g1mBKZtH1rfHbB
zen1qUkO76SZt4WkZOTPWsN81SPa4niX1tHGLTRA5WS3AkafcNOi257JZbdGobG1Y+xlcpSoUuu8
8Ruh3GA+EfpevNiH9g4rpRcEQq1k34VRGHxOOPhl+1T1tm2h48dWLesHVjE938PSb38RtOIzCxo1
SRXOIVYKkM25YquuhOsFRpY0a8KbwOs9j2D7xu4Us9TZqYerZOdnO4ep6K41v39bqSFUh3R25R8p
CdQsBb1ecQMrmRLQYSQCUVZOKJBJ3DyizASkgA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 218064)
`protect data_block
1X9hSQPF3aC6Lmk/CWfu6mkLl/YFVeYtdr+OzV93yXkAqBSGIMuUvRQnB8eq22UCRW+jq7ykvTUV
rOV/6tbk41UBTTbqt61PqKHOjFQ+UI1eCnM5Dt4eEF6JIK/OcMzI2YHIwwYVAD3nA1l2GfPAClM9
T/WKCwtga/BPeJ0x547HSFC9LHBz5sQZnGGFuR9DaLiDswfSMRAB3p7pxJXSsw4APCjW1RRlEJO0
O1C+vOY2E/hcjl/pRztqfMg8sT/1UvCUvV+HXyLvhnWUKyHB1sB6WQS/1fdHntF2xubo974frHIh
KMZ3jzlBTfvrdQNJh4P968kvsuhNvMu65PtpOZeIvffFyCDkvcCD9Ca1ThejYCGuzmwZizAdhezN
agsf81MaEmupseKciLnjJ5ygMnqEPB8YmKBVPJEYAZGjFLbxCuvgs3MiHvRw82K8ihTwnOMGYNDA
mlChSxggx3/fL7B4dTC6r2/96FT/u2nC6pYv9jLcrO/q7mcLyDGTLtLQCTtxgPC8ucs21Ss2Ixai
WCblYNnfKtgZKBSf90ODwUGZ/171ZfYxwsWG7hiOSuE6gMPDctIvYn67qQB78Q+wuzwjDEt0kuLp
HSUTAco0f1pTaVH6U6JNvdkLTo16tbqTrwZtTVTKeEX7lRHOMogf/CECp8PuYKbZBd1ZNszVT3zj
kjA3EwSyeWFxQMXEN/3tOOYfobYYfMl0b3FQmCVZb76mkFH1Jaf3UaIXTGGgQQdAPF+z/CybfjwT
5zSh9sMqxJPatf5DJ2Y4Fpden7UERA1z9tL05JGqiUNOM79yDixnehTl3GVTrleZjnslzJqRKoYX
qs2LIvsuum2HPWLRMYuduBtGOkoLWIi8KYQ3s+apnGk4oFqS3vZndiL39ROJJTISNqtySMeISrfS
YSy50WIbVWn+lJH32COiUbyo9salQ1yzN/hV7zsdYFL3wY3rI6K40ZjfUeQBo4Vm3+ze67IdDzOc
C61Uhcq6bzBUV87aMMOFa4uzsAKj9qITayzvQ/m3uITGd7mslfgHxZSu7ak+M2SsBZEhUzsPTbH5
ua22IRemaELsnskNKpfgQz0/d58E/wcePBt9l2F9CHL1Kwydts9R7BunQmUkodtRnZDOLIYKL3ux
BFkog8Q0sGuRKhA4swcK7ovCdNE2CxlU3xw1sGVYX5NHiGBqNn+uIGgQInBxrPyuFM19byGgxCW7
3M1YTeGx4eJjoSlxBcNqRFrnLUxz9vWNywsdrpBJF4Qd2SK+sLq6cq9BR9IqEab83weGqY0w//R+
pEZcJnRQYM8Rim/8yOb2iTP4W4wddNbAHwsPdSh07kF4W1rEMPiMxB5g7VlqWRyWyGL1UlqpQL4h
DCF/lIHvK7dV7XshTxjoqw6pkyOT3iAYfWi35C69hMcoYkdrahHt0B3jEHyawXt7kjYMfdpXmZhD
w+BZ4+phEioqNzsH5kFfGS9+ZYEJ+A7fIpKGXmSu8sTYU07/pQEQuTZYW7hBHKmFrXqK18yomZGf
zc19zm468bWKAqXkm9fP999vhDMULPWLJg5WOZ1syCwsNCRhCZsVTSclQ+7jXvlU5XwL7o3coi5d
ivfyJCghBZ1ZWvduCKAfoXb4KPXsarJ0yWJngFgDauXDTyaEMR65wiybTV+82xbBo93OVl9bVHbT
ejxJU0+0CHudAfVtNfr2tuOQLFsKN0Mzg0Kx4FPrAq/AxXBU4zWJnNFSVMLLh72AzPiD4c0c6vsr
VSCms7wc4aOP66aGXpnSFMty7zm1psfUZrrfQoq6N97Kw4n9gYVMM8/nYR8VCYHEw3JmZ+PmMftw
15BXLeEaggvlOWg/eciQH+x9llIZJ+R7l3sRUKhyHfBjGPmQyTqaWpUdpDvESl5/DL1pu2Av2mDb
M7emkVA7lDPjR8GdgWoIpVLOjXJP33UzuWpon3HmavOZKujR/sqNiN0bBEoQBZCVdxcwOj4yXHp4
4k5N6boJLbuYuOfJsepmAPUqUJVGE0EIGLgyW/2tkNmdArO1o2L0iPGBa2g6enYW069nhObCYiZi
NbBVZPCkh/QUiriaC5DHFSNUHH2dmJ8UYLbi3mZLudgKa056yWsU2moFRKLvwoWId4bcU6inmQlZ
1IYLLLXccEn5UOOZqbJRMdN/KDVx3WmMiVmvovxeVvWtFWL8WVGrUg/tMIFjqXjeuFHEJltU3fuH
eAI0nI2W24FoKQvUkWHhtSikGe/RY19YYzdSpmO+74Ka7OcFAPtiqf+0RZZCy7+SI++dTGh8n5SF
It6DETkoVEjfLnpvEw4Xt5ZkTlTCgtv42g9w6xKf0wT3b6xJQ+zuL9ytF7ZHNVQauk24ZFq6t0qz
uZ1o4LVgSTD5ayltgOf10IxurmKvwCD7mSh8+YZg1NxGi0TSJg/wtQq4PMafH0IJ/xsrM4jQ/aNA
0lX/fbISvGhpfdViQl/BjYKFE8C4Z/sxujJc1LYnCnEbWr6sz2SjRVLCTQgdu/HWpKVOUF4dP5XP
sG5uJuUOtEtOr/9+WYNpIJJAlY3GhF5Wb7BEYoFC4tHzJERK1P1JlmJTlIWhPhhBAFiUz9Mw4vOh
P0P72y+Gs9klIEUe9A1w2eq12N1DuIsTUeEg9Eff0QJCgLFee+f56PHlHlHJkIeAdi6IzFSAt0vd
/CRrLgndz9zwHPldRPrWj5P20X80D8sG19nu9wCeYnKRLUKxN+LQx290smsUjMJdJcsfXawpU80o
3zXFRfA663DY14AlshVHHyH0j0wEWswp+Z8HKVcBWyhgT3DufJBm0j8Vhay/wjjUyLDbmFZL1xIE
D0k1xdtUDjQ9Zt6jNxzLA7rrbMp7iR5zvL9l/GXYGYhmPl7wcsjS+Ac9GtZxz/NIX/Mr/XQnkcGY
D5CWj0go9XZAPhmGOzd+HQgPo8hFTlPOIGeW4C3XVGITGkJNijDFUO0310/AlWhtlywkKQioncLx
YDal8SM4uvSGRsYcmDaELhmUTS4FBMZhjzT0ePU71TCsVBT/JPn1Ldngs2SIYYvE+3iD58sNXXVZ
/rO7+/GnzNX4+Gl9MJmqwV6kNQMrGsq2dRTcei9PNYwdTiDlPk7IBXbsqWAgWzD1vPWoDvS2pZLn
buP3BfBbBbm7qY45kNjaiMF1FH4QBprhs/bgGAJkHWy1GvxAe3dIGnyo/mpRo8hH/LRM5yLsJFsx
HLcMzw9lvvZzBt81mDbgo+D0VoCyal/w4FydvC/HhKm7EPYc9fckkWgSXQOaVKqDlUfOXoFDdtKq
SSUB8wd54GUAUYoGJnc7jQugNYYCTrAKXKO6vuxJYG2URktqCcXvOKjgIWRxN5CAs9urw8WHaC7d
cgrAXKGPSPNAe1xAX91NiPum41+KtBx5SOXNRi9zbw4BE/4H4tcHw4nL+rCzrS/KfYOv28jBfyCw
0SAZ9baIjlNrLuqZDa2o1B81hJlff60sRECoUCXjcP8itYQhH/rgkEpX2VxxecZLODCbc7hIhRpD
Bq5VH1hBmqQ63pJ61iESGw8CNyw/moCR2N5UuJH+5Q5BjZLDFFVzsDQdZ1MCjbIN7db4h9T2ndky
NrP+gPprMXOgaf0YuRF1bOiKBR1m9oGN2bWhRyQ8nVEHQ0ZBvKdwpcmUoyYg9OXKY6lsyY0Etc+4
+oB0fu+1sHdM2QIj3yhdydW3OAwRVEIAk0mha1aV5RLCYYAd9Qe31VzTFeKMRyDaz1ktblz6X52F
PQxDsP+mMdE6jeSzkdEtfn/wx935DPO5Ikgcv78pDqgvfAUffunwbRg677e8ltxv3p2UeSWLhGxM
Gy3f5HjpKHLzyzh4J3L4mSF4+5cAZoi/vTINQg+kMqUn2xT0DTjVFJoKO9DYtU6zjdHnu45U4jg1
0h+C6e8TU176H0vHJ7JxxpBVNZeS2z/kEMrxYctvcnNmPWmskm7G16E2bViInhEK+IrfI95CAqSW
FfCDiPAyW6q+Iby398lT/5pzm2nrMXB3BuOCvR+4nhK5MHKIujX3uJaxqEkKPD1RKIpOaXRfroAg
prGFdDewsNKeTa/bF7/CqTKdsQRxzM0eTSs+RNbSXDgSfz2Xx7Td2Yd0HDojjVQ1H3kvxUiVja3K
SNaN8WpW0mQ838KctLd8Mn76nOep4MqPpvoq3OzyeoC0WNiWR5OovKmU6kDvK7WpJTwLH9EV4oeB
B+pqn/mJAXJQfnxV+2uISoDFa2ukqKfb6drYIdogD+PaJ7PqJ4Z3W67NqpZq5a8kFgoONJJha/7J
M9YM7kr2F+wMo1qzmKj8VmZprriaL4k9+Tv4AhCZzbtjIPcz0legmco0Vej6dZ8MV60e6YHCyCla
JfGa2pJLtNPRtOLm9ZL+vCMG3Sn3z5DEElvEbJOzIPsKm16RDW1ySy2PPWgYK/Wy4Bz0u4g69VxH
3s9VNuQTX5u4Tb1bV6u/OU+ERhKLNxbIsqQ0Hjk+Q6RquUnAeKVeAaaLdQ0+iCpMKeBoGziR1MCY
0HhUrSvsufNMfRXCDS+JDe797w94VmCY9B3BkWtay6etHpfftK0JWlsHW0ye+xIaS+7ddZEPm5Xa
lk+aBlwMHhsnh9P6oL8AswXF7HOcKpt0Fzykzd6n194Sxy4ziF1Zu7Us1IBKG/WkycAraw6ssd3+
tRzo3mATjS/kfbPUEc4RoIGZFEEwzwhyHGArpakxFFPPMynNo+3g0g7RZ5rcyJujlcPfxLgFXtEr
lPEFk6+bdoxZMqGSKVYWH0t+0J1OcZD/jzWRq5JF3KMotoWArv4HuGwm7Vc5pVy7wkLPGApXpg+v
nPs8OS6EmqtS56BMhelT/ty/JkrTr9VwJx4eRNSDPIV5YhNPa0S9GJqIFytcgxQruQXziF87/2f4
5zwAdgngUG5mwcfWP0wThYXw1MRdkq25nN4GLFSd08VfR9RyKkGicRvmXzvlhrR+iLWRo3opufI9
oATzSp2POMWT/LJj1va2S4N/7f7yF+SBgqzd3uLfB7frMF3AzMqgWGDrTPwywR9d46yO6ojWydl+
h4kHbzLk98t2NkcAdjgPbuGuaSeTrxHTNfQjHDDLoBMT/Bq2E4FXz2ll5LDd4bAgyqbaC6EV+OaR
48VNlY4m+anE6840JUEycXyRIaDIkFbyh2hzbeXwbBcW4ryGQ2j9qmY40xge//W8HshFYPLwRLXJ
YeVEB1E+pm0FqlbmVZQ3Az0lfbxh9/bo2LVJ1dpGQcesfZ/B8LH1SDbAOKnQfTZphU/J8WKdPn6R
G7c4QDPNQ3biyDmea3XT7Lt/ftZVpqqWBYJWNJy8YmlSAF/56645Cfz+XCY/DX6OdS3yALOT8oCI
EjSxmQpP+qBDandSoDz3sMF3LuzrDRGrS4hPLrUI64pVBpwhE22DkrcdZPVBBxsJOhBQt3V8N89o
njNgyZwtChYbkpsskUcWLLv+N7bZLWBhBNIY2E2AJpBbXdkXgTOHKcEbqNEAlNDjPjg+GbYmC0Rl
9uvWNObwsTbdlzkEdUGEdAKNqW4A/JAqu7o1JgT5j3oyruqJU0xj/Mk9O7FYtggLllYv/aEXKo43
zX5iqLjg+XlEkFa0rGn2WtCJa20N0xxM9S1WTKYWaR75KpB8DslV1YtGkCOpoWrAOD854dLP5FzW
KzuoCKXyGFbSGJqP7owuXNLY7DddDaV1OSPMFh7sw3u8VvcCo8f/UCdV5N8ZWKZNIgLNjFBtSXQR
9htOjkMilHkBnAbNzn7o9mc941nHa4CABtyGQJDVwhh1hV8hlupFRSkgUIc/FV+RBC3BA3Ffpokr
DqZ+Bx1c/QppkGlR8UQNKPreFOdqmVg7kJtEfTIq4KN6hXBMcqSILBqF+dFRWDRNkTnDGS3D9b5l
Zc7BTuaT/talRAOOKvYjwxoEJcha7y3xIdUMGAeBTqh7xoKVU6aC+SC9X780f+JvI1qZskyDrvCl
rk+kqiuuder2Aq0rRkGK1HQTDALxS2r2s9gmqhf95uIxvXir8klLv3ALlyI7RRYFrYKcT17JrzKh
hn/bayvIKMsNCmmF50MIG2l9obEBqgFgIRYYBJb3Y28suP0hNVWvBbezdD4TbQq8GtXd2RjYPbtl
oVqvtblyNuzp7iKTmIabAdeNJF+Zhj23Ds8LzHaRd7YeZIW+3c9RRIl8FMDporYz1yvg9pFKEEj8
ZZgCzRsTGZLJGuf2GRd63gWQE+OsNmN7jDpif4cPdzD8RHgDWqomO/Jxy+vuZTo/V80A8f+jqxWK
TVlQBVn99UrwgBjtuQDqBHy+PhLbBS2LpxA3L8kurnziPILGGs6bxr28eMmIuVSCRlCGICLgaV3a
ocQbE/0EALhYYrTOf49si//koSCk9SbzANzHN7qA299/aA+Jphj1ngOUwjYExSw50DyFf6ElASdR
s54qHUhiVFuPX8P5m4ovafrlG3Py0TJPs9qyYdG7E9WB0WqtXm5nwCl6XQKvm10Y0WamoAj4lamV
7zuRQR2cePyr4ebbSL9jq7hv2P/NscUT9y14zyqQb6lXdyYJCY7QbTZZtyqgpTlehJ9f5SvV2bSg
8FA1iW+OPiUHrYCX3EWZeuSVYwYwoBwhUfYyJRDWxC1hsDHeGUnVnuSoWeWvy2QR4sm2SqQysGrR
lzrOTcVC1uotl/SHNEMxxAzfVDoS4xKmwVxCIXrXg4fc0K346FX18zc2zxXFpoBqsWjXZDFdfZzq
VXg2Ux146CUT3+XvwBpss+pJEqBWCDJy5dnKqSkOze5a8xZi3ctaHzUGtqvhZGZfZ2H9sZYb2Pwo
P7BkUt6Mj9usM0111l8K9a/kKYR7M9Rm+KI4S1X5FnqQJH1jJ1Tp4AdtVaOfwwseIsv5BKfLAmyF
W7ILoiPIqdRSSLlz03jPJ5hMy7u7Ii04HSSktZbQwF8Wy678Ot0KwqSFmUWYXSlJny5iaBn0EU8o
zuBP3OeyX6UKCFj73ipnRYiMcCZT2RyRT8EsrLC0PlQKQS0M7H2LeBXuvyqv05wMP/mbN9zch9P3
eE97G2HOtxxQJPkzMD7CAJHMCB2h7htB5ZACIsBbjizrvreBx2K8R9xNb0HPelq1oeuxkX8ER4uv
qglTtO09PCSPBLXXg9q+qNyuM89A6Rhu13u/43sHSw17fnCbhwcxEWsI56WXYnN4HB+MpnveFpsi
rk3bzy8foj2mLrYhlEG8y6MMkNPhHPmA76wNsws1rEViJ5Wc3nyQopE8+YRu5IltyhQz4DD1eMNn
Vm2p1hwv9k0pFJI6mTjpisA9A4jLgr6pa4RwPDKSkdU0gUD6+oKXpdaCIrTU2JngSSpy6qaUOoJe
bYhd65yqN/oIY2Ti7HWIzpmDWI8AznQ8DXII5mFgZfzumj3W6pRU8cV8+2sF1NvGWQmU4FmSGLyI
0r3cx/dpRzrzm1XtwOIijc+r0P3/IOj2KrddxIrDRCe+Rb1bfwQO8L4Ueh8gxDYiYNuRBmrH6b5J
bT2i7/hKj3TcZXxaWJZWS6xS9sVcvZNgKd1PN5VkUFl23+XF0Af2WXPB15SmDMGCgisdk6Pkd4L4
DdAA+VXLLNhQX5qT29NVXcKbWkPDfo8xl1fDJnEgzsftQGIOIh49E5neIycJgU61V/TtRolFyd8r
mBC5r7IANlNisovIiEP9HPQz1USQ/CoHK5nWczkmyFZFtbR4h0/uckfVJ0zcOOK1eU5W32ohoywD
28f675gWelDDdql5AQy4wUkz7jV3ZXU7jjHravvJwlbPnfuYYCl0JVZDgnkFhZ/51Kub51PnoPKK
OQrDc+YSx2ef09PpBZcnGDpzW2H7Zmfr2gXmhDfSm9xElFz6irM+0ZiIeSyF684GVz+gc8EF7ARC
9SqjmEbTQSvhqYp1W37vjwh9NlmgLqV+2SXMCSchDnYH8IlB77/xrTCqE9PDeiXaTWXri7Fqexd3
qVkiRBbwJgVceX2Zf5kTQsp01rzRPZ2YWPZXvr73uOrk2NC+qEQluQ4K7DxxLY9o7t1CMXl5a/x6
Bh6izL04FdwT8JdDsev8YcLOe+dhsteNR7Dk7RZN5HZcUH5zoYrXH8hf48of1FEGZLINNiQs5CYd
jeoqTdUo+JUp/tDZzTzrhESEleOyhgM/XRca5KlO+wCyiG2PVjy9J+qU2KpZ6rKsDrdPmlMfFA2X
OtabAip4gOVuxopYs1kvdNQ7UvqE/7hm8NPCN0aPAjFZgIVMyMVVolLDipqAsG81Nzo6e2M0NOUW
VCS7p1czi51yX8tCAdghxbKWWZvWPMnyuqIIxmBOjCjUXI5U25PS3FNUI7p+d204E8P+m2Tr72AA
T11X/KmV/Ea2ioXGl7rnJ/ZJbFGAFH6yzrBAyMxcDHqgNi3aOKNqfPZ6soKjg3lj8UD+xBptkV2o
JqKrVLbJMRsS7poebJ+xn0eNVcjOFPSy+sWCUJe9VshVeG2SaF3KQHlpxunc/L2Z0CT5CBUANGJW
3X2aAYL/BsETF1GRFtFXOjdm4KohUhFTTeT/ylJuPlKf/JJjnKmmBSGcGkv5kQXv44U56vGUxddd
4VZq/cVEs3fTaRHrajqocQYhp9IkDEBbneRX5WQQhd1Ygw4ukoS9Vp2pwAsbhNQhFuVOFfkCmNVR
50Tz1dLW1y4qwXXsg6rINySnA/moqo1TZKOO86L2oy7Cu/K+Fu1x7S9DM+eMWZoNGkjsqFCqDc1/
pTuH7jFaol8dXWHDXLdfyOSmve0N/45IWFh6yDQCRaDXp6cOcmvMt09ZH7LLjIfC7K6skBB02ad3
+TuqN8FPesP9aCwEgo3l62MfNPi9inPo4FRd0Eqn0OvZTErnqGyOLXuJmeYcfwO8lwP2zsm2mpZW
QBYJRWcq9hx0nGrpjqleTIPSb3OnTvPhkXLlTMn1bpT3I9S+HMXIaWEnSSPMmZPJPffXA6yAMp21
z/rM9RKT/hSfblnFnOIYSzMHgtjH5xc3Rr9ATPXc8TeeIqeRbKlPZof1vSIWuzGOSpL6pkQUeJ3l
6tlFNjAqwBpOFljrwqXyRGIrVrY8UfHd672CdwUCjgsubNKg8IQdzT/U79IGygWDejqh6jkbIt8P
ZZX6yffcf6GgeStWcZ/3B0dqUHpyTxhjBIs8hzMG/Q3O55mCAPD9rH5kwyut9tBcI+fV0KivC07Y
pXUECkZURoajzyCVPpD9Th/TREEEDheXVeI2ww6Nl8TDhbuJFp9ist0HfjjVmKLRaMyAaA3LF7/3
EJDeAUQGPGU3gcI0F+YBCkJtyLHaUobZPOJy6DoRNPutqHN6JkyqrDVGp2+a9g+mVdJbE4sYJ6Uf
HgtESZEMSB+AfZ/NFwN1D6IrM3IFF+zYawo/hWuoBdqZ3p3UlKMA5otxUwhyml//nbyboXGL51Cw
fJ93xkFsjKxfTKPlk9l40wKKZ2M5zngoqTM3dtyWfrWBNIVbGNkVFd73VO6jc2FFIS9aBjL9/fK0
PYugAo3IjLbYGgnrrjPv93sNIVqD+/QmgizXaomzoRXW75X2biUOkQ3tTV44JlecGUSC3w4+6kpd
mb1gcbaK6cS8AlZ1LiO+GbnPgFQ4HM5+a0p3krW1nVtbK5UhsJSV33u85OGzfjwoHpuS78olPmGj
pmpXEb9JjwTFuUy/o373NsFQmZmNZX5/qjgX9OlZMLZ7hSQxqzOsdai7n/yVBIFmkFrKs8RKycLs
m2eL34vBbKrgU50SjaIDQuaB/RpOTzvcvojMi7MyAgPPnGCBOWq7A/xTmRJwL8xo7xnMRNlo5W+E
S59XWfd7OEtatqKbdQtXUXVy+0+VhxcGV/tV3pSY2W2aS9pxzRIfW8S5E2kQPs78Ej8cuKhuFB0Y
oygN+DUlu39LUUhbLBESuy8Ymp35Zb+fN5Yd2Wq4tm+v+wCNYvp9Ay2L/4H5DcBSbyuFrLOxrY2l
Txb5Rwnwc3QSzeZvPi+op9an/55WCV2VcQCAlpbwAKJWnVLk2M8nLz4qZmlltL+PFxwy8zt1UmI7
qzDjTmDswVXUv7iB82QoWoaPcyKbAu6gQkLcBMEvX39WBrBARYdskfevVWgPsiui0RTXEf5Q15pV
/1H0+CgBMS52EtG6Cihpe/qVjQhgIHh8o/DXNCgSlgsz3kgBuUKVn8rlI+cEDlMdIyJwJaPw+7Sv
mT+oRPQi0wOKG7PmsUfvhtaxL+lH+icwX0bnKlsBWv6Ed7AEC9AMkCs63OM6CZKIsDca22kHie0j
v778vPTFfMC0brY3QI9qGU37EPIi06iQP7xIeOnBgAUKlmpvIBrsStXwfMt1hUc9uAQoOxH6pQxB
qWFPypUD7JFM8ZjEEHQGw/3dxgEASHjRBvzMkz+FMsNYcLGbGsghQewPHUQcfrMG6e4YZMGDYtmh
yHAdoMf5+5LlaoyDMgdcxljNgamDyxnLmWsWH6wv1BD4/ZYJJMYJTkuOSVuIcEn8b/tquANIgbMd
pUq1kUvtjOLzni3R7g7GYdkSPF3TkYRB+uY3LGlt0NJa0bNt1Ba0nkkn13nKE591CEyQjkvR8UZY
gy9yPwa9oxun+Ixo6UY07NOn/jx+b55u+d5l6bon+bs4BujbRlRFeHU4v08MNmyx8xLuL9RuHtdx
+zjTmrsJhnyLcGOVjzk0RWNZSk65W5UvqTbCYiSWYTVQHjHzMqxupwKyeSdYcBKjkzDm6r813/xm
n0a9fI7GFZz3AUmsT5ExzOJWsimFVSq1up9h9QE0ewdFBwU6J6R/9JpvXwDCbIOjxFSEgiP6RVsI
pSUCh51qeB9UIsZiJT1rhwOC+rMo7Pla5dlX4gyYu3k05FCoaOi398fGGk8eNhEpCHRygRLGgHiN
MeypWNfTIrL6suhykxzMu7ANmRzA2EvUVmyac+rcezp+WGyi+aip1n5Qhi6Uq6nWRoPND2r4CXpU
Ey3Czd7iHHv+D3IUg8kHBjyZhXVLQd9Zzb0gPH9vrPnB6VIlD1petaVKS+sKP0EDHaVEDva6Z/Xt
nDczJesalAOurhw2OUKSNGC37vkOWzRR14i+8/EvnKsbkOzEHCAWpCZz2V74cxuYCO/DX0o7tzVP
DewgFSk7I+Orm6ELuQJOtD/CUkJ+0XYSCubQ44dTLwpbh4cEOcqq10YcQB7cQvQF1OkCc3+1C6sL
Zd1Yfl95cNnjm74hitxkCOQLaNFZzJiKEYw9nBbdEJW/Kahu7lZiiW7WURjb8tf8ohPuJKu1ss/m
njymlaqtdjJ/iEzxK69Q7KjiWyF6GLpz1VM26GXupmB+Tdv2UPFCWVjRd5tpFXUnP/AEJVmb8+Da
apvt7Xkgf9oFjj6Jcey7R3G6WvQ1DEG6zwcsl6nmj+GemElHX7f8y/Ii4HRPfAGiHOhRNmZgz1L9
sD4ppndPc0TffS0InS3pIbFjX9g6aEDVBAs5qL1S24zhv7uGgr8483wUR1C8Ua+wiaEXFvwUweyS
Fxp3mFy6SzEIxKiJGpJgR60vtR7qtk5ZT2TlobG5wF9RsjiJIA9q8SSHUa/K9f/T2ClDmxGq7sZa
gWTQ4gfGV2WySBYEoxm6xV9+Y6ThKpA2Gvbj+h53VhcLl/pu6v5f2HV2GrUiPOA9rL2+2Nu5NGfJ
n3pitUT6CgmTwDeWxZxZYt7UXZGUxbi5cEr5CbTwXGkQ0+srIDGfh99JXNJW8i7QnVmsvwf8U/Ec
6/Wv+V2gflP0NxfBseBUDyPP4TF4zaKdPL0GElQuyslBx36s6JKE+397w/HSGS37L5km80My50Z+
MxFsq7Ba/SO7s6nUQISr7G2ZA3lmwJ5CP6VQnYt8b7SPky9+TNoBRUMMpW5Nf5U6TfEVtIlOaYpH
fwzK3jDdXDsyjKHtQFDixITMyubyNc5spgvA8Qh//4k1tClVn3d+fCbG1UR0pIJN9EttsG2//fU9
UAiZ7zxfYzkvCvJShFmd7YwdnHfr568ykOeAfscGSOgqNjaHklh0jAuQYZ4J2QXw6V3TfVcvs/W+
iQl5Xau7GhkIgjVtBBegBnSx+JRZdsbz83Es6FPFjQJbdo0y2IBXccx1R/GXnI+IM9erFXFFXHtb
RJbeeTxahjbR8X6ryUhZA9vStI8rXnO42dHClGux3cSI8VmeatmFuBIVblfoKeISYzB9mRmBQjyf
rJdvA6yq+8n/J7J9J70ktoep5bi11ZZrfNo38qYPULVO19vX6Jc9K3tzbBsZD5DHQMAv2MfEQdjV
ZEWu3+Wd5FxxZGEBGIwyqQj+LL6pUrO6Bnmf9jHS25e344r+YQm0kYGvA23JrFa8rHhmVVF5ZhHQ
gWW7sXTmYdp5m2/JpZ27vHGC+KONWwlJCd2pWumcOp2dIRd7vW/ExHSy+9p7N4GmvyiucP1bOM6B
l2c24K+xpdwdWDX02GdvqdxB33SMJ5IHfhXxP65vJBHi0HlpTpaStFrCOzTWCvKJ1zmtReuBF2s7
uDqZiUQDmp1stsrIexA0DOYoxuyZCOB/ArsciF1bESkfkOjwo8oDgvkiGTCOOuJuMJZx6Fw0jyto
SmT2ncOrG078xV0MhGcPDHHhNlPhmCRtMOz5IgBVgvhUWIBs/Yqw60FtNEXloM9wCzy3mNRN1m/X
MIHoEczgK+3A3r1k4B3hywtarVJ1lIqUcvzKXBXHGqs9AJxJj5TJxWKseN9bE8fIYQ5tscB1IMLZ
74T+mDDOCuksE5o0BpAj4wxyUWFoZFQOnIMG4kiEkTGMBiGxOxibxgcmp5TdZEZ1wr4y593L4x6b
x3xQk70uqrfMr0RoHfGCwrNNSflagZQGimmEcxEzV6OLUEQkgcj/c4M5pDpBOOO4/MmTpDzS0OX5
HhEgoWipoUApmd1c1k4Y8zYTu1+9yFjl3omcSkhdGGhq2VnzGqmJLyyPkJe2NKjbDPGd6tGNa3Rh
wlTD+GPVieLkxOwHBQcsVFJ3uk20gOzrA+Y8agHuvAIsM66ug7DXjiRzrwUla9AAgK54wX0X+ecQ
rWsKNTo4kQaVjtTZBK6EmvEMYNqOtDKw4cWsdG5rT8nLibhw0Z8WlnUEizN5m6Iy4EthMn6eRCq+
++o266gNDweaTTgTHGpZZYBlvLNSjStV//VFbb6L36daHXzBkRhIO1uyXmbNsad8UbU91KDBxa3O
2NKOtn5W93i+S3d62TFCkOqSHALEVfa9WjskryeEfYN50k1mEzMt8Ii69uMMiEmh7aqpfpJMbm16
vFIoek/OGTekUFMC+eaFqjHxB7y6c6Kpm29HFbZNN205JPna+CoEqDdgHAx5DTyPCEiItyqFwaTH
bgbDJXcaLwOg2E7k7KbHIhn9NiU0QCTUfZP5kF5Ymg65k+2j3Y9djL813bv0W8sQdTGy7QgrZRE7
N3byboBwIKtmPkaVdTqI1UTdWdAbMuGKurnPvNrA+QZ4t8dD13mozZcrrEm8nkKDpCmTITn6QC3A
qcROKoD1Q4oMmJKdePWzr3JzmnGjkX0Z3kbeC1F77sLtGhjFm25KBZYNhubdEBj/L2VnuYWbmubW
AgI3NdMNUA8wGOp8scYO0W1emNjFDPBHDIvQiEqjI1C6SNsfiS3t/+h08u1sTAtaTp5yuXtkRzE8
SFoZcHSyoRN9FASZTx24vC9TwQE+/TGHcttapwI2elLAyVBXyj76+OMTeuilwYcW+46ZRSfBb58u
YkE0sUj6S5uPykHRP+ZKxN/AoI3/73UD2O0l46B9Ws7gBg5ijfdheKcoN+TDvrIlMGlTX1YSLAHB
SyWcn3RHvjg+c7QTT//DtV1ULe3qJLkbPaiRIHK3juBLK+Ra5WZU2WCj3r+oGFHZWu6qCy30ZshJ
kzM7tkt06sKbg7sep8l6zwFVIonJL8IrKKGQlFZYMwLwSoKbL0p5c1JyrIN0CvWeH6Cjiupny6P2
hYhv1YvmrMprA0D3eyLCvOta7G4AY6sU6WOszRBT/c9E04c4b+A2170h7tS1nAnamKHAMQa1F8ki
5twUrh1sabgVpSXS1TIT1jqfWGFITWMyIkKwL/LUzB3AHslUuGDP9s01DCZGrE847a+wzWtQpEVy
y0sjdqh9JG9TAP9PvWIAMh2+1jGqS60eT+oPuSitGwXDalo/WdwvaZv1G1deKaos7rQOPdtjngPk
18DEsehloNorzzvVBXU4T8wVk46uZZGXsfj33Q8l919UmgV8wF5treFUAXf8xlKHrfkxIEL30Mxe
SYjfm5/qsBUKOxbE64Ftegoso5Tj3KiLrwpo+kvDieo4ioJSzmBYxgdGj3ofCkmZkR6DKl65+G6k
X1Cuj+3QL8/3zD723OFZ/U0XmJMxvH71v5PIwdA5FyOKN0b018oD8uwFQ+u0SlcdYbPCQJ+/pQ24
qIQ2Ye/qWiIvaeMw5jtrF6CTIvmfQgi38rXVGPRqFqKMz7hmIxkeHrLQjTTrH1+K4V5kvJhfzd6J
8MpMfwV+MMmmGd0PABd/SKQf6x660zWu6tKdl/fbExq6GF98+FYxgOAmDQOfkQ5L9snXpIoWhtzs
QqTeH4LHiF07vU8UftUkG1qCfjhnUCSJ10CacKh0fejFzQaR/rbHJNQn2vddL/g8ly0pl8Pq/NTU
m5MPG3U0VWAVUGf4FDGBeI9+rkhLfa/hPLozjKerm5sA79dKhYdToKkrticr07cEnZNCFc3Ip92Z
F8G1FxIpIZsZkIzgn6l+ZaMHZwKQ49pWyMUrXrPDHuK/Oan1IaQdeR6XWufx+ljTZEno58lHIvTU
o3lq9qJ8Q4coIyMshzHY17czrfSFO6cpFcMdk1RxyLFqPJHWoztFCbMwNzUuJlEGTuLBgLdh4kcC
zevw0PWVndo6LjIyZ1dVB4psw5WENrgCmTPmtA8Uj/JqdKGkFpJ4PRD5Q8s3hLvM3Pjxa85xsC7v
DNkRcaxYBIBgZufRH50fg8+fSBN0VhAPaHJ7Q9tObGCnoLNvstxTg9rRUVVyoA+q4YHO0fi0HOyS
IVnWNXBmZ1jykanH1lYA3NEgPjkAe2MJ4pDmYQCjuNHLoY+eJ/SMx52BSy1+2vAJQ2VB6UDNUDTZ
yqTeqzN93PG5I3tP05yYcxAjBRkJmXwk5SC39TvCgv8AbxmfpDbSxEZS+iFxjyzQuOE5ityYxKN6
dzvTbJmmUMIawyVpzHAvJzzK1dX+uHITqhnJM+I6TMmhPIvaE6RssRJ+jWYr8yQ6tI7fWnc1vIkz
P+KkFJlBoJpBLEq0oK5n0ihBKGqGnGS7e+KblGRHZYtp4zkXtyv370za4hBUrkx4lIjZ0nWfbuk7
3GirSH5vyXWCF3+k4lhANmMi1cVQhi/qJJ4/tHh6EeLP3u2Iju04feeq5DDJwQol5ZuXjK8ctuUW
PUILUGRVyBgzRZoHoNrPIOHQC133VYn33tZiRz/8qm/d80HEGsf81DZY9zUjqEulUtzOdLbHGQiv
D8vRDXDmomcX7tBVZ1SGyI4g5c3gYhR+HF+LELLAPzpLStkUWa+TxM3DeA+ddlwhvFDOS0KXEltF
JOmzyc1jdZVRon4KJu9znPyZhJ05NrCIRLAjuV5yLVuXWPXa64HCsbYmJdSl4BYLqjPTzIK9yxV1
pXSuDI95cDxdEzkvYPEpltQiy9ef26z1qzijBInvzr+HRCEMjkm6ZAcS4g7DREwbfJoZRdgdUB6E
paeB5JVB/Mj56bAzhY8K+M0Y3n00I3u2ZO/gGG1axJQ/jGDckI/f0+N/KLMkVVmVwgWUuEHKqAlk
jvucUEOWK4xhJGf5ghkhmyV8UKVxOrxGeEOUqulk94UpP9zHCaUVDzOygnZBLbNcZt7KK7f9NChL
mwxy+4+lcvrUOSELI24WOQbiCoL2BZahZif7I9K8G+s8dqM45vOZtleJeS57IZclD6otoSZLxiuk
ZhgFhskdVQUKZt7UA0HBoLdV/pPHxIQwGNLYyFZhjQ/E7mxB8nah8zjE/7BKfBepa4E/+S4we9I0
kFk1KKyMI8N5RtdkN2aJaxDM3OE+CAGqjCV2Q4+d+JzYzOaignboVc24l/1K3jV7I1PfFVB5B2Pj
NJ24NHHE6rNE1QH0Tg6kw9BXRqe1Z33oaRyfKifUeKb4Rs0VYsIiCW18pF11bIr6f8klbokgQ7cG
w3G38ZaNKlqVCC/XX3xjwX5ANVQp0uPLHxaOJ7ZfyNEP3MsUxaQO9uL2DomLZ5kU8FHJMuqzI2WB
bELea1FKoh3UdtNlLGfRt1a3RBuvQ7WrPN8LSEBhTcQYIKFSsrd0TluArJ1J5Mhx4CY26m50CHi2
/NfTIt2RsZGxbyKmo3vKHgKxiWz7c1qJCAeZVw1GUjMx7QkJNNq1qOZ9lnjQu/pVc1zZAu9cA5PV
ZOefkVRefJZyEW0mRkx0uGnYlXEuiZPdc75iAMzWZGjd4kWzn8stZDosiE9uTur0zZpqZOvRCMa1
M/hyOOdna0XC+ggC2wPoscqloDu7t0UIfpXeuHPbX+n50aUiSjFqj1qAESsLStPRLkh7iykby/fZ
2uSKq7Jyk04GcwJGWjzcrN2jeIPQ0FNOKo9F62mYyoC5KwRkeg0/PymTc6HCquESLmDVxtlFiDs4
tVZ6RzpLSEjb61Pyq4h5M/eCY4HLxjr8IdSeBbjOX4sPzn4dmuJrY+a4AFoB0WksJZUp1dXY/b3Z
hzBlR5euO0jnE7NJC5i8QI2t33urLO0tVWq7kCkJC6ANeXFn3bmdtrwX51STO5c/MUlj3AEWWNd2
o15TzT3gtxiICeR5JjVcTjrWwKXzEeWxw/mG5hoosBAxtY8dZquyMTK/pnjGoBqlNjBJCYpYLKbo
tX0RAMClaalbYMkj8vQPBgiWm4cYppRjd+qu2rXeqjD9Tph4d8eHnEbxisOq6t+0X/JN5eNrOWeF
5qA1T5oTM2T49Ia3H/2vkHmWEMmw6rD50N9SMDmpAgXsRp4G4o02CaaCC7OSnKFvpW5kIJzWvJWu
uMe4n9gYzgovKN2mMQfS0ece0SVuibeSL/8IuiDbcnVCEA29TUfup9na58l5TQqx5iaU4d5mAVYX
dIHBtf8wI6od4tRjQDVnLL1s7Cw/tkfviCm3qk7fmdQO/6j271hTj4Im/ivehP/GOSkwrRerx7sq
fuZ1vscHQS1aCKnqd3WclmLXH/Dp5sqfrf3znL2j7Alp9lFsuZngphDJrFSHIb4z2HxDY7xzlza8
cfpZU6fbK+VHtWI/zRPzaygemAPrA2pGo++yDiIKknqL0Z8nWhQKnlM5kSrDeP0sSE5GBMKTOfPL
EFYvQ+pw1tWMhvrZ4zmiEOde+UAk+niDFAWNWPP4+7g86cpFxFdrjQtFfzQCioYl6k52EC7YV8Ul
v0TlCW+rjWPWXVuty79Tf0XaD/LutB0qa1Zm+778cHNL0ss51o9sKTrdhrTDYb20js/YzSqdyNqT
Ne+Rr9O1SIbJkVRtMJe++h4osLlWJCXq2a1eJUb97cUQGq/ezyOxnQyGgn/cSUib8mThksn6ZdL1
niVLMgNTv646sKKYZuzXdGQPEd27uWj0vqueFJbrbpemuV0lfzI3GaaNsoNA97bB27QLUi/L99rI
RibACyrHi1hd81f6IPyIFFi8hRjBXCF/jvK3Yb1J4RN0HDtmJKbxyJy65F+QDj5YjciaLSmtm2Ro
mOuw0poN8WDO86zzTb7mUthD5L1D9WQNYccbIv78NaPX1wyjB6ElPMnXLhm+43TX81JH+7jUtL44
YoQRcne7l3wLj1Aq5Czv1cV54b1Snf/iYyt6MimOBJYpTgCZVlyvrW1bn7JJSohyOpDPBUGswvri
WX6KMeXHkwGo7pRkMBoJ5VKEI1YvswK+jEFjrByrUPbMVbTssJJ7h5r6k3bDwBKlwLRhVFHyuRAM
a+tPGF+RxUuYN2VrNelA4oxtpOD12+RlMSn7CokzCtnZGI4Zd5mo5qGVNff0MuLq7WUY0Qhhq+Oi
et1959p9yossdsu0u4fxFM/JiJX1S3fQ0sKAiqhlONiGfYZ/Kc0eFnbbDoBw+nsDtVYSZFsMYorf
MzjCt+FXqGOZXVLLWsDs6FJU6W77n4XuB5MoKF5GXnhu8gbocodP5HXk+BoFrlbf/likvi+b4At/
wW8XAdQ5d9G3BERcSbBW//TiU/goSrzjrIkLfpJhH4nyvWubqFj68UoIULItZ0TRqyVvU7lATf1T
cmbTJztm/fdqgehDHHRZIZp/EM//WE8UA1gnmfIgQ7oHgD3OlUJ4eyhj+bKys7yKz8tD1z2sk2Lx
V0HoZdprg3L+WAS2fKlwgp9dDNX3YToARd4JmR+hWhF1ekCrWUN1JgoeHWsFgFT18M9VE4iFLQLM
K6Bb2F52sC5JnePFM0c4BbUO0lKmflNeCAJwk2k08qe/MBG4k7ige/pirPqekTYH3p8KlYRWhrL+
LRNbnzy0dyOi3Dc0lSkbmjVJ/Y1xkdxYVwiYO+FjVyFDU29tx/pM4jynqXJ1L9Is3ou1GEg6VECu
ImIY11sEz6L+L3mJ6IBIjDUgQrhJYjQV6Ym/JJft6HGa3EZwcqST9J/r+Syv3ieF+G/E77aC/y7B
/b151WgnfM4MxhIUmvI97VPGQJgLc4m+NnaCVj9VnSE5PfNYIXb/yyeIh53kZfwGPr5q8U5NIxcO
hKLp/cLX2FHlzU3j4dDkOXApEkMvONuJUE1zH+3ok0QIcdHad8i0vAf+IKEfqLeaieAnIO8/lva9
E4i28V07U1BtMLHaJskZ12Kppkvkve+TTWU05HV6NiclrFL2aijDu7K/SIlG5SF/gpOXbfwuRfnh
9lwlpyjWhsBDb5u72SLQLLO8D4IHGGP9uxC3UjZqJ1MTissDzzDbuJVbZ1wrvnnZYg1pbV0j0MHO
Mvy/S0BraraFHvvEUY9w0EeGDuNgHU38hVsUyCZdiW24I2fTNRawANglFihv+vD3kXCQTQa1wobI
TxDQH/pgLiY89lmEaQwY8pw12gjonds0wcrXGp487lYplX4BnKXMnAdPBTWMomAoVaIyeuZCrAdA
elRH3ZLG8klkolUZEV5SimTcNx9euCMs346KT4Mz+GN2aNRUHpEqM96BNSqczDNJ1TYyq7NNb+Ci
Xeu0j3L8dc9oGwzL+LPzMJm4hdbcj+4qjC+i+6DFMOnpIF0ObIlBXXicC9jtHYy6fzaogU5nmr1n
5T2Q4vUrk6MBD1Yf+ZwqijevYiZ9nJK0+PEzs8IwkU4ikZj2DCmgku0VtE88EJI+MZAos6haZ7Ug
EClaCKqGSz1tooyfnRFoMpPZzmHSrnJqduPHU800JPjTR2X4389B0S4XfM3QJV1quatqLFhq1zRn
xgD/T5Mw14HdBiKZV3Pm2LQJxtAG4RMr1Orh9a26MzYGcyymyBg5SSRxpbW3DffHfwDjSP+u14rz
s5l0dfOyjfdhEyCRh8HDQyDdit6BpJVsNCTXCii/i4URrC5DgidWaB2wEfLfRYcBUl6pa94zmxZB
NaWPqNCvDx0MDqiBIF4mVTJ803Q7kwsbHjqKdOc3beyFnYr9avnKS7ajpNE1UTBi+5XrXWneR4gJ
iZ+fpBrUe0QDr3475vuGv6D7NWPocBUh7LH/OoWPcQ3Hb+8PhU+nb7BVnAtFiUw/Yaa4lVC9kxSe
ikBiCZBAGd2p03sS8W0wfxDptjGWpyMpotzadOuiE0hCBM1l1pTkxUlYH0sR7G0AM73eAzhYl3N8
fUNTgKp0lNnAHDe4AmZgtTy5QDIumBRXNELMlk+7n4Bfe047LMrGTV9yVADTwtIFZGFQJCPkqtpO
jZpo/FvbZgcphzDBUTUVve6xNqFqxxm1jDSeEu7rHUXkYU3RW5Fa5bKe03zydu0wUNvcUMgspbLr
mHLM25VgvAZefYLLEuMes4cx5k0t2twAzHdOdcPzr6m/5odJmRqKiA2FsNaYM6IgzVJPe8jhZDwT
alX7YUsJPz13e3lOK1aeO5plolhEvM+f70GoNeTN98447ionjU2sEoFw5UmHpNZIJ7uAUV5d8aOO
1AtTcmeok6DdRcX51nrh0CuTXAfvIutxewOmrokJ/yyF159FkIyqexK1cVDtvTWGhPDBsJckawt1
TDUy2o6DipPfkbPMmTLzmn3VSK5Cami2P5Pk7jJIXurxELNEdLQEqjFS9b/ENzAyRqPhmJ1/pVEK
0uYGMaZ5eIM8Z1TiDjFMbGIS0dd2eAP2gKiB0MVsyYghU+I0oqA2xfwX8QW6gnB8rBh8X556ML5V
Q7CUKONcu2m048XWd0G9OrCRNv4umdmQexMA8i3yTcWjt9aV53Q82C0LioHWeo7OMbbtOAAtELEm
qLXoZM80WZDentwnaYa1NsKCOqoFm9B3MgmRmRdIKbUKfXtWZhPg6XlCfx4q/ouAf28fsvrI/JYg
9vy73RECaxcUOnZiBoUTFXljR9g2qyPcLn1bomBldFM//+t/YmmsJXaYckDv+/bMY5FAaqHYwqvA
3lHdYu8gO6MxPriEHxFeljXMMA2YMlrkiD/I8ixxAmDrsg+XkoSkzGVomI9wwkzce0atpH8S7R9C
mouUbpbQkNHsfasOCVzMdQxOgX4Y2BhaMJM6Ab6xeBkiBxqQvA0avVOAkABVRaghW80M1+VDBN8d
878H0kC7jNl9sYQQ8WVduYr8VWaWjawXSWUe52LqZPy/3cg8aXimZMQQqnc0aSuv2PRqXTGvNiM2
wnZjdN+DXIrdu1CK+4AeucnGIgjZonJTb1/7TEeIXRqyt9P4QaetDmi8HFaPtWo+NSRsB/g8OYml
a8RbjuteLkY5bvS5dhZjTHo1wO2kX+YyJ86c8vQlSXZ+6Wc0dcAOPmnkwr6rLi8194+z91bwwe7O
/i6/7F4mvlV0b20w+1Oa14s6lm/1jYNcS5ddZHywdEIzCUpNoY/cVIpssm03OoJW8oTqudWPxoC4
VQHmHAWR71YYi1WRVpiMViDMt1fUkixauhMr4/AUh+560RxJJjP56LMOaOAqL+SiCrooUXEwgAFO
Vm42lLinfa4LvGFDWWVEgioaoQo9KzL3X2Pc7jpPxSwqLIttqQB0gJ3HHwTjd7blrjV2MsbGcICW
gFjxGWPe7igkRVaFzHEBrxH+fL8YveYK5/kEy4rGSLs4ppmBTP3CkERxzje+UQxkgoM8b3DceA/6
w2USQ98MlhMpUChtlcUeJNv8Mz+JsNNvbA9GVsonjP9synr2XBQpHZH5HNMmYKnnzJGTdtFJ4veT
MX/b52K8LZz0+2thCdduAmHbRJdS5TmMQ3Fl7DkiZSFpzq/zDiPAUsDr8ZxVYvH+nCQCrw+YCu2D
iS777B+wNnsea/zUIQT8nQKrPrhYpM6JEmJZQzeS3yvXB4jcbWAPxZNVPl1L7sa3sTHuI63o3rNS
RQD4CxlRkb+Mp7O749KBh7/1jCEQcqL5AuYsOf1P4kI9/DCNiTCzA7gN/VFdIISUETluP/5eroJY
ImstvzUgOXOHVuxwK1HARpFCyi/Fv0b7phxk5/zEOBCod5eRT5ZJcHvUIMP8v5RC44joJTAm7UJQ
fUAj1I5kTNLr0MWPhtqVOQ+M1gLCn/gxVj1oU1Qu95sXDzPRmNO22oKrCVvlnHaM2EuzxaPT4+jf
YyPnZY/7eWQsr7ksRXY/Ot9lViW/WlaprtZbuetW0+U8Vm4wbsr1oyqUlDSGw3FCO32wPVCurLwp
QwWvjOyY7x65X8zUh11cha28Q/kWeqO2sRr5xnKFdvNW2aPHoKNXWXhqPWnnGDUMcpICOGn6VghJ
zk25gxeZBbrHw75qZ6JdDlYz/2mtQ2h7A3FF8zA8v/DyDWJfLmLjKx7XX3/xFVjtQmYPMaQ9Zksi
TceJgcBFEH2INBRgGxY66ggnwxKNISby6xjSdXd0ss6Q13tMZG2T+lcOXRFOwtG9Oj8tYuA9MV+5
MdNC84YmsZWgmAK79wdEFXdk7knrpI6qbUJonxA6tb4RnPdjAv7JWeLEAh5cXAlsmM9ye+WvXYbs
L/kKVIiA0sGwQwW/rS8nhN9BOQT/7zIhRLawX5Wr8UWWNHrYmS/DSWaTVbbPdv/XBrXyeSa1ecyi
et1WTtE2Kg+umRbYL/FOs5Ov3zjuPoTXHfTDzYZSvqoxbL+ZlHW85ftGO89MqFjJO/11wrCkBBGx
U9pRcLufxbAFbq8YhtUjkVEcjSeVW9lmVucNCHkL4M2sWH15YhoUyCUKXJK1xQF7MzwhiQ5/mcsR
UvikakpTplalwp30f70rFtwpTMktrcJgp406M9WaTowUwfPlUNWFx0qPFy3pFcQc4W0itPqAQrO9
utUUstqkh1EaIG5ioQLJbzup+dNqYLAGHz/CRpgjWhRJCqbdDXzxJsuxnr+WXW69tMrm5+pDrloA
p4SAmlu/pr3bGOLomeNNgIQrmLVnzZrt/b/UzdEHFg1m7VjfSxkdgYvOTqXz1cX05Lr66bBiKmHw
Gn55grPtcyGm7rj5fvB/wB+1HHPzHaBvJTJ0YLrb3/L3u77EqQRDu7gG6B4pO1HCtm14/WZgRIQ/
pm4hK9FMSRThnFi4THwn7I1ft5lF+qDFBcR1FpJtfWOTiANrPPZ9nf6ggC3SoX12KxKgH5bvik+b
RiyDH3j+9h80RcavLoh1ZTXfBjRNNBuw5i45xQRioAsO4jTD7BzGr7j7D1ywhHa/pr1vi/WwT2ZC
w5JEyMvu9yP0NWgjow4J3irBs6QmX+R5iAC7eBNGiYwlhm0o+aSmkuHYVFBWyDuscW8v+UQ9m44M
SJKSNdl62BCwhfKG9j6PL5N5z2rx4FbuLh4bbGUizAmWKJigPcsccVKFDoROQu1YioiLuwkDgsqk
koJtLLqmOiFNHW+cOxJTI7Bu/uRWfxkekUxfRIVUmQvVa03+Boc0Pe1CQA1//rTqIL9qBD5eZucS
P6qFfJvIsSnF0gDRwzhq6JmBGVsmFglfZY1XbPqnexjX6AunwE4BSM3bD+MsCg1pvTKsDiZVkPKS
l9e2T6V5rSTYpl7kXbTIeP+YuDvb0MCME5VCIPKz+bEK/UkdH87cDHCoPbPLSqJyZlHw3ZKJ1Pta
3utIV18Md+tg27LuDFF3my5N+71o4GvHzosrmd9AuA7s1JBCIH+kpjuptCDSyL89DYsxmR7n7QtD
Tw4TXvOXvBRy+qZgL5/O6TeQCrOSJDrvq4gh8wstX166n1sIA5fM4Dc/gfY3bZGtZDs/LOU6BIWh
LaSR96JQOfKoagSLLvkZDwkMmqQdnHfVPapZ8VQZCF1Vzvvyz2bAfP+Uu7nufay0AHktp/zCL3vB
u/2W/GvtERqHKB53foRtwvXOpXg3VNbO9MhLL8lpKfVToLNsZvIld+n3xnxcjQd4VaYUanaXvNuG
peefZe0kF6U03yCTAHc5CwH0G8sbZGClIQi3bcWn9cZ7HeYod/yaK7MBNJAE+r/g26KpzrjVSgeE
byFGa1/88DULfsHnIXnY8qUj/2YGxpniarv2gOVm3uFHOXQ6A1qr434ux+PZ6g5xOeAmzdl6jFdY
LMhYANW7Z4QtQKvOVNUo2f4pxGDkCm0guN6eUEMjJjdxaXJZyHoPO4kb88nH8lnLXLzA9KsX2ZUL
VIF6dKhcySR9ioUJBWveF7X1O/MwUS5LGOFQ+qWOKFfI3SiEbHkRm5ugjNq/+h0G/OL/+N5W6Ykz
DAhQoyhL8wQb2/S8HqSr7HZdiJAHUXhj9xb6S1DZtH5uNw2QELPm0eKUzoo1f7ZqBhIyHHpdJg/q
PwyGOa14qdrfaIY33/nWPo8lzayOvK5+6YiBlOvnBDqShgUHB6F4H3/f+hMPTr04341d+vEYFEGg
vC+3gjKTL+zSeIhUWa5EEtcP2zHoV1qusdrqsOSbv7kGTsPCtKz6bTkkY6UVihbo4y6V8L9ACWxt
/ffe3kyfATxQKBAKljhlwsu0ljdOTyltS+yO+052jh2VMJvIJ6qGdYf7JDRmZo1gyH2jCDmlXCDR
BTd1RUQ+ai2N0Shx3lIP/WtXoiCPC97h/L5a97k8/LdWT39uTHeZj58DSMolbpo6IqDU/pocIIRN
al5l3EYAKHRvQKR3F8n8x5VpZjna0X+ftl6OaeduZ7G/HNp4yS0KdGLX/DRcO6A3wg3s19VQcdNZ
xtL3wpFeXxP0+F2sW8aWK5e1MWUCeEsS8AvoTKyRUyTPCt3eWeVQtqqUL+HeIy8zKMmbSqm0vRwX
ijiCyjeSqtZPOjxsd0NHpQwQHaM7RZBgR2R/eDp6RDK7Cubo7E8CZxBe+dZckesKljw/0uSLfwDv
YglshdJIUMSyCX9YBTdOmIMgjbeEzTn3PtgNxFqtYHGYKpV3sm/WITKf+EKVh6aK0glKdq+vmkpN
SbCOQ4B/gWow09jbXIqiuiA8m837x2Vj/qw+CWl8Vr1AedJDF6p9f/6fnzF2FWTR2vRcPHHDoRn1
bilZZJ+Z93yTeE/CcnEuYHTSPgcjM9oOyM9tgNzanEV3G0VxP/gwf/oKCsnLfXOtmL2Iyg1HGD5a
PywRkT18miEWr5uI6kjgfCR09bf5R6s3Dn1FV1aIONlh765PwYLA+pupKp57qWt1W1Aw5yD1sjVp
9sLqC92sx56ZyoV8lEGW5PHtUy1af33e7Eqkt7PRkBCQysN/T38CZ1iYDw2WvTO9R+cIGKx+LkLd
+n4a3q0FqWNinHSssO7IB1YQLVW8yTSlRE7MytrPXakXOXqa+7bGYXgGK1pHTUptFSxa2ViN5ot5
MKKsO06JnswjixiCiNbhA1c9iFwspUzMYceqQ59R8oc8rZHx4WP3Gnq286MzJPyIqstlSj91dTHE
5bbZfkoYuAS3HwbfpK7BTwGIEVyqPxVu3VJkUuzH3Nj8Q1SeeyCvP1570KNN5XDd7ZfMYGaswfbU
3vbezF6J3p5queFIy6KQAZ8YZwh8ToHUnOQmnzavw8jBx9rhW9qGuPQSrvi7Vc40n2wfnKAsF4Bt
H2vEdOfxg4s6YLxD7+RrfQMbw496BlPhpmQNQtrIoYImh4z87FIrTc17eGQF+IFW0ysBZM4WZMmH
5jEKdwZOoBJYSC76yLLszkePVwM7yhHrtJ3FdVUwSZfE7bbNfPfgqeGRWqPf6U2jVsO4J5IovYtV
nHnuViALP+y2z3juQ7Dwb3rVDECkt3162ie3jvCr9aqByaHIgpqqL5HO20TQMeXenbdg3W1f/CFb
G/WTEhNsBi9zy0tu7YKqL129nYh/JXreSEyMD8Cix/zmv/lbihlRMdHNwct9ws1S+PjWa3BEyth1
3tcRgSCzVN9JnvRZpWT8TCdjnzqozxQGCOnuoTizomD1SJZZRpMNyYU5134aO0fhbQBNXE+Uj98K
4PrsZh3MSccCTWZQD6RG/FhLkYIUZpgAxIjEFfb0dYQCpiGOqSHOpCUljmSzshzpVn3edilhq4HM
yx8K41VOYTX2AlvHYw4JP/F0KWMYLToK+Wnj5q8HTiTwO1Bh1QEN08shgtCS/7bhO4uLYJ06qU5J
V3TQp2sZjInnvsK8MNajVfSanFaHFop/DpnzOnPKVKu/n7FQ45U2M/gRwD+PTo5RiwlaR3JaYG+J
sOAxJZ1ddtTAMbrAKujc7yJmdmQ4GHKCIiMt4/bIiB+uNVIdeG2zZ/6m5E/R5Brln4/o8yQqC7Sf
2TQWPFsr4a9fRSCi61WNeN9kw1UOim/ErM6TX34VKz1wLC4yXvUWooHsm2/FNgXHK3D3i2dfLcJU
F11dDMx0cPqV4+UB87TX8evNNtOMOydYphY/JYpOU/lW4H4V8vEbdQsd3j6WxoyLSRompzJsXCWQ
7ijm+X/6zhCDgA/pQia61hdZNY+5UJ9j8lfMtgmJBDgfxJswKqILVJiwQvKRXF7Lc0MIhB6pQ5Xu
dWfORC/aq9iB2PSgkCq1qic+ARg18C2LIlvad3jrIu3L1F3ODrgW73TX9I9AhEts06jsuBlwYsqL
1t9FM85rrc6ZW0CO1CJfpDHJegi3mY5kA+U99231uaKpA5ocRjmB0tRNXWcSaK9DzqbJ3PZ5p90r
diChRlr9fkqm210oU6x2PXOP0UnALk3uLaSXgripZeeu0sQXx19ZW49oDga4RaQgjQXbd/FXRs74
PdfOKlk8j1Ctuo59ny9iwZfoZhVm0SdC+VNfMh0M86SuvSl4ZZHQMcmlSiWNtBV3qboTpXOT+rWx
y5ooqcDi0voLeVKiv5uILwpKv6cEamsrESvbQybd4jEgEoeBNF+Tkrp9LmvAl93GP/Dqa49WmiSy
194XIrSUAqKUTukC/r7u24CVSkXkFKByLDhGZhHUySN7iDWfsddTS0yxaxa6KnH67mg8KA/WNIjQ
ZVtETxP5rkp5o+LvorkJFyPt7PyERN+Zair327BdtwGcCa2sQWkIet87qSlcn0JuU0X/PcUZbxgl
YvGNDZsdCGws73P/t0XTtmrgQef8ZUf9FG7vjZsPs1vcOYMknBP5bNm44BPNldkqlzafiazNPqrt
/nuWIRPaRo/fvflAc87e5EX8CKw1q4c8EGzPtBBAC9co14iPG23HY8ifJ9T9+sEcrkVwo+RlvZY0
Dr0c3aYxBQ5JJVXxJh1MuclemDUQbi/TKJsO+qfP911QkRulZeswdI47LnjPjVvBXfXijZIJmNRV
ilviBA49bHsBwJl6Tx8T5o56Xf12gto1uh5DtQfXJLV2XSo9WokwDdxGrBBa7slDEDTd7Ckrr0wn
oPDqERzE/2aRXhBorUQsku0U257cnfLWLIX/hyMSOKmZFCFblOIN7zEnTCK5/xvIBKT3F8z7BIlX
alg/o7s4w++mV0l4Ji+IjNyH9e4uEPFoByDcuQSqe9mKgSECEP8HD97Hn96MIIcxFwmxmNIdyG9/
LZRmJgG766YcTziS+d/2oZJhZ788sHB2Dv+R7gqZykq8cACyYcujjpJuXfFwJuCbFbx+LWo+u1Gw
d+IKgBCqLmVFetOlUFmi4qbHnvhuoZ+TXL6KhiAQrBEUb5ZxyHwfkERUg4L5Bp3bmbWJtYHGELHO
vEiD7RmWiLariinnWRlt/ljSFxKaoUjjx7J2YyH4jqW/pTvqi4BmKibeUO16L/xIrC7rlFyJxmNk
Wztqo2DN+BmEmHxrDZyCnN6yscSAMHwsJufpIsOb4f+VjZumFOHSAyZ2GnsTBJYjHJ5YCe9OMuqR
V2+tmGebzHvo+PkmW0zXRMKHBKDnQYbiAG7Mw9n4IAYEjP2VBiApDrzqwXoDk/KrJKq0COt6I5B1
RQcUWeEPaZ9oBZCuH16CuQhIqNJkX0BUO1P+S6nU+xXftaqDpbBl9N5iz8IuA16cEx8tDecpzLou
ODknQd4dB/1d/YpWrMjUD8qWdD1DGOkR7zLmh7cp/Hrr6Qks1zS1OxXwAz/3kAVvzBjXMKRKj5y7
JTcu+fCMK77hcsxOPM19tH/uf9dL9TKwQlCg+7UxgGiKHYv/9J0KBwo44sE7ddh7QZ0y7b8n1NpW
lw8/EXTYtDuuc9UJSaIo1MmgymaJyMU0wdgwmN6A8IvzPV9Lwr8Eg0O1kQu3YltWRBI3HEXWja/H
1+7g2gfkpGPJX7zXJN5rnAP6OisMn4UOl7oSa1UTmYtRCfX1sXoQYmLcNLZye57mGjvZtExUtD8D
8AuE6w0RlI2p89SEIyQyJFSOQA84dQfx1WobqWF4Qw4xVwOc+x1J6i0L7iN/DZi3nyWmNOjnQqTo
Udvy4+hzgEKgFhp5ss8gb/dWdThgXivQL9S80wr8FZnVitq4QWa0OAcXYh1A+0ewZiD/fd0t84eD
hh8VlEpgS/63yvykDVfDMRNrulVwJWFGURW80hRCMbKrBP5u7fpZRYRGOxOxS943Zr9vnbjYw+VL
LRULfDfrprxen0f/1qeGurvJdT7Rna88B5NDiYhNWK1aEgH2QVx5qRdIsaiPCHM1mDzHNZ7Prqyq
HF8I3zWfniifLXrfWxcJjrExxP5rqSrqINOtaRKGXjFOVDgV27ucgrTBfYwT4gZ6R3Ljn3XXaAzI
Wq9uWKa5mtISd22jyEAGaOwHixKuIgHfibFtSm9EYOLqZo5NuSHQt/0UCkngihzu1cQaWfvPAhAZ
WEub5lnyLDrH8YXg4MPnAe07Lb2Nactp52lauAzeGoyLoEoAr93ZYE69ylpTuTE+jfx8EG3R+0Wx
4XYcXXXAjLps2Q5lYAh1LdyBaGmz/5UNXLEffFLfpNMU7noqdBJZguPXI9ojGoclNFc99LPk43wJ
r7TMw6qWz2X9djyXzchCSDZplXhWm9YfVPu7+EMmyNLxtFfApWUZ0CFACOZHD5aa1BpmdvGXpbI8
KHJY4pkvr0TONRpxaY3GKzOxPm7H4Q112IE+A58BwHBRE0TO+mDSzfMidEL9/r9a0rYGMTeDBCJj
Y2G4qk8HWu62IMg3Va5ccjEUlq7V8GxUbAtvUqshs6jCZCqWJlnVTlhUFwWda0KA1acR0cNF+s/S
hfVIQZCKO2hOG38G5GDFwogW36U7RDcsp3v3GkwapikbCZSmmcoxYep388u4O/ervBl38DJhXgcv
UJEVvFP8Nrqf5m14sBqYjwRqZK/cjtlt466iKPlgadSBxcWjOGQLw+hp2Hiz0cZ7Qy/hwTEY61iG
gqSmsGLQKYSZrNssLjmB00WyWhaSFrgZlFlYLAHMwA2ch+WXciDCya3CribGDTlidQzqNXmRX7hJ
PTRvxR/i221Jobh9vR+9bFa2EdDZrEASXoP2p8IRNDfmWVkFsQEUb7TvLy/TEKteuGM/DHGZQyha
ve/3/5BwYpwKlOXvRB2pDcXyQXmONkJRehN8Zxm5lLBsXZOIsjaZKvxSM6VSwCUpuI066NNkoD2x
AggdiKJ2juowOOGLlTZws/dYzioHA8oiir1paigKluoDJSj6qhfYi/vvV8E0zRTvwFV7iXcSnrVu
cWYPagrBm146fV8odj4+LY85rQxpmF/WSC4lXQid+pDH5i0Wrs+mn3+Xw52zOdN1yu7kV03vp/Hm
KhpafCYdCPxSUhOtG3F+iPVEKLgUNSOSQYgUnoyErK9uMwhiZPpsPUqutSjJNsPTJGviqHu+aK/H
7hUaSYy5esXRno+avpnf4DumDLP5ZXe2SzPLeMKN9g3mLjmN38PhITCi+UvLidvZbo4Zi0vtWbJH
7E5XjLtPOtP3QR0QbOEDVVVkAx/F8+75asmE81iKgk1wAQ5yi607q1LnSyomHgo5oVG+U+z4cBwW
fVC5F1DKRNJdb+yqhHi+dl4hvkJnCQ8VRSCN0tC9EaFR68sN4D8gKw7uqevOGVh7Mu1a5ktaM9mh
yHLGobqNS57kjImZW5j2Of0EpMVkKmh47Nc1c1dEU0hNKiuFApHeQtgVUvRXpyWnX4R0XB1VMRRZ
v3FKce5YLPpltgMSAxuBy7+4pwxNzjE9QXQ0zxRVwJYPLLH6Xloj1iizd//NbB0A9YbPCdZ6qD/B
3IUxs3Rh6D7YtbkeRPyfQA6nY/m6ZiV7rirPBIDZMrPhnnPC7Xk7hy0hewBJy1I/r/rfILTf/uW6
7LmUXXm/+tbKlakLpZfJfDV8Ex/awsh3tOioH6v2Ab0D5BaT17qjHzXl/dOIVKmQyuq4K3e5BQjx
lkLG/Q3ZeJB0gBXRyRxJ8/L8LG0+smsXxnYm5x8Z8NGw5ouLYqFOqn602X21YwaG61p6kL3zXoD1
HNx9zQ0MDIhkarV27Ei0N3u0yZDbKRpbLIATWUqMieNL50blRxUR7gDWmyQ+t75tAYEU8cKToiS5
oEzH4OvE5ZSiVdHE1kZQf47zN2vXsx1rayCBxPzAkSelLLEdubtKBEEYP9zw5KFimcoCbMyx5aoQ
KdkIQSyKA2+bPpJVFYSdIZsaIOYpiHmc3aaXt5wQxMkQPr3mHKqO0BZEq56sjcky9HkzeRQBERcM
gv+FvyWwrtrPRTWugs5Fd8gNdd/1UHpAWarQZTFT20tHswsSa91ZtmoOHPcs38sT8/1pSpuLTQ5T
lt7FyBxE48WfTnN+6N3ltuzXCMI7sdDzlpFqYTNF6OrDPUKIP7/F6ddy7lwXTzhZlSd45NBPb0FW
TYhrhXUA+WUc7VKDazxW/CUDejwFxb2JKpn0NIBuNT0kg7oqVVW8QOzCUuR4L0xb1qDxeiqJ5qvo
XQ9v/5t4NoTYymubFMcCSY/aSG8QCNoVkA6FhbRYRKnYP/inTnWaId3Mq+HsMvyByCGKrsk3Wr1S
fvW9aZuBGeSvf4sBnz3JOxjmSgPFOGEs0Q02PhRioSAK7F7JL/bZjK5Ook0RjVWNfockmrE2bpVU
ZK+xoDkFDiMIbdLGBXssIZOFyuxDtl1NyrAYjtQNxurAXJyfOgXicHsTRjmTv2yKPBt26A3xzZNZ
xImpt415vHYIqd6UhVFlw+tKlytY08XTNSgoQZH8oQChgomLJB7PT3yee7ZdWKblFG0q1st5IORZ
a8iWF3s5ymmGuKf6kfZtncWcSKvUB2ycj9oAraVYYyd7M4QblzBmsiMvYBlCinLdn28hDGfq9owr
KJdejV5m+aZDRi4mtzFktkFSXh0umEybnG4PUwKEnbo2stSki1xChm2Tdg4vtU+ZBdu1iiCIv82T
4kPtzLJbJgBjcRP8Ww8ZOOidmVWmrWbqKJQtZMkYts8NbtnVOox5z/RvFq83X/ArilS7MArytVuO
fa67A1Jpt2az9qRrzUG8c1TZurEl6r2/qk5B8z/+BfLdTBcsHFxbnowkqlYp1goLdJ+I/sh4QdgC
7rkPv1uwoestk8gPGYo00g59oX+hpNcnVhkCD6un1lG13/+Mwe6jgPBKMBd7XXLKdhqijkepo9D/
DoNFvn8/fVcHVLg7MvzE1vJ7rVA1sRB2v3SSkgk/GyBtKuCpR44e7FU4lY0ly9cEBjJ/xmoa77a9
wmjO/2MxagLRTErs7cUJ2mBlPWB99YdsbwWUQ7WlogRbzDX/Sbk+gOkzdWoWnsi82bCfZzwhAIiJ
sPiyaN3+XUAbnWE8WC+aHxHijevVY+M0fGpjTSDLlWxY/LJ7Uh4eljzcOnaX0qZuIoglMxmCX26P
UMiSIm9sCD0wl2qDavmFky1hj3srQV9MtMQLiDfXDjiqcliCWnCMaZlEXvSF9CZk7qAcaHUzUbjL
v58/JxfKG+CPuP+3ZxE56YfYWkHUxlnOFhbS/SGSoEcoFPsBhjqNhap6chtHqPaIU/HO9jl6Phz/
RXn0YLb/jjd5RZUEpakFUBFVjrUMscjRKcgMP14oeQJmcrLxxQNBoTBQa6kpODvLdGRY8wW82I6q
akTBqZdhyKMc22ViFSb40QobH7xx7rWVZ4XpxKzkr964H9Fg6YFTNZovyP/S57/Uvyzu1fdr9pOu
LMnEEBQizgqOb89XTE5oyq1Ij/gssIGsU9Wc1N3XxCsbmSOJvzph7Op85BIRJEhojIX+uZbahVPS
p/KHrR9ZKJ2MplE0YBqHoEkBlQzH4POrqzZZZq/MVSKYQy6GCiKafCXGZtC6QC4jG1dgX/Tq3wRo
IcKWGlYm4U7nrXkhTenqSQJnLHelLlNRjIZY0wWIrHTZpcGsmcLDqoBeNCv2p5Drv2Rjn4oFHiPn
exd4swks+agZ7/7/m9VA9IgH3wYlEK5dW0Fqk54vFGmo0jx1yB46XomaaLvIHKY/GRWp1S+mAop0
5QZ7Y9RiazB2ALf2GPa4l9gWSG/BnmbMuQapqF9ppNAVDvHU2CjUHDpLIaIo4IH3D0fi4y96fAxB
5/hD/RYWwhXoKmaWdTE+wJh1cqOvE7DHLAlrBXDZRxt6yJd7yeW6p4lUp5oL1qwQdQTnF1sF3rp9
KV4PcIrQAmde8I4a5+QlCusVyE2uic9W3AK25C0zle8/Z/IysgnXeLOiXaiYNcU/EiryRxj2fQYB
dZ2vNV1rLvGcLguiNAFx3+2w7wSKv5xmTdF/CZdC8NXecC+3CTbU/xNPS7z1hifdd8qGU1viGLad
Te5Lln33VGy4upFz2ymarjzGMFcmUs4sIAgQAcczeVgLuO0MlaK5R/UXRfTlnCt+OV0Rw5/2FDPc
hPHXreLERgLX24scQXDZWPcV3HsTt89aLxs/TSR3+mF6dF43fnaTO/cyhdMtcAtN8XYX0j8/YQbr
33ZIeJsWvAg4FhcfPMm+pF1vW2KV1qg9orXpFnsKm+f79bZpfaaMrVhOXfzssgETWspg8AyWcB3d
1Vj4r9qZFLhSgeWhpQGmtmqj9X4GRpPl9gM7bGBv7ALb1dFt8C2xbGBEnaMkX2cPM1v3TwoafxWZ
DYFWuCgoS8zC/wtsRupIxr90NsaWPlGwSKzzlJXflo8IR455gFK+BrZx6OsuL+CGFT1rPipDrpbe
/a7/YkujXbqFX7cnE6f6CwWTMDks4AZLWc9WsjN2/tMkXWNIIW+WDFZ7kHT2ci8XCL1v9WnmwL4q
mrAzMP2o6DLxT1ZT46PaUgHC0a09u2OjwJtgRYW+f038OyHj4cOHZCFhps401t4xjWHtrsq3VJKF
C/nGTzVXmb5w6FTeAMvPW2GV6Nztc6FN7ppZZj4uDRivG6/j81J0eoZ7gOxZDwrRzUzjvHKRE2w1
tXj52iTCwp+JUt+4deJYEMixin9rxPCXWA9ZizXOzkCjxuUjAzvMBHeoI76wvq3HPGNZnkWfV29H
KA4zfj9xRnbPxARTvjfixzpY7S7yHlpvh6tsjII68Az7YsKPxMNOlovNIxe1KBeoFUEhNnVYbS3n
XbOt8khZ45X1YxGGi+iPzS9XLVJq3onyUNvnZydmMbOpIzkwjqjSNet72qdoxl9DLkr2lL5I75Uh
y3MMPgFXCYQhvO1i6mvptkYll8s+uzK0oGZOtCh9jVgBxMQXoWAvnGIRKQdMAQaFIgvnHW6RgApp
N30yJ5t6wisShYreuqWUmxnVJLMvWd6HPE7Ro9YW1Cacy40Y+Afybw3Xk91Fgdv1QtOAxGEavbOl
Djqz0V9ZRBYWVkYGsAk29Wgqv+DBoZepsF6dCgjn7Lk/Y8glSr1XtLLyvoa3pSVwEwenak/1/O3J
EbjrJofFRn0ydvSVdk00S+WLlosoUWQYZmkqEqOt3rsD7iA4rMfTHtdrZ6ipDHunfdkPmljV3lc6
Q2quRC1HlSZh+6kJ0qd4/QbJajrr3p7cup9dWvIGDsQSYIqBHYmLr4bZ2W++Q00/UFrix3gRfBRV
0Ftm9YXmPdH5veAbtkC+jj8M0Ml3OegEW9L58HILNoGSTksR+sqZ4U3kSurt8xuwxZBuV+Tozbae
scjzyWH2IUojMvtSJ/O1wfjSzXRSoOR/t71Q99/IjHphk9T6cArHZxSuGr+A0+efqciCqxz8OR+8
1rydxmp0wg2NpxX7gC+wseKzUtEWh4VB4WXIEvY37jqliTDnwuGKH319EWij2EtCjEle8RYA2s+u
gkTIqv//dx92QK4rnV9aW2C/Mq+MQNqLJ/5AnwCQ+bqhZzh2Z1mQjv/cc1b72UB+EGiwnXHDRq2a
4hQucblWhpPMgmsy/Ly1heu/wDPsKPHWqzThpq4OjflH8OqaG9Czmk+Z5IqA+E6e+7XNf8vOReNq
HLs8JAx7LYLOyRAnVG9TFdvzz6gh9c8udZH6B/+gt9pgiLg+qyp6larINeUjfUHfha3BZN6GVcMc
87QY8ansZW8YUZYSTZxRUkxAZIQpYIUTUdKzkJZ7YDa1VkQHBdt+vi6nXwXhmQ2o96ElXZ5HbAVH
YhTr8PW8toBsoLesHx67Ucqos4Tka381VbLsgJhdhGUUwAEwCYhphujUzjLqFVGNi66ZOilbHSb9
cevGGf+Zm9q4KtzkyYjRijAzp3XDml62N2NnClSf2N2L73h/Z1NlIwZJhlN40FlzJEawxF3DuCBr
hEE7EhcJTRFRICB26vkzgwZ39bEaH210idj0OrVZFVXxKu+wO1lx7bYqQghAEjWB73HI6VgESpAw
gsQLzUANxslWM/URu6tLDqvu1ZRiP4sMbC5cQu9GxASrI0tBqs7FBesGeKnpj/h3s9j/8e8997Al
htOHL3AfqyoMwekpCw4hxzM+jpazTS8OKr3PNGL/eVdn++H1K3BogZ+idYpbiVVGg+LE5JsVb0iK
SCxZHIFsyFsEaP5eKDtFS4wNgCkBFmMMNnuMi0kewNDAjTj1T2sR5MYODf8Fb7vGA7LyEghVlQGz
kK8LzXdKcN4nj6jEJqYAyIXtjOK/G9772GQZ4GngXiHEIayhLmAJoH4kHaS2H7wjIltfMqIWik18
QqJxMRzAciNogzYnbrBjJrRC3o7IMB0VZ6W7dzC2Un4HgJIuxqlnnWN4XYCvwfIOCcp4qurL5ZyQ
GpXordPAvTq1M3uaQHWOPTI71qe8C3u5l75sEveCg8uZbqK+W6xVzZyFKCE1zidB9YqYS2bE8otG
qesfMPoTxN9/Le8DEta5vMqlg2tLdbhD2O5WqZhUaHEs1f+EJwAYMO1ngZzpWj9OScadpHuT8lMT
Iphhbz5jTC0/5sdy0KfMwVCRo+fQNK+Q5E9juZg1HL51olJ3fj5XO5jV3qyYtrBOTAYTAnU0RuLz
KnpB5uF0cObNvZI6/XuuE7ElsSGo+CwIXi45mfzCVIsSCpcL8p046cieEb9EhokdsRLSQagHVKPL
5yCmtQu5cKxMOGLqNtcw9yJanX5SVy5ih3rf0Rqs5o+OAJly89ZGUjUTN+buTTle/IldC0WyCovL
nnaPYMqx2k9wt7gxKYNJzotjJ87koGBS4MiPkHCEWsFyyY62HpL737i2feha8lZ+pUeSFR+1EHpi
CIMWDBxOvNhsPnDzdnxk/SIW4Lpyh69ScVargjYaTZUEbwGFV+fgD+AkDdtXVkwENdSG1HliYR9o
suQ34ObikBlQ+vCzLDVJRfTHowdYahQfoaoRT2ceKMycergSC9ruFby7eymZFmkKTHhTHjCh5JJC
Qd7/UjmRqyEcqzT5dYGTlyzXWDvpB2fqBMe6IcKOXaQq0tUrtLlNfoLEmVn+LNnqXoYYTUTsZZDQ
nWShvxMaVV1iT1S8+JQsBXefrwVK/igUEGZcazugzCVk1Fc/srxKGxp5J/7sCWR2pgPNqTdYo0nF
NSPus74UM7UnU+MTn/PJAA1pjujdvLuGi0P/vw0L+1IR5MfuHMFkNqYzeYP8DOFL9BkSAtbqEzwU
OIJO3EuxWmLAIiiW7nHLa2tO81Kuh0/W+6Wbp4kaQZLNgWWOnHONskaYn5spaRQEfP24UGxb/H4D
BTkOgZDyiVM5p3JsJuPVBuhOQ5NAnXLSvW2EmDJ5cgbzq4tKWWtSt7IJFqugukzO3qwJv9BOcIw1
iKQshVo5Waf+c3pLjYW0UDK8Qjk4esWTTZFdTGEFr4bSeKua+zjX1qDyCXSQlhJHJatP5gvrbxH7
N4JBnpW023KdKygLs6K4X5u/yfrT7qMgwn/brfjPM+g2Sevrv8hOcoP+axcQTW3jcQgM9L8c8ATM
g8cL6KvtoXD0MvI1QFl6HDg9bX3mh7iek2IXLqiABCFAybdb5RSXRrVzVgJYjJXXpulGSxDQXSU7
v0NUqY783QK4CUa54iWOILHye8VlNSyyr9+fgt5eOks4wddt34bihX02EwziF1po0poY6IOH2MVS
5baK/ZkXRZWn3arRtC6bWY+/VPlGybnHy8aZae/oNnNbYkjYh5wmGyhfggJUHJVf0nTUQmrNvKCL
TpSbDPL+DcbAVchD0AZE91NadKimd8KwaT1ADKObe7M/US3Iz+8O4P9NZdVS2ZSt1qO1xtJ5oSxJ
BFAAMINQRtVCkfoQng/FUtidGqa0z0A/xWP3G3YGotm4M6zd33qv0nD3XwKsnUJTPhlZsrbRmTJv
3fumPX4GGgRNG8RwmaSX/M6eU84N+UIdnp3zpcOsv137l/WjsZcm1ji+MMb7DKIh1PJ/I3pay7cW
wOpzMudixu52XVpYVZKDO94yhdB59avG3OFxkukI/nPiEzGgxUGaiMvENRY9SFMx4VZhDQK/KQ0O
X/F5Q9cTDmqj7allKzQtqrq2KA7GvrHW0K6YdM+IQwzPtfP4YOoVQeQYeaulZ9eB86LXBFwqMUUu
ZlVykzqT1e59XQj0HpuJAl2ZFMPH9cUUiuxHXkyKfjEUiRb6aGvOWMND0vv/qu9WbGiqTZx01mJN
9+lxxITuxQDMreyRbHaIcMtFHhXK3m73gRPGupJr+DGDGQZVC5VKLpRytwp5ESfqMKZv+CHoahsu
gs79sDe/B5sZCN1VmJ1gcsXqVmfsqb5W10RtqdJ7OeRVCR8Me7MN8j1wnVnBfqqDFELzS5arE9Qk
g5kPBrxzXm71SYptPJXY/gGkASvRj7Q5Cow8gqlpXT9MtinYbEw9QHQ8+d6btR0LaWkIDjPXQa6Z
PUp8Bw7nboq9AOdXeO0BNXkD/vTwlOH59ooHjuO7gYb4CbYQU+bt80Ir6NBPuin7ae6oRrMtRo/w
MqWHpZOv8o31Vb/XzMLBfPSuVYssBiD4w/mTaXoGLDB/MoJGCgZgGkDX0+4VWhCXJzIM7O5bWmT4
7NBAePvinCfg2WV+5AUC9G0zDnFr6VMP5B/RvjxVEu8nse/vsdUGHVeM90raCExwNQPR+dFeP52C
ahO64WITJJcYrA7ItKbi2Z7SbL5p1Wi3G9rGBSzs63a2JHzhvAwoSLEkJ3YM3WPrmjTcolmqpE0u
3W0tnWwS4HPcypPoSvMXVonJH3roJgr0fuoBiixp00BsWoTESBNOvtkZwDwTJoQkh3VJQ5oY2RaE
oBTUubmPPOcqYTewuKj61ImMQjedQmvfWIEp09IBU60MRy3+XMxXcrmwXwYqlO0qtnCQGZY0LQgm
wKkDbHPAABngxww3EMcj2w9WfJSusEbbGTec1XX+/StSNEE/MU2OdueLoeeBXyOvMCkTZKT7x01Y
xKLKGAeSszdV+fvz/kgeppJbnfw18rwbxJeI3OZPRF790Mb/0r/XTu/6rbPJKagCileosd/Wm62B
t0C6MyTzELeeBSGD4GuN1XObp+owOe5Y0OA4XcZaJfTjYquhAC4VHROj9cRgsztxWXHFiw0pS8Tz
k4GdxkEbiuRaH4uxPSgLowOYAUdUyawFy8qrHWJhTtPkQLNLXItr/BVvEVezAA++kMjR01tmA/C2
cHhuM1HXuAbcUYFMprnn9e4CfwtIbI5i2/xgo1keAhehLP7ypRZmYjxdQ7MAX/U1JJwWC+VYOLpF
LVD684SmA7a7CzTwYIWJAeoMirIrNUr4O2SLERzPgVM6Q+OoPU/iz38uXenEZUPMQCLuJUZQ4+rp
BzmEqu3pTHm+SDA6uPs7F1caNWpqX87kj2oWIxvNMOWkal054WFsjzL4OD9jcEh3mZpXISeRUSfX
86QtNX7zL2mYuscbSJhULnvQokHR0NCPaNlSDiJMo4AnZph6uZ8vu6EQRA0Z5QjoYZcOAeD2ECPD
J1e6VpdmrssY5y1AyIkYGRlKlTVi+7EeBynnGK7K+v/JKg8aXJrCOjq+YGJ8mvrixDtrsQ1knUq3
syvZ5Oauv2Vbcp+arfQy9JYBLWxRqYqjv4X9P2aLs2J19uH/XTnIDt8ziB64zwzCkGzm7bXvjnUF
/jT7MVuW3uNMqe2Gri4u6pWGSYzc6ISCbImXmW+fhKN0WyeC8D4s3SYg91p01RcHpMZby0akFSP2
UJb3tGAWRZ2CbsfGeQur1XpBAiyqPOBAmjMk782f8KWqnDkYXz/jqWoaHnRTuxLF95cn+tmuTNYR
LFwcjEDtVr0PgNtp1K9EuJHU5Q7A7+Gp0Wks3wxHX8s4TdKV+zDNXeChQFzsw2TlE5YEHdfM4WXZ
OPpSRk1BuDwZNwJoxVyMv2mLV+FlmhCJvY3tgSASwstfF+DE32DaNWw7nm/GKRG4girnHlU2/jZe
C+32nHk2/QoNpZM/s8RcsyMTB6cS3fwfUxgv4KTONFbJo+SuHqADrJdIK5A0mo6tLchS2gUJKeKw
iD4d+SVzY+naqMLl81lXA8DWfbOqmcZ41FoeExeBNPR/ojs9NIMkhPScpMQtnI07IPimM9MAelf8
UAEPAoTm96gfUXg6nH1sC1OjmhLbWgQVa6uRmSGg8wmwjEzLsTuvVhf/gnjQtMmlv3pxf4FVATnZ
KQVxeVEBRbtX+lLFCg64j8rQww2uBlstZhcP5F5lyb/fs5fwpjajGxrwUav5OeHmrV14sYxyvy0F
nlLueFaKD0kOQ9yikYQALXTqAXsUH8aGC59vVUf2ZiAd+boR7mGtnBQrojv8X3HkfLa3/dbTk600
eAAK/QgluV3cGS8qiznW50zaJVZ53YQVkLJ9j8ssuD3DUhA4GF2N3XDuF1CZVwoE4e+ZyrCAHKR6
WLvgg4iE2s0vp+gjqvF3XFCLdFPEzduPnj6JXfPDJVg7FYWR9KMS4TsU8/uAraUwO7wkIgxwnn+4
GZ1uLzXxonz1de3I/A2PPb2JlS+UxbC/rHUZ0vkTR0MILiEl2j3QR1rCSveewe8h2qQQWyMCQqi3
5qJ3towyrUJ2JvQEw72L3/LR1YXqK8AwD0rAPLNdWhthAUY1UhYrHQgA6Ji3cFV26h40GD/7oIdZ
28Li+ffcQRzHembKJ+RGGGPQ6nBN+zQnqQNjIhfTLcyg52w49Hzn4FazJys3jRiAKwcszncaTKys
L5xAoxCw9x8BC1rWlGxpeXTR6iufyqq3NwovV6eZEdUSGhnz1Y9JIVGReGQmoRmBS9rik7S1E/OG
eHpjxYu2fQ7gVga7pEy/pLuDfrFyuqqj/MSwy6pg/ajpUV6Auk868RIXPsvG35ke28fSJ/GHMfNn
9i9WZPO+zZYc7GbIpksxCnP5i14pOdU6g0BcnexcmonS5eD3j0ykJN/JKpo43LHeS4MdH/xvLfB0
prptmub+5VI2+DtO89gjOdMQbm1Im2qjuH90lEakLwdwWi1l7MzY/UpepPkWF9a44P+C9onqPnXu
IbcQccBSiMbsatsOCxiYTdswdBUAdYit+3Xuh4bOw4RrzKp6PaXDk/X5sZjifyU19bQynw3020hx
WryFKA67B9LX6sAxiK6T3KmVIhWpbXFXwMBXJJ7VKhAdyKQjX8tbrCmMZrn2PCaWlEyGHYn2mxzS
sKciMNmBMsYoYGJXm6I8aHzaHIVXLupGIWoc85pgkd1sRQ6Xj0fbmOH5ktRw2fW7gdBMyWby8uzX
UwfBQdTSHbbBz9BAQFp5yAUZLnv4YPCjvvnPpzxvZZGJKHAekkuCm0bButexnsENY3F8sidP4cLY
n0oXQqGznmuJYLigfFA8GMXoM8X9BAfbsWQIo8RmApEU8WrHsjYTd/xeJ4beP/K34jVJeP14nh+j
f3qUsCOBQu4rHH+PwdyQlu2mRGX8eDkNS2VPM/KTCtqa2kNUO/RJTvTgeyRLCsE7Gww2+tJH2hmO
XFF7XCe1SPSeHL9d38YrTEF+nbykFMwRz0IZqTzxYOxx1pJmkbMo322ne/UPZHqKS492/0YLo+oK
Q3ECB1XZGaGIGCKgxJ+0lPKoesxhcvAGNELINYqW0x5zK1RAk77CUJWKRmeICfLMXazkdYNJdEAN
V3kN3eWMcpIIyl4NqRQCx4ry/ca5I6hMJ4DyRyoce/8WyQcvm/h3DseRhYPfzmUEvXQFUlYYukam
R8n+OG7rQIGfpKEZT4lhSZeCUfxNr8VfZazXHMdavBwvY+HWdImx3Qt5GrkU8JAeg8G+BE/pBILo
E3GC6bMB/ZrfeaN8jJHx3FL1/Sc44iSeXbNEBS6bZRwJGvSSMQXedQ7abNH1AB8ktkBNV3PAEguv
4yAMfz+eUbAwHpXW0XUqiZIzmQxL2F1oz7dLl2fRfOWfGbmwK2RWTSg7s5ZnzkIgT/27nuckwgz3
7zrYFkY+rhG8xqbOScWAET+rfF02eWHNK4n8I84tuXnGqh46CS+cU5OQX3LSk1GqdydQa5DHNrmR
m4ECy4BWMg9ofmQakLtpPVZ7e872Qhy6Upb9QQZTEzbz8U1dwfu4k9DAA7d3XGpmBpyN0tyotAEM
XYMv8A3BlfLys0CzJGxvYSEWf4UWGnLvMxx/PtQEBZXCDuhKgwjiztMk+pShmPzohyoyx4+7BUvv
SQ/T68ksOwHWEq/jHCvl97xUpb+L0Wz2Na19H4kPC757gEFXXImFY0CTaCZvnBSOz0ryeGsJbk5V
umVRzci+Z3u3e4iU8mlCbv56OjF3+NvrBrSXWKA5QKybQ7h9vznETC3TmTy0xyTZVyplx8JOFcuo
gNgPerIEDPQD4/WDY5+lwOA5rHdwjQerrWsixAZWuWIQr5OWb+vBtwmMLu9sNjfVQ1bAS6UeqDUU
x4cMdsSey9jnjQi9XjHmnhV0ec769vi0T4s6l0CPuWSH3NRgpPKyJtMWqynBru5UJf6iDVjTCwFa
VQuZ5GUx1tmmaXIWCQ1pnN5WVkRWu+xKzXWTVQJP3d76lu8Zh59LE1Zd4C8iDGI+D+pSvapKHAXm
smDZHqJ64p180aqj0EqHVh3cz4x0cWchD6W6tXS79triGtZ1AiQ3Wy5Ds3bYEDCteSQNmOMBpl1C
0Wc0N3UmanZzSye34/vwh5yRUC0513/y9trtrBYPuaEc6p9gNaXXc0t99HNZwfva5XN1ud5Nd0BW
dYSwu5kRDTXVgilRGOvpsuzlA3H5em0wpmjnFLtiHv84pfz17vI/b81k1vJgESptuRnXzdU8iT4F
z7Uto7q2v7b1Vl8OvIOqP8r0C2Uch3j2jt0CO81dkK/I4OFu5wNHg+IFk6iWuZX76CgmDmY6TMwG
zu24+4zB2dCB7vDEy4xVmHvoAq9LvZeZKgbhM7Y5e2gSBuc6bF8HDau2XwVyCYpbYqRBoRUqKS2v
WsJggeaEZCB4juG4gIuH0i9dJmK9DcpTDouiaKbPL6Lcn8kDGYnyNxlkgukukRua0GzFntIhn+1d
CUspOkVvEI03UO3rrbJV+nQmxIGNVkGSoNXjtxZYBip7wTD6icYEVTVuNHvjoqhCKZos44vAeqQR
sVSGQ6zRUXZAsAYZA1Not0bcSwdcvNwe+FAQsphI4tahi89vLsNnyVQEmeb993pliNzx8UGgw6EY
NCVvCOQdFiMFdru7Okjh7npgRDcRKRehSU1px1BWvK/phgQgwKrhIrsL6XRjV82lRK5iE2PfqMQW
kI1xQJ7TB/7biUcQUVo7oK+aqaHvcvRoUFehWd2CbDhETGqkDLnCqqdvNlyqP2XdbsOjGAo83VgO
vFHxBI8q+TwSniQV4bPAnAjX8FeRUQ0WLjCZksFibwidJP/gnaRklYanPeXkjYOqMZqo+UJDp++W
9UPsB/y3OX+npUeQ4yJh+zR1G9Eaw24OPiTuhsPHPaA5zJXKZQ5VWxPmycQifuQlWpk/dSm3//bU
UIB5dIF/32oy3KNRLfk1ughzoMiyFnshfKPgDC627b6bR37pdOlM1t4IPSMuqXulq+89DZ4zlvgo
kvsSzkOkJERJOl6tEFyj8PpECr5eupRFUigB6Pu2B66rNtSDnA/RvPFbpDcMuYuBqmjk/UBzT6Ff
5WlewpTTdURvT+mxsWez+/yKnqHfQki3IBs+wz7X8+KSdTn22KeWeI1fIlJLMHfVTPP8VKZtot1P
pPcssK1+I9TKSe3ES2xYJHGOUAwZCeiJ6sZf+PjlbRDic35pIOPb1aNhXtM2+dB56oRqzW/oK5AF
L7WbLeb34cHNHAURwUXx+WejDH9slPL5v+fLVeh1JsXKYcHqpw8bN3z3wDw6tfEsAoUAIPZktCxw
5sp0IVrnTYmMhBdE3aN/ekm9azQPZdPheRQVETzQ5anR/Rxzyj6q49BDw4csBQ/dgZZWGgI27e/a
Z/9nw8eSZC2CHutTgcYtEVD9myl75fVpKKOeUB/RWgBlyJePUphqX9lAstDlUpPtFiCIQ8DiKmyo
jH7PDUYJYyv8HktwTjTfhupRwv++XpbxA/N7GZbYLp3xJyAdbYnfBTSBElL51V12y9DoxmgfbbNq
FnmPx/MV7zuKPujIhY8nSMZHcTfFhtqBzGdnG6xui4Lm9fTjXIf8OcELsSgFlEdSqtWLNt15Th2h
kjQD7fyJCM7TzJR1V5m52BlYDL0OVppNysihmVf56HXYi2n1L0zjSGhrw+Y5o8/ypH0gtHVKyHpt
blBoDnV3nHvDXmyQGWJDLJWa9GSdQV2b7s9XEaoBRcQxc2UqY9ahVFHpP6I7NCoFFQBsV36FtmHM
m6S2YHFLrlNbgnqyowI6RuhHObzzE2v8IU2Cpq/wsZoir5VGmTyFBhxPed58NS1oC/OyjGJSSYCe
yNMsgfXoLFIDkcN6T8QjL47ZRaJwAuKEFj9ivZmBufxYhoH4bNYEQzyJ77d9tUcCSI+u9M/KYWTY
NGoq9bf8WWRnVUNzASWfPsJI+jcch2yS/n5yfH3g9cl+5W35P/9f1xRpM15H06IpnTWXl+ht9VrH
WGeAIph8Fdn4J6h3NpW2FUf3/Im7i610oPdQ6Crmq+Vfgvj/x2nsJ4ClTYh2M/bgdohbAyGPO9pT
JbKoyqGt0un5fPR8OPr5F2PS9uf7eAMcaZcEKdbjsoQGyA+DvMFaGnbJPl/IDKPuyjE5B9tAxaUr
xbJHVgHIA2PEpuz7cADeEF644Rl7LvquHyE0xvLmOYtRz4iUWtTQeFmXACtNUB5hJgsvoyd6uREp
MCTjyQQP3mxoEJhbk4ZoIYCpDFbCd5Msnl0tPd+8SvN2eQJj2d+GHmji2cqooWGsyeVIeXeSyVBv
MAqrtuEYIRHVNbWiPEdx3uhsY9uply2pmCx6/Z5k1CjuGiGW3e27337OpaF+RUHs97RWd+Io3Zzo
L6qhtNIuDQxqz5TnObdqkLcTOrjfDLnGsh8IuhIP7pvsFiC1E6GknVZxbGD6UYh/snfEvByd7lnu
tHwsX5Upkc0tNDffavo6M/3lPNlfSCzvS9QDSGYFs4W/pbKCLVoMHJZiYEaudFApBtJxTq3Ij8QV
hrtVronfSpctYFKt+sQtlm0atjRbLz4+qPP/LhsuejvT4iVHBHEFtM4wMuegNSaPAAfaIBC7sm8n
L+1m8f+JMqnxpulXQiKREfpI5wmAQImMbo8XCk4TpuCwzJV6sV2WcXJLiyMwzaT5ESxEBoeIxfEX
GbEecAdDPrlW5no8hev1wEI54ROQ89GHRjgHT+W0Ust5L8hBNv8RBus4Uv05P1kPpRfB4TwVrx9R
Y4mdGHep4ctRFq5fQK5lzUX1Y1iF3pu2e7wsRLnZmV4K0N8xWvBOaeSe7sH622bVviqChmJ1xEw2
hRsvCz14RUNqZu5yHDecYIXMXtdD6D+1wLup2P9C+TMiCSIR1aUs4m06ZbtaWPgq9HCHRinguckz
D9I6tcTOZxiFksY1P++x4SimuNxfuIDjFEmUAd8Ey091TnPYgNjXnAQgo/qi/D5TDTzlDDvs+oUJ
0hf/o7j9GvV2bvVWC92ye2wFbYU6sace1TyQjJMklw20Ob4Sgmi4VgT3EDYHWhpeT/10yBOvH/C9
jb4kc5xjVrJVrABVb7QujyPaH6wvHCjpC7hhssncr/O4rAblwE0hP2jMDZsYVz4ANXGwtT6tCf8d
uD6whuA7bcjJYzswTIAaheICVEyXqckE0/9oKiJco4YXmBhLbXoF8/V5kgCOJByjG0LJRQwFyafw
GCYV/qu2pJ86KscxQH3892LBzDLxG6A5MjNP0LkANTlSWo0yEhc36/0OTXuQpa9q1cYQ/EfNHIo9
BA6C9BBiDzHEshXAKoUdKFU84cb/vPO2LXhXKcMNdeZ1d9g8WeehSEvv8v8L/196I+MKZ2dwk5Fd
sHUQBtem9oxa1NKfpBIX1uLZwxMRnnIb/ZMqYxLI3n3oDaoYqL0MmmZTwWufqC1yrTgw4xU4qvFY
VWbVOgKroMaYmPk+2ifeNO0hF+04gB5HysRTwtnxi81XiPzbNeteSZw4S5ganY2rWYoGDoyZZV7Y
cfapyYR8poDQrIknENzDe+grFHr/tX1B95qFV5xSqTIfcTiGwERD1wSbVZcauxIxCJuHIRGb4nX8
gq/QJTKwtCT9VctU83m8XVmyZ7g1d5J8M6w93Y9QC7kzszKDcsH448WC2AhdPl6TBpg4MNjer8xf
IqmaTkt882wyY0XSg9cqRW3KXjxFIWHqBYGvDF9RJPnV5Fm9CcM//6SlB5ebrVHNHVCvBgoJSA3l
px9D46FyPlIlsYoKMR1rGHYbg7z214J5EDI6Qd03a6xepVYzpnyJzOIOm3UxUb9QWAfHrHlPXhBN
7c7V4ROtdTFRg9UwTZG5+BxLtUR81nRe4l0OvtQ70ayyv4bqmEMeBL2aQ/tv8dfsn1NVDXUluwVZ
1ylan0jeK4xsKU3mPe3zwuwt1VVNGAc/wreuBceRA12H29PCK9pkaaoRLi4+j96y7FEl7E2BuxYX
WikTTL+qBmDAUREmNqpyj+XDX7h3PCXp4MjKJZAFo+CcuhhP/xvTR6Ux5nguiZX0ta1CWE8jV9m+
yJs79zfUNhJaBPqtZQvvKzRFN5jnvsxZ3cxRpcnGyFlNH/OIxABSwovs/Y7zI62YKdzrL7gEOa0Y
Ne6QUyfNnEZCwqQx1D1hI/1VCdGqXHF99IoQ+qM+QwKHrsXpC1Yq6XAW6ifaiuxHnPOPEPV+JsFL
RnZoUbgX/Fp1+I9SlHH84iXSpwMLXyaVU6CKX+El3IAUUdCE7Lq4vW87EcWqByZumioTNi5Ajs4N
/PiXagPW8IRrM1h1EQsGh0TwkgFXLvROkOPvzrP03UZi+Wj/8YRxyhA+Jhbj6PkGeaJXgB+hEwd5
Juex7b7QBMDeYHq1nflgTc2rkssqnY7ut0IcVzmfS1EvCoRBqEU6UpFOnil0QTbfH2T1O7wf7F8Z
YIa3ipEiTdhNX7dXzkLOAVMigOXY4wfTAql7w1tEIRRwDlLneG+ym31XdORxUiVt4zXK34ZgUir9
z1wWAUt9TG2UflIMGDkC8FZx2iVgD19i/0N7m7Q24CacMJbxdqLJCiI03M95CTCUp9zVE/E/Cvvg
SNwaPGcZyNau9rpq8JdvEOAWjillndaTOQg2lQnWEjFNwy3anxGHK2ZiDZzdmwD4cXmxOMvIuZ8l
+HIT2idC2YOPB4AijP/PSJA39fMFG8YFH/mCl8xj/TbHYEWOWTXEQeGy9bYWa3NBIZ1zp4n11Vzg
k4PdpeRYxh8UfRfuipZC5sTgo6F6kCt8Bi27q8f+3GkrdN3Fx//KtGsZwiaSdHY5Qu1kFrJDr+Ge
SP/9MgVNmyRQipv598GYII38wSInvAHv/8dz1hJqFQKt7df9EOC4KYGG2iZTwPV+OEGjZFP0GoUt
FEl/DjAXBo2eMTxuKUrtHH3NOWwv3abuZR+q8mLhEHkm2MN6U/ZkorV4D6blC/6mnfy1UN+x9BBu
KSLgWT2wZ8tLleMWp9Pjia7XTGHjPvdDOJL1Sjt2noeCT0utye3MLYsF7i3BnlaRve+Zmn4JLqq0
Yw4Ow8ax1ArROavo3TIifsj9LiSpx4J5fFuoFNhHWLStkYFR+dh4aIjMdxb4/CKcyC+G3A+MhmQ7
WzUIztLkHQJH15D+qd39PjFmRgXmPYOLBjaBqnQfIpnO/oglCgDmUbdKaKwaBuzmIpK4jclwekTs
51kvrRbsMIL0LnhwiS6efb1Uc80I591MD0ANhjV6UqIRD/cH5+A0YNkgvUj4QbM6UY5Fx6kGmfDI
gOD/d83H9h8Lmi/69Up4y+N2uVxpEWcfJNWRl8w8/33zcsi7Lyf4q97l2QYkvg1vy51aJu8gRnEZ
TqHlkkOEivFmue1oidF9xIlbEDAsLLzHdagcTRIchdMjlSW9NlnoEQa7deDUy6QHKF5rhRgMk+YL
S3sGlIreLxyzhM68Td9Xs1Hjgdo+DEY3q0KeOMfvyQ2ko3rwmKTEzlrH9xLdgfGHTA5Mw/WZ2eJt
uXO9WJp818PxEYIASZNoJFL8/+q2WkZk9wke7eiBN3rYsdExFS9T2y7YyAwLlkMl+Cb3QVHCWYa0
YJQXJUgptn6opqTutKH9qx9Y3VZ0Vrcm5rj4+j+4Ep1Jm6yp4CHKQ65cJAsGuWfp9P4wmn8V5pEL
mSoMNaJQHORi6b6xb4Jf5ZuGsOJYupcxuLVpNMg+nq5jAvRULJgjeazK8wHRcxSsIgkE2IiJln2P
wZMxYGolToyfeXg3Bx5Doycum0xHPtm00RpANYvKgJD6zEFeZHRpu1APg6oSpdDvRqT4135ud/e2
PoSnJmCiOpsdC4QLhrb9lWtnXumrbiQaP59pxlP0TjRwH5ENdM2q2NuNeeBh2+itns8P3KbTr0RG
wyRdhjIWLo360rde2oDK2uY6520Gf1dPiN+IxZkfyBoPQ2+5ybvbiUT5fO+0MzzpJztjQWTxW3u7
WYNqIOGr0XiGqppwx1sCC/r3jHEaSfZB1k3P29HrMcPm+1fQIDHFpBc7c6yIF/ZgaSKXnf3rPpBH
pbms7/wLMfPeDsK5DxUwsxzCQmG4JrMgnv4Y3g7fWyJzdVlGN3TPH3KoKmIyu+fApnOz7S+8hNaI
ltxu1XRTt64Wotnk+r4Fudepe++iXqe+mRVv2q/TFseATAEQZGOyMA67ZNhW86SOabunpBpLJCaM
qdcsno5F4nECf443FbOfrtChJ5v5w0jS//PhmwPK9PaXNaUwXQ9RQDl6a21qMoT49rMzOubst56y
YjYvOf7xU2HSEiQ92gi37n866qZ6nBoeYfx3knksewus320Zyz5TrP/tz1Xws2ZEgjnRFX2jWH33
169K+9CyW+a8/5kNoke4y1t+NRqvTwhrHm9ml1RZdRvsRkYd66VdSdo8A3oJrkhm3H9FcGWAMA9z
CmwYP+Zsj7jeDRckqseKsPzx61xdilYajWOW7yXQbtz4fcY8g+vlvtAIoC9Jy/IJZ6vtMarZ2QbQ
aRlFA9yvZKaztL2flZtxW6dAmdJnTwu25EitrKtiRy2IAIQ5ipt9gqtbs2+wr1yqpX5RVXK62SWV
3uk6IEkNp9NCoIs/pBu6G/0OiyP382jnflS/uxJhd8tCZS4iI2c7jfzMx3K87o6N2rDlsh8JVEc3
EqJ8eJ8+buKBdyJ8RT6QaIGHKnMqPH5jbwck6NRIoQcCf5/UD3xkCvuYlKsEaoI8vXCqhzF7o1gU
mhWuEiUhRBqyg6PUkpxO/XoV7q7+MrDf7cdppuTQAoi5VvA36nMCZA2f0465lg6TSERS7hMX6js2
HKjyZaAtS7DPjY7ouZAB7w8P/gnP1GBME4geHi+DEEa05YNHUrdzClHMGeg9zPTXff3daI0rz2lf
edc4SJSqt7tHZonSc4Rd3pMBIw5rv/S4SwzHuU/Y4PwwLMimrdj8dHpT1uRh5gHVS/CNLjLJOXRi
/DJ+/jtIfeTTPDBYkltXZjj14FafAaUnwRYvtdBQd4icNMWbedU2jTGjtGTUTMMQfJUUWmcIhfqL
p/rKlPDVvRYzVz5Bl+rRwoC9S6muo4tiRJ/ltMTfLGAtLtJqF2wjb2uygSrWksh0ntuxT5PY7yRE
GyilG4pi1IZea41UhCkGhgeZX5oEL+RmE3kxw0OQJoVUbNu4FiHzP1bxuMzG3W1bOuVuFWmo7iZe
Xm4el0sByGj9najSGg/ypdEA4MZkYCFQ1HTORA+JOU5ynwJh1q6ojesKxX2w7Zj/dXxV9/kpZKN6
6tZXJdssd0v/s6gyyvXjUHbwge5mfY2o6DFZEZ6NGFjqJ0S5eaBwX5LLqgjztCH/DWc99UuGsGwF
Z8oDTqUgQMKWDDO2OfBXLvWFrDod0PGMH+yAC02hWu0c6qXJS5scpPTYoyotLMni2k0kuqcRSYd1
OQ4PKtAvIpxwq8FoUFytCTZkRHTEWAc1HYEp1lkR6+kw9tOl0T79aVhXLrgA8UsjYr6u9uXdKwAg
XP6OOKjdYsilIPuYfoBbawnhR32RCC8IPjDcPo5v7DrTEYcH3s6j1ImT0aY9XEE7tgF+SWogC6m9
gOpYkBXADBRxHzljRuMPVzftGy5ij0jb4dzc73omsaRhK6HOC9EirVEQHZwmIi8ZulNFiXkEOD92
hkUyulWTDg6mHBDbEqJLP0O+BH13r5dqA/wbfrjPMNbeIBJVIZDDR/mA0M+ZNlDPLMrUJyp1YnEH
MjHHJFxSIXP5yL7GIuI/C85vFcEz56NeWSecjWk1ycPmf/5JjV4IPnerWTrbGNOUHTt6AcElHNKG
S2J8I767U3X3qJ6vv1y5atMGm8ECcT0//O+u6ofseF6Bcc7HArJiQ5QWEPu/9VFmQv+yQ/S1qw3J
pse5QnQ1jF2wCgFNz9yaGbjt9dZZBXJEAb1EHyzJSzc4VmyUeUDX+MHzxTCn0Idx+Im/IfYNqcca
oZUONxA9FZx9qDKNQrHRsBXn+1D4Cg3kb+1n2c3VjHXKYVpyq3zaAQF2sNNJrK5FxFKfgVjk7dtU
Kn6OO7+4Z5RZap3hJoyeRDKyu+WUFRBtXO/CE+59CocWp8dvU4isi8+lJM01yeencTAU1L4QZVPb
K2w48FVR0BGAGopgvNGvSSgbTjPfm4PH1o09zDyMzm7sfDhpjsNFEt0UxKQ8BejC/PIGOUmEruZV
lTDMhX/hqVGmn1Valw8Ptu4IrgCNTO0S7je0LwCL7XMejWSwl6wTwZBc9fUFa3Rb5XsbCbUdAnhE
nsoUtOXS0hbGw8/7bkjk6sVrEgjxK+rSw1G1Hi5XpvWShtnpz3W7094gTanLdiOkO7VfJeuxIgDc
sVb38NL6mhL9XE/FC4a+kGCprmZ0cfEUOQFrZPQuxJSsgAb6RrkE9//64mMeKW4wB7VxMT4qM/Lv
WfSlTsFs7V1bmy8WC1XN2cv992mTnOCDU5i6rmp6W5ZxVTMYIxTqupMRTvzYC8rLLmzYGyxXyskj
DPWdN6Wrk17WIZChGSuEHVHrZH8/Oy2tAwceUpQmuMZ/0XBj9WkbK8V3iouCjv3QoHGAmuvk9/Jb
p7wAswRc/a7omzt2JYdAGmDxOBDBUVGp7hL9IMlBn7wDw6otJIBq6BSqO5trXONRDTyoREFgctAI
37FLtxG+mhyaFbV6l42ExiPGLqGJo1ykgH03rrqeudHCy/7xX48JkR2RDp60Kxc2YxbkKm5fKSxb
W0Fiea3L55j3qfk4Jb4gKOKFwaNdPGRGuRPG4+buu3ip3i6B+QgOvJgQDeCc0GONayHQVpofkf/C
atjmLrOZYTRwNrsD9z6lCA9+yy+WyzSb4IFteQXUFuEw+7Sm03Sbdk1kcuJSF1MSnWsdktZz/aIi
Fcv5xAyS0WcOI1TRDPMD5sraZXzRgACixjzptPhJTIBzyEkhj/3X5kxN7fViHE2wazW3KXR1f255
Ujy8YE1az4dE8j15cj/2P+Rv13MJjz/LM4Th9VDemmYj8N3wiY1scDD22su6AobgqmSAr6hPySg1
USbs0Mk9MzWyS5N7rIESkcn/tvOSt8Kf7BhznOAcx3ZeuSF9ck+fS0yGT/3qB3R+mmy7ZqJEDzi5
exBDtcOQHqEZaI1XU1KpCqGkQvq9b5j6PATX4KvmuELhKr+pE5HeDpZXjVHHi+sDFWSjNT5s1Ln1
Qt2uKUofSh15zLS10QS8c4jEHwWQoLt9HIEgNC3ro/N3QLGcHgUmLAORNe+UgS+juANbOzmCCEmH
ACtMueqOF9vpjTVPwrkYI690ISiaQRh49rRH2vUulOHPzQGqSj9oUjZ200pGyU8Un0jwvRlkxSuX
nN/i5MW82PV741CVe4bEtk4jjhFlOasNxlu3znWoT4e+ZFx2hsab8gX/OQw5qvgbBt8/YzJ6hT3j
fIxNQGjcDEXQZLsCpOQe37pLN/PnI6kpE6SvsmrCQpwXmJRFOA6rKK0YBOb4+gVOu4+K6B3HAkPl
wiwgFY3IwAKOMqf5EBBWjpqZIx4JtAB7fldeQCoBFVkjIMZTV1gn0jI4OIALKb05DwtwahpqALT0
wKGmOtLdiChrSOgFWl+Aj2e/QQnkLJAP4ZiePH/opM5a5nmFMq+zqoMNdNYvp4/eVq0wxk4Iua+J
K3uCmNj/6biylfr2xeAInjTWeg5D8E7sKixGU6yQyPwb5OFpddjQAa4vP5i2aHtnCDAeM6QGzyst
pdXpicMYGPymGnnwMzF5lMcgQv51C8XVgv/2yv+czftVgRCkaHl8TDBsvCE1jUvz/1T6ODK3BBrS
uGBs/TnbpUHuk56TN5OnZXZB7JDujl9y9zmqpGOx1btOu7V06Mr2tPNnacd0eVhLtFue0/r9DqWv
kldSADsuYpc3dpjttJxp9jV9YrgnU62K6+Soo7bIk4YyfX5/T1K2ckXmWlCk0yW5ItAJL2j1KfuP
RO3dyTOmKiExmyQDv0KfB3VXhurWIofC3mDqhvQ1/QY9LfkvZOR74KIs4ZqUJTAJCzZzWXYy8FzX
QSVzeKWtSC3Bvv6uMfj7Pv9+hbN4CQ8NCQEqSB5woME8Jo7FYCkc8FjEaK/IiIj+9NC40ZgIS1zc
e67v4eh9yOUjrzZ58AfHoahlUUpv3kNhvAgRLte/6UtnYcPYBXHJdeDmyH4K5dp9JIU1dbVd5iHo
mQbgRYXF16FRjNT3oppel/9wlosOoSRgM+hJykpQE5TvqgclLRSs706miHGVn8RhnohFwaIr61C/
My8iwcT77Al8S/luH4jepUdn5UhwMhm3aQsRIktClAjiCc7SMTCL2We3B4aYNNecRcgegOzKGjvj
5mmBDRwSRWTvYvkbIup8vOWQnv2/SrLEDiAECEm5lqkJwsFXJV+J1NXxx6jbHm4lpCPrKQwY9Y0s
ZHk6r7LflZw2pgdAXULblQzGp9/i9Hn7g9Cl5z6v7y1fedSJ/dBGdMsAnY8MZ/t/m8QWokJAj9UF
JoZTWXaKARuemppgXfvX+E0NVeJ/TwcX8absVsZU/Yff5ar+w5TT0jDCqTDukvOjga1HSdvyAtHm
/v+T8XmqNv7RZjf0dIV0P+EumtDPRDaItWOyFqDqUbW8UsxkYLe4D2XVA9C3tMkuUr24gLt0HVGy
mb+awnvXDFz/MuMbR5ZGkjgTBr9J+qrkKxrJIffW8ppezYX22N1liRx3aOBURk0gs2av5cdRFdm9
n7geL29jfBoJ7kbsM/v5dr2X/q/zn/1znUuURtuLkJdt+Jo38N23JzEDQ870fOPfyRYtQiPbjKlj
3Wnvka70Mmd0JZJ+WmM5nVbK0YxzF15xuCcddBw1cOOsD4gdKNMFiQqBwiMNtsB+EarB6N88VUMf
cTn7X29TSX1alNwJ14aPMlpEkOh2Jcv7k1SVEyqOYlyNVKTglyptGk+YfrUNGPOMKzQwZmS+ckgT
9byqRoQc7qTEJqxYppLwMwDK1CyHHDBESloKsy0QSkRBpYOt5aQDvwT5NIYymusuY35OIqSWELUe
PXp2JTWZtFO/367xgM6GclZxtn0PaDAWDmHZZ/VO5LtezT8N9fdGIme3C/ooJICmhLdULNQbG+hS
sGyvVMM3m1y4BoY06iv1e1Mf9bUZSsfdDQX04i2uU6uWz5k/7gxcRZEmAA1wY6EFVSw3qxag7nmQ
2xycSo37jGiHgElKHxMaq3iotkVZTr2gAF938r6OHqD5beIYZXljZt9crAam+ni2fSxq6n7Tjr9x
F3n+8bU/+dYGlJPOyxB/8cq5Rrw2hKbM+mBnBMOAkTCJwj70OsDWqOQJUO9u/2MF7r4oNMQqNMKb
r+XXqTF4hopNYE1j4IYbRO3e168CNtluhO0kVhLmESoF3JYD5vCnGCONgCT++YbiWK7vwMfV+7dt
kMAEbfcJI3rlhBoeV8dKPE+cY/7QWdWraqLiNCfWtNoxG8N6sBXuuArSRe/nQkZVoQ85IxNUZhCy
HXW6Y3zDzacRf7SavjgkR8vjXCT2RMn/1JwMj4pIXm1D0V7GZjkpUriJDrf2j2YkDqdaT2rA4COJ
XTr/lFhIWO0DI0dkfIiUWyh8xjgBjEzVpNS7BV0+ZTeKzsMmsYFPEJLLP7ZhNbi3uOZ/58t4gx7k
mb1nrgZVgM80ednS3CCYqhfFY9Btl4pswWdjJGrGESz55NOdTpNBKzyfBc4D2dOuJ0goPVM0ZC1W
BIoT5mjAO8zpDmjeQuV3jiRncT/4UsCXMkof5NfBbmCWEvHuB9knsfaUdpJUeX8JqygzTYa3Iz0D
r4fIyIPEDOz0TZHjnjUQMK4rkKD+Eb8w7F4Ey/GJJpE64o+8zhDEjj827aZcEIexY7RLF4XwMohU
qXZN8pYP/rm0FDLk5brpTEQKTDBi2Mnj+bkgnl8/129DPuJf+Yl7qB6wji+yZcr1Bx7Bq3oVA2Ob
M8axehxTCXDKUQq73FFyslgi+SpdImpy0mxfUYWsiPtC3mRcSYxYp5TXBNfSAGtq74njis0lzFNX
bacbWt4Pf2AB2baWaG8tKor4KULrGdf7IlShd3T6VFGMA/Y3JEjQ2eFDzIdPeF0XLUNvHljwp5G/
XjZo0fpj0sImUep0/RkCcK68DRTs+cM58uvhdOlEtNBl1Vuzzjqn8+kOvFm8OAPpsAt8FZdvxA3g
Ua5/5Ue90+qTNDofvnGLONBARSzULlP/RNkDYbcVb0+t+ZuWjI3EDlB61/5FAGsIr+G4360SHo1l
LyCn85y2HUdxjLSrHU5XK1TzPNdgqWFqUyze9kXFGjFyYM4CC7E1oTP+MuA1qFp8oxTj/qisNPZV
rQLA9w14aAYEk8WBV7N1A224C7CFbf1sKk5Kh3r1/Yg2VCoe+6sO0MBDsl/wD/2pPxOq4n3r3B6e
91kyZMnzuU6dxBE9WQ89FIuoQ6Z5Mh8XLnhdhO/d2tYlj6bnIL4koGOKDMy27/wlI2loBVL97fxV
cr3Hi36oPOLwr8OFHxhqdqk82KQXN5wXXRs48256PQU6YMwLfCa3xfifZTs9fVVlrwWWZGQGz8Bs
QvqySdvgVecPkg04xyT6csBoZHKQ0WIwE67YKTC5jyQdDBd3vvCumhxnnQnnm0OhxgyWjy+l6SQb
b7uii6OtG1b6ZXFFHNIoEiR6q03Q9v14QarL2LwlAt4JlTNDXwcUVFrYTE1sXdHO2bH3GgYy2YUG
FIWW9NL8EO/J1C9x1PbPEFJ6qDnfCG+cFba9SlNl9W8G+n4W+E7qh+1P3xIrT8ZGaMDyGobaZ2HF
MFfNeiFYUC/yDniolnQUlUutfl+ZP9dqeho4lOos/tm3ca+6r0Ll5nm+oFdgEBbK8KetsLc0rgSr
dCrZn6jJNLG0LTROXLH6OwnFRG0YppK5CeuZSQhukkV0yaEPM39IY4XxN92lTZMWWnKuqT4yMIPj
LqGEa1q6D9x4KBT9ShgLPDTwJzAa07YTGKoR8w9RCqwL92enDO4QrFK5B26xfix1ySkzjTfaOCuW
Tbq+HESacuqe5GRIOngYQ2hfr0A+PA8p5vYxsrG5q2PYr/cCpJAMYFsVr1zSt7hvLWQxVnhQOLzG
4gRWuemWDu31njTDBKPejtEzxmZ0CPA+w0Gb+bGICCO+bOerZ95KRiqrb/UlmDJ9M5HyC0LrFC5Z
h5ZrfiXmtro/d7Y2nUCJOXACUsB3sRT8wJiJzCjJ0ip3WCTOy46cEq+Sy6Y1sS0ebuIiv4XK5rfA
sbZqR17cp/zuUrJpyfpLKTOSjD1YHI9HgQ03LH0Tjgm5Yc/refEjV0/qr/4qS0q7HaQ2bE5rYzhO
15MlWwzkN2gPtSps9GY/GFpB0OwuYkmtzap2KVRArr9DVARqqYfUT2LYrjHuD5AHqCEWYjZGalB8
7n0uZti2W3MyYznraBBjNeN2adZ70yFabHEyW0VQA4Gv2bp29gj1RnnPjdycoFPJiDL6JHGI2aqd
OOskyuwdXvgOfI3ultYar1nFDDsHSjNBMV2MzLV7uX+PfHkl+K5qhIK5eEZ/VptSXV8mMwIpTMuF
Pw8Pj6xMglsJDPp895fwAwLib4AM7sTVndrwoouEKb0tqsTsUUToBEl5F3wVKnrL5zJ+M10CMOCz
6CSdvL9X+ucmQePTS7mUf0DWlZ2y1rV1KKzC2HziS5snJQ9xjAjJNcqFXTkxXbBcWTFi4EIYtDFg
97pZwq/DTkSLIccZweoa3IljcoyTLSNflTrTC3eY+YwwlCM57vqp8pj1EEmoLt15AZ+NyjCKUzqB
82LZ9sOp22WT6o2oG7N6BGZ4lX5IL74Z5ZDHbc4GGDNPB0tTc5QsT+ZkcrS6bVaVwXHNOhcgr5nr
grGP+B1ntOx70y71qpcfngz+jErUlJzd+LuHj5fJxxoGA0T++mo686c2WPzYki8F0Th04/oF0oCe
aT72d7fLQfw6lcshSgJuDPZqCbO6c11rJLqCQXVC4ni9N/rdrZFS8tokvNoGfzYkLU4L5ysvvEWa
3OP2MwVo+qtKsxf0GiQAbMN9dQYlvRmNWR8VeA4/Quf2hG0yQKAu7/2OX2SHCcTDoWLcebrVdA8M
EbtGJ4/yDTh/FPclNxHrIt26RUm1DgZj1GQN8oaMycEIalDJad+Q3lCy6cDhm6kUdIo9/zvhhIOA
FPTxAO/pOu4Y5PHNZ78saLxDFfopZH8PkHSlNLj/rce+M6LOwu7PgKGMstgRSVgprzeFtbD1XtWU
yTtkfrCFhUZLpiJAyWQnIMwRyykn+k+U/YR+f8kFpnybNbRPF1NznDEo98i91NzfzxPWqyptbQQV
SMK3dZ0Ozj9Pkh5irpgHj2XfDnRslpUJfcGDEFaY4iKrb4HXTsGk7Sy/KF59sB+x4aoQR2Fzp2+1
LzRomXSYYifSy1J/6tOSAeHDjsNOcouLxw/zjhBxxIKbuhQ9HG5cGecEpXuStlLRYuV9kuoySzlg
oAl0z1g97o9FTLwGhIKu2x8sTIvXwMD4og7UsiIo89dneJoItOI8QfnOJY1hL/dS3V/482vJgsxO
X+iltRlW7n5NKd6ufiozOLwoqJlnmH9qldj6vz3QvaVopJe1pLyULYa6nBBXzeXEVGT731aD1Kd0
PlQO3hAUUgZNjn0aSdLnI6bC77cksJ+FwrWSEkImcMqdoneQohEa1vBd+tRWTRH6yBPw1qZeXx/p
ksuTULY3Y/bdGPylV3sPKujcjXHXPPNbJjXISv/vqc2w2dfR/Wpmmk4V0asT8luQYIc1Jy87nm5Y
BmjqEDe+0Hh4FudRstRy5yMu8VqLmzpDBnjtDy+8PhLaOEyb1/iDWZwQzRkOLXBvV3rVgwx+0Vpf
dXECUD3TKHTIu2bPfOlp2ZnWb7v+phQirabPBPy46mt2njDTQ0vgPHpfcObyqcZpJF2Be2W8Q6Ir
mbvr4WU6TUxssz1bDuUtShVwjX3fTd5s9ZcybvYXIbpQ0LhyLSuZDJTgnN5GgqV7V4mnc4MQ21VY
A13XpwmsLyohiEb37DpOXtGTap3lbiUCo5tqpz6P2LrMSSxLLi3zfaTiYYQ8Pw/cThK+JgZ49+mX
X+QuoY1Yfe2yRctQDn9oTYrIhrLdcaNvwvXMwqLNBuoYKuCYUNSfy3rhkusvYiJksnSmhzqEiA0M
vnmSbaUgTLuxneOd/biYegqQlo0vS3QFAAjN4nbiA8/M1JD1gSrMrFSh8njpE5nrd+l0sEIWRfXe
andXuj8ezG0/x2bANZYoFeEjGC6G6NmeN7qiv12Hq5Ydt8QvoqFlZAwP3EmSp0lZdYhjR3JGUzZr
v8pfuYPguGix1VI4VzBXETNVT6X4DqLrCaxJ0e+/6o2jSQ0uJOAEMSs7JxGYS3DKl2dBfy7OMpWD
bWuMRKTAY3shUlL/Fw+HuggzBoSoaw6GWhfLJJl4WiAmCt1uDARqeLmnCkkmOr0gH3qo1xXJduKw
mKIh8ZXz8HrdAsBPtzce8HjZChJutPq1vrAxHz4eZPXqG/PPLNMjnUrEE+kbwWkH5M59e7/sjPXN
5Wth6x/2r3XnGCHt8qyeeiC55w2v/aw7DwHjPT0K3UWC3orVwvOC/+9LIqZholotF1ZJSqVG5taU
emLkU2jV9pZccuY5J5Wxpgp+pkEAxHgSwM/gLFHfAIzkBUXdDsxr64Vfj5SRlxEFrCvpGceboH7W
eMS17EzVJL9LZbVkLx83h0kn2z94Pmk1solbal9yIlt1XDCge2O3XTz2zTnxnrD9mKg5XhgDxarq
Y+g++mGdmYum9YFoc9J6+mFc86lG0w+iX7If4SSM4/UmZHqGzn52dQJk+c2rS/0OcsApMzV5hbRl
9st6WO7D8cB9b7Jtd+dlOHYhGK7naHunwbiLiXkQAQb8FAxm+7iYUXpDZzo8MRKvpBMUHG6wYyPp
Z93p257GkkBCoc1q+aPpi8Ekq0Yzg9mBlmGAGPKlVtN16xH2qY9lkjAZ4KPiIggvGPlYHuoSncmK
Z38XDfHtqmOkJBl7rBIY71vaVu22g7eOrpgnD49EKn00ie5RpJLH8uPJiFOh7l18qGd3F3Pu+tdY
ITpiJPE5CHsFkFCHIotHbnPJaVOfPy5OVT6XHVCIt4ENAK6rSsnLQpbwi1u9W2ptFTBAQe2GnJB3
4BE0WMZo8+/TtS4NJ1gbE19MFGonlZCeT3Pz4s7bZejWVeL1jM5KxxTeZFpJvHPZT2tC3soAol9U
iIbN630BACKKCC4J73bCnCBxALjeM7K1mutJzX1s0iT60IH07f1MKEZQq+vsoAik5m+5asrNleuX
TmgcNhPRRORUgwFBiTqQl9ZNCO1eFbTmy8fuSir4vR1YBkQ6EsAt0Bp3Z5RLnA0dxBUnrZ6JCTTO
1zRnLHFfYKMqcI2IL+jZZHWotJAiESBrFK2wAZ7Y+nocGpQqrOd2KPEOpkYyG+SuRdbh+ok8W6zi
auouaDoJu4nv+aVbM+uFMtWwm64kcA1SKFtFnCQZNb9ZT14Wu2gbJk8C16P/7viSTqlAa7D8TI/6
TfyScUr964E8ezEye2RedT7eDjUqqhsIJ7zZ00+yE72rXhWxADUUYQciYA3rqWzy942b/5KKcBM+
OZnuVAcWpYtBC3iz4kPWBDt3Mn9nKfP3WPBQYUbaOgDlBHtBccZD4TBXdjFsrxVio61OLTV7M4sL
8qazJuGp6SvZ7WdqTApYPkCkO0Cj/AipzAmM4vxbGyGVCOL0IvwRbSpTNe6uaFGTVs1MPp9xRxNw
GP8+JzFYq8nLNuJVg4gECM7n/Ykcs1lXlTcbst8eKYKWwWt/XUcKBH8REuq93VvFmhoO5fF9Pbq1
JbxykkAsCDzFJFLIrMdIULwWvfT2eF0HtUChkhGAW/IBhkogaFFG51jzPb4oIOyNNOzuCvdA1Kfl
KjfSECB6ukXgdxDPY31oKymReej3iv6+t8pDlCvqRe4mn/a7X31vbMLlhXs1oiNCPlVLzL7Bgf8d
iLXrNafYcKI+d1ebaUoNnAROhsdjtMMRxftt5fK5u5wl5ZU7bI7ZSiA/vQlEajYIJ1fms2Tp9Fho
uXuJN1dJE17iBvbd9d+QNWqaEB8XV46e79tOH9MCG23HrpURTJqEPDmz92/Ck64TYNDlR//a9H09
Jo8chTDZtLGnMC4wxTZtPzbpnqpyvQ3InNffWcvE2IsMT4dw6nBatbjqtkOVk+EV1PM545KVa3Yo
9gIXMIZe/kcweSe0w14XU6zryE68uOL/xWHeMYbXCXjdQMcViNpWWZYXgwViW3x5R3W+t6KieAI/
jhJRqLXevGt3YNXgqOaIcDAL71LJE+dHgEz+Ww5N3TiEPtkIbAKjdfTSAL63DYtA5HDbwDdREDCG
xWWxrIWHrjrI9AKzfSkX8gvck3OVWPO5I62lmxdhuJz9O8PafPwxrSCgS0nnvAx7/xabkoOLk7zB
HXUqdQaGPZutFdQDARNmf/SXTgSaIyUHEv6gq2KwlM6l/BwfFk3KrMMLG+tb5KLnKxi9dvQBO/39
lFHLxvlz8RCVq3petZWpU5jaWSitAIPyAQ/8oRrZnnLGzZcLkAxofB08E4/R7dBO+sEaYuXpBkDz
5N+e6rcA0RLF7F8tb225wQpbq7LbwFx0+fp5FPZcyOTzrdL5QvbdOCIwzjpulVhdh/8pZAAvSrb1
70xGeykGAEHD6tkh/dUKfpJcANporsrfISQ5+Jm7ho99/siIXNYMtmBdlvlMV46jEJwC5xwi+vs0
p/rLiEy9pKXQ+w/C/l+B5Lp+tyOrWG2dAtt0s08OgtW8GPFQU7rL+hTERxuXhbff+zY+ADjbYSU9
BRihzJJE/Mt8tMWyqDy6j6Le/L7heFFulJrvDYNg4067q49jWeP+i1hsctk9D/wA+YI1zJy3Z001
6CTxxxUSdswFp0yyUo6nXlvZhYQxBgp4F7uQM+xuAONssoo+B5cEIHXr9x3rSFUpP2O8nGo9mgT4
d17QJicR1Hvohk5bf2ZSlnlejHcyWPLS8iO2oG4SVDLb4yKPQMKUlI9Ai10KaYU9NhpmuVsrwwpl
dtQQHTxDBS/r9QYUuIZfmxmSSXqxnHmDJJgqn9a+ie3298Z3LII7CMoP1f1Rpsmfo/NOSSsfziPQ
k854Sbm3NtZYJ2chSob79vp+sNSM8RHyeA3tcV5ccC2HHPP0bqskuAmMKg2tGc80Y8y8yvgwlq8C
m7UODxT7kXuOBd+HCtD5aPJh27nLSghMlSAW/NmHUbs9RHrMUsGjx35vnsiJ5E+9LtznUwdLCojL
CmNncfFfgQ1lKFJETDiRMLmZoP8CbCIN5l8vuSLsUWeDXmigsrxHCMU6kfCC7aHVUlXUL1T5Q5cW
ZfKm6NQZ4HbC3nQLFXsDlOCkJ6JglP56EkGkcU/Zeo+Ii7aySrz6aLngdBSeQBiRYC3hhHc89kSq
dlFVQNMS+eG2O6a3huJwOYQTsQ190Dp0F3/K2pjYMNz84cLB2Nl28yjFysr6NZ9hRRmuKiCM/dcg
5AlpBFHlog256uL0uBlTiLJ7Q+1oRyk3qa/nWXycwQ/aQ/nZaui72ZCoxy2wzk+1ZTARDw/kzbXD
GSnJbnv+EXYRR/nbWxyg6VJs70fYHAAgInIXUdgtTOJgrXwb7eEbzh8/vuoiK/jb/MPj1uitS1fE
iyABxZCjMKJCXS3RTyJxaIwTVULmVEWp41ns14aPeXt7gFtwjSwWKTgEV/D1iAUoX9N7JtjFUEx3
rM/HAZ06+MU3/15Y37a7idykqsGHrnqmncWct/ItvuktHhDiaSYgl1zu+NCnVnncTCD7MnC1upgB
+WHATyArrodkF8B9VGCSE4g1ziMAAiuSzY9rekNaMeT8xrplx2lxcUi8FFHfKj4FhGeA65t7ssz7
zQEvwJx+BEayv/qquQNWXoQgdQLFc1UNuwY5DZ7ODvGxdafEpQtqRvObGim6mYFM04dVJHq0YJLS
OdMlb7LnSUYwTpM7AqvzFdHMI+Cy3Rp8CX5GK2cDorBZF8HiKgZTognJhGtAtaLyHS4hEzV4wXzB
eqo3zLs2akLla6ON1auf5PccCyAUmGxryAC6ssgxFHKq49vLwOZU/Goig5QVhvypmwhM8LvNVTRI
wi1BIqKxGF0npvySE87EZ5Nued1pQXGwSlzUG5arIc4TTOeWnbZw1N3UDX+/I3gUsMZ0TklGTDT/
p7l85nkkhfbmwOgy6gnn0jvtS1QCBbuWlP+ABxShduOVYhXBMqML/XZVbne+v1Uk86t0hw1DOkxs
SCCYvYLjja7GRZuIR+pnSnkeK7rGrMr9VgVLrYZhgVtav7K7C9kp35695a9DI5cmgRLDogk4+T06
S2o468HXMrkky6unzwm9AoSvnm8fQmORVuMVDcx6HCycP1sBkSuuTzxLin9oyCC02cp1SIinwAiZ
Dchz7IUUQxhCxGCIs65BddfPMyWb1O0VKZmz8/bXuNlZx9sPTcV/JBTkEAXtN0LZ6adrMEKAEvQR
HkoANEN4GDZ3EHC67kyDPA3zsc4RPti4VZApRu0NRLCmlF5DBRG2/uExJUOhCxnWXxpbr1CE7A2G
Th5fGRQ5oPkh6Hx6BfcT+cWgI+Ogy20GbckiM8vgOg2E3E1lx3vFSHVisFzBZgAaoIcIde4APuiN
Gmw0E9FiD23ClsKDVLhjlhlqmoJLsnhhdwqT/rvhNON/FWSzb2nJ30U+NKQ6HFrvN6weSOYM7UqM
fRVG18MuBxeY0/b3dEtc5+T8Z4kMV27bgm74R3OKXKtIQIQD2WhZXmYW3MOH3Pn4GGdJIZVYRqpW
whYb1bmzbhkAbm65ECCfIzaYPohifQKbDsUWvpxucmWAWSfQZGl5YU3LoETUceTqSVgyacr0Kczl
r8yhQj6fx1zx4F8WfreEHLiE8ixuCfA87LGl1kdYplBbb7M1x6P3m1Z6qdsEaLUbyR5xx/PXwXPJ
Wk5RXYuYN9ZE1vG6E6uNcoqBTMsgqxTIfN0xIK0L8rQ0QVwAjgyWcb9MzDLYeAnQyRfQeRlEhR56
tz3FRwvM6R+7yZc/yUnCxwNGk0ea1bdkmM5l9PrtrbISRTh/vrg5uD2uvmJZTjD8dFpZ8zjQPePV
q75UvJCIZl33rVkrR+nEMsiTHUcLa1NVJ9Ps5wQcl0GSvjk8NdWPTum4L+hY6sXlXZB1EMS6CUim
3pINAuxYmQJM2QuaEqifjqMcCuxYcbUjRgnF59dn6bitQ8nTLPQOeYoDBtc7wpU7idFhmNZpN+aX
fDuBM5wGbqG8dAUCxtpVXb6FJb6wxUw6cK1n6jFJvS4icXPmu5pBIbcPKZ7l1Dy3ptNb//XNH1PF
r0GQSnjAkjPmjxFPE00yKQhiVxqTPcFbPEMRnk2rEXGEeiOb4U5Rw9DUN/87Kz4D5BUgaV/t5uy1
v4HNVZEhrh/CVtJdkrjsZ3ZIfGJbWAhb32I9E+/4WO4MWUvSw0CiEEmNG5EdHlrozLVpLkccBIib
XAflbiZk7t9sA0NZhFpeEAuqS/+Dk1dZ/5IHv4DTQXwC4f8MtIl9oLhQW7SLGfsjm4Cb/tu+eBq5
aVIHPLkfUM6lSOhj44GfpwU1Z3aYDjr4NAgiQ8GemuPFFfz5blJ0a8MPsNPPbI5VUgOG7XKB6zGt
WuLELUMIPj1oMxwviE4vi6u1/jpsVYNqxyGi+UHTfkiFejpfE73DDMdR/QwlUKdlPRcQbwQR1nH0
2FdnfC8D+AQmzgXZ7aT5RTKzhC6zJBMH8hKERmQcKguF9oc1QTntgz2p3628lpCnKc5Vdid0AuEj
jzgF8GnmXKOt+0nOAGcbgKqkpyzKJFicCvfdecQL70FhGkCXEVxOhaLOW6G8urmz1YrPI5EAOQuC
6sTRBQ7kHK5ryYPxR0taiXDDrS2QmLe/MEu6/5Oc7tZxAJby+At2AuxMzPCz7SutWbsxIMzOKqpn
RIcG3/lnqVTXvVLeTtPZVat/+A79IjTm4R2L5/xH5PuO29C0nVwYTQvIlM2RVFHl0E4n2aEwbnMo
CRlHOXmjnxsxFs96btWPffT5cG2EGoRAgSmgZ3hW1XM2GbShVOxt4jSkmZDJDJyAvzmM7sJhROGW
m6FasPZtUROLH9pQRW1QUdHOJNbA0pQWWZMLCsAxA8d8RZP3Z+j/cEK2Fe4AUcv9ZOasL3Q2z/XA
W9ashB0R268YivCkJVLzPkeKrobVKnutQBla6F2WECByoLq+stVDkaffXftWhmmMQkuFcRN1EKhz
g1PA+XqFCA1rjfc1h8plsPJ6ITO1TueDRths9wHMxhHfmPY+zvZtS3lU0VbPklVzfkr4e9kONZi5
Gg0GZURdwoF3LVnYBwChBgj2cB4CYDD5Dr+eiC6Zp+LGk+ndSW8OuaB81Mo2eMelvdbAJfviFgHa
6XycGwtJZJ+Q+jDSDtgwvNWldBXFe/p26/AV/gMBo6P6U72jLuSZlFCYZ+I1q5dDfst87VB3rALg
CEzUVH7yuaLpRhFOdutjqBRNBxVYxO2njnWALiUjP38tZNZLCb+mAI+EstZ6KnoroHwG1BDCV6Nz
w/5jK/RzQxoUMGRlv/6OYHnMbqvdd8D06b6s1eKdmW9fBh3Nbyxa1d3XBmVwHJxafsHZSwZITiUi
lUn6C8z4408KXK3joIxPUt7gMf+IM+qykV2KS5VR/et0a0pCMJdTsdxgEUDy6vOS8jvnpdD8Qrqc
Nwek1ButpJUKOHUqAVW/l+ArROP05BYfww4sb1VTf5upa4d5g3Rk06LIpjfd7xAQtA17YFEYanXW
QKpyc6Sf9qpHfM12LRC2op6PixR7ER08mz+aXDprPVecozjNN18f4eXlNV+YYuR5V3qdfOZkf3kC
SoeUROHmib2czG/J5RsilaFdsOvpyEsQ+ETK/tSiQGhbT58P/4XDmXLnauxWAtQi7aMGSdqg/RTW
BmLG/ZQs1mmVEQ+Zn/b6lEgW76K1ZF5EYT+jKBWw/XBVg1zAuPNunSMqb0Dka2JKOLTxlGBqElC9
lYeC60lMYGwn4VB93bjWoBAKzlM+AEsd89nkce+BFQLh6cWlesbyR+Op3NfehQJL9R6GdzMlrwmV
16mWqVvsXWEHUta0Him02eATLmhqcDyrcNwXQ0To50XKb0QPh3dScYLwj9iFDha6VKo8b7YHb7fU
zpNu4OkY0oEM7iI2wMZOYnAaUDpzhQ46t9Q3uX+qyqfVhcqPSl06T0KWRcQIimO1oX+telZ2biNu
uR9xEwVbeqlaZl3FKK2tRlvT4dJJLExC+D6ZS70O/kvigScuEdSakh2gvZJf03g+Az0yvKN66Oxq
ucl1Hrh4vIqeoMnGZiyOU4C66lVAmidG1F3V+Lz/ZLGm3QSsoA/hZyilVBbXDxrKPHEckDId2QOa
iunNG+jgOVRB07hzaJdhqggycFdXOTtyXzeBX30XriCRXe53aNUsqE6+C+Quh4Ps/Lx9mj9ltiVu
GDfNl7SO0rE7D7JXxDzQ+6/H3ILFAMjv8drgoIMclrPSKnFfEX875SjMExE+1j24oeBs5PHLAryk
qPa3knfjUnqBUOi11b1FZzvcaAhR9luCyyfizvq8D6J+BVboYSZa07FjBMKN3hIB4Bb9j8u0c4b4
sS/xuX6sqwz6IFuhKnOei5JBOstrIdaAzA9InYm09i8SpGBoWPjtLJww+sxSe1tVzRph+CfO+wQz
fIfpEUVABC8WP1gIdFmmszJPGltVKCW9+7eLFI1jh8/8RLavYNO6hyvtifEY3sOlkK6ot+GLRvZe
W4rl1o4Qv8QuEwFRU+XKuzQFmjIEnq+avl9xjEWuWQHn3zOuwy7V3WFurDdgNctUattiTm+q4Iam
5dns9vAzd401xc4Lh0hP1AG5o/l9tSBLTuS/Vk5szJ4v7pmjMSBkRmiHJbsCFIuT/V5NFuJatRwZ
NEpOpsRKynFSoJGELtWyJknKW+HOq7QUe9Caxiw7+qTd6B4IiGFiKfkLiTN7XLcRwWVQPVubR/0/
5FbnTD5wjGD//XXqut/ltXMo5jmXj1zW5fuOKwfIQ09prPD8nlt5Fvj0D5d+M+PtNP7B8Cl0I3Zd
kZ8jeq2ID9UYnjt9sJkbeP7wZs4QS8wzAuNjRp0KkqZR6W4ecoPTqUKjQz5cacjCc+AqhLqZYHlO
tCidK/ZFztPNITq3WJ79yJqkC3tNg0nwmcFoRPGYNg+0839PgWhWQPu32tiwh6YotBtaJlnnnqjB
O/aN0uItrVHZ+aq19pLH2cXiM6xd3Kgmld8vibV10zyS2rLhjI42k7r39ur9ZfJGBu0zynl1ImQU
e5qyzioSe08WGj39AQDjOhrJlWD1RZglcDAkPLXupUKM3j8SCgsegmES20kfJ60as8a8oHhv5ajI
riUzLdxoa2beg4qfpvuR7C13/LczOcIeed9N7Hhs8f5+j9bnI3UZpyJaXWkG3UYRrkp7g988XFGj
Wx2RMydq8hFDLcIwtbXSCayTPsS6KMJd7JB0jFSr+5v8kjvVUtmthOufC200qxNgV+fpEGaoVjLB
aL2KMCq2E/zuORJtE0+iZ9GnKZzKWh1Afqyuzqe2IJms2U8tmPnhgvGqn5DlxBTLtAKBIryzz6s8
GTXmrPeHBQ3ScKUm9DFAQwaKy7Qk+kMhG0XLXeIOtgCviUQZVNiG9lwB9MO/8q+WDqM1RyDMs9FD
kqTuAcDjC4gKYpaFCXljRKfc3Q8xXv63o33BX8fei1/Cb9JDM8QnWMJIdV++ROv9vdGTP1upZjxz
+/Wfx8p/5H4e3KbLxiHwQQRgTNukcMgEI4hFq4QBrziF091002v7xKhYoneXpuqLeS9Us+LI7dTh
5wGL+Hvz78YHiZnRAVbXMP5BADheYtoso0WN3dwHA155xTN3Mc+wnBparxqf1hIyy4e//fCl9vZU
rDXjxEovmgPR0Q7WH70jZ9V0UCrM6BadkAyeH0bLatGb3v4/jk2uIPxt3fY4SMGDEcyKwEMgtcE0
LO/S9FiHgBCp2vSsKcR/cXyeB0pqnT0qO0rB3b1CUi1hxKOzFBlBX9e/eK5e4SSOh7snjvknkTKR
Y3GEFIPWjx67/P5d/S7gXdpJrFbJSQgyXYe5U2i2gIzgxKFT2iz8+Ina8TNqiRyuKHysOWg/AEs4
yCjE85VCtsfurUINNYX3ZjVNKinYz/BuWQVlZbILinBf5s6xeYd6slsX2iZ8aGjouXetrN+xvSHX
LnjA6xw/qwcFhLjS6Gc2VEz7Q/y6RLPrUBCOv5s+AeOa9eSMpwlwrWFNXbh7n86ResSlYY8W/EHk
3y+3SP2NZHkhi2vDv/dx2grbkIJE5DUAYGkDJKHja4BQY0HrC3D7tXMX6AzHetc6/FVUc+6YrdIs
bfS2WZ2rZUtNkUUK349iPRxzTs1jAtW2og1GNizXRMP8zefAMEw623H1W+HVqGdgLfpj+WcTS6bZ
VtZ7rC0TNoj0zCVWmgAgv9lRBgvrU4IqVUSIOck8Ka0QgNoVslraDV+d8gA23TuNrDtDYd5oHcLb
2pP0D3vGRQAvwUcJP2Dd3YFflXU2DDxYv+1+pC1xb3memNBzRyXOT/DVwg1orUHkmtPjLTXZ9Ttl
j2stySLSmKDsI2XroSQVR/TWIxNSwk8xqTTh7sX0l3+swP8OhbtZq1dPw0S/Ah+CxAfBnpcfSVCS
b9mBH+tgHoUmHRf5TIOGpN04eSQMw9ZSQwUmVXjr3H3Op/g8cmAbKQifR+zHYsywG4c+xBbfSrGZ
LJ00QXQvHmiablyKifXKis5bj6TBHxKzxxTI++jrz/SjVDR906zzoTj2DQi7BzRow61768mlCYAL
52jF44gpMv9IWghigFWx8e/3wGB9Cvpqsbr68j+L+4JFWO1uygOHl4dU8V52YJFwv/0H5goDU3LG
GUmL/LOZG6H4eklMs0oGQOcCNsxVHSwdvhlkAxeLfwaEJOnAKjJoZIdokyiRgHK2pabJ48aIPRBP
ixHbfecaStqi8KMofnknZZBpUFZ6NTxVi/P5yA8CrlJlI+sX+EBgTYjxRcQFE+kjJg0vLJD31Wl7
IU8aOeHuM8SU45nPzRHo+GaOfVo2yV7+qPsGEBblglhsHz3sSvGtyx4Tk7oX3XkLfTnooDl6YeE9
Sb/7V3NQUbg3WEALcILN7i/AJOIkh2jPK+4SOyL+e5iBhcX9Krga8U9Kq0LbS6UUA+G3lKkNugHE
VOgX6A7SoMpGd9YxoGorMeO0PYcLvEl4xBD5eD2vw1BNjpIAGLl/x3+XJeXGJ91cztVdt2HaKjVY
1YLN+OkQsFO32NO+gUW8VDwZN+PmjVxVMLvdOKN3IOmkmK2AyyH/UTDCm0ZSE/4AcUR/q8rDY4bc
nHHerwfDMN4TUMsOV0x8S8XX9FpSuZ/ATTpeySrmz9WjIhVHfCYvGR9rwGZXON+tltrtmuGLznym
89b0hrtm6azRDfUbEzSOnEa0lqG9lBTK7wPkoPc0TqYe4Khg6NcB8CcyqxoOkHiTAo8t/W3Mwwg8
VHLmB2A9cXTx67LOimwQBZPJVsLv8fVr0kp3LzSAfYt0etUZfCfxsWrk2e6xWLWVIQozM9HMfIze
agLbs7mihJ8v46acbkazbhikkOZxfQdjQYuyPFVRzYbLQCLkl5V8KPUocLbjlZrQorCs12EIfzTY
yfzw0p5gTF+H3zlaXXOaVhilkyMRhK0s1GqXcncgQqyNTAEvfJ27K4GnDRIOGQ+qmuUlaeWYm/r0
OY00rnjl3vKudyT/gbiStvZldnPe+6JhtpvM1XFqzH04ndidmX/ZuskCV8bKIRGd7rRiqmkSu46x
+9kCKhxkWzd4/7NLXNublJGdksOH0Pm7ivpg7nNsmboa2kRTyLl0Gxp4ioiQdn/mabnOfKroXI/5
Ia/ZW1vh9qeJ7y8wx/oNL8QxwtbYfvTaEX6gQR1xFxE7EYMcKXSpqrjrg9OQclITBZMwWpXptDin
YVTheWAV5e4P9D3z9HI8s563VCdY9gpDpvdsFPQdiri017Hb/A1WyIKbsqhKCCxm7sZVRA7uuKYK
/n+8jfCkeljU/zzqJyvuys/n4BeRF1+pbcxwDkIkSyS1Ao85LZzXfWjTm/4lXo40G8Q0hZhOF7mx
IBJl51vvDRFilfxMNQylbKxjy7QTP+lL368buBvdMlOQJEs8x/aVxLRuSQUyGEbik16yqVzq8D48
mUKl0nGsVH2Z47SyaLZ4r0Wveedq91EELSueenYKtw+/70/UYUeaHO+uhMivGD6SIEqT7Yccm2/T
O9yp91cXx/yx6tq7JdmGTqO8r1EenuR5rsPpVONyhRrXIA/RyJFwU/JIDNcI5u60wqIWvnm+0Ptv
4tq7kjfzqYcjmXd29he3Dg0kOiTsyziRTJMtMDFbhswzpA1TdP+EEq+7nFhFZT2IibVu2o7uXsbI
BVSR3carly+MewdBY6im/YyZGaYG4mY4wwiC8llyaZWiMJqc5+LxhAf0kmB7ZLuYBHWgbPMeHrw1
PKNlMbSfRpJC8kQSdzjM/mawP/od4uPkxSDWmTw0EGvBxOThqcewOXj6FTljOEIWdMrd26QwEBQX
enVzxBGI3f4U5AZ/xHIGob2GC3wkWo2lm252hAVFU9sh7LrPuOyDVqPuwMu7CzP3X2X0e5aAF8ev
/4WpGXUMNA1I9dJgJhxrdzDNdjfNmmGaZ2ppr/l9QG0kSir0y0h9ONK1Eg3nvYcS9ZIxzbTLdJCW
7tDcxT2teI+ysJmeLbR/iSQnj7j5ClqVRaQA1VwV2VB93Dcf5mK1nlXYBTSHFiJNc1K4jt776x5J
hh6uiYr5VD4I08mcwPjULg04JCodirREsbvH2vG1SCLRd2cnqAt1CA1Y7PwdrOsE69/Zqm/vl6EM
vJvY78iZaI24Vw7m9v+gz8j086PwIj0dJAB5bWY5rBmB3ZX76RmLEVFXFZxMuKpFvNpnwSKoWoi+
0twK5D5MIsOUoG8a0XKQwaZrW0/A9NAWzagL2kPUOyoInkx7dqBFn/+2RqXuv5E49Eq3uib6iVG4
pBGB/tAAxN6P8A0Dz/+3O3bpKdAucqWPRi0CUrTHaT2wbARCM6bYMBfFkmos5jY1PFYdI0tcXFPh
lUfm+e0QRabY2zOXKx3wYVAm76C71NatRn/jvKYJWUwXVsYEPNyQ94/TwZSpxdC/OMy+2PW6XXzU
nrgPnN4GizQ1w2jVHCRQGd3OgszWy50JnaRSdHI/aoVRy7LmorMdFtwG9RBG1YDHln1xtxrA3sMW
oDNVMzObmQ/qB5y0F82pSP5t8ZAqp3oAAvjDauRQ/6/rdSLrO4qF7Cl1ENMg+mWXl69xMSSwbKIx
0tp9rPwZPwcPdTPpha7cc0XO7/c9wehozgkZKUUftdhXQdBS514JVokPvq1RWHUf6RUI2Fd8eQgC
dGvv6sLICOngJTQWAM/O8O4nHbN2ASuGS0oO8ww7OY4apBfwC7vt1TIWcdeEiPkvuynHmQrdukH+
16Obk81p8YUwQBMK4IVITBrwV6CgnrM4pUy3Fq58J7dpzBu61WaNRTP06UwuswnhlFBXXxGaIgBp
gIVxOekP95QWkAvwY6smkHpCoMDF1sBdY5NwuHHiihL1tRlcEuYFRtLJxJ9aVAIgx2unFJY5OyJW
jot+tIhOpTdI53D8uzP9pe7RQo4CyIelD6VRW+wsO+3alzUnEs+HUSk7V+m0rjtKMhf7jMeJqGvd
/oypFo480seg/G4mfT560WAO0JTunN4+t1maacXbTOLqzoGSs0NdzrRCswyzMiYVgcSwuzlAQadB
zdranBOHV1Y73E9KRAPx4XqNWyZHHtBBJp8LH2dgA994afjA6OjkHDeYCAV+R7BMrxI+4NoY/dwW
meQI/f0/nhONyrUyJgXsl/XayxJGhGyTthESDcztB2wipPrnMCmToqbt8/GzcaHHejIOqS3H3K33
mDjZ24zMbpS5naI5oiDA2WVqLUGI9n7RPDr93L5XHIZNsRK9UhaVB39037Dt1ZO4DDLGL2xLNOwx
6WBAzFf2gnOWHE2MIQlipxngHZK/Mfjkks2jHvUPXyc032RhVjYKrafS4xEWmc3KqbcUzVRjITV8
ukwwCavFGSUmABxI+JIfP9TiBxBt86q0cEVjGONwPPQteV4MggNiqOAT5NANTJ+a7+Pj9lImPa4k
NuxKjUA9zUZxG0ALq/GYOug52RzoZhcaj0o7DJejFzw3j2cNjQr1vspIo7pBc6798CApqucckO+g
gnNGaTdlCnS2hQV9K1v4JQlPYUpCuRlkAGjrg4w9S9mxulKMTB6Gz3QfR4CmP2i/FlHRGfeAR31q
pLsr9YK8cjFqYyTEgTocsy26bf6mebEkC5dx2p3Crxcx1aeG1a8GzIiOU2T+wN80RkdkThAt/kq7
ZkQGLczFoYTxwayt/RH8tTj3HExMcr+IxfK56IBdya3HhgVrpJdB76yp64EL3D+2Ad6dbOWz3bVf
498e4BMQ7PUvVj7QnkI2h2G7muLJ8MubCd45zPxzduMRKAIpVrN3tZ4ylBazDq/yYkuf6caSdzJz
fPBD60nm5Mf55WYCn5/LZJip9UyuX439wdZ/5WgEjB9YV2i1YySCa1a427e72WZu1kbbSG9VwZGb
J4YVAmxUicS8tPq4YedVuFiIpQlSwJGmgEyCeAW/lX3fvk6LyWUM5zl8UmUEQvISqCm7x7XVakaG
v9UNMPO+P7JjSdTqe3k2kJ0Uwx5q7adbOEPkFaP1tLD7RG08dEKh/ydd2U2awJZipNlofWBDT5wB
4/NETy+AWK2fmPlJNqC18DTTe+8x52fYxBS3DIFAnhGE+MEt9VfFnw6lKfNtSUy3fC9swPv01nve
bXFrzDhq4/VzpTyUnHskzUz97NhEYjoyq7u5lfi9QijUnBJhTrbE5A5YxHSzSNS2H3PJ2uAAYMFg
bqlV4HB2HoL2l1JjbsW5zNsg4m8VoAZDUpF6x54RZdiq4NQvOXK1W04oFEUD1x7ljDGvQu7mKswH
5isKohzYxNH7L0xdLpGvxZf+bn+MgwJhZaAu6BRXbsaw5mWBt4aYQz0o1i5LTDSFqqD6MO2Ojtvz
xKuCWl8gBUJnbuQnS7ABaJski3RSQ5W6kEvKrFoYjBwVgIbTxbAkVGSN+0snStmaa5Q4TNjFQFhW
5xb7eiq3Kj5E61zUgJ03LODsKFAQm8FnVwwSb79g0+N1RyJSBeDh1zVHD+YA6cDgyt6aqz9R1+MR
ZOK7FKEcK0wXBRytUaO+7Y6pGBHT2OgMZhyvUUB1otvvkNoeey33vUVP3r6xLFJcqWrq95s0CV1l
x2qB0RakfWSszytHtqehldH/zaNmxZLW8yfiZiM2qPsxjf1L/oMpDNNqxUR6jFfm6Ary4QnIld1p
53JAqlHkyJFAUyl/7Y0XzY3skb7bO3D7Kqwzq9HHF0I0H+j1nIL2stbSS6TlUjeAszQYCyLcm44w
DdxliAJdYaTUy0Y/dT+E4S7ji6op8wpGBo3QXhT+kDLfb9Ct7m39LaJGnUi3ZqOsxBIVfWlCjFUO
juvyF02Tv1L8f1myJjZASVrwYZyiRZ03IOWDtXJRbAqGYuTRrheWDZbKEZcMUOM1Z1fzsJ9PhkA3
I/Z5btYND9YLAzmwJsF9UsrjoyohRI+KuGykdgkJ/IhjkcsF17dVuT4T7yNlGYcw/TvAyuLcP8Oe
LmPAAkm15h8tjPt1JxuNpbAXXFBvXhAMWtIgu83LBnF4qjwec/RqMq45lI7x/spNqwsT0Sgy1TEK
iXKZhnlyqYhU5V3FkverE2oK1NTo8KttX0dw+gEVa95pr6e1c2y6c4g6BUIfa9yes5k0BLwt/rVc
IrTOZE/a7MCfQtw9znZt/zlMKe4YcVbjZOh5YOgggVqfktalBcILGrz+FMqxr5hG+IvuTEFpsXTQ
GUdjGLSCNpxdkiycgm7FQb34xEGSciujo4YYQsmwcwyxMh1McEkiMDSR/HLE2eWne3KINWLid1cX
OniYj/HBemq4S1aTD/bRdZv3bnpPaqR4yvmYD46EEVZiwnhrr53KYew0gZ2O3RBFNuW+Qxhc56H3
QaB2emve8qJBgRSf7gMt3AVwjQ+ubJ4E0sIIYlNOZg11Li5DP33hF9YN9ePoPOAIePValRlmDxFE
19U4+EQyANP+GWtO8KXmCTXcXb17OYgZ1V55q2rh1UhlZEwzVfIE409uImJF9yjnIataATDMXFQF
Gwc82Lw2XBkcEhtG7kL807RAh8/pQxlt4JM2B/k12UlSFLVviBwKul35uC29M8L0v1BGvHpNWg6y
UlFtHWZ6lCq3QnErqT5XPN8CYwM4niSQFsXlLHnhZzuKCCemWYPUs1/6Gyj8PaBQS5qAh4j9D2Q/
UUSrNGigLn1HVdqZVCuYAOXOtIcilBIwXnaVkMYMVP/nMTDpj85qmkBa2YUvu7IMAIatQvEaKjIw
ldXQLqIGSEWk0PLD/M/A5NwiJAFfkNG7tm50QW6019p4fKAGjfOvZbdYgCmY2Dt4KiEyViuOrk6f
zWhEI3Uh6mtx+CASARBWBMcFNJFej7jIy2iU+6KC7vstYU3A86wpVinTII2+18ddEZJiV1qtu9sF
0icQZLkcmqaUCCTuf/wX0FetH1GCc4Qi8loLdkqsQwt774DVVS5nYARjfn0CJSKNvffOQnM57lOP
Qkn8ahldGHJF3o9VeECOGEQXhc+mT637yC1NFNdbBcXn6qhuM9bHxWCm9c6dMFV4U5fplzKfxCoZ
Q0/o+kpJlq8FFC57WuAtvwTnybRlwv/MML7Vrz+IwCRjaU70HmVole4sLIEsCh1cymSrFQy2A1s7
dkx9Jav8wi0o6gUh1HSfWJGC5Yqfqpo3hILTrhDpdd5Rj0CGe5Hty8wqrQkC69PDbnzi6AcqU/mS
8FhS4wrNkDW1MUt+ir2MoaEfUUOYvPj+ZP7O9ZpTpAU+JYIikWvmnp73PkzTn3QjMrtTenWQICOx
Liw+EoxUzOTGB7K9pf4DcYG3rLYZZfXwHlVeeMplyCQ+VGcZX8NxadjHeHX9I0osShwFzI8SpGcW
16TpOzYJUJ99SLzWuJHJJAOCfBf04bK99JFzvDq9b6U4XuTWXap5rzCHYVsyTPROBtTYe2XxrgiP
iyUwJNgyoksS79bt7hFLAKjYLwjKdCYuR+bI402TgXb0YiKqyBnTUJXyBM63xIBbRVdGbbyodKPl
+mzr6bjH2CUb3841S5Z5lkkL/VZHkxrz07vXjBOzfSHvVQp9Dqdsz4iaj9gJiQGha4UuncJ+fkdO
sFSuZxx15nL37AbxSPhxhXqOA2/RzMaAbLFCQaTR8gBQxddXTG8BVCVJ89NQhclHn8ObGj6lVGx+
stgygkDnPKjdfJ6CcTVKoDv7ywaWJTvI53PX8ZAoS537SxO1SNuX8w5FCspaYtyGF9TGFQDy0JXv
reudASKb0vVoNllEGyrl9ycOMJhiK4ysWpckmJzg3rHc1kzOurvLeyO9XbGC+CR4HcWUgOgx6cpw
y6vIQTCgd6+bkOcY7TXlZnwnwoXq67cdj1hpgEFuH2T1+kgtGTB3nwGlpWfYvov+5Nfz+Aut0827
vTIfbVuX9XUDsNbB45WZVxdsvrKD6N4C0M+WyNTqreV1qPqgihnnXof4MH6mLZ7wY0YwQDjw1XZw
7mmoWqKK6EJA3sMTvMurIqNYezzhSnXYtw8wpYToy4wvL1BzxiGPgUYaFNt3ldOVOL/QS2R7V1gd
rz5rtkd1uz6O9jwmzPbnBUDdNez7PF/1AzHvd4pUk198i4cQ4MVdEt6YcHI6KS/Y3emI8+uOpIDh
2jCLIhdHopTXznXA4t20zW0DQOhymuuVzZC/otUUe91dBtwUjV8PGPNGrfcXeAAjQIBv+PHCkOTw
6gG+I8JrFaNqzMPCP+ZeyuS2r7Q25dbMOUk+MUgkY4yngyY/3iU+tI5zpKFnSPTPlll01B+jqVK1
3Iul9z+SiHiw5LtDeNhzRk4R3NpSwVDYV2+IkvjQ4rEu3unaO/vJtXoVVWPjKNs+KXM1k7mdrJtV
bUSTLsxTn1QC4r2jFFhTqTwEOw73Je2Y8R9Jvf6Q3GA7cJkcCxoAi0bq9m6n1m0hpHbd8bCn+tPp
Ff45ajq7/S5di4CTDgUA03kXqY69Vqb5i0wt1Dt6HfUWguJd3HNrvL8drNMaS/E8iDXFYlTeMD/s
POQam+t6UaW/Xzo1iw4AaV+PuREk2yT6Fhyk62Zp4TfRTTtrvP85k4fLzSX52ZFP2UvvPLn0gawe
tsFjsaG75Gjxg28/k3wXxLTVpl3zwmXnhbJZBWwek/oofBeMOP7XAXnORZU8ydhUpIr+edJQbTvr
rrR024W8XJ8DE0f4G8OVzo8DhN3bCPl0031+j3/TnYgJ45GC4yQmSJHWcOH3GEg0tvQGwkv28DKM
xMppqO+V3jem/oJu4zk7hFRGfcY71MRRlxjhtZyMfdjmhIkAV3m/9OT0ANOywW2hoEZUpxzEIMgz
7qS7iGwPzME8Qy94X3C8BBOFs4pCUxg7Y/4/Px8LbIoZ00gveLK99ro0Rk75NhRF4n0e/ixJzv8v
BETnm9rjGPAvrOplCqc+Z8o5RydipzA2Q30mP447CZqxCTleXv5KHsnP5nnGVKyQyBD8UTTruiD+
zqX5FBjB3a+4Murh3j/E7NGXz39/z8AE7bix6+mMnryOKGI2keeNLyAEKr7WimqHKtvfiU7m2fPk
eljr1ZAN4HeLjzB1Gh9HMLW13ju3PL7gpCEMHlUgacqMNbPKzKPs4SglEc4cZdak+uzJ6VJWWalM
yyvl1vwWXUn1XcxehN9eO8n8pSQoAMKt+AuQiatm7jRzKDDlvlHax5uRxUN+mx6Uqljsd3d1Lycn
OdynUgE2zJJyWy9cDePuz+75f9zhuHVxjvjgNQyuoo5hDg8mxSs9SZ6E1obX/1nXo2fijXIuixeN
a7SwtidIihddFWesoZwoeIA9o1ZUAOaq0hgcOGs+iLUI6sWpCsWi+4sIxqVHPT4gO7BEw0Y3/tEB
O8MFOmeRIiNgEYOs/BrsqT3ZXOHxB9ltgXJ4Z9BT0jfqcJb+29L5KItRl96oTuKZN/jODRU7HOEn
G/hDRmLxc0kw02oxhW5iHdz/R9k1uL6XWQV/qeJ8HDVAJbxm/hLW5yZPDT0NurOBag1AMt3vDplt
6DUMqBU+N3W3KWNa8X4cwbJRlMSH4F82HfgzBlbAxRO153YlmE41hePa2fZoB08ZmxVKx2Q85c2/
8kJqqG+QEt1Cn9DmKJTRwJvxO1RHoum3djFN17X2o0Y2dj/ZjSzdU7hTCwYdD24fHietvsDPqnuS
aOiNpMg2lKqPfgeDl/9u41rjDQFjxllW7D7Ftr+bzAHXF5FO23P2EWwexK0YwbSab1L3HiXBCLK4
JusTZguEwyOZEeDzwFtlN5KBRUf+kd8FwhL9gEIUGpsM65+2LTx9sO89ZUxgrkuMcGGO5s0saZ5U
Q+ZtpMgx8SpJOWowIujP6d7wZp63pHJIta6Pow0FuqN1+XKdE5I43ObstNGlEsIMxfd/dOWk5rZW
KDP+sB8l5ixvK2Nnrh4KSwZ+oAI7907cJ2ejqFk9Xdim2NqofCEsnS0KlibNVIoWFHTsT5nDxAlm
+RTlWQyBSWp75IzbmAgJ4qsinbz/V8qAXJn83nJmDLL9f5JjF9w21Qt0SBmdavLk4HuWWwodv6vE
UxTr9DuAidknp8mauEXkJ7N+DBaBZSnxI1EdkDEcBDcF5qEM6MDAaorCHBoIUjFXd32cvXm0U1bD
uNviLqDvOdmfAGUW3rLjiJjc8OZnRl6vir/UElwoPABb9g0M67tpkMEoIzCMtbOE2bA2sB5sLmqn
I72Zs5aRblnLwaSmKeMhSAp+ozWuUQkLkXaZIuZymH8l5+WzKIKkvXM0XghYxv2TIa83apI5Ur82
AYXA7EDekkFCG44cEQB8JAyDNA194ae2wz6HnrFHGlTuCEyv26mEIqpMnRReAd0uG70YIQ/v3Pwt
f1YrZ9lnC62C8OJiuax1JAChUzj2BuXEPZ6j42Cgp4rRxnE8D2xCFOTHoP6ypZb9Obfs8g5EJKSW
zT54cRSTMoaFS3Bo+BvoZcIXGTjzONdDPMI8O4+e/N8AAX72FR/jqcoQFKI42CO4JCrWqgR+vFdk
GC+fPGxDSwcM8eSSNtAbmIZ7dQL4M0K+zxvVtMIZMF0eC95MY7TJ5lZgSFOr064nFPIYSVNFrxxZ
vrgBy113tEx+0M0eOWayLh9M1oPNGERJdxkLyIQuV4xPPS+lL1dLjV6KcJhs6NKQZ24Hs7jsiD8j
l452AJpx/QlgUCGjVgMOi5wXjh+Cvs6hUPYvnagwvKC4ok+ghIfLOH9PS43Xh08M+jWiIdRNXHX6
xjIpCIG8qRY3T811o8B3WruoAVfhJ0ZdPDcYsb2Yix5jnqEG3wb6yECwqKwPo0W/bhYDM42CCS64
mQjeGGRFh45B19uNXNNQOYlNq3iutaDaYPs3JplUch3ooGOe3i28YQJ4Xv2HxW+yr0yhf6Mkq2Ml
7zKSSAhWlZXtWYZzBFIhhMGs4dh5000i896vKUayJThp3OkN8EiSVOqdHUhxcTJ28fqWuvjDhaUF
Urce5eFJDfEPuZ+PctV6R3p1rfuxYUI7k0APyPkWH8YhFtqCRa0al/U4fX2hPT2SQpIYokOyzWgw
q8066NGCEUyJtObr9o7nKYSgzmdLwaBVVil8N2zDqFrQDAzykzTXeooaZ8yATqeN3CqX8+J3EJr0
YKv8wyRM6Z4fb9wL0+d29qvsE08hGihqEZQvSADsHFJjEDeOj7PltV7QAnX2PbbbxJOvhccYViCf
7ydF8fHCTw9g/qAtWE4vSXx3BQZ7zE6ek7nb4g7shWDMwHKB1RMc27xnZXNNyy7KY0H/XAsY9N82
zRswqu+Sqx7iup5e+fGbLVJ97x8w55HAU6EnPOINTybbV3yRdj0OJgaGdPd4av/shrRZf9hcaRqU
F8Wqal/7aSDTbPqWYgVQ3sgj8aTIgI0mLK8yixyX3NbVMj/zs2q1ycZMl8ivdTSd7XEEuB+NFaKA
7bDiTjVFXohHQTW+fMydpNUqYv0MzlLZFA24YnwDKl7DfQdof6PW93n4W2m+V98Q16UfigijKOhL
4oWYy2G/Z/G59EX7u34Z9FyXmhTD2UIaEGuhTOjED21gu31Xr3YXIHMxh9d5cOcqxWwyNoxPP4zm
u3oUqE3N6ETc305IUlVpHDuv8iJP5MhgBmZxZXMnRpeEciz4aFr6cHIIzNNJFeGGZcxprLR+E+wc
qxuAXXp3PesjHjnbXhFbF101XMGFFSyE2fW8Npf3Xb4TKeFyYmqIH2GBDMrruHeSs6DqyXh5A88N
PZ35pvtOygHgy63fq+bxVHVQtGtJuXUytkKHkyqVXW3Z9FRmvXoQnR9PT9ZfpNQDRNHTdz+EjF+Y
WS0ArOHrVPDber48wEcrxsCg9AD7lr3Ag2+OhFKyE2xDIkc/+7ngK02l2uKF0JHlgtHNcvDO3Nsn
7dn6rw9GKxyFZVdl2oyj/tsb1/Y2GCgewRP1U44V7xGpwCb6No9av9dLHMF6rOr6ox6QKgdIoBvD
JcsbA3ZP0l+XCx4t1LmV/9R/WN6YUN3dmUGgn+S8LjbKcShSVg6GgIJniphO/o27oxpWHaCWNMsB
00Uw7Exhzq/2Gckzoui5brykH9v6an4yskBCwY+wedYwgsVaj7Iyao67L9DhXrxAR+70JeHZC5wb
Gz/FbeCL1HFofQ3kHQIM5+8WmlpSHrDbW3uF4PPo6oGfM4uYJ140E3b+xSjRvmcPUh+Iocu+Txal
ylByqT2wsxfUwc/mXyJMtMCM6UleSkJtjC5UnFTYxU879rd0Bc5t/c8ugfMoN5CnhlzYqgiYzNYc
me4Qbm3ALMsWEQH1Um3yWUoOPqSgexD0XSW6NrD/x2EKayrCBV2zmBpsBSHhloZ5d6QPoDF6VuU4
PC/H3FvZth1C0FJGaB7SbjEjjU8bMg/AJVZkAPgZ7wmyZoDLT9fa8Hbl8AaXarAF/eLegGyV/Scc
iEqyw6+spuYWffwSklqaBCWqAbTZqEdE3JJmCX46Sqn5GHCq2wdF5QYyC3sEz85131yR6i7MNH7p
5/BgOhsVGmfXOnqDXR3MIybeX6e79szroeqEH57EPWTbAtv71w8A8HaeNoOB7clp9YX/YTWyZsG2
k3H9PCgkrVmq5GYn9C08XRJ1+nRaxBruV1ccaJvI225R5R5Rr5Ib/Ey9AA7GGNUbovwne90poAE0
kjAj+NGUnT9HSpTfwKU/3eXygKqNigje6+wciyAAYMfd7rJrd5l7BUaFhfGXC2LZrQjTclwpGIDh
9WeKoHdRgb5/ZKsMk9jSpOUY42quxrUfj6Fc1Xxmw18xdZ7B06Husv8Rn5aodjx+Gpg7fwGRJCJN
5Z7zT8bTijR4yzOygO3nRLOMTVcNRL8AMk4pFvKtQZ8/odvZadCQxtDR2AfeROgSzNINyxhkDoue
3cbBZJyeKCyV/GfNG8/zylGoBvZkPsVklEvp/9eSzJ2dDV+tqzhHvfysHoMP4N9/QXdBVUX4ogPr
r09NYL4ZBBKHllZOWX9gLVMPPy0igeejpiBmPsGFsgdQld3eIBiVvN2WgbFl92CndyjyVhtARSOu
f0B9UiUARwZEGGIv4Y+KTgG8FI7nD6OI8MVl65mTZ4cP2mf+glYgLl++1Jts45uhTqNVxmyliSKV
EB8DNEfQOI3Zklrx0ewjnNuvuWaSk09M1uwuJ/dq3YKvBszX4GYrNSexuvpu6T5kRNPUfqD5UUQE
ZRmewGkGF8B//7nsCo1siXeEEZjohznBOfHCt3UCKPpQ95tZcNK6KBvXNsv9hZikN++1ucr7zaKE
4G6+m02xZ9Y0pnXjJoY2gmZoEROyyB1wonkvi23u+AQh+IgT9SLmkFS0f4kglWgGmR7h0d/o5sYv
jcSr6xVLD/CEvwSgVPl5pcO4nhYGdbzkKGY8J9gAo3jCQ1zEseCKzBpTwAIZGWHlY59E1OOPKeHu
kMYHD/cSyH40kLX3lGIklGPQIvWCjMAKm5wvdqtBmtM0hg/uItN75rDXnEIAcxpBPkpGGz1ziOWT
fdQIgxvqoPKgzufxCCO+yL30LL5KTTg7THUrG7bLpoHWm3tK30qL2aCvi1FLb9p5jbqlfQWeWp33
WSQGTqpgBey7Hc39QjKXqlPxQxBoQIxGhHRKlks/iVs8K9FRcqeOuwwAU/dGNQiQSi+q61IfjNm9
wl0uO6r/jhWiJFhgvpMAovlSC/1vI0Y9Jt77zaC8SchJLdKsZpWgQT+GVjudRvsyRoe6K1m8LoFF
39b561Mc78r0HI4RUC4+QoY/i8J/s1BG/nSI5nwKDJ2WrU8vTi/YnneIBxQjeCS3HuYphm20gZkj
KkwP6ZEE8JUewc67oTXL/aa3jSkpmrtW9T1DwhSOj6M8hL9Dm3TIM7HzCPjIaqEKGUkbSetVdPaE
XaSf8fO76HqIj+CEa1Xy4ruQ23UeD/N5fRYF/UZ9jUWA+WDQ4NtW4xbFFemZ9KB9IhsYFeP1hn34
przX5eg7IAz+usFn/P64W/q+rTHbZ/gQ09HWlGKyNqsXYI3/D6Mg1gw5Cz4iyJBWHU5OCb+qbETj
rG/UZ/Bg7TkTXz561WcnM0phus1f5iMCW0db7WLWCyn0qfhXkEThuCBSsLJnUCeGSZX/9+jyEGoI
hbihKc0PPtCaqNifRoUaSuP1SpRS9fMDiilkS+cBsliWUMsWrT7d2yqYJMpn1Td+5Zs3s6j9eUAX
eUwUPhm/C0lxWlgJCs/UaUQlpGdCzCjRn/aA/ESJZ+mB1zksLR/VBZ3Us1LkKGzOQjRvW5hIS+rH
+Z3FpTX/bRFKr7VLf3t9UeSyH7ErUeKTEpV9JIqYuJ8uVqUQkMLtwQ+z84/DqVOiiOXSj70AnmzK
Ni2445Il7MZuFF1vh9jbdXDZl1MsOFRaGwKfw9ES26DlFGcRKrNy1PbSO+YwTTYpROVrftffrKBE
0Q+uxANmerVkixR5zrD0kgyLtbiwg+3wFokoBRUuiBhBFZkbZWaEP7lQaCfO5G2zJJXuew5DxXud
RdZYl/b1BgKPlZR+NgPPtTphQvOhG5nLoYbJ2RYnUhmsonubXnvMlwtutW154mvaoocCm5fb4f+K
3ScHDb9fIGuPOJp5QtFtpV68zzmNqRO4BmWbDXpkijr32iVtZbyFAlMZXq81zfD/ICJNX49xF/Zs
DxcQU6mhisGlPwWSqzx3Ss5uuAEXA9AdKkr3lpr9hEdBBp86b7RnDqnswdROYKCeCp7uH604CbTi
7GfTRPwnOX9qs0+aZHdbukGj3nJxDi83OYdZjpDGCIlo0qDcxt4A/loFHG6YjQeV5feT604tQ9Gj
vtsstipTL55BrEXk6OxW+dun7KIoX10zjxzeqyg9xH3SocG+vIDIUQk8Ix6JCdn4O9JQOaW0Fmz2
RxDf36sMl4+Ocac1sQbuXA5dl6/eDHP5Lm8wiyFf5A53U84QNuaPPdnT+XexodFYzHuB9Ewtocj6
5cwwwjaMxBU1yHRxU+nJDc+wKbMFGkOurkIpq8LOBKzL80N+UWyuT2KoWY6/GJd7v+lthkgfu31V
nzkgf4iMCrBpWA3r3gYBlDj5OI8gVt5xVhWIckZ/dXqZcbc94aSXU2wRIRxl/HqtaWsS9uOTS39R
1Ddxu81HFEQhxiYO9fd9Zc1bQGvTJcf00EY7OOLxmekE6pk1DDilIJ/JoSfTbEU/IdBu2KF+eIrI
CTC4Yy6CX1e5/kqtyq1MqsmhKt5ODnrNhMXDrncx0YSGvLDTxvmnJHYYHlAtbygANFryYhHi+lx9
MGDA03bql3OhsVjr66eNKjPgqvivogh8FNcl5IAoIS4QA1WteEdFA8/NuSuMBGiGLQRocxO+vVeG
zKRVBBLyQj5AB3kxk9/KEcDQMuwToO56PFTT+FaKQMFfSrlK6PQPTCBW6JOhWiVBGBe0q9IpFaaU
zo2mgMuXyBb0pks8iVTAH9Vyvlywm2hkIagQgj6RYSN9HY5Sh+WI3dgJOcit6UPuHYUoypeZLyEP
1cJd07dsIJbsvXjnkHtvd38eod8YVMHdXrMjglMSz2I9K0EA8NfMoMt69BaP+12+Q+Yg9+KgRBE9
6Kq2f4pi3t8A2QXO5QFHGDYziFYYckDY5QwQcUh0grXowCE2q8Q/J7F8l902v+XnAFwbFLAXfRIS
Z1r9gY12ah2AmOBlWRqOajsing7BRiy5adE9vfHCjmnY7tEl0FoezjzAUAbcuEziUe5piO4bG7WW
p49BfS8pnQWP4aK5pftbNOUXAQQ63aYJgA6Ea6ya10ZbnsmFcs0ky9i2H1M9K93zksYeTujI36QO
lXNjLjYuBRD4SvJq/wz1MMsKzcBNTrXOlOVjafg+CiOeZhHss6NYWJS6Dri46VLXWx2EkiKPnjET
mR9jxUgQdAOJFGsAsOrP4Wmf3xXfR1yCcChdNc4iq+G8p8AaUxo9HD6JnBjvf0Sfjem893JoS2jp
fWviRyudkGatLW4mi8WKMQx5pxAVAUT9YWBZblnNNfYthTh09s+gDeGlfuGNU/EQ9OfM10/5Lnxd
lLuaLqIEh2MpOSQP+eZQDlgB+42SF7Ksks5sj/ZRcbZ9ED39m6ZAS5w4PZiAf3LrCK1p/D1lfV8o
iU0UHt5ecZQw7JMHyhgM4tp719Y9AbUxsoDsxgnMlF5dgXWVqLNCiMb+nmTxzkP7z4ET34lbxrIv
iUnBxbYAdgkeKIFZ5lQYvUVB/JrD7R5YvX7h81dzqcKu+9qqlvlVYe5YhqZSWzruO0RXUpDEia+n
obFXBFO1Ba8l/M2wAtRwJdu5CMYfBAPojjNA7KNNbL014qDYpQgwn4tlbtJUTvN8ofsM8Z3p0sSz
6jCE4h27279TvQVCn1hs84QDbLY7BLSsnBAvWef8R/eC0vXvCEx88LSPzAqvGB3U8wf96KSKw34R
QxCQoZqJIqnh4gOdPg5nRPvaGj2aG2DpJHkqn3uYcI6pk6bCEXfPNIO9flZKFQdH60O+gLakByRE
iZxbrGq2XWL8hSKe50akO+W1MyHOpvy5oapPGYPKR+xTCY3kK/KmeM/ri4MarvwQl95/3GzY0Ym7
6fgzr9LqTW1t3hA9d/YIdlT7zIKzo4yI786mW0kpa1fqIFZ93csaUB+aesIpZGTQwR/prGZ9x+8M
EvATncsK5Be8MF2ymMubYztaAIknqTFGUNIM2bt8vR5caJt9lCqM/TArWsKE88ea45/xvugrwvLb
XPOdNlKMi0a93wu1bjBLnYyUc8FfGjP72ojYEtBsXbZMxFweuTQix2C0mUP2hg2T/A68BBSVFdI+
knavrd9ZcL4d1eQZtDoKgO0gTaoDSYIg0Oopqqn5j+JBZnnH/SozHp188Tb5SuvHgWBFQDVCM+I6
0DZo9F/uKWulp13P3o3uoYrl+jgm6ZKd3tZKBx2NozNLVQeI5FyPaDYZnM5dzeyEo85EYVBT+RR+
SdCSWgndhXnyUqKwQ6ORlzOi8Zh1GeoO+U6tyc6ABza4G/RLVQqmtDYsrgxI+TbJZfkkHhEw+RKj
O7cIZBdgfsF+SjpCQljAXWPfr+Cf5//SmGiUA8Zgfe3CbuwxqAZs6h+HifY4KCUIQCiCq8MbfCWR
WdYXtZYsBWIFWHArVf5XpRTw/WOo53c8YlhBGS+kOFTNdO7ZkiRvEMB8mKEuKzlBIwYM739l9InZ
1zWKdiPIiKTfHgcpQnrXDPuwhkZ16gD4gyMmD8cw5hsAnZgR5rjeCx7tV/R2OfKW2uWXc9tzgc8K
1Bn/gkMcc0aAkGTo0ZjGn3QOFE1mMw5V91FT6ZLA5+4PiTqxKdmap5MeZCl5koL/mbpP4wZ4hyyb
ymT7Ew5WbkEHCIu6sxyNIFRWFvgOGjNzGDRGH7l6F9TvmDWMaOrF+xWc9D6fMlRC9HFGatZaPjr5
apdezFp6vwrlq3CsuXoJqLN0qtV61Yuzbeaey+YO//yfIPl3xCaQX68lUw4ePXf3L7m0TmD3+6ib
jvufXmsLGP7clqU99Z2E9zswK1p3vpx2OSvvOcdTQu2yAH4wkB0g+/C/piFtQyiM95N70X9WkTS7
4yBeh+joc4N+lVn8UlAFrsTXrh98KviVf2BsvzlZ1TPTcmWSOOoMMQNTFutk8w1FBA2zKZctMpgP
s8aDf0gBaz/6XjzJ57Eso3Itq6xyphwEJ9v4GYu61ROZOuRHRTDL/ahu3yj5CU5nu3/pi0IbMsSv
zD+Jh1GGP7pgWPN+lyGh4lYv9J7H+O0r+52sV+iRV+Xe0/nBCFmEn9elORKjOnIs6988avipWf2p
AIEWAU62U7pogSYBWrIamM8QDESqJeNCMlkTCgIJ4Jca7clmkgmzRcRXMAAkuBUXDwwyskWa9rY2
uKbsCrjxFNruOwtgRse8hdRTBvL61FQUsePmznhi6NW9e7Yyk3Yt01k8SeO8a7wb3uXdD8seHnam
7zZzxsgKT1vdFplfkocSCXYskI0hhVYT3mXWsh5Wf1iUhQy6b5vXhntPE2qI7WPKzBFE3YhKZ92Z
S6MTgzgiM1GjwbMzyyT6H+JiUxKsmcvNRFQw2Yct8Ovk5U04FcbUL4he574LEmzwARJalVnbka4Q
/QTFsYL5T+VQlgmbxVVw+yb9l1J75ZkGhrui/D0w/q/LYe/w6QmMBo5bseGTD3tevnh1nGqZNXhW
Cad/QKgnnQKW8HaIi0ypLbymGJ/vW34VFu4/AiaUqCqjp/ZMd5jv1iLdjO4gY0AfCUx4UO8qi9AN
tkkHuBWIsw2bAk9AHSzNEYU5Pj5sffOJyhI/qQtR/VxlKGRjOaCDdcSLnmR+Pi49r19XdiGpGUaI
Ohy4lA0JMNiQ9xzKgW/KYGJRVRbYWq0/qagu4IZI9yxTvaMKhI3eepcV82Hk1KUZ3OICf8doneaj
7r9Ya21I0hXJw4uOdzPuFVZWqgd7vV41cWux2XHP2nyXK/POH9twgIYV2FAWP6bIc+Kb6LC0Ihly
Xq2jYedoKbH4FAD39FIUnFnN+AbVNqR2bAP3BGQ2fZX0DUen2bx/s247aQrDV2cYRkxT6M8MFlDr
+Fq07a09/KffvNp3VDGfo4VStq80O+8zzvhsGlTDJpZ6t0u9LB59H3aHw+cM4FxjVjg98wrA9zuY
TpGy/MkAvsUcTzeyszGvlvX8zDJDcENxpnzH5XwLjtoGsPacAOl95caiA8smm1fTUcZToIT8dlsQ
PXmWrkYxZoTHj0/13WkIaZCp3+2vqKOner2mxhMrUlHIvqXQf3h6zIsqGPIPZE7tt+kyjhST5Nge
83RrJ3y5ZvV6XDa+OPVLwaCfrZm30QvFrxQx45N1cySI7lQcAnX3mgB8XJYpPcs26pMHiMbraB1U
+e6olp1ENKytDpkn2B5S3N3dj7V1jlOuVJyur3BjHRCba9mtuXbSWSddN1wSMhqXYd4qTVFKTogA
Ik6WF5N3q1aXs9LHM11r7wrDwUXMhNh09Xd5PrR3ZNs1g5uehGKblmGQjYFBe4Ghh5wCZLZz2ALJ
5YDgVXCbFVdJox3cv2LLVdmxqlNOg2l+weSIiGtDBF3gnYM4qHe2926rvtU9hfxue4rtMhbLGYBR
0YCjU2vftYoBPMqc0E4Hbl1IkD6PvrE6FXSieQby5q3ETQgpaBco47iHM8RrNhQmGHe6ZcJXL+pd
HENVsOoa3ZCm/Ljuuk0HTeOK/GrMBs3hzyDnJObWZOUAKUS3rURpPOT3IR6DP+W0Kpa7YOdlnDTj
krkvBvd3DViNHnd3giEKAT95nse/Tnc8q3bNTnD4vHEVEkLKxHH9/8jcZyNL5N+FqOL3sDUotnqu
Ps3p/5KFkLoOFEr5w3gYhkFS4+T11CBWfjO79qt+I0SiUk+45OFe+KgwPtC+3K3NnECy7m8SVoRu
qZh0iwyG42GDqyEzTw80LnlfSI8iFzxratyZRXOJ4HJ6TbFW3XQZvv2HKrF8X9HbOHvvZoJI9w7v
BZoQ4/blpNroPfqHL5OJQSvvcbQnxM57/ktMTugbt4jiAZL+HMvjMQJH0Y6Yys1PV0ohYszBej4L
/qD6KkcSMlUh3q/IAz4pYpBj7DGmDtm+g3coLXsnIVOHB9rOgRakv5QqW/iiEduYHAGePKCZ65/U
kcMFzXaaeDs28iLZoOrEVSQ4csRnxr3J8db1JP6156sNaWxHZI5HybEC6WFX1Mswz1yxyuKWqSqY
DZs0oe71PazGam/kg0D0IsK8knshGEQ1/g73c58RXUxEmrOWb86708xPBzFkWr+GlHjp/yJ2Z3rN
26i/50JefYYADuYFDYMg9KHOTbIgkomNq6IhpsDbWjavzehegw0hjEi3BBgB2+LkdQhVELFs9c4d
VSxS/wXN12t7LcgLfzqrrav8JRatzoLBXGe+Ha32Rf/77TtvQ91+GOrF8RxQcnm2APowIGB5pYKd
qb4fUNjzpufckwtVFuosuCxUh5u5D1G+396Dmwz9KwD756rjTHG/7sh6qFczl65laLdKR+H1EQT0
+iAp23CGWiSlEnFGOKuK1ILOeE/SM/eenKPtlGqIz9Xna9pKR2n9AFfJlE0bTbdyI7aHxlhP3b+7
KOEGE2bz3tZeIH6+d0ed2+cX7WRcLxX7D7oGjXJOX0qfHST8IScyVX6lo8PzZtPUpmRNHshMX8Xh
id444EHEDUAbWuTOmvr9dFtQAZhBHR/jeOxURDhmAmbwvjhJiD2kOva/M34ss/1CNyAML7AVi3Fx
QtlYRfLA8OW087ALRWk6LF418WjEbr/mLF6rUuPbHzfc9VPP/E6DXNAtBLxCOUc+uae0dYi1YftW
FMCk4KzzUqknQ5wdeUBNcMskmpHk6/xz3ajkjh0J9T+oXsDPJTqWwQzSPKOvUYw9eXKqB0gqRla6
0bvtuAuJlku0XpesRzDswPRQnG7HS9fUQ6AuSTnaHuD7OW5BoO5avUkggPRGrcNlVo/E/sN3Bug9
p/Ir7DH4GpOGQKKfJg052pkVXgh6a1hzfQt++ESTZSJ0aErN3UuC4e6TVz93UOY48/JaOrzVZoG2
P7bWnq66F6D8Bkw5UB6p2/w4POEH9u5kCPP06S0DUPwOXJZWFUQjOvPUWlJQwxY3VWl9AVoLH6v2
c2yXd7GQi2hvU8LotZu/jBke+CR75PFhsnEHeQIW3qOuIEPPh8Vc0f1Q1A1PBrmzMCUSqs7agISE
AN2SpJFyqOScodW8CVZ+46O8bAWB5kFlwPg8NXe5ufdpkBlLEqfBNEXFfTfsuwpTW9PJLSPOwCvo
aFWWxe6m+lPlvlfGEAP5D5uStXOA+oGMT5pjhGhoXLEEyHMXfjjLJQA5GmXAoNfTHxGrymeKNJSE
PgFlrw8ZtOvrM9xaQ3fBO1aAkm18QGHsK5ZiqyyM5oNeU5Evapc8fCOZB7vCK/LCwem/UrsbK6Ol
LwUfS7MJt7M31y50skI7bhDuVTCUC7Hm1ftoF5nPngmXsSy0abHWmGHqbZxvTfaYo/V1gOA4GzYg
Nf37mIrsA5bHtX38WuvWIehnDRnIeJ8v1w8oBzm3g+jVycRmq8ma6+tnsdQu/I+sqj8hr6MbR39N
tlI/k0YI84oUL875OzRvJLYdQXr7bRp7mJb+vBbc+YdsAVhnRY+r/urOSaRUtdcV6GdYQxsALFxC
E6TOr3OHZBJm9fJNZ7611mLmQJhK7L44jkveLhKg6rs9YVoY4jByM7L3qrugb0ey/inhOl0Rra9N
7a/5eK32z0i+DGoEZPR6W8MrrmyA9qZRtVmzlRohfWcqiGisyrYnAYKykv6oI54/QKUYVbva3Wws
mCIrKYWa4DagDr6n2IqqMXyfYai96f+Tzd0pX0WiTpoK47HJWBTN9BnB0gtKRT4WJ//+rZzDPN71
GEZdiPyUzcy4wXB4dpjevdW5a8ZYiE+nJ7DoZ1GO/Y+eCjvPr2VI6TBz0D99WZBwF9MIYACMcSjI
DpmoViGUvqxiXQjR7dv1h7IHJSLRNIWRAnnV0kz6JUN2owqdLgfvHcXkrogvJ3Iny5LKMWy+2R8X
0o+whkrzrXR4rygGVLh5xdNsl0bqSR05sHCXDgKZfvP8AsF+n+BY17royM46lIBFuZKt1rNziq6U
WuFybas69o8JNf2mwklBHCDe+pXbc7dnvwOyGAhzC2Q2BVYmd+65R+IivBvF2ZTVcwRydep//tOB
CPU8wpzr+NbbmU1ISl9hd4I8RqMdtTqt/lBbWSCSsIW4ZVqoDIuf3cZH0MlvR0bDUpATeHlY3SYr
GZiSUi/V5dWT7VvAEtfmLs4hbVBiN4fXdFGpTxjlYr/0pwoGnkB6o9/v9t5DC57WtlD7PC0pSffd
qO4QYHRoliiDF96HxKMRtnnl00Hvh23AOvdPmaa21lXoZuUzD/7Ip74ijXen8Pr/QVkm6Hxw0fi0
R3HmbcjK+dio2VSAncEnEVi5lZySYNgM9v7liWBQ2erW9bJcSZB2LN3UUPBvOYgWwxhXq+9vo57G
RTZRbcvMU4+mMAFuJqZ1ovGasSsFuQHpxZczHuGWWGQGxIy1SY3UaYnOj0EqJtpdtCDteqPR9IWf
4b/qxO3ElWA2Mpqy3FC/fOJUYKHntnxTtBr7NhEVeRF/bqtvF8/JEBA6YrXfAFt4qFJzmfPQrklC
ZV8utyLKT0P/KeNZAdLQALhm3v2l4+JO7ALS1xkfbuglDe4W0EqNNkiAQFP9bR6ewYmQp0lkmHJ3
jo6bUONNEEU+aLrCJsBoa1EJyJRAa0RTz95bklAUOrL3mwj9/PD7OYutLm8lo0khyGwPMSPhTAif
V4g3OScqbdmFLpyjgf99KtqQYYWZZ8c+bezK79jFMtp4Hbw0zfwS0Cja+PyP4aUDXtmDSjajS9rs
U+OLEQZ0Rw22odixRj4AEPuNSFCds45vAyXjA/WqdmzwXE7SwQpjUaFsfHKqAKv27nDiKbz6pA7t
JL9W/ossjn9xKUCLpy13VI12ec5avegVi2FGCW4m3Qb/7gZprXnukziS54LCscRmBnjCvqG4W4iV
xW789vW+BqYxxhBCpZuTlti721+4gsbirNTXkmxrRRehLElkuKbxxrWncf82Yo0XHL4PacZ5Q/QU
WONBsBveiyCJqLUgnTVZjAilz6ejQMwswyqZMxfMoSMC2cA3uQ4NsTQa1jxGVdW/0hw19nxq5u4m
i2zdwgXFk3tEHqqvmLneN0GBpb8jjO2jYDlczcOmuqOTPxNINqr8O5Wwl7/1fr19Lmsafv3kyvz+
iusWKa55O8apuB+z++9bh0Cc/5k6kKk8SGkW3g8pz1dTt+87yTlU+rkxVD8pfPWSfMOvr0k2jqTt
mpeB1bFw2cplV6VnS5fKCQrEJF3iS26QAoQCAMRf66R33yaBITwgqwQjCrFghMZoMAyTHr6pV9+F
LwicudNcD53i98G8cy8T79ONc42OVfSXvejyYr0Ownsvn6nOFuMjmj8NY5XQ6wHZmDSps1gPZXxd
Fe4tYcYkqnCBYF/4ps7mygIO9nMDL/vF7H/ZlmP1evrtteVOUxb4uKA4v990YmeOxwrWj3t3gkKy
FWYDFm+7KhCvH95Mbc/nCN3vSAEKA+VbMMs8lMf3Gfi700sPBHumfpFiBN+EC4YSF4r5WruTkqbK
Pr0xhYGIG9F2NUTj8Yc0WoSF7cf2ms9YSatfyjsM6KrbC0c9jjjSwm3YtXIzBB6E8JSIXSAX+Jkq
7O9ROcXPiK8y2ADLbR/PTnzR+04AX8gHiq6PoWcgepOW2umQpxE5lnlcWEkmDwjbk0D89dxZZhao
I1Wcfx9snz1YkYDfQK31OOd/nvCcTMCqoNVrHAWkfmfnAdp5i4e7slfR9vN/7Vxk1SQRX+PThccB
PN0cxNhFI/cTpCjatWv48cVP+ZlqeD+WulDAvEaQYI5QXG2jM0L3oCPI+06Unge5R7O5RSpx8kVv
xgF6rPxbZoZn7evcugszhwzrZalCw4yYCHbZPkc2GIollkuCNv/7GeiBfSj7PkNRk25W0o1o45UO
e4nVOTfkbFOkOYUa30yyZTLO7yfzoD5dDPG9nB8CJ5xowBNZMmKF65kJcQApEtUtijxmWXL1be3W
S2GQnhkvxO90hQjPu5oJM7zaldCfAHMhcIzAgsHm4+wRJhb9IZsbcvij4zU4/BQ4J/qdGoOvtUfj
rW7s2kSwbLL/5L8Ntw1OFo/soV9onAkYnRTLn4IlZikuoNecJhRtCkriy5xdS8g6SUKH6Jz+Wp2y
Bji6p0g35vBu/Ky+5pU5UfWDce2hnGu9epLI5Lp+gzp7mdv+5inB525OQgqtL+WkC7X8kbUHie4T
htq3z27X5+U6E6grnpUmrCVeUPOx5clsO0ha0rU/bs+DQXhnUEsL9qfXKVnoOAnX2W0Dax6eiD5r
4BIKMujHqMTyF8SBtqLMbpmGkFlvnfLe7bRn8DT1Fx5wdTbcIIn1FDzaKZsV9vpH0KbObWdLd5vO
+5rIlqhqEbvurTzN8MIrsbfuOjSxqohGWD4rv+Vz3jRe7C6hRojInqEHRaEV/eyL4qUnwHnrOucz
EJrWEBO7Td9uEFCg0XOoZ29QCgmkg9cJbpG0WPEughD4QzWEKCHusAgnPePYixhRfrV5g608OtCa
dxvG+3HAM3I5OblZ8FPyHeYKQUycS4qDTTcLzQU/uv95wheqYcJRzJnsmeydmwLfs4qmOrPFeMld
zD54rl0FgnmAbw2IPw/Y+A/7zRgxikQ7glveKoqxU+D+wLko5ftxu9f+qCPRIYSy4ONk1oBowu5h
teL3QElS0LAWBF3OOGqYDw52zQaSOtK49ZVoJvDsBduQEY+yUEsR1IQD204XHywu/qXkrNuEFnc5
LmD7D9IWoYOBQvcBOSdQmaJ1DDCbJptNSDUXpZwoVrXeoDASkx/Wm2GEdsWFTfP4U0VHyKs/cpNn
Dn4kBM23ZOLwWrjPgg3xwkXNIaWOhhZ13aUwgrpyT0WbviLOXHi/he+P6wDZniRiR5AsYkZkFTGW
FadAUkXO294s1hE+APLMW/2xmSSk8JaURzhN3OqHgap1TqMhZO3ry1pnlsdaMxQgogOBXEtU/TQv
tWH5uJN+4eOwKcl/fyFCbMBuOPJHKw58p+AlR4LP1X06m+o24sRTJsP4Nrg2mrpVJbs4toLQpOrP
gerPOd71valuuYwMZmgK78TEKkqKehzILydURRCpK9HpZ9d50Gak37hKEBq0pcxvId63V+MsgimZ
Nkx5IY2fB7w/9HvI027/7KLYXV/6FcKKx3SJASSlCsqoWOvQiiEvn38Og10Q4+fGDx3todDADjTG
LWM0FvTUKjovAuK/2VcAB1REgZM171DdNvGX2gAe1WU5Prw3ajRsntngybIKOKvTtWwnALPCg4QL
SFN7ZceGKaWmy4EoNe3mhZ9AxJgC8yU8vezsZAZFoUMzzZBXywvvmiy6aLAs1TUTzImbiiAkieMX
x/9CnpEI2ahAKKNqFgcwHhzqbXMBT0D/HXyVC26Hrn8nqVjcpFOyN8B2KU5xGaLC0OCzHnegJd0x
zF+O7OMHzXhZVENIjl3g2zzkrSyB93tZqmla5gKvtD5xOLkemkipgZgO2IPZ2njrsxPVB8kVk6cn
BCB6daVei+oWWwkLY15DLAMZnLvURLR4F4hJEqTO2uFATWNc3B2r0YijwgooXzoL6l/SsDUtsCli
F4aBZ3yii3vHAO8G2P/4URacp9j/j26EQTV/H0Rw3kJ0vwmgwzed10DbEYv8gxeodyyLOuvQF9x+
9O2x8pZCB/RXfkeB2VCkWvrFtY/A2dGbc5unAEgfDSRhP7zOHT9/8ds+Jhe5n2Cp/63pBkDKV2iq
OXH9WhxSBcYxmN0nlPn0mLBABQH11kc118/FyzMPJDeDpntjbZJi/tbDVXMsZXxQqWG9STMQtHJj
g9QH4X6rJCqYcxD+p4gNR7WRqm0NgfwcERRIkJXAz0vvF1k4asONMne300fRytyUSJcg9oyKOutd
2KMsSkXV0HgJwY0iOpuKiWYjwQQ15vAOV6mgq6rurm78biwNDuADFwUaFJoFFe3hTDAmlYFz2jGJ
siUc6ZMQALM5Ia9dJswNQUy9MoewR4KgaiGPe0a7c8OlbDSS5mC31/uYI7gEX5kEwJYZLT16aOI8
L0bufProbYVnrAh+BzJ3F3CeBfoDa3wi6PLz9AOXAJ3HUyHPR8ab6XBlt8TKS7uJXepOI8ii0AQN
wgBLrV0UT9vfF4xYO1brTxoJ3PbQ8OwXBHOIk/EqSCwZNNAISosmGAQXgD4V1jbq1GE1cXd/4ihW
h5mha34AW2BjTDnpJLrchmCHUIXp3NjipN403wX4qYIefE7/1f2VZOLzJp8RJHy0nhBihJxp9LWb
MquuzQNPV4Kuigz69fLT4ru5op+Wka67nYp0BXnLeIfq7qe84rtNpJKV7jvuhlCSoXZz9Ommbk8u
plLNAgclRWB3ex+UEnYQKwX6MV55AWo2+QDTFuvL9OLVMJX97c5hh/a6IOrRXpZDzdiq/XUnta1U
E7sCJQlG3yRxiE/CA7z/BsDyHukgw1vynSSNNiorsFCM/ewmjPAm1XGCG4GuFEGn9FV5RFHhF2kn
DAk3qovVWww37LIvGocBCE66CkDzvSHIsp2b7XaYnbsjTPRhlD7CqB5V5rsPJ3Y65+NU1YJt5dkI
V2K8+s2lxayBeLVea8n2oZ5R/xaf0YHvtpxfmSRUc46664c1f6TD/DkwE1CLz64dzPjUMRe9iohg
hylzq9qeiUOnfKT/++4DComNcVKN+sEaMagbonS/RTk4Yz0sykjl6mjfThCoWMnC2+avs8IO2aH8
DEwP5P8Bgt+kbnfOHLpmiwJiMecZ7SOpSNsOvRTXVtKxLaJaKb0lqJDyMlZs9AfW8/5cB5pHN9IY
t0EcDBpiR0G22IlQ7hJXNMWjNTF9AcBmie9BpT0bLsuTyH6D6wXdf15ouuKuN5sxTmuB99pkJj/i
P4ecmm/ZH2M//k/WYsChsEhSJS08MtwVq3XZA+aFhyeeDCU36Qo+87Ac/3E460RtvCKM12ApvQY1
vHl8ct3rZjxciWtrTgxfZzHno73IqdGcrUIY95VEzfHbnbKpvwcXSBCsdBc9IjU5e9AiNp3C6Bsl
YAYRKUl201dkx2b2+orMxiGsc9Pix49/iooJYiZ611rQ+XUwYs6/yD0Csxr8MDuK8EP4E06k128/
QdMtLsvXOEiYZhte9tGOZkp541hOuKJL+k4pMz7wGsXUh3r/oSnWAc0LjHtW6tf3enrIiQeGkQfV
MjCnxwUnKbvdKBocU62GcoyNZkeIEYYWKmtTyZ8W2PWe6AeNtD/9eUDFY9nUpgjmibSNre8nKQKl
Es9qM68QgsPOQjw8OhLKph3U+C0US32KEEMufBHOqgvMsXYeIt3I0WAVFrkyVJk6HQDl6Z5G4vYp
KuWdEaTeJ4LRbpC4m9IHXjnn39qNmG5cCP+7Mu+TLmSQBGU+BrwkBU8BcvsaZQCL5EERjlP7p2th
Hs4SIRPBfcMat8ITUzOs+vx9vO/AZs+vhCyX8z02gPr9sgwhayhlv5Peavpa6Ddn+S1j/2rVBYwe
uN0LBttVSOkR9R2MN/2RnZeML5qOu+gA2RGr4KR2ndS27iupZFa9lXsDCh5LpPjmLo5Kx1bZZZ2A
Ixaw/8gFh/vlgxEfrwYXPRBVsSS6BoZ+z87J+5WQIgmBn4unLjXs4NojckMXxlzBlXe2K5rx1tLx
wYdBkpkZjLRcaqfZ3MjS8xhfypo9JATT1nltLIFPWGEJ50aeIa/Ax/g3WfPlce87YGCn0+F+SQqk
wcI+6bX5hrB8BY/B/65wZFcT9A7LFmqWLHoJ4/6+kmHxQUqzKWtEQiCZQ3di3nvqQcQNbdSbPGib
NorQFO793bCjTWMQz7n1q6nFvca41QsKjSwS85FTzC/mCVTWYBS2irKxaoJJFca7kVHfk+EYmrZv
EcbSqVNRGDjl08rTeiYj5RK1yrjLd/OjvwvCVLbAePDSbJ6uH8UrH1la90uUQJTWZlyfmbw7H3/u
VEzEm2lGKOKtHMvkPMC6g/mQCMTCZHcsQmsQieR0Ah6oEb07w31MTzjFibsb0jrRrx+1XmZ98CWK
LaD3RtJVEzbLW3I6gxC5OkaB2caUrex61jn05m9lbzZkjOyKM/rTN5oTTWatT0Grok/Kn0DvF/gO
UA7LmPGbyPUEzLkeMID7syBKxR6Rh04+Xof/hu2IBYYHqrp/McIsqsdGoUxaGbXzrXo0dmoIoeQr
npUnCGYOfxNKN+atxkaUgfAE54crOukfNuAfKQ7jkc6h1AHk8amTqsLASR2vHu8jC8hgOtmqjL0s
voEc5/AtGk08OAdu6Crhq/Q7Guaq6TL5hyjwDOUq2M6fmLfh+r1Wb6RqY8QPAk6xHa4GotQ/A3dN
5fxXtB5jcT7Yz1sVGPu79hRSYJzCm5KpINZGFhgprBQ+HKECeTk7eS1Kc97NbAAwuoGHtFm2+x6N
SF8cC6LzlUpEzPs/5RU+noJorAKhn4icXay/zJgc1An0Zr5tJDtSV8B1+Pw/cf6L9Lm32jBZ/nh2
8LWpNFkaO5wzaTiPF8/XhJwOO8wQYtTFjaWKj8DbiyyYR+oB3osPrmDwU13msGFfBf34tjq9AoDf
wrnF5rLL795S2cSmRpAE2KJl2E9S6SdXOSWbLiBjkjwvXYOHrRZfLDSVEec26vvDBFFwt0Pq54/+
4WgEvreo5FBejyk/yCxoOF0bm0rcP3J5/N1yLg6nJl1UEAL0nXq+v9AFNz7d+Ht8hWAmN2H1R+HZ
Mw8xq1Gc22EfpW9TshtIVN33VVlb+7Uk2tdQ2cs8EfV4XKd1oZVfVz8dbIVHiXIuNcNFCg4Jn/qA
J81EfygrcYJLa4Dm3gV1nnVmOqT3jgc9qqFphSFD0BR9v49BwsdKh60hu3DaAMRwsYuPvxsJd1aU
njXmKZdN4WMkWZb/ek+KpSNuXHtM29Nxg4dudTcFJHBFUNjOxzP0jz2v5JNGIqDti78bJFfIQJEc
VVuS8z4B94e/LP3GMFC7v12HOU78sP/7WsiWD681G66xRGD4wXdYggdrE4mFI0Z1gMJo/hUisQ8z
uxw57B3PjHv3aZiQ7brOUt7bwqC4tElE0ZzjY0hlFxwSpCdgdCn7HJb2J6dFFTpKjbt33sj3hWwM
siCmn8ktRuAkFva8q+2kwm/OYSOw0NqmYeXbsLc87Xw0pf/dpIe8FKWZRT1lAKYXNKfDiSPrDnoX
Cbm1O7zvYOUgmUU5uDjHhGeDbhnxz4+fI5LWFou7oLj641wTCwfa0mB73IOvrmNVYO1cANVJ5oXc
i/ox5JixJu8ZtQAQc+rpu+ZDEjWp1SUI574ZiJiv2goFLX2HVeUpqbtfgVaRNE0vmrkw2lqDHsJE
3zQpI3YtEkW7uApMJS+LYJK6MGAWFg1uerzKouaEeNfK7kdLO2O0f2+WTUXAmIwlMtXtKIY/fXNY
PZFE1SRGixSB+5jU3z8JoigSFio3aFZhQOZl+rVKR/3fuUhT1Lj/Xh2gkGDelqvmIkHtkfJyExzf
mAb3qx8qyg4pebakms+ScrfGCj8UKMm/Nc5R24mguf4K/R5NUlCobm6YAPs+H4H3LFfO7Ct+sdQA
W5mZtCW4AGY317hKlq/TN7ITC0/i99UpKvq30Lp7CC0Ke6fBfDBRi7Hgco2GlfRlAWgteFtuaBCB
otGsWTRPfbtf+N1dT+QkJ6B1fpndhZnOR0s19+l2nUPYRcWXDCCgmQqH+KtXmDiYTPLVlnhesBfH
wToVSuRWes/tWJ9MREBFhSI9q6oBlHR7gLZrHE/gnN6EFzdOuOAICfkQThBQUSVDLzrQwuJ31BAc
CMtdb03l4u5SkolDrmviQlgkIxk3yqtoWJq7nsXGcmlint3b2nW2Np8mvgqH0qBP4qazuVxkvudg
5Z0y5wXmWunTJ5bTHEmPFQCI6KpvQDhcBkITPK8tDfg0OM4syGzkjLk7ytzhwb2IZggLXvobcvfl
L41U7S4GJjmc2fQwkHT8uP0o7vUn5yG8wXzSFlz29FcSLlSL+sWfjwu5L0BXhDsNF/dMt8kI9tI+
SvC6hQPVTaQSZ8Oa3Wp5VNpKYxoAjAYB3YOMBV8GKhqSSk0u5S5mVHARFJ213yhF5wu5c2ZReWHT
bcy0NiZwIVUoft3vhDNDNOsv6/eDWRW4QmwvpkaqMN29TCwxqgbGNcowzZSW0dRvDSc9fAGrzikc
1tvlQAJaBLZ7TPtQk90j4Ijllh3CS+yacdb8qXkGgUwWA6VJh6o+OLUxZdaSdpzOv+cZ21/7JtD9
sFIvCFiXa+vhCpp01h+9u6HhZ5hUIW+SAc4M3gbq3nMNtcgq1iWvj6bfDgUolMaOnd9hs4v/KU2p
cKsYQPViy2Cp+h7YX3hGTP3BJcmceLjb0u1B1h5biLVLFv45/ERAHOPHmRbwprwSMkmSEbGfqrgA
ppifdFkbx8fj0LC2QdcU0EAdLjO2oNQVIKNdiceNeMAdBmpgJT4NTVX+PB4r8z+2pA3QXweJ6NPN
7ijw/df/HXE+GBKJguXS72Npt0gsxxOwbXR5iaX471MABCkA88j2g3/mSg5ckfbU0vhz8khG9vuN
7PMyA0hwkU5ZlcK98KZapRTbuITphq24CdQEMUNS3PnD7N2sbcTOvqXrvr1nT4Mt9j1OkSQLTkEs
ZqbBqZD0oYoVthOErNjfvo5TZp8dyPiEKhErsJzRao3/2gd+YmK7MWAPIrctDsPLvSHjJLPDoPGi
h3IJHlf1AkFD1ahfepRSJxCYknOyCXrrxIhgBnjfqZ7nXOmH+y3Fmwp2BfElKL/h+HZ8VR0wAodu
GWzAd+JZx8ZIlyIhYuRuaGQqq6ma7eMC0my0S59hufMb8coXWb9ibv/8rIUUDCvnxNUY3QzzI85w
UREhxp+loo0X4nRa4XkibKSRo8n6Whk2ajtxN8ceEfiTEE2/X84nGQBtaoG/S94jNs97yz4L33/3
bFvwuQaQ5xdcNwwBjGpn/y0Cx727OjwYmQOHv3MRuHd5xq4ikMpJLGGxOA39eZtMeIIioloUwS2d
+HATKi+T6RYAQUEd2qXrvsLPk0sjdfH2wvmL8NEQ1afRz4LCf0kLiFqO1DmdMMxq9yh/5Dk3gv0u
RbU6jvo7K40syirF7huuSnyi1VZlDJpmpHHqZl4aIpHAeUqzURvHiQyAoHsPX7suK9vCDjXYKeRC
Qvn/3hlgYeTzyJNSqtb2Ep7xu+VssqftqhZ1mNODVTG2u/i1z8TZ1XrNk/xXBPpqrQX3RHj04wmg
HgGyVczAmEURQG8BBNStJyUGSyjjmg0ooiL8KmwqwhOomY8jw6RvwpYifYz9MJ7ACFFYmwtcu6gW
DlzmxIX23nGhPYRm9hsEcXxe1opwHGXyYi5phDrUIYT/szHLdDBRxay16P9BRZyWxPnLqIOcUejJ
6SA0gXWMs3zRYukZLBVQEHxFM3sOZtz9S8dI0XzN2b82IJlV8M5OC8FIanhwpSdAk5ybqc17ygn9
vFV1DKu4l+ugBPIPa4Exb+6LB8O4cO2OVROB6RMtnAsOZ475JzkS6o5NcA8JfDfu7S55/+np5ea6
5q4CZX+r/T48rWoF3qnI3w7+wMt93Fl0WpPBmPXALLNnmM02KI4MidmQC/ZE+gejEWoFOW65b+05
7KSnDISVz4jm3SwnkkVwsi0jZ+njvPOQOc0bKGrprLcCDhMrX41yfEUfQ27/src5ISLdpHHxxz8y
cS5Vl8nty5J0ExuDbxrqaooFADmFWae6ehtQCZau4PKUqEDlB84+8np6vyDJ9LnWSVy9hknijVMf
RnLyBWu91BcxGDtXlz8ifp3qCCAQuRUfCepAP6xaNVg/QzWssVPdk/8IX6IIHJwhOnUm9YBmNu0r
zdKCNwWggoPlpVPtUJvYVKoxtpLJtXYbS/IPlGMJs7DbFsPTuipSFCpZgzU1g9DpWDQp5fF8seNG
dLwqxZXK2bURXJxOh4gYSfAoci9g5i0/mccQf55wPusjwaXDoYpvvz6lWIi5v72HJFXxl/Ls7QrE
Q4k0vzZVkVurTaABqLOyNlq2iPFWXZT6EQhdd/Bt1mbKfsViqFPRQPlkt36EYvef5bhcMY2ZavqX
SmmCR4d9m7jFEgO8Zma4gryrLrMuMPQG/tL91D1bM6r1HX1bGa/uI44gAbMJgZE8+2+KC0HB0gO1
iV/r/KLbupBd/vgmZ9RfkwEpDH4P9cGyf9Zov4Q128oJ/jmm0S9VUn3ctI8CeK3W6QjvwOm/0GHg
+GXlRdyspJqAZdn81avUp2ztVdvWlb4+n5K2tg/WZ3zaJUWaage7QabIuERii3XAMJk6sDgwkk66
SiHr7VUuEaeJICKSBLkZr+y+dlXsXV1+01AzpnvE8VGyt3txc1tqsQpP7Bylew4Bi8UMv5Oei1yl
Eyvi8mqvL3YB/CVd4/OsZYsA8Br7IgEWpGTI7937fwdwTwTNJ1QA+/3rH17Ap6sR3uNqlCnXhJrw
ecP127vvLt8orSXJzA8BrrRMO7huEstXIAjZtZIoYwVINSm3zw/bSgXxpThE3SZWntyszF0xYzLC
MYKRlcZ21FUDbSDQIIekOEXsvvtOejxi4MhYfIKsLCOnOyfSiJIZHYPfumc2bdMrO0kKqaeaKDo5
0Z1LXe4s6TTNp6GH1soXvYjxabbmCfUhvHgo9cX7AfenihDgbZCD8waRRABQpJQXYBAnKY20/BKF
Fx+xTBEudEEcheiM219HoBkg2HTIoOLS9w2yJYZ76lFzwyuon1zrRqXWzz84f+L1OL9i1Rz391bU
ZlVCMkMamavnAfG1wwZ6s/YKPiCWl1lCjetyEUM2ZscAKVuTbAthyS+X/zuEiYoyYm2RkLcL0x4B
PBANz7OjgJDBDtdZbwVl+mpl5WL0usYBbhdA2dlSojO4bPdFtpDOgboQwDYxsDCpbcdRA0FWY6Dl
ahgtOhmwSZEs4PpYBE5HGGc/J4mK6doick/4mYm0+GkZ2dNFoh7ymxZk3PXntof6B1LcBvVBCOuq
e8tR3u49ZCxH/pmTED3Mhp8Q8t+K+o0iU416OVl7DuTgZ41n1RAL7uZMuQQP9kpqAUbmQFyAr9JM
2UJdOU6RaF61cabvGeQp5O8WW7WCvJo7V/RFwktTpzV+QhIUoxcNSVN88o9rd6CDScq8t3rjuThK
W2qeHkiinzBXzd8x8JUzCPm5RAAg8RMH1ksb+9pJb3+YU6bHykIqJtMZCVu37yHVDGNNxjXUwKB/
mETZecyE7IurSUXSHoKDqSa7dMHaGBFeKKxMRXp8p62w2mDG+8TtOXQuPKoLZHcQ3UA6PmcyaCnW
gaBbA/BSVdxoLjaRYGTz5mEWcOxlG8LcDdL9/5zmjKCiH1MziJrPaR/c+ank/YqUWtB6u5juLkpt
J+qoZr0tOtHQU0pNKMrWbt5lZpg+35FsD+dCMPAc45lKcsUzGhvCXIK/5eokcww9029/V2bIZ0+y
YTbZYlxFYc3MqiIUEiy2SnPTMtNIyVePGv5t0sMcIm6jLi4MCumQJEMsqL+2tAntwsPg6Iuny2I0
xIPNu0Vz+7Edlwx/3JFDywKoLDEBjE8wt7gMzg/I+XcLvx50GQA3z4dCTU7+rBQTFPe99W8W9XdL
E4WcJQCoGeqBvU3LDbmQ5Ryz6JvcRiNWKJLFPzck72G+QcF26rxrqYmceFYRY0diPOwpC7XsBMeD
2/2at6X0tFjuez5Y7rLmrCRA5aaFJprdHS/NR+viWURybblB53ppLblt7jGNtqoXW5yz49NZbhW8
pZPJY0Byb/Qf3TCGpxTlCs9aYMuCR9ThdPkLpBP/daK6q6obcbpBOEEz0AStGt1+9ZPBpp71AeoJ
RlIxpVbAN3vZnTlYuG6UwEpvM9+AWesMdZ1H31YLEa6oeZQDxhzIBNiwFpf0dHXQ2idL7QQYok6f
laR0kmMIBUyuSKOaYYcNYeND2+Sco7aIH8AumY/3yLMtWShBtzccnsrkxvFn/KdPaRJJmooVV2ai
BXnVJ/zx2zxPrauwyaMRSI1GChGi+Uqc5PWhZcfDwZpA/gvkx8P7sYQzCjgSaPnFeTDBti0TIloc
zKM0BJ0WnsaohLpkdq5MixhdL+xTIy9b3yM4F+eW7eranDJ7NrAo14UldgAEQbTyttNdVcipprLE
zjAf5OW17Z+FqiTRYcjgfpTUAf9/fa9wHAJFUTI/Y9VpXiN6sfx89hnLLt/lbPuVSiCQ8HvZ8brf
3gYvcFRes6Pan1oFk6sCi/CZAl3eyXEXDuBgX/9GVVMUlpSvRv99NjLsylerRkUeyEgiiF7L6R/j
M/QyhtOsa/bk0tLaszuTNCGWtvXucnMPFq/2ac4FsAfgzqvHSWz0ZTvRs0Wsoylwk6FtHcKEZvsV
Z4p6P2sfjULkdTWhPe000EwQ0XQhLMoEYjg5wOMvMOUC86lDXOCyVNS37l9Ls6/NZyTvq1wvV2t3
ayfivuO/kEuZ0fq477n2osFVVORcVtKAzWKgoBBbLb8q0IfOqmoSJucVpsQvqFK4mIdJscC0JjS3
LY10ZuQdltBYN2cpYC5C1Lof5Wp6VWCOjrpwENXuIDCvla6G+0c7yCacPKzkQ5Jp327WPtwVKzWh
PBLCzNdpAKwAm/7q4foIXukcYlc8cW+HL6y/9DjkPaqV503kXM2Wzw2dPaieFwFZlupnN2ZJPq5v
xo3liYeyukqKbyE4W1/gqZPxSdSRkP3yFwVVlYoGeOVNQAfv9rCEVeiTK0IzX38mLEAstTywJsoX
/DXbh8QQWG8gXVJ0Plk7W9f03ASDDInCtE4EW1M03eJMoE1NKoNND2i+QgGVkXjQ+Ob18wxHzvS2
3nbUuydaQGdB4Zhr97g70KX5bxqnkW/3l6ZpUtUcXgzPQUiFOKS/rfOAqvzA2ThrRdd7XopaD4Sy
t96amaxt7fHo/VxhYnO8ijVhP3gJKrfmHEg0ew6U6Rgidkw122SzVCLQDr9FSzOHDRlIukHep1r2
wgYm5rJn9cJzTgKsvImlh2eUkMB9hvFkeGBnpGN1+3Ianc9pWnL3Bktif7G/EqXguJiqv4kWxgQT
elfpRiaiHX/tdyE2OJBkjS9HgquO8d54hrqjEk1drtRxTQhMQV1trYzQE+t3Jutu7cBJEWeHJSYr
2t8fqwJxGEuka98y9D0Nb/x4LHXCZ9KiK2Q4GsXINTUG2wRf3lKtXoHCOHcQbOqu9ehIPygcm3j8
NjsCiIt6MEGlb6d54n35bkd0S79GRgqCVDnl2J5ypUnJBiON0dQpkQKNUyyusOnpyDCrcYNoy2AX
v4xIZFz9S6b/HO8QK+yHXV2tpe7idWfkTt4p2mQoSz7/Pi97bnSH+14IrJgdfiWGSmA9isPnXtB1
NR8ldBLP3z8G5A8sD7f3Uvy4OsAyt6Co+3eZXQcpKBua/TItLiH7f48nJTMWuD/ilAC9MQi6ixU4
2oXXwvhACKJYXp7WAiCkp85wgRMB6Q9V1teZGcY+KVhuPyFE2cReenYv+8akr21atdAYYjafa6Vh
ZYMN1fmhPfWqd4PsfbHHvHX6KW5YwgTrv7rv5Z1BjCQ3k1kuNIF4bf70y5cDXoTEJRsFFeNQDAoD
mxtm48HmvkfHIasEGHLzkw90tqw1tBiv6cBmGyXPFRLlGWLpHWFoXFkLkXvL5vIqYAJKAodWouyf
I1BkSX6Juv4CqGEmSDcfXVcg6UcP5VT/PFbSUZK0Kx5HcnzcUVUhfh0npQjCRlpeEChomnrBhrrh
RMt2/P9tZ3Nycz+AQADpisiY/rge6grEIWYZrgisW0O3+VyWIs2Dcp0D8hp9kKreV1G341DbRqIp
XXdDaab50e8wJqKfojv72JUxWAQq14IKXsfYXoq8LBlqd2IOM5G8RbvVSH+nIbOLF6YtTP0xZQ5n
keDV7eixVVyDSnrbj7tuP70LzBcjwX5p2/H3VwFHPovVceatxXIVt1LS1F48HKD6hRqppgB45nAe
Qecv10H49FhydEAmgQwgEfQjt3eDNPJpliL4ZFr+y5ctw911Q3zYPnv2M+IEVYhi4JQyql3Sf+2g
zGmAFAu9tooMkf1GoMNZdgW5fYhgXhFihDAOF3Lsjm4A5ZyHW+L0fvN61iv7jqOdBxN0BgJ2K6fK
B5d/ZLET290FQWW2tEksHxgmgTNKxIevGJIBQ3f5JQj7DtBwf3kOSrQcpVAtkU7X7M0U4bNi+KsL
6aFITFWKHbc30ktygauizVxtdNkLCogVjJvrDGbwrqHihfyWYAk0lGXbw2lhxwRmJhvK3bZ8sRMW
EybPBogNn7gzHjqRgsMUrD8viN+EmrouWAyvuHk/PpyvAbl5FDYuw+aLCfiOJ2B6QpIEMOE9HnYX
j6mTqnv0vYz9UFtcrzQ5rg7PYDF6l+Cg2/BSruUio0LM6JJA2cC9/p1GgvElRGAxpMd+FPHGSvMa
WuqBpW4nQUS85g/ycmklZ65OKgd3VOi3XISJTcm7aX3oXyCMf8XrFRGTT/LDzYtrdvQV24Q9j1TN
pctxvJYbn8ODTTbtP1jVub1wAv4wjGIDeCVGZ1BHTkrNysu8oc/vifCEwxPv+YqtCB1Dnq+m0XAd
ZG91RW3PgtQ0j1pNraDQo+op+nem7ohJN5ECxWwJvlSRPipb/OLx8fM3PiSXJsms4MmC/HlyOEMQ
jvnsyLuQzEeWpCLdQPSTYnxwusyQaR0rlZ1zi9hVCEagylmGOAlwmoRo+MWW1LV+WooJAmqGdUvc
GmoWWhgmtg3KApORO4VtynujhMTVCRk935sy2+uUBoXU0hyuXMzULd8AT0HYY7x1vdQGFE+Eo76i
NbfX2FfOmd+YYvdU8+HHceIfD5T84j3QG3+kvfrKoX8pyWSoOoKVc0pY/P3TjCuXSK5lyRj65CvB
h/UZtyp8M1I0Iw9GMNvhhjQDprADBdaCgGY8cl0Uv7SjXipnNXrUwK4BT3d1zMy6aSiHPC3r4Yla
e63GL9fBoHzDhMu79laX2dY0UVDIgNgw2feUpuuuZlEhM5TnqxYWhqPy/6Axorn145yHghS+uBSa
yftByOQZ0cLK4LvCildWoHwqY0ZVlSPUDCyVtwtpiqGZBOzhnC1OqleDoSU1nut0zWw/aQc6GNer
kkC6KjKNlWf/rTb2HZJK/mOV7TyVRBT6Tqb3EFe1/TTHsS10ham896bQGm5ahKbq+1K22N4GS4qL
tYXTOiZqCBSJ4e2xRBV3TTUluwuwqO3VRO4eFvnfJL5BazuOkaXuVOX/j0z9m3lSWaYHkR5rOBXi
IW4a0uFjtuBuLgQJogR8EnJS22nGytPjEYB5YgvzszasoDAZGbWX/9XXmbSxm50H/RuToKQuIZgs
UgJztM9dRZ2QwF3Gx0X2T5yXGHpb7+8ApbTxpolIaS6ckVqc4IwndjBPb/MyjI0TBfz7sfSoE/qP
GS8Ihguvt69fnZ7u1vq+rCggMUn9hkUSKsh888kCuCzWfe2dA8NOY1S4eIIjMOuiz1ly/jHoj+Nv
fqITxCO6xmAKDK1P3sDC3YIk9R6CRr6G8m/GKdeJFku5pnM5uz/LFZkaVuuqWGwfbTz6yA3FuCHN
r4eY2oH8/82R40wF8FYICaGnsj6ez3rsCjGbbHYkacVaEFNsWLoRJ9YbsZStSg4dZe/lNymJA7Qd
ya26ERP8t0eV9JayIeTe6KOuXWezn9jcgkWonDtAofPs0eKAxfun+4SE6J+3Ed/ORhc6kV2uozvm
6bRkBEKhYue8FXA2JnB3VHP51NwfWU5twtU9h1P+CGr0U62fPgZmC7Ie4Ubj8qQdLMp57VX9HJ1q
5APkAHL1sFx0lfMjj/qIVGgdbPjMBnZSFVzR5aR0yoWpy6FKfgJp38ig6xatf/II6WrR/0H/hsr+
PwK1Qm6Tug0ykYiMxR7lZOYZFaHGU7wdOLDFzyWBxSonh10rBBeWaP+/fruCJG9gTMBbMdD522SP
3aCtWw7QFb03xcTJFil7ySX34ncpNLATRTEoKQaftmgNrcDkbQxhEX7Osuutqdt6zCV5aBJW2VG6
+aIme88EWGZ63/7Vy7WZ4G9VR667+ckMypz2Ef3KxioOfl4+p8qux3bznCoLAkQ6zAzaht8OrN2M
L0MIMqFV8Dgwb2nsIdDrAnc2Z4F50s1FJOokS/VSZjJto5ET155p1sV2KQNooGsxi0cj33yhyk0i
z1ddlxX4UGBTDUJw5/JIL2swq0L+ldBGR/XAZNK0K0NWx8aTQK8tKV4AndSGFzJrknAg0GPTT3P0
F1yJ0oPhH4jMWFd9SCQh1rTF495Ks+h+MrYppNwgtY5n5+KmzPTanwFBakrSpZo/o4OA9AukcOsJ
peMFKlC10HBTo1u6+Rvgvgta2ZV4vAP822mOqJ/MIUI1uos6TQVsynMqjsSe8efSq3o4oCzf2kxx
IfRn8J67k3Aw+u1IKm2/jcC6CYjhC17lu2FwgH+oS7tmnhs8U9WAL7DlAqLrf+zxTboMuFtwMf3O
7zNllqSHImBPZeEf0mxgJ8HrUCyIhb61OQWNsT6xpyBUVIi+k7pj7Vw5XjXIIcOG4LHFJxdtqkZM
vlnysRySkTP39B+pBMB5m8UqChX9WrP6ZAHuZxxkYjOXM7MSJXy6Bp4tfaESH5eUloECHW2VHi9k
sAD8X8jjq3mgc2ncbgsIkM+t+rak7sYOqOQtb0NDrwydkjlNnFZ/9R7Ef3yv8MtC8eKhMS1i4Y57
T0rOU/VF0Nb+r5CHt54VNL58vPNuWRUJ0rQBpTiRNbTKjX5OgEPYvjCy3B+35QRAEZR4L7XsXBC/
G0QCreodpHrBXyiP8w/DJotQbyLI6MSALyY7ktpzhs5gGkXKyp4NOAs+4n8cWPrTLMwx74buwlL5
LK3+SNQVg8hRvLaVv/QCND4JGOkOzmsrOrO3VfXiQROh1tji8WPU4l6/gmeoPj8TXIGPlcVyWKEe
EJOqpppxPl74Pb2OhwG/bJDnxfa85/OJvN378KHPNT3UNPNT6DcKP7DC/R8zJVTlTBxGAyu13PQx
yr3R9TTAvs6HbAr1VKEJQboe2l3LBiqSaSvN9ylbuQ6xeQI99Gcn2KGsR/8RgCTMiNUqCXq9F9T0
NVanIIxAsB+3EnB+khAqQ/GR9OG2fVOxkBy9YYzLmi7OGKkBSKkl3MVRA+XJ3O6GQ6KWnDDTb4hB
55WAQBVmW4Gc3ZxXuUW9QhOoeMGsra05RPv2XbhkYU5U4nx/RgOeuBKsINmVm4xmnPGAZwLpP042
zX1DmG406AwFcU7NysT4YUInUk9suMmlGczsHaHvlwt8lfcq8ydnaQIp1AtKFrZ/zihg/mrvWapS
CEVSdDI+xeno28gYwG2bzxspQx2MW1abMS7cciOxAFeg+EymthlrNO/jtkL/swyABZ8g7mu/vj7S
YbrCUq/FHxjt0Lo+KzYCPSB6V3D+PIBtAY7nz9At7q4aOMGUK34jgzW+d2rq2lXsRsPBnhqL5s4R
0jz934r/RHJ8AtIkNDxAIeaOl7AdaILFGavUU4bD0tD8acsvcCjcUJhWPMEJB4jTEWM1S+f+BXRy
E32GUcUX5gDxyhjcQhPpxjzrx/xwzksvYvGZyHTzPU/DdrgQUMdBrITYTBXeoLAvm2nHmXl2ICd+
ktJCH1KYhpt7/VOP0lNm6+NmoFnjPayj6L/hx/6tIJqoA9dIlmYbg3KMkv/ywkfXXWPTutS7LQ7B
tNbvMxjzDbmtrQJt0yG2ytCSHZvAciGDbpL0b2Sai6vzjJcMrhcvITR+6j9wccJtJEpPDdYoDpTv
MvwxgsVdsm6xVj5IBHfMWjv1a8qUj2dpJv+i+bUsSKZspVeEKcZZLu5DRyyg9dHn3WsakzRrzm8b
63Ritq3GK7mBTJGoBF18JqbItzID4+0/Sp1Dxb6KSpE9FimlwmktcGqvGfWIMk8oykKsH6fMFySN
D5AsAU//RqvDX67X/zHh8Z7K1NLVkvol9bKHdbMGaWT3HC2f4qkSlc7CwhBCkU9A8f4uWyjEnLwO
FYnyhgKYdFrlC9lM9hAmKFEw5P705tqe//gvTrep8eIDNof2GIQcVfyaWYBJPDt2ZOinshnU6NOR
L+K/YkBDzZWg3cBINHWXX2kbH6LCwbfiRvfEnKn2ZET5bODVFwtyMYrRE5hSbFQoocdTXAkShZu8
YaYZS27Yx4yWvjW+tLyl4AFSFwHi3ZSpDgsy6vV+FSiN7juoN7QeOdPFWez/mWqYqZM2vud/QMa6
4f3d19IhSbHoCIdehfSz6aiB70xxbKPG/QpxnL62YQeoZiB8SNpL6w/GQqo0plO9KEi0eujI7V+M
cPDcWCr5GqRl824CdMXDasFubTPv9obFYMwFJ1rGHvcsadgPNYKth+xL+DdiJyHrisf/sbra8MtJ
XZCHXQezg56xmO2Oi4UP9EYDgaJNSQ+Rl3/keGhvxMUTE+eh2bUbG2COKhQ16yfbh5njUylVLIGr
l7zc4Qlozqx4g04LmCrAznQkiZqxFMchroyviJmgSyFV3+pyiPeN3IDGnBDeo9TfBU7Tnyw3Jh6J
yxHt8JNbCOTdL6/W6rXUqsTCsKo8EH6jc6qRbGfyruhCqIQ4VS5IzHZ6MNCxHaF8YlPCJPES4dxe
f1cEkAigtDeKAWNkVOqmNipBzuDB5fAHnh1TKkUcrSNzP3AB04Uc24WEgXcACiNlleUzRCpATt6+
wbx9WGUsqzRw5IC3XiMd2pWTccaZGwYLhw39zpq6bqfWoR/FguD+jPQ8JgRLDVK2N2QUs3XcC/DL
1/P3JpEpx2a7m7DKfvi4kp19QG6LxqHTHJwg5K6ldA8mYo9fcPvmroP6z4P5OSSPYmiSm5Ediy7V
AwmtVyCOoGvevtLzO5hLpHfWqfspJF0E2stfvWOrSPrFZXli+ggMRlVMrdHLlXzshsuFa5K+EvIT
IEy00OXtV30jV/Q5C2eq4RHb9FGidwtwMGHD4in+8wckPPt6jrtzraE1LtYMmoPBREmOVY8iGRJW
TnWabaJe/kD70VI1pRAcI+YEgJD2H59asPhByXF21Rr1zxKNr1KDlX4oGQxm3afI/bTYb9a4wWp5
mKcEkHtuHeBAOxOHvNETmDsLfNiSn0RKhstYQ4QzhIV/oKm/0brxmeOC84nj0M86UCsXMUM2Q1qL
FMB4dnVjUT0aJVRKL49jI4JLje7NXWuKud0Sdgqmgh5THxhaTxnZkD+rsqBhTuCPmuenMkdZw358
k4qto8UIeO63jww3laGgRddwOPI0yW3gN8MTEVab/lfQwWv1R86lHJeg8j+Hq8ZhfJLpXqPbtgM+
Xkftk/tBloPkmmzArU+dttwUv9gaue91vYa8KmzStfcVz5OpL8jbr0LeV1z3A0hcyaulYJJqYqbm
HSAKCaGQcHuWxJB/Gmg+vu8vvDtMhkcj8qzcs+Ggzk5hVmnfy4uiCKZnVNs54Kon9MVNZrN45KZG
5Cm2EY1wk8VcVqp3Z+hn35bv2J3L/QsEsd0zZBTWwVJ0DJQbxK+HXjyaynMcbho8rsE4cIWpJI/J
/6Xfj/qMEnl/sIQI2BOVBjdYBrZxg1gW/70pKebKGCcMD6zTxjW96rXwyq/kvI3B6wR0ngboE918
uaru61ikOWYLlyiVUK6Q7LtiyTI3diAkf/Wp4xtIXtus6POOy2jc3MwXzpqtXbxYBf4VEd6f92YH
vgYtnowh7BSSKKFX52qbNJjVgRvXA/ucgRgyaKz+/XqeQwZJxYQMp+VhNyDPyet3M/AO/MpVhz0i
XgX1CryNc3fsj1lJWQfglg05Z5+c5n/lWK6ulWmKGW8YUALW9oRFgDDWKpfZO8lZgFbe7x8nF1hJ
pCWBLCrNGmEVQ5Kys7ZHlF/LdT4EBDbuXbNXjytQ+V0p2+INKKGA1UVXdVT7ogZbYLtT47vSCnMW
pxIZboYqBo4nQ85D3kpwK8DosY71adWPUp28+0X2k7+JVHkf+8kTxGC/rWxvtC/dHZo/gX3MS9IY
VyYgYZLR2e0qnJ2XCZPWPx52XhMeckftaChFUrsHo4SxH+8Pd4tRqtbHfNEG0WxicYvZiRgdc6Dy
jfKkKhMVYTniNnJjpEUqd5/3kLWO2gaEZt4b5X3yzIkaHFzDXBEnXbq4It0p/vCt5VKQ3asjIEvM
BKfE/Xp0j8s+wtDz+SV0Zz0hijnZwVpsmtARYMtDSMvrsH7injYsxv7V3a50Q+eXGT+VfkqhgUOV
wEMM6Ku6uYpHvplJKsyQX3YIbuSkx4QF2wjFcCDZBWkT3wX/ke1FX5OcQ/IWxH7sU7keszHOmyPx
k8vZk+mTPdutwIstlyLKFczOmH1zInqrlF6CXriFGoPc39j6zntivLIILIgymhMDQwq+6U+1PipG
I8Ht06gSpo9ftmOd2Iua6RhLV6F8F25UnUElXZjux5ZkZehReeUfngFRRtWYcZrjOqcwt9eTmlP+
YoM6uI38/lx7cXSKWpPvFNdpkJz+he2zprJ2kMh6HRPSnpI+UmEv+crfikTr5FBqWsHJv/s9oinu
fOGoiQhUyiuwHitL05J8CViiIQp0nf0GmcVBQA3HGfAq8W+tE/fsObMeL5WSjrOgOp9Qa6khGJ8m
a690lBNIO2M5sG2jgqZgOuhzUcLdaRFDFlY32Xkt5w0OTB7GSYEmq4hF++iVR74sOdQLx5LQNpfL
aG0vDAQDnYPN8Qpk6KQAr/DS11fvNGzERP9utmXjtOL5kPUXSbi9b0pB9zjOyReKnPU1ToipjKvM
qHAFggG0TkBHwQl7fxUDoHNWAR3bV3Jv3zLidu6Q7WDTEpXJfwgh/R6uPYSa242StuNP9e8aGz8T
k1krxyYrBKhBHojqetaH/A3+VoItBSX1HezgV5poPGdbhFPA2+jjSLELZxFbyT5t0zb1JS92xhyM
MzV44KtO18bjBSrF45PA30BNWROWWS3pc1gz27I7er4DKIrpyB0qV8HuWqa63eA320YVhQUJtx4k
P7/tuc9zYYkmqzAa6AsmD/JQSOunjjHdoOJlRDT8hue2CjnwIf30MEF5rp+0CeiJoy0IeVbNSkDo
q0OsP9egm19CxabRvS4Slvxa39sH1AnoBk3GKxkYafT2T7qcbmL5yCtmV0IplOBtt2/gn9Dj82G0
8s1oXiM6buAkgotIZynu2vHmY30OWbwHe28t9umAwpZluXw/xGy7Dj3adxkoxtgE/Fcg4vw+Mz4K
S3nfyWOX/6jsZRBq5TtLPVQLQouuTJvwGRVX1IBfk8ny7ZTd9w3L1WKGSes8zm4fGB+ZJKphfEfF
eFr1rVN7OHGVa715ppi9wckBx2cm8qGWKn21bdYRXYyihZGAv+T+dIAOkHASKa0wfAnEJGQawgjJ
kd2dW5zIGf55HFwO8w2KHXMGeECBVAxuRr+0yQrEGKvPERNCalxD7/l73AEvLirRffZW9j5tfYif
n6H/cp6IOfuZr2mhXBdps95Z68EmPQG5cFIFOmaG/Oz8w3lbU4V8cRwPIouQVwIINhsbhak/uzU+
MZCAkAvNqNciciIaPfldy6xGtgcym1LnfFVfoZpU31LL4ORCPGIPMTU7DHLyG4qdgY5qdvk8LHQQ
QkbcUN4pR7+zryuDUMgKZQQ83MZtMYYPKGdnOIZzhfU6L299eIwCr39Me2kxQVLqsxiosb4PPu57
GBA0sHdiBFL1XWZ8+ueFvXfZ9WXgWt18FTsvxe26ZgeygK0lBz7t//peGE7b8Qb8Ah0JMx1XxKRn
X6bQrMnWV3jZVBOSYvQRQhQz4LQPPJvptrGzm1bnNB3Wny7uj3UA5kjRnppAEDY2TgSpWATbcyWk
/Gi152EqxjbJa4HWXZo6r4XVwXt5VCPu8QW8X3PPmJZH7I5i50f8w/vtDadB0lyWvwHqKBm2G3X1
4VnhV+U5UobhD93n8ZpvCTs6FTkbld1aBX660oUOu/Gp3WkWOqfEEIVD8bWVa1fcaWo+bOtIxE13
UZTtrwQvubwtjQOLEk06h0Fci/xH5GaAzHIktDfNY1OTSoZ5b/Vkf8YGeloxbP/8kiiXqgNFas6b
KsfrO2MV3ugRNb5oSr8qv8qm/DH03eAyoFV4Dwl9kTcRrGzNiUR8gMpLs19Q1RIdWbaDxJqllrP+
q+Qog/rnkR9n51homb6DlUmTv6MyomyZ6EbktSeQ+DBeld40g7o+6jDrelMFXJil7yxkYh+N7EKL
+lLyLQx9dHn1AQ18kSqVdeFeaXgh11r7XIMCuzApVN6AEGwNROMPB7+fgo0ULZP0YOGH6AzcsVl2
zRe2fn7oScmeTiu1qrYzo7jWhmXapMM9D4QxDN09+BLKQxoWqIZDgMUBTewhYu6XkV4fx1/hswPt
hhLi6Do2tVDTLVUkqctJRZ9QPiAlKLW5H/ItUENQ08H7N/xPzD9nPognIMr2qJ+GpNPanYzHusAc
ofaYE/SQmF2OdEuZkPWV7A8dpOfhewXVC19j+KqNMOShT3ySMH9gAq6DZVEIqDhqT+Lq1699SQO2
UPmXtj59ELRMey4gFa1QeHOBPwtcQThVNBtIp9JC7ugBxFZ5XaUXXcMvXZ84XPdzi5PTETYAk60T
ZMlAxzRoW3ZUHaN+yCiLgrNbf3PwDMM59Yl3VENLMxfL696qQ6CjObwKq0eylfOy77uXeDDPIBKX
tMafVP5RY3cJeXEw1YJSbU00qx3NBTmAqx5PJ17JhCuTBH+ItomVNWlWL+oA1j0png1x5UFt4tG+
n+QKb7iCKzOs78xA1hms5Mofv8fxzCjcklgAVhEc2lBSymD0Jfh4HM6Kmlv4YtxI+29HnyUHLnM4
ebvPML+nCSi6cClexsyE9rdliopg/aoZ2sNxRQivCZi94ZHN0f5ZLEXjMMGS2T+acw2o7sS6C8Ch
ZU74oxcYADDjrfusOuVrnxpvhPOfLgvkEnw6Z6C/HLb/K+5bax46uXAbfKV9HqHac9p71B5YMq2s
jn1GB8MJOXwAsTpQb0hxcjSsmFyi1hVBHcoC/rxFrrS66/Iug+ftbo4IVNmC+tC55DmHzLJ5DKVS
CALuGDqmBZZp3hfnJB+YRywqFwtvUJaf6xZ/Wu872Uali6uDmp+mGZvpuUwQYLGBQ5bYKn5h4mRi
SCJ1K09e9+V8zBvAHpRmcAy79aekcaiPv1gwHel619JMvYj/F69H1fXl0gbyxOeefQGZaT7FI/pW
k6arfklhtIzcZXebnbBTfQoOcwcygfMbe+5Mm6V6jBFOYnV2Sb2YktmWUv5zaHD0nWQ9ihUUcr03
h1eXq2CZfXoo9gRARG9UI9ZuMujSqUEWawN+y7HUCvutHUXQN8mWe1PlXbEH95/pKcgowCxwh+Xz
DPKSFyny7xV4Njlbe+sZebH61RWOFbxV0gRz3A6HUmHUDG+zrSetAPXwTBtSPful82vQ7++3WuOY
/fz4kaUfR0WV8VwtIWWm74NJyhahfJziT4WRjy3pJJCTVa0fy3suCv1la+56AKcOmlkpICPh7rJB
bQOPdkjlOeD7cBSJGmCIM62lG9PyWwEhRTkCtfml96piZODGPSw0XTlI3O0Jps0JAPu/FxDaQZ2Y
dKqvqlb2hm5dQx6IOQ+diSlE3fF2y6M+I0gmBY8WNIbuCL7+7wpg0bvOiPpXsvNKln92SWbcIfxj
jZOJKwhpOmNTshewx/3xKuma5ZGUAKep4ZYNCpEFJzds9G05TB2GokaGZvsmcRy0QC+9c7s/5XbN
FcSfETDW8AVZSvDPzOQ6iij7LMItoWLtXpsNdaqzW4Wp9qKeVH6Fr22CfptKEnJ4lArKeccxQ0V3
dHAQ7dRPOPS8LYPoBLLTJWr0OJjUC5JPDdbC5bTVQO3Z7p0KqNhroGxz71GGr+hZN/TN87bIwQKJ
xDxEtF7mY/4YDc2hS6hG2Qj7uU6pIOGDJoC9fBkdKWmvGahAYo7eOIzBqeksjAxtQjhoSd6FGQ/t
7BPsMUe2jbnsEfaT9lTekTu2jDgOnjh07bidMsY5SygaaPvpEIQ/JfAvGiwqFF3nYW4jckCDKECj
6VMX7/tXEVvEj4SyuxaS4r6GPiWXdxf/L+Th3mic5e6CsJEESTsnMrUwJCQh0TvORTCmaZTdh9p9
ipUrrLXR2vjqLUMedz7S/lRJc39O/Z6bmd6k92Ii/xqDdlyvK8qC2Qx87CGQ0M1ytGyxWNXIfbLh
zLHysvJz/EcvBk3xecIjn3e4Ha6DbjbQtT2dgTPgL4qMFGFfJdwdBW5ya3XNTO8yIS0j1+ABgKLO
3EASZd9YOW3cNUzfelW5aR1D/YAMb3XDc0i87RdvCLQbdIo0aMklaJIWkczrRmgsBo12anlkSPeg
kJ5in9If1+1W+seaxxjL+hrwndUQQHOxSKo5HMpdSW2+Rf9B1gqiZZi2sOz+JvObGQCddXXUpGfO
KehQxJHlKdWP1YlirjsjF0amk//Pjg6ZeoY+B2kF6J7CHuB1tTgSVnemaIaFf1raDDIxKrCl8RYH
/vWAUHgDLcLx6qDM39ypvI5QKII7gOWUpkdu5+wWAvU5OGsyW/J6YBDZg6TxwMsZDse0ZPlXwwfU
EQ/eBT/KhyhfSUcyY3Ne4mJ04PFLfiR8QVJBVYitrr9N/jjcE4HxwkPi3/m2wtpJL5oMxdWC3vwG
owQZYyrxAWGXwsEv/m6LMuivVwSz51Vzp3mbZe19ji6ZCZZFWI7EV55ap7us4yVgQB8zjFe1qgei
mesOl26H76CEw29nmATSHMgb4AL+bkwPrBmQvEpMaWFYDa+J6EW7+hheUAn6P7KTrOtv9Kfgar+f
EnpGDjFu1kwpUHKJeOt+onmXeXrHheA83Hsx816zeBD8o7wDG7BV6vjur5kXQL3mTDy75hMeoxUu
ocjbnWi5nuo2PYpw2ljr0zT+9n3p8JAcRykmme71HzhTmrU1VMnCiTvbhrn6qMUFvyZ81GXOYTlO
19NI2Dm71MhAUDJPj1CyPm/kIuB3hLhgdiLLfpIYht4U9dqiQKbjcN2YVznwCMofi2Fd8Z754e/M
fovg4Hi059NYshwfs1+XuPl449UYaNE3CKOyE2THaRwBCAsqUHyBJ/turJa7A7X3y5IJGkX/guN6
jlfvxX6i8fCyRg+Rh21ANkTz+YU1vjO3LX6j4xtsU70rSmpXbsgt7AmZz3aGwqsU9a+IJflGh3FV
DrqX63jKsrTvc5WhsAF5ADqoyuzB/9TXCRimrhkG4tSFT0MzvpHCIgqIREP/3Mjb6WUjsfoED0K8
hzmkV6MjJum6ZyoYc6/jSwzuz8/gEpLabxQPOCxIuxlNkiAyndfRqjNyXVil3GWejp4UCJzN3FX5
fYtBkTHJHt53jfh91DCjt/+NJD16jOg0Bd7cq2ONzJKUFhROiDMl1E57+bgxJ8dyh/8k7JSAVVu0
lZzJrpRL9I2jXqJLhPUrihYa454whMeYDSMlVDO2uK8X+zWIcOtZi3bzBpbtPKIPhR7CPgCOh6MW
TxQ1laUhKXue1jMhIQVHB6sbyJCbv7Jburvomta35MgfndHDGSVicBYYwXcPvMoJpq8xWgUS5wtW
eFban5IuE7NepQS48TFZhUT6KNgJaZrQocEY48Rdg1DDMHG7s2IO1p+Rbn3XGxKx9on6oLcG9X8c
JSw7ZRN2t8ZcRDuLABfQ7vWfVZizkAfqfuq5No+oSvmM7Mpa+VmCGxk5NHWgIVS0DkTqvaRZywfF
CejnmZVhOJcxz/cqo5iWtfYCcvBH6yCoEmtDBJHOydDeLr44FX7o8J6m2H2dD7rT7NzxF6rVAbZt
JSOHa+5hoD82PFZvqzyc7gkyIU3OEm7IYyPz9CxOMebsb3xQmBerkmcSX9mIIspxo3PHvlzbZPd4
autaI8YGwZW7RsU3ivHgbIlJ4RHC/J53vcpERtbXsPGQZrNUj5eeS3VIlqAXdjSJ3mTdZ7C4MtnO
wz+AeADisVVf4wHGZ0b1tXOlUIj1lDO92i9LhIYWKHqGcj5mQ1CS3Tmb/RPKyp1yhLvjktCRn/rU
oGO4hQ0jXOdlkhEceSlx1BDMYmraPBXTfuWVWDRQMxLG38yEAbWEHnI4B2HMxeEQT3nP5qb48FMi
EP5pSIjU01U5b83djCPFShz7lZSZ/traFGskUqeG/F1Bx/Jnpdk7+IA+gRR2HQbkrAmWTQqDpvQA
mUrxjtFC+0n+Us8ahrBS0i5XOuWmAK4FWJmsJrb3NrDPiNn/pmnK3z79ojO1fCom6dXgCAkMuX7H
hL16/CeGeaJBxgyQsb4mpwvYJAhJXoLfccXukZVJ55MrBwE5DADAbAkz0Wp5z0wrpuqVof+sEtMQ
ZERLfJ/vFyTg1OL8I4tYtu1dvilDnFpXy9bm1FgM1elCcB8YHDeYwXiLvF1wfdFSl/uWwX4n2VKd
e19nxWDIdBir8K8p5YU8UlpnR/NXTzkjAhw92Xf9hz0HFRHLj9haxRx5XekWXePuf3mHbQVxbLl0
kQDjawFYofPN/9pPeNwhC4tSnMo/frcmMOcBb9k00nUgJv9yzIzbYKqBXjrX8LuBnhX9dQlt8I5j
WSVguClFlE2mO4BnXYHcD+nFjfwSor5CoDFsdC+GC9IyzwauLDXnz10N7WA8QXNGf96SwxFUrwCr
iydQz/DuR9fTg4utuGNS6c35gs7oDMY1e9STyX5OB33WxLZqXDfak6Ez8ldj3+kY25HPnWfDHV0a
/mtfd+hz/fBsrvPKPO9Ln0z8HE0yWduUGx1nyyAaIDasq3ton+IpUV8qKDt9AqXzVYoDu8ooVtKQ
S2Jukfwgwo/sGrKwyb5ImLeDfFlRM724z2ca+ZlF3Rl21/G6JmtV7MpAxRIr3H8jfWLN6jYkqk7G
hBSK6oERSM6czQvbggsTmsvynx3sYxwfRE50glKo0NGWHz1/85Wy9iTue95vEdrzX0jiZ3hCQ/ZN
a6Am2LFTmJ8qxLxG9oMFOgv9P2TDFQcSG1ezAt2Aj3vv6VofNI6lV2+NoASWTLxXMgOyZsctaExB
peACL/SH5RiAx1H3oin+LIc0y5RGsUBTiZVy6ewSPfJMySCd5RSQwbhrUB5kAKKMfPVF9JJNveYy
cbB85eCeoN9o6yxYl34+oFcUrZBiW7b4K3NdP5u/Xg/5IBXjv71GZFXYF8k/O7h2DxBiLjlxA+Ws
WVEe3npA1s0X1GBJZWJVxcNfkvGhqXu7jv8ysudUD6qwUMDwiFejIbkzjSwGhvJLVD4ARYFBhwA+
1fszJQkv+d04H7Z41r4ITGcNPzhSVg4g5AwK8BitmBa7VCGjJLy4zYyq1b9XGytq9n1BdyXw6/ws
fed7N2YgwXVFvi5nlrGZaWCP0HsgZn8/nJzus+sFUUTJ4BQL+lQKzMx3pdW7yaIp6UFAqiqbbf05
/4k7W4RAG9GeyOtF3tYQPVR0VUc/aqLunH5ASIb+P2SZWL0feel2FO0iHPdG70tyWVUEit/qOt5H
GuC0d7sQpnXh+j6glohmCWJqsqH4vAGnTqEIeBAIlagmaCweOQhw5pCsV8zaIpIj3WdhTCXKMA4o
gu2Ethx20ZvxXnwcvCWfzl36luL7zdZL1oxbph+uZagOg3Jesalm5tZ9HIKr4V7woiWgny3wzk0G
nK1fs1k8267b2Sc0hdFW1vlgbnMeB2wafy5YefxY7oiMrBArB8qJjFJMV//We+yDjg/J+EW7lEli
Ro1zavo+KOSn4Lm6E22GHAfxHhrf9wZ1DOwYsEeBQBhNcr3S/lZKl9H3fBJEi7x39HlbgT0ZqZdI
yZGIMXqCIQD/KXOtQnsCRUICgYqv3y7hVf/61ZCSwzgX94NMtN+qZ3+59r24JZ60iSczRR38jgas
slIypmS7y6a/5+pAKZOVXCu02UhOb9KT17+kYOs1OzwlheNOgd4dk0g69GFJBVC8vRCC07csPBan
rS+ogAIPsiy6SBmA65+h7zGvVuGtJc4g8ctCrzSWyPIaUviXHMl7QoRy2JJ12PecYKQagjRz9rsA
rohstbE+DcFCMEkOGapjlAxo42/1Kzfgl8WOqdJGPaL7rbrw/cliyCMLgm+5B74wFfJ5nrLFRJyJ
1bE1XeyPXdPIyHcgU0ZIeo7bYjzbQD/oWBCpohmhXuOcKxCyIwdYNTI/Y/7VQ1oM1ou4H0ZA2I4S
/aB9DYAy6B3xIiZhRbQy3K6bdiFX5MqV9JrdjkfAaFhC25KXXXyeMUhfLlsQfAAwzvBe9ChFuTU9
FtuoJ3OVnRZbAr0JSDIEFrzW0z6x3KIkaaubBqgz0CbW76cy8bGaSMQWcKE6hZFa/EfcNlhr6cHd
T7JUGD8sTaWofu6KYUYPsDtJTdZmb0aWaIjbG7ubpWgFazXBtT3wJ6HNNTorZlpb1JpW7Qghmi1n
HDLEDkAm/TgmuxPhnELQOkGCDYRGY6frwECbS8NAO/NjBO2o4d83CsfBaictqREGWLegkyf1ub7v
ZLVfIPdJ0BM4nWeV4U8y81fxjywYTKNJN1xq2gN/p0g2/P4LrvMWz8Uqt7Kj4S/IYYKsn5IssXqJ
VdHVJPkjK9eYYh7c/Xq6Ld8MZRtLGl+J8NaEwer9Sc/Ar4r3yfRNKK8TC6p1SAXALS1uYMFslqEb
FKERzdN0Q3tfUKoy1OzTo/JYyAs0pUVKYJXdRHqxdFFA3p4byHzqivTkU4sz2BVOqFsyptTXfmDX
HYCo3s2FwWKCu3Mf3jZBt5fs62WJGhigTwWMBGGtMAgCfMLop8oZ8zqw9LaGMAjvylI7Zuxh9bJQ
SVxlaNAE4UXbLGGtVrJvv0gXVz4t790nvZ72Rd/LM8Ja9T0v/5TkyH16O5N/cGcLIK1HmW4lMy7C
Xq6idqb9+pTkwh5vnGKjsr5DS5/zBKMj3i9z1W2k2t0Qrgx+24vFJTuTzN3u9tGWpQncCJueBBTH
HfAmsIPp3jHRDcUDy/SAWxj1Rcpu8mMgfYCy4eVpg/L5tda8tvjf/OKI/1au1Zlko+FP70dYUcPn
+d685dnOf2XSci3+HLEc84Mb9lnZGgRCm5/cO4JpwcSp4IWdIDBoAk/PJW8h8DPbLmO10yfqJs/n
Grj+57m1c2bi+7cVksBcKsxYce8BQXXpIWEKSPGbRw0siNUN945q07FJMFd3RxKLMMTbUYl5VOpu
x3vBQhzXdc021dTIcXZSYGSLR3cJz/TI7mw5gKzbNAVguEefjiglUzooeJs3YpRYIoccoB9udDMc
De3eRPVcez5gY2P+JW9hHwC8xgjro28k9l5aB84defCjRf01hfSSSU4qrYEU2xwr2CjfoGWAPmzq
SgfecHy6RuuxYVo5EwS34Y2VRN8XAaoh6OybOn5VwEcd91duQ3uIymH6fTlr3xHLhO4AC+xv6eEo
FojHjGpAv0EpSjZYVzRmTP6xexnJZUVfY1a6Zxg4HY2QM2yxHoC1LjTeCp3r+KuudH5RZTjK0Icj
SBrybwnZLvByFtYj1LLzgtpz2ePIVdWE0r4RmvZFbbPfCYkd64x7lzNhynFpMnnE+JvOZY08L4wV
Ce6NqwWAVcLHIZKR64MTAihspPCq40Ci8/4e1sWdKriwVxTESSsg/z2Jal/TMDSnZ+jyFFcs4iSo
I9652fsPsVBAEca7PRADsYUmNss8Mt0O4EclCei1ADxSdmo37OPc8mGD+0xlLlVJgx2vr6Fq2drb
ztd5URgoACFoK+nOS7OfYGsA9QnRtlL1aVe38QTRH/urCgLRk06Ymz5n46haBXGp8B7YhN1ehF0p
5oPRtNZx/EhB2QxVebqGIfW4iVUmMz/6poie3FsRaLq3bO86TDxFWIBRMTOukj8gmLgHgMRxat+U
NU4Zm7m0JB7nXxu2wi7CQc6vc9AGRpkT/nMJxrp0erACqmF2wTkY0ZNMp9baazct9aYabeB7pa07
KdwfBZ00ypE7OYRnTODQUNaJcVE7DSZA6Zpe3KS/2rqL6+i8aLMShdbfTJgTxzQ3e9HHn0/iVmTo
h5GMt7SDSzPf3efdOQmnJIcw+MJFwxdTgkFN1rzX+RGacrwhvh94o+GYAA7RAr/pmRkuuW4OFqyA
74Ju2aSNNRsmo4DNBrYtoRNFXwtwMTQDepK9PVZnB3d6PmBKNVY22jePlAlQ1UBOtYT9iU38qGbA
fsjNNkYBYovGhvApHZgIRx+Ha2Njly7sCo9Lod5AtYYchEmCMavmvQAf6rlA7cpVx2be9y1annBQ
Vl8U9R6Dc1Q+l9gbhePbiv170fctK3wIn2q6UutNYzeCZws843OAl0fuPVlWACqmo9+c7mJiWk0Y
iVkDOogJ2xThGmitAVHCgQmiuTJjCXE9m4we8933StZSHAOkjn2nU5Kz84bDjS9T4XIGam8VcTBi
LoLw7xiz0f0mxpedqkdUJAT2AmbOW9WWe3/OHy9oLUAk9yrtPu82Vi+WzzmZyS+1/PXIV58Nwpj8
S0SKeYKIUIcpX5Xw1Z8UK9PHfu4VIhFy8LBxdGMzh4itP5tcdvPCR2HYsw1nx99bVN/hQp7bUGVu
pLhHy0mot9qJnpF/0OarFYFAz5TNFYUhUrNsDFWYjOt/yAeAM+FOzNcXEFHmeQ1JHTcDsBtNFRJE
s7kx47/f7lRZMQtm88iQNh4we1BVxNmCMolRogJICI9TjHGcoOwHqHWnXIhzagvX+MVp4B6/nC4g
kZUPgrZXuy6rB6yhQvQnE3VGfDXO04SCNpYM+4QBC8IkCoDeDKl7pZgPoy88cgmEbYCng8opXlVH
AiH++BBQY9N8X2WQ07spNJvVPg5KxmH6a6SIfMK/N20unGcWQKqrK8O4kCWpAnmndqc6OaQSMY+W
+OIVyeGEKSQFHh0vo7FIFX17rWyb4fQbPo6tuL/YxWo6DO75IoYLMFfZD2VvhNsEoKxAAI3gK4Sw
S+cLqjw0QVSrb/5J/7ao70SaGQzaJeGiEZqnv7NsCCDaSZvXMwfgwH0PA9rBOyN0E8p3JITQiuyo
2VCCXqVfvWsFIEHsm2AynPG8DrM9xpgSrdAluzbST5pqHPLYbQGe2ULSVE78cVM85i4D8AFRkRVJ
SX33MTvz6mHFfdvSsDrV9QE6vZyAi6fzkn7FQSOAy5/uVawCs3a+2bsB2Pv6B9bb2XCIWpr6c7ZB
7DOTUtrtElJmxUvjfmqPNF0EL+k5Gx0aWhpGhqSWNee+1z2IXl7bVXGTCMMj2ftmMffrMNXaDqwO
B9dloDf8H3iI4JeezMCk4+3H3rPgQwReUUoDNioKvw9o8qx0pwBH5hphUnXcPAY4uJGDvlyq90b1
BY7KnMCCnM+RsbJe3CeQ6ippXL4oFd1ibaay5jVdA0lScqtWnHXmFUVQF/r5+BnG5AFk6THj251Y
+EexAOF3SzJNq1xLSpGOdhsJOr7reE4C0A0BL0BoqnWaTT3WhhxNBdOzkMt7+G5gniUnDhiM68u+
/qbC3y5Gk4QgedUkAUZeW34M281eOtHC7XiV4QSA/SLZo8aT/Ar61VhI5kn4aKmbGR2OHXO82lo5
MuKFJo9346MFajO8TjtrsO2YRh1Y3Aew18aXa8QAa5o1QSuKEmwZtccPiiIQDT78CqN2fYD8hFbK
7ZmdM9tnnZVzcKsfO7K6F/NmTRfLDUPocWGt6GI1QnYAXqdVF9zYBuxc20xuai49plm8GFseb4RA
hHcCn3lKmZjAnbK7htzjBLYWabjyouuzBPfgPO6fS+tdTTrMxg9oQUgRdVHaTvKMwNSdr4EFjCHP
8nwRrcPe8BprIFJd3lhFdE9Sit9IAo2/+rrMdzkuEe88KGPIgdefwqSrS+5SdKwgW1p5W9E/USwq
XKBoNMKWFZXT8Fz4PPvgrwgreJH8JOKlA+CyFIeK8oOLY1U9gYoHfhSTpmXJVgnmiz/onYLBDqks
LR21eLCHB3pBh0BXZBqcKnSpsDlaY6cKAnkfxM4brAbm9Fl1vgqi5ujD5W8Qgg0c9NLGFAGc1cgg
UC8Dw+L4IJVulPGqZFWI+B8w5btTGPiCtWYv41ev3GCqT4lz3YJfJnyvy9cuayIwqGzSQ+Z9dQLn
v92Tlq/PffeAJIYXMMO9J4GjFgXf8SL7L9LN0bpYpNshneEDv+ZP+ak6+UWQsnSZfW6+GtB6n161
0UmFishiN1ctH8IWsB9XmJdd4FO5IrJOcqn0w1eK387ykrPL1OUP0t8n3Rs1HBE8fOxahiMY1VTz
T6Qf8eOXyXOnvy9Msr56Edxd5JRLedvT1PuVVGO4WFAL0V0X7CrqEiEZ9lxomNor+KF8uPeaSQsG
8Tm3ZDnW906xVN+NIwsTKWfxfw80pal4p/pCWHfxhl7q8CIKngx47rH/5Z16vAP1Gv/q057jjgjG
2xR86tYN3nFWBW8ii6mWKo0a6qF3t3lmmYh9uvfdg1Ney9byAUv6HeA5y1Jx2mHiWTsMC8M0XIQJ
GOzt1J0ohuUed2+B+AFYZ+tLglFqT8bWUnCXQfoaQu9e5JrF97WMl45qK+L9hy1c02Mv6TcvJoje
0dtuY4pebGQE1gfQ6S6ePrVEtaFMEL7k56uJqZRygOwQ1ayBagA13Ink58JudYGKjn/PlfF14Inh
u9yQlwJcIVHi+PzaJuHsOsuvdAvL69B3ODY4jy7UiSyRffbeE/EqoehGDwudTdkSoOaMuDr2f75B
yFhww85ncbDnXoZT05gUAh4kfIs91SDm6MOuUqvyewxHotP8T4cZLUE4i41d/DdbQxoJZq7Rqi00
4tXpxztA99yRfwqEtfStzub8xLTe4+4eCsb+K3RVBTaWw7gX7ym1wyms6F95eZOWQVEMyoKcPbOv
nYATXwnlPQE+C52XI9jfuR3qsdm9hA3cXrNQMsE4BGTHZ2nCJuF4iEnGJI4hMy2BMhA7bFzmCnZg
Yz1R2dufxBAaf4wcne3tLgkPv/2sE1Y64ftaXn4srvE04xkaVUeC3dKluk1AKu2Yp3AjjlP/WbW0
kzHU7aLXMMk3K5uIPdPM9cucDQp+u6srBy+QP5m/fG4X8oxOOyIA8aRmhYBLGRuOBullebpP3MR7
pC7JL8/9k6R9CEvtRlX8IBkfQ0r5p5fZkluHbfWTXAPVJ+/Yjs1OyX28u/JMyiaUSRNMvyzRht07
28vRJM34W21flXAniwBbXY+ohT847Adzpbniepgreyu5G4VhTY+ntxi5zUyXFGe44fI9gwQ5ae7u
bm1cLUExPG8stKWTnGTJ1zu1z8ulOvSXZekJfuw4P+kqKtjucJt9Jv9VxPmo8cWrIA8D5P/rUDEZ
n8Dxvc0UdrzWK9cmEKfQuM1QSpCvbUxP+HDTOe0lqPlo3KcFWwiq//jN2g5Njn7CZnXigCpwACQl
QW0qxLBnzxxaimsQ7/QFpD95tTxdT7KhOiQyNVwN8imBpIKZrRUEozDYKACaLanRWHS76VkP5hpi
1fAxF20a//B6+nIezWSlSKkkd8Eg6OMPQfrO4vGkrFJtFEuE19Xs1DUQT67Us1u2o1i2E15faFYW
8CxeC5TxXf5RCto3i+sHyciaCQFxgzNOQOqECZVLY9OAyR9Yd2SPNNATPIG1emXZ0Pd9ImZCRFQr
6dAy6LEJqYsclzYMbLKcnlLGNGz4ehX6cTIwSVXF8qjkZ3D6bpzZJRbOGtAC90wjnADGHYU96q3S
yoEwJPmoum1u3cYzQ/jCO5zYeNjpjWgewBUMFfcKW1r2J3NIYYIDrrTMRMbHEokFivBkbdKflgBt
Hx/++k4tsGDG9qyIg2ZRFDzE3Uf1cWigRKB43s3ZsgUP778I03NRPvIY/V7RHxu2M7ymq3qmwiL+
T4062COmaJalg0kBGhA3139AZ6DrLy8j3FdQHPiDg8irz8sxKq9TrkjNVWzF1NjfzL8ZYj4CUpAJ
qlKwZGq1wLuyEHyVm/Eogm7I7LyBnjjAW1dKjflGoksCP98VOOXO3jLfy1IVeuEFEZkSRTv3a5c4
nDAk/XEO1ZrUZdwrPuPC1eRSnPtJC1k4vXaRoOL6q2CUecB7D7bFtXaXpvXwBTE8wtO8DW0TAn85
OCVyF2s1/DWilSQEqyuKvLnFHHarpp6+3cFel62v4SexBPtudWKs+o7Pcr3aBUfOC5AgtSsyA9Pk
X41HRUTj2lPM6SFNbIefPqMDQ0jkSoXP519F04rw0DvBh52dkPcvEDiDsrF5VN+YoVSoCmdcWYDp
rgUmGmgneuNQODaHcEhxpVRTcOsCe2z0EJyQ3XEf2tF6bzGo+pWoj6gsmVezuafSHXR7BpUT7ogf
E/TolkE+MShBIqT8tjD1JYKPe6yAFLIjCbFh035SZPgHWqEVec7RvjRa6oYfwGT9rgVvzj9lb9Lh
mPk69KwzGSpYjHnncP547zYa8dmyQ5t0QTBG/cj0Xy4TAdyNycHvZJahSTlKZSCct85L3QrG+OYT
s9z0xuZGhDusEsGfPI7y07TSEEJNA/YwffH04AakeIPxwzrVNaHX2NvNfUCd0m1Qd6e0hg2Aq5Vw
+JLpTBdGx4tokBt2trWeAs/lRvPS7yJGb8eQAmrkMeM8Gyo0jwolRtmMhLbOiYz+t6/lrSf85t5C
E1I9D1u7XgsotGvaE1UeVV7UzbiTaCoyIWqfDH5XV+e5XVWDS7XCr4FSgxAf43NluixXTln3LcX0
ND+meKzej/6wWoIPMrR2DPOD6tWmqW3P/AOkxUvoIUPG6oG9i1jW2soVKcWSVeDoyC2p28PKXhlu
4YFGZzLNfXDsGPpfo+403BjzKqwhj3+Xn2zWCdJFEzlx+OgtSvbZr2RjHcyPpgN39+xVWU/d4yPi
Fv/y+9WGX5xNJbrymSHN4zebAycvG3xCiHlipTQY7cdKd5o/qSAkuwMbWpD+fGD0puFJAqaEL+gJ
RTSfhlQOWVsXrJjSG1808IHFyv/EHZ/pHZGT5OsEQvVF2RTcvK3CUeW8j5TiAf2emj9AquK2ZmoD
ThJYARjM0xTMpBhcePeUL7KcHBeNl1daKqNFEGS1cwPiM4RDhe6Ngpib3m7eUBiEwOHbcLgSmfIm
J8jG/6G/nhu/va/tgAcWMKlF/Ci4hv8u90HWZ6ck6RB9vTDKf50vGpmavPEzHYOLcMLlxTgeS5sm
9uLiqVpOWiwAaiPVk1qtD7IfamefdoZTe7fRY4o6gOSzw9k3rIcmVygE8JC+rgR/XsrO6afrbPkV
Ugnxa/Ywo8NoJC5i2FqL00AaPgnmgcVuXjZwsSi0IuL7kHETNmGb8hq9xPUQNLtBvQuHFCFv8UTC
5a5jyMb18r56yOjLtsHguJ/tcTLI6JvA9Pa6/rBWsiPZ7IdsAhayg30iLxJAZgRio5I6VRAMDaQ3
6nP4B+jFAYzL3qh80hfR5boIGSgYv6K3XUhKk00D9rMWJSd2tTaIpzF2fcYqmf6TFjX8G1pLrpcR
17GUQxFYZWjIdN/q0EX7DIkth9j++jPKF7m2pnhde7GHDdIcqmkCKEonBYOG/B2QS9q3YQs06bhS
lJ9z365cXEGlAwyTyXfAItA68+GE70t/oLq1rA/ohG8AWLfxpIj74AUpCm/RhIvu9n5VIVFMiBve
Fc5ELOedVXkqPFActR+2V7ydC3CGjoT+Wc5AKf3LnzEggnGBmvvg3khBzz4tKYl6qepyywmWquUi
E6bG77NClrZdIz6M+Rl2EaDAwyfRc7iWlQbdXQ4170menXxza+uoBbDPxjcPkbMv7TEw9MEYR5eD
edSDFo7d0qgt6NzcLZqANUykS8L9wLi1Evx9rf0l1Zf7jOuLXa0/KOic4Wpz1ok7+Dx8/K0W4hNd
V1t1vnDPOQv05TqPneXFy3gvM8ndb8c1rvtc/+SGryJJk8rh/Fmdi40P8i2glJpZjKY8H7SuEqyx
Vh8jGgaEyshaLDWbPD7mLp1BLExtCItw3BFvFL33O9JshYUq/dM6Mkqq92hiZ6hk/dVhInV50BRw
MwPK1qxSVa7xN+KLh3OX2Ai6588KidrJbCK0RZkhmnG0t5Wn6/d9Mnmylaz7k9LzKdFLUdvw2rNB
lte4VhOzNAZYBLunNoT1HohW25tls+lYzN4FC8uZ1S/nnm81wIPJlk131+pNXUMx3diny0Wx5C8/
+JQV34zRPmkNAd4sb2cZwBcVeikuS1AImuJM6AIqmi2DY2+e8+KyHixMWddPlj/tpNkGeKzGrFtJ
SzidwTwB58m1YoqbLUGN5fW+MqFOvU3AC+yyxb1N+MhQXoKsFbe/JmAdPhlzXWR6DXzwHKu1odqI
rCyP2NiAANPn7jyWb7P3xvW0+brPddY2xz7Kpl7Ymg+uCA/rLgsQ71Z3XbM3D03YYbDMjXAcpHvl
QdCGXTtEKNz6xJWKjQ9UfbGokDFnabr5Bu/mIvqvBnEhA5BsuV6dtxpA2v79ZEC1GEAwlrZapUY9
a4SdQ4dPHgE4044XH4xMAdFwksrh/oI50C20N4ORRKrHTRr75I72WwWv/oJnxDCFHGxoLhmcVILG
aJWi6jswc3v49TcpaWXKIGW8iBUITBjfByAtR3/CJ0IE34X/saP/Nv3axn0zx4owwA2dqlipAFVi
M0svIQkuKa+CdPllSgONfXb0204Aa3AgUBFWruAit/h9xX9sh4BRCCIm8oL9hw/NiTtTHKI/Z3+c
uuDZYOKZglDBZEcnIIO4DyCoJ2xNJmQL9vkPezJkB9TBvHn4ajLVQE5jn6ZKeFiJ9Z36YQsSi8Vf
u2iTHtJ82MA8ZmPMVOhDRd0Z+M0CFLejXgo3lbE7nrLU1tY9BlDRJQQ7wbn2FRk85xT0jEe2a4Mo
Ok++dJwfJWc0MxSUV2dViiz7adI9MSiwpYp72666dGeJAluO4fTpxm5PeuXx6NEon8noBsVzr1k9
7aeHC2xDr9LJ4G6My2y4PS8v9CcJle9Eexo3SKvXgzlyQojqmXbkFzH0+sPfeSOutHqCc6HoKmzO
WCK+ZkEUIpEHqkl4ESv6NgLsQVRiirH6FkZKiQ1bCsKZ622HA7yvmlcmoAxtf4rJrwSJAZOn0+jg
bKotXNbtPMe7l0Af9i+V7Sa2Fp8EXVpvrY68VTCDHhHagb+0GH0SVZdLRBTjxUC7cOryfKWfvW4p
ZV3EzgHdtfJLlGY/qFCpdXhBQ4VyRi+gCJfkzWu8LadoCoVmk9Gh8k+NACrKhZrXjp1kyCg9DIiK
SGjvjo/FhEW+vJSBdraDxnb4GfeNBaOnX+ia5VdgkVI7TPbdBQtjTKwTQRcvJ0KUI2AF9G7EdYxo
oy7prFVSqKC+C2O0m0MXPfnqNL6qkZ1UVfBT4/rHsJwiUXqV+m+rZgEKupYuY8kA5Uqf7VtloB/V
o4DvTDr3yvdHXMtswdGKrh6D0UjMRY86tez9QuIJKH8RDFfZKe4jbmM1ZuGi1Nuc6dGDmC/5hGTv
w3XUtmuzSHesjyaGeiE9ZGrlc56npbYHkxih4nwO3qfr9Zj9t+wkPcGcovgiuC1FHjk+Z/bOdBEI
bXUVk/c1ABRxD2sLgH8QOS5xXqer1bLKHUQTUr4+5ThZPPi1eTpnaI96WtNRNAFbW1Drn3K2UYjI
dKVfaNaXcc5p00//XQUWenOO2cwbrm9YnN3P5jBVDABkBFFVIXOYePyZRUUQIrIYzdzKDaByH1w9
S085srRqq6P2FCbB3crqc4XmDV6tFAbChiJtJbIRT/Nw+/WrPd9CreZRyerSX+WLkSwqf/df5cHn
fn0v1Yu8dBJ90k5ndW+oGSO1W6pqnnuXghnn4TMHRRrY/m5Mn1Yt/Bn+VLLV44+c8zjXShy1Eptm
KRwKbnGyDvKS/Kr5fI2iUSDF1w5mqpMSl/XCUVYglyWg6Mm3CY5tYgN56H5cDOMAK30T9ysX2uve
g8/gEM9S+GufG3FjrXH5FIZiCqXtF8xL5uvIaGZTqlzP9zcDO3ly++XRZpTIhlsVH6hVmqfAhlzE
A4z6JDKGr2it/0FauCCBAE5Hcr7zXHsnDCX4Txx6gHshmiPK4wfzxGxuoaj6YZA3ubfS5+9649Aq
vCO0NZ4lGJesZUVOFOVXFAhBYeVsmw9diNCX50ZM32tdjSPvAQ+ObJ+tGhtukts9C/6c/EWT2r7n
BZ9tZd7aek/bJh/DyRpYp6BPx5TWQJroZXwg2f0OUY4qwun5rq57URscO8iSD4fDvwBHv1Z+qzAX
Y2BGR1Y9lLaRtctMgRB72/qlr27KDjS9MFcykBA/PNKaEei+wfe6I017rVKwNMFOoTglKrH1802F
STsYod6fXadII4rlElZG99J25okBZxRtx3Zalh4+QxOG+pEZDO5I9Iz8bCKYDTxpjd4Bj0P5l/pI
jp4ISsCRrhyohHjFvM73v4boBEUWckXcoDgsoeG6jpE/Mhw7Xcv8WAxCtLjS8jdHwFDTPHUCWvcX
2wNr9AHSBFWSDreVI0fQce9DCk0g6+Jv3OtDKh43NDk0NH6QrKv6Hm+K7a3Tl+8JwOK1RonmcU1q
Hw85Y2wWjBhp/sgRpZsxKngIA1vW0pU+u7Eg87IgiqtW3stzlWOlUcp6UPwBJ4xa3Crm7AK2GD6Q
Ew6Q1JStp3HVG4QHHxnBhbcNcDlv3C9PUOzMBeCKTpY3lWPpVzOLNSSPSAeWotF5XX+SiQ3FI7kW
oACpMzL6Pw38WeisIt2gQdS7WiyueAsEaQYEf3+PdKQMwkX1Iy4IB9c5XGja/lReDwXkXEvmY+r+
qOBVQgwKYvNNJxAmTnjlQCXEK9Gy1Yi07aVEiZ2DiE43AY6BcGofrrq8wuKzoWUjHKEuOSK7nvJz
+kbkGTLDzWh5usTjfNL2yaX2Gi/mBf91afPIhSXedJ9cfQb6F4NGHob18RW2iF9DrJ7JSqNNSxNp
GmjiWw2i4lk1Oj3DVWn5UHZrrlm01hOKN2FqyXq/vhOwLrD16NlLGYBo1+rpCEt4gZcOqYU6vIw6
JAVVylwzB0430ylQ7eQVxzyL/ZDv8dcGM+Fl3PdzWnIFr39xD/kgwmq7evIee5IvA0cwne2F6vsf
RWMT3FBatMgsM/qI8LnkXtiGxsJaumbJaAHSajjLbvDhJ/vf6FREDpsKbHopMEixQjcvaQfLq4bj
5lmJkWFEslPR9GLpsvzNeoAqfMGIVGLzytVUDiIIcFOeZQy3ZP1guXYGu7hmNih4UtlZSgBd5102
B91XsKLWmN0PTNTbGWaPss/PBV1AmjmAfJqS9HF4n74KvQvrYmh5MSFdCVm7w6gWVEOYhaGOW5w4
OM/mXcUp+PzaA9G5gKeNL9nxVL/UqwH2Bcrn+2H0WM9/vQoTb8ylDjA+poMaowlTfzQFf+pcYeST
1elvA2AwZrm72gYQJQYMvvmdGAyuyeXmeHI5khi1ZkvSImDXCAZHv60GwSbZVs+tqKE7NHijwZAD
CYxQ74htBbErfYQ62cFDjAgBb6HilEZPoWWb6vb9MiW2lEpoFH9jowplXppMzCJ3qGb+y4j34i9Y
dV1DJo1Xhp1ZcKwZyaYmhbY+5UqQ98hRsw2sEwfdDi3Jk8ugX3DPe7wdJL+oZPf6XkO/c5d7QxDY
/JZskkii/FbFffj5jjZfr7pkFi8dQTrPjsicbq56rclz7nX3zwt/gJX7e0zgh08hfMxxa/kR+ANT
pGpNYV2jtKojWKHo9A5IdauBj+NqTG5z/0drXTw3i21FLvEKACF+fGScTACMOSVNEoJSel5lVsyf
B3f6twYJkoDG/UopPcHoBZy7Kan8UnVYPLBewRwMZhPPYEFfJwYjRhTO92J+w0UnRwyXQp+7pmmx
2EaVx1cvX3QxQ11EdVw/Xx+JgF+JZZLdAECEIfdDmRPs7Kg7RP3xcwxOWXk+23Qrn/TF5rpKnfj8
Z7oMjbMeC2wZK7CAYnDim1BRtsDLu/Wc5g6JbZgsEoSve90NMMfkSXosU8iN+Y2i6XIfGS8LVTnH
28MmdZ4sdFLqUyKrV/IjsTU8y9w4qopBhEKZIGNZckUTvPtomnssqzibJGNx+goO3n+wegnJuiXj
WUWl4/JVN4xHsaDMRTwbGn3AeHO8qjyZ/Kb7bbU+wBEa4ZOgqX5dmxWxUg5Rmua07B2zaFEvUq/S
ZnqlPJbP+cGa5Qq9v2+K+bEkzC6qie6NNuB8pth5Xgsg4CvFVyTovZihp9WnTLkslRDfzTi+fW7K
LF6TKS9LU6Pl6aWGdxjM58iplRhrbvFx1KP8pi1K/spJcivonbca+SBecHlXdHic/TXtxrhxrAGl
Kw8C+OUouQzN4GX3FpH2vtA0MkmF7RibfjTzV8kXatTSDVnZX314Kynb6fqM4+2XXLW/7MszS3w5
1+X32dS101Qz5xG13zi5oI/6wMv7B5urdG7dmpSsU7V2dh+80zCImW9bQo6bwWayIl4yEi6lXimz
7sTcok2gGXQqPwxGpSrdbaPPv2WElpP43MDXqTXfxMUhRYkIAfEButLB2n7Ezze/8FrYcsQc3qjT
8c72dd6+Zktb7xhm0W831Z3P5g3T9fBwp7hd75W0ws97cEFuGUEhcWU6kJoBawILsnsMrCnbvKcm
K67ij2DFZsss14MFVRpc+6VsKi8w/cv68NE+4C5Kl3RD/SIj/DQq7a8VXxaZ7+QNH7SR5UcnVBaP
QHSl/WBrrrW2sA0aKcrqvFw4jCtyz1MZfRP7h7HRZJPjrHrpbwrLxpIv//6Tc+/Kp5s42a12dgZH
VzyK60qyvd+MoyBFi3yUKqa9OV1ImNz35Tsl4nGFqN8x5sayv2tahgR/ZPvR7KoNv66SUS4Q8f9n
VJDw3KrKtmEsY/I5UO1Dj/Krm3hVlcgU7L6D5KXTKvYrtuuHDV2Mrqe/SVLiipxFKUu/Lp8x+vcx
jks3jtbKs0IdnpyA5c1vMlky61tGPowZpVVV2RVhizpGFPWQ8HG2btCvUM35zJtEcmJMb2fgFsHA
Zn7QNlVHqKaw7JpQiYA075bNcwshuNQeFlbhzsRZuvak0Gebrr7xUa7emHndbc7YoQ1FFibiYZ6e
uypXsixvICCxm+f7FSeXSlJhtdUDrSXw7H3552SD+/Uzcc6SKrh8bKeVe5QHooUL9GOrpVpaDan5
aM0pVMx+gq15gCQBZ6KOrZoRfOc9a1Ypp3bm5pgck26nXCj3oJwll+Vx44zp+4P5FlN96tJhQAYY
kE7WnLQzAf22t9n5z7bO9rOkexm1W6RBjW4zYfTUUjI64rYAUeM1kmavfCORv8dYRYe+1BmwIfhN
YccRokaY289LOuO18P1p6mcJUuqrwl7XrIp0G3pfm6FL87eDZUAs77d28syIkdkt8DYIkqYQaUXm
M27zsH1lWuU5juEfLUyBejna7gOF+P7CMh6GoTTXyuRFvDkaIf57PXsoSy2Pvun+EX2tsPrLmJ91
1rjbswGMtrfWr6ws0wKpPZlRgyrewk0B0k49bAIHqG1bFXG4nHlEplTN0OhiLydbxIFXrDdyJFPF
mX59bHUtFIN8MQDo3dKGxqD4Mm0XFhewAph34AX21xHAUU+l8Jr94iSTymh0+MQ8GS+aMM2jvgZY
P0ziobe6ZBXeIEIZCJJz/JfS/B4Sp3KNfnJqvTtIFeFmM5tfRLbgO1khmLgpLJxc2GH3UHtOr2FI
4LnmggK9+eAE5yGXo+8Z6XBRqxBc3fVufZphNJdjxGPh6nOb3bQEOi8kBaJnb2PWF3P3oJduFSeH
MbPuFGZogB1Z2Td3w2JVCkigc8Io9O9YF4CKr4xj4BoSXUJItn3PbV6LXs3jq5W4nAEAatn903EN
M3kBeMrllr74zaz21QViOiNmarl7Eh/jmmSuXeC/AKWU5PUufnVoT41RadtiLkGHVnLR5TH0Ad2z
3UsIA0YgQs3iYvMflfut/VUse5z54yos6s5sMD2dJ5efOpsCWljxrS5zqYmA25H9jspeh67ZNqbv
K/o8WOzEFJzmiJG0vaa7bs9dn5A6SuPZ+LGhVhgRmxGFPL5Q4tXUm8zpviqST09wCTaFAo1SkzDR
I2RSc/NIYRzbhgVJaGGlEDnCo7Wr7Xllw3ilgNoP5HXnf2yfFsTGov5rpLtbiM2cJfAyxgTY1x7G
dSyneW620bUlALzZQ1gN+UYzyXYdW6JDHDx1qWT2DChmFitBz1koGMym4dKWYEsMSxhvfdTw5ilH
TkBpMZM5U8PM/vfEdi2oBoKWunCKXVuhfJ5FEhFdVgDTxt5zytu5QUOT/HJj6ZUstyNVpgpZGJxw
r4mpVPUON7gJCQciXB7nCFNR/YBjPEuO+JeUmCMTPIjxRN4+QyxA4DSr26p9WAwfDMtUwoinRBXL
IAGuRGlyr6JEuD5VoMF8xe7tz/ooaQxxPqCQlNVb4SDQoQSUfVNJ43/ttBTo4bAL6PhORnFRLO2d
M+7BxIJef98bKpadB1cqZWFoPUvT6VRKJru24ps3JSu1pIcyrUJHAPbjVJaLxhyugg5qkUJs4r+W
kFlikPtSjosigU2A0nVtL2AXH1oNRBgn//komglZsJW7hHHHafOvv+bW547NkutbZQR0LIJnRaxi
sk8KBcVU7FnOC4WBBc9d6QRTIk7gUiLc/CNrJEMZAWNrEirYfGXBYdtFtBL+pQ34rBzwx34T5y6A
d8FbgJU3fYoLXuBAeFU6ufBR/d1QoP0vdmFEMyyUv+CBE3rJ6QbxyDp3x78xYbbHXwwojl4ErIv7
nNtjFfoFyCIDTs4BOytG0CcB9UbT5MwctcEEzs3olC5932G3dEEOyGCYbmI2ygm54OqGUgY1cwM4
GvtWpSP0RQOBKAggyEUgwWVKNPTU5LeMGyWEvSCy/5hxsMDUaJJsilSyQnizt4YaB//JP9+AREnp
qUos5jCK0R+jDCpefviSOaIVLCcx5UMIpPv1hSeumCVqEFX/RB5ZQGUDcqPO2TZvOTkgJWJDuEST
wIdTxao1fH7Li1VcaGkj9FZ8D83kQLs9cP2XjTxOfd+7DphV9e3F554oDo7FSKF7Sybd8lf7dAcd
Qfp7yUxzoek8DoFgV1TPwFMUKMaLsDvx2RhH8PTW/GwqpTqiE7nJWoFtdPoSYACecfHwJqw8XGOm
BHRawMZoznWxaIVk+s+xmjdS7nszHcMNTy2hNVAOm3mNTsNHtdb51k1r1P13gUCLQtK4RHoBsqg7
6O47wrWn+LIHo7vtAsUlbKoW7NOZBpizZZ0TasCvHNbfjzp176t6zDuIyMRObBqhl0DJXYq+NESM
rK+xQfXXVsjVTw0VZ8m4L3KhITRHnpZjeMnjDJ9TvnSnP1oiG3p882LIVWOg79LODh+Nf/tpDW91
nEA24Mp8ysoYv3ghWNAz6NEuzKUdIAafUmQ+Poo6FlI5Ir4oUfLsNuG+S3vwHg1kuAUK9TQQgVIN
kyhq2sbGCmBfe5HND0wSCYKywpvjXRBOgUEua6hcZ0Bx94g90sRQFgCtxQcWD4KJJYpBKCaruAvj
IIbnqmVYGshEjhTlhRQSXGRncPsy24anv2O7IDCuQUh7ZVe0uvVNMzgP9UrcxYmfuA8VljYUUm+z
FkbeMZlD+cFScyxEgAkkUw6+LywSFLh3w2v/5togq6R89iy3P7RVpd6f0VUFfF0bAdrHAMoxFjaK
39oJhQGwyXXMuieWlY/TP5CoD4x1JlMRYNnrCmiynJc/ZOZEuqDJJBN+/zpDRUUmu1Cph2xy5E/q
jshR1ov3GqDJ3LfC7XBqGc6WCZ9sf+jSqL0bxMhZPv7fETna3FOyoedvMhFeG735QS0rxeyQ+BsW
5ReRvXqfhI2kenad5YkxAbJiP2ha1y30xxZCgvn4q1fYGMG36gXaGk8BUDWp7nRsScVHPvFFU9aj
Qom18tw7vAoLAziIy0hH0JnFFR0ZZF/vE8x2dly+OHgPAruRF6YQZdp4zjRyGgOsKV3oY9Xx8bd6
cEr6DJ+1CPbDBTLVoghuSrUiF7If3Qi47A+ddqcHc1NNQv7DT8SyUudD1OaPSYoNWnqNsbzT02M5
9SPYukud0tAGZ7IrSLpWg5OCw3Yj3zfV4BTIV0koxKB9t5sUEoueMa0BSQimzUjp9+zE1Ex3/eWk
xyy+7f5kkHrZcZxdp3GxoGMAKxyNpVjwAiVHTCiRcqAcsg4BbkD1eRUnRUcX9I2yxxDhXgNc8KwQ
1cn91/0RYoUskg+oHD9tvWM4vnVum8BKKgoDmiuXWDLi/u/x0XAXaVPwlBdzAbC21yGm+Gkn3Vp4
jeorKiKjLpbZg4VwyLLy9s7UcNEZXXFBuBQ3R3ef4UpfCptAh5B34+IaKtvB3R4lULFM+6AdkOIg
LIZCf4PNrQjor1zrElK3JPo1Ypmx2QV+kliBCtDmBAc6VSs1/b06Piw3Z9LVIgLkHI5EwO5yiRdm
g5Spk8CAvZTxCTfx08IXi3bX4Q0YrMutuu+HQTxgZZYq34xRUbTIxSOeJ1yq/MW39PgFp4YB5yHQ
kPwcnuMNgvWYO2FWI/3/55yRO2xknvoJfC+cqdzyMJaY0BXFZdffXFGnAbsYmBF3YR253SANBnu3
DgblaXGSGMZoPuKRSws39VmUVdii3e7bikhWzAiVbhjT1c56eUo1U+OwJ7xKrfeq7GQF47cCQr/A
MtvcP1yHk+pryEpE+W04xBtrPwydQ/gezsQfaan3tson8ejeQb+/2avhbXAOYdu6o/41YPIu08bd
KV0aWHHIizpcMpu3Vm5/clle99fRgwFS05qvrvcpzwxbpRVFS8vn4eovb4Wd5PvfV0CHCl3HxgZ0
24riwtttA7z4DC0khkSvbf6jMhRj9Oq71dEGXfKUDJuwFyKNX84EwM6qHbaiPc2dlS834uaGNL5d
nXLpBSyhcLx16R7B4mw3rThxhcFvmnb9F1bBz+Cgtq5I5vvCrJCcLKRAhOsym/RgX3w/q1/H0vQ/
WJqig0eGPSNUg30uAHp+kTN7peFyacux6CgkFWvhIF4trlokhpaC9sep+ub0zHHLc96xkuxpMN8o
PP5TvGDuGM6c596m3ym4XdpZSYYspB01Wtt2e7xKeqLFZni/5t6H4mPq7kDGTc5EWM4I+/yqeXPv
CIu2+2AuLO0twpd5mM4LcEToTqksZ8RrF6HZSIBXtCq7rNBBxA4eD27Fwj3sLZQ6zU6QUSYOGjdh
Rt28aAgovQ+pakbMAb85z+r5e9ik04QSRq/6OBZQmXHXszAOVnZu2JKYAuCjov6bNVzYf7MkBpPu
w++xPPLglqrRxpH57l498gyJLo8ubqQkT7Jcl6BOykBL+rzOd6MBO7onufnWDkogKXBViMMY2uO+
sK/A+5p27wRK0Sa9T+66i2gvU0Z4izgeIZk54BII6lfXWLePVihUYom3DKXS/aDx2WAlBhXvpry0
IAsK8XuUVsU3ilmH2cpvkt2uq15Ns0vlYA+u7IqXR9I6+YA7BFnawjKNixQgiihmEudX+yL9CPA4
399JkkRRi3hfiF/oI7zUkTqI7uyZEpDqvY/I9l8eC5fXHHPBk1qQnYEmIENNPkedxoLtBwsg0xFT
0qMpjRaD6dnFeFbWsCwyT69jhUMWanaTJ0ZvxNviTL8oSCMwHs4BPwQKW+jFsPnzsLQ5lPK+BVdB
fbhDHmNgeqsEKkM0uTLj7EOYfr1O4qrgohplALLjLsqLA0q2ymkqZqfGkOzqQeVDeqt6gbNYHkdQ
d8UEsos57zUroBrB2r0dDJtDw1a1bPfw/5GHdIfgYqQcMw6dnPMYvxpnILfj+BES8KRJBkws3aDG
ot0igLSyOlFUDilwqdq49lrULlT18m+5rskBTwB0mmMi4tDWuUjcJ65Rqs8U0odw4gbgYiPjflus
3eDBiqAWZVmtCEPW2EDLPqKhTJrupxycIOnsUcQiJyIh7VL8RqhKNlaO1zntU++vIBmqwsEcgvBm
Xh/gMflGXF9YyemQkk+UHOBjFKcmAqfiHTnPQXYhV5WnsOHi88q3ZaXNWgaVi9EPjhn5hRYhiyFd
ECvIc6mx4gVxqsCEFt0O0DZBb4dUiZJUPGBSrmxtMPXuEY0psu1Aa6fQf3RWLoVwJtUqyX4NZLAF
3MyA3bboZ5C4yeGiWR7Nas0ruLtDW3avvA23KPpnd9IpISsGpQINccXlFDOVWAcbd+jVugB/c6D+
n9CDbXv+KjNRLsRquR2d5H3MxmoVxdGr/o0yIRRCK1c50NghxXxOJYrEIWn1UHdADthhx1N9yoCf
FehQC/O6RsLRqTjdWZ8eFietXN2eE0nGAVHpRx2j2t87u1fEzFup3JjeGBp97jxOLPeLh1Ks9Un6
vUnd9XivGyHJtb7jbYG5VQ92TedV7d5PF/hB9kIICru0Y9OS98u5RQDt70dAwq2g19bPS46Ob92Y
ZUerycHsz/Yz/Ey//VFjMe62SuWEj8kR42m81CnjA+gYbVaWd2tnVpcL6r96sn5pg9mkv3YIubDX
k/PcAdI60XdCWPucjCJjZSMb1pQx+4nhBuSomB2VLwqMxsc0Nmu9+BcuyGjltsxyrHwy6tVADa2y
tz5cAE/CLnFj4bQEJEOBkjgzNnrwIVXztdDovCCOfqm2F5mgplnV7IyOmnnRzNHUyOncxgdw7ORZ
U/PiE29v3Vq3uFkEFPUOQdzs2HPYa98YDo+dAEBWQtQJizfk5pj+Slj51Rzmgu9nY39iro60K6G3
v/p3I0kWqeJc2WttIhjiIWYNCCScSEgIu1OHjM/oiArpXZhQN/YNQW42hcG+RzClnyedUbA5NHhW
oH9Bo5LmVgOhBxVkeht8kDLK8NUgsObmSL/gLgquET8GlX0iLndPkS5yD7c74qkcoQbHFL7+C6EE
D7sVRhTkqjDdIMesTKNweD3Vs7BH3hUipdw4mq/xBaulcU7r5v9nncTooUtEVvtSOzQHLbJHfxwo
hjYUJjp/OoMrZ6gYO9kaXZVOuw6opjsIB35QPKrihEpr0K6lruxzIk57DjRbv1abuQPaRlcCl6py
8/rULjFwsaUCehFAGQzcG8oaUmTwiznpRaeHIx6tuMtDAxKWsqL+hh+MWptb7bgJnawV+3UCdwtE
ppFNvTAKaS9tfGcOlX1LOU+cw2HRDVFcVnI8EdEjLnVfvQWx3NaxiIuJGkTiKaN1Zj2kh3KFonEY
IkcuOGUGD+tf4dmNozmqgWnvZlpy6a2/E3zarW8Sz/NQZ2fDlg8in98oFXWDgBnpqD+Ep/tPm0xs
IUo8Em232El42VK230OMokkDzVEqnByvRfbhxfqagMM2m1i5QWV1znre8lnwLJl6Krsi62nFN3DM
WU5XJ43BOvpXMfqb8zREszn6StRAt3ZPcyXV5GTxCzbvLUdolnRZgxHi3ssSxRwxETzAcERmegal
oKHv266ezvaSINlsJjGV8t+vOttpcorsVYx43hhUMSeBw73wjov5+ZRNjtgx1oDVz4VQikwuIOgg
5eR6kt+ywiRHHWOU2E1jrw52gYwjXC+DYj2fqSHH8SU0W6Todx42OmwK1Wg1ZxujpGbghro0ZW4p
G81iUaeBzYDF5uxxReHC2zoUsdBrVmIyKA8dZ0aE9V+qFkT4KW9i5pugtXMsEcq8+2dDFttYAGkN
RYAuoOU2ZckrfXrOyx2SjC6FjZvnQ8o+a5QK48gJRtWPWbYvtlLVUODHazQBLeXmwuwIv+JMBrMN
npor5jXXbx0X2xjpvuh+NywZGvHuF9A1Dy603Cdfxr1ZlYQlMhVXJYiLBL+4jvW30q9oYXCkjvDS
NIvjbTaOVFlP9yTMn5QZhZ7XPDAReSGAwcZbs6MCv654RyuQPafr4WlkbqKxy5E1W7yysQYkY6Sd
QurwGGRHHqG5jFCc/TgNSLWuKOhaOPmMACjRUJkzI8qFeL6IZrJDUGbMln/41HEiqIlvNLi5zMw1
OGKXpSz4RMK8Agj/wtrQC5+Rv4L7N7fe8Zs+T/+h6w37jSmR1abBEgk+zFtJ31S3WI5C9Poy17v8
h49zL0s6F+uW55fg8+zCdyh1IqJVT1PfT1K34w/tA4EUcaHXgZYnSr6P/vX5PYq4rpAUl3kIX6dr
bhLMlEGiQ1zFYBWEBYevElUGclIqn5FRdUC5ys1/P2k74snyXxqYs1iYdrbvY0gAVLislWHX+9ng
RG8SYJ0MiDEx+pc+Q4WQXItA/6/Oe66uZH/fnxWBHel9oYaMn6xhLNJTBr0o3/kc9O9sns2b3gG5
BDjN1b61Ato1/q2XmYkg8ypGWd/+KiKGW21Px7c06x5QJGAfSA3qBtLrT0+PvlrAmdVR0lCLLxDC
GqGTli+6vWL0Tf6/hU9nNn2FBldacHGLgriJjPcNmLcV8IMw7s2j/1PddTQqTjN7Lk9DQRLM9QuA
CBsVmfeeWpAbKqreI6C3lW2soBlWxAjsfASH6G+70QSh75HU+iva/6QBnUsR6dgWmO3u5t4hcBos
ryCindruPyq0xoH1tqGgUoF6qSwHQPQpFXphraCMU843gy5LPOx5cGOD0yq8MlZlx86vSJx7EBM1
sCAXpSP0C98qU7KfiScNwJuPAsc1H4S6j0JSBcuVfR49TAE3lNcWHP2YHHyOqy3qnqyu6ZqnYTbm
xDzj5a8Rawe52KlO09mo9bZqr5g75z2nAhFYO6wJNZ+m5CH5iHd4sK5L2Zgi1ECTctaVLa4FFveg
qFg5hfH+1rteC8wpMgw0tmR+sKydHpDv+JwwokfUMTzO9ehNQj+MWnfvro7nXDgNOpB0Kogtr/Yz
lAoi+8/OGDQX8ceveNcz8msh9JvdlqPp0xQ8V6Yld7fNHRrsVokshA3Cg3pMlfNqEpZcrQ+cC2nJ
CecHywS54qwjyKR2SIhJqjRSkU1ooA1DbzKFxTWqvNZfEJlKg0NtIi5c0LHF+V4TjOmE9d5sUq0p
YIsZ7QpwAAyfasuEGYfzHkS3bBtH4o8hoMXmY9DaN8gUW2BXbu8pfqckOLqDuQIy4nWHLMSWXZe8
ZxWfTBQZT5S7ZqBr+WwEUonjsvmSCEE3+4IdqcdkOr+prK2by8/7+cEWioZPIIzZFt9hZbLqbw6m
iAbPVyfvjgPwT716PpUW40H0GHUWSINzT1jjAddO2M4gdMv2m5K87Imv007WRWOmaJasMC1S9fca
8UHXdJt5WEX+tXvnHutm1hiFqsNrwCiuDoKPv06ZbaxcsXUfdAOXjWgZ+lNamfVeKwFy1cRIHXyY
slkUtsH0WTVo3/k9aZa3PW7R4mIEx4wow520sX4ECWaWjTPCk2Wq3zmNICwBTfjmoI0mffoJz9QG
3+lOZimJQl83p/1t9KaDQ+K13+v/bI2z5OnaJv3NiqC4c1TjNjyZsa4/Xjh8+uMzlOyv8Up7zTJL
sBS30/3KKMLfqbTJ2qdgkIIgAdvFltKyhIa7nFur8drfe8B7PpEUf9Y6Px701+HmE8UH3TcNcMpM
cby5j0gOkpOdtx/uJBZpbrCHJoVz4lbjQUKuDJEBhu+PguB/wMfaBgHTENe9XOQUmERL77iQt+kX
E5p4mpaYEbJ1pXOuUbDdWJYXnbUfED4qEW5ya/4NFioEDO9L3TxIjock6Q+lpjfaEe3rzqC7So7M
4HFg+M45fm0zOnAYnSckGm6HxIB59aJXEAxOEM7Hq+zh55slW+SOdrdNNcS1gG4+4IcwvRcpxias
n+ez8Yomw9SRo3fXmwxMLapxq/SDSAUTR3h9qMelUhBUDMuOcIW6uHMGpHuTNOof5bg3ZuRt2vWf
B0/DlX3vZCrsvwfYGKeCE3/YFN8RHxFGj6iCQtrKXOjTZ25MDBKuahdyBFC/27mgEFYqtVUQiSJ3
RqQ4tbd/KkGUZ/ECUp4UvjiZ5MbXyZjs8t2SzXV/gn6RdG3QsYVJ2IrCXJEVDQCv248Pnc59FbVn
2LaJhFvyv1TetSq9YIX7F7ua7JilXtaTTRCVGfKMSmONufKJBaN65yD7bRD2YzjZveKhsDKinwdS
8Jp+v9A+tLOX1QVIEbMGSQxAlo7kniVyT0mZnH3Ee1bvp2tD29BS03+aoOqiWpJkXOmbPrYKyUJi
5MhNaIlxsjpETkAk0Wl5C5RWyB+2DO3Kn8+5dnvTum2DLJCn/kDPAjeSRg4Rg34pFqcambIiGAfz
gD9AsohfFIu6OujQzoPJKIbIZWtvVzxxnUuz2qKsL/DBG20HODZporUr5sG+6XVPLJdBppofRBd/
EkAzCa9UaEQR7eQo4JdP99ofIUnwE4KOlTLQNp3PzaxS3UsA828lpfeQIveruRs5dnkO3sMJwsWk
e79y7jp8IVBxUWgwb+CgTGcUePO7+mmNtcY2I0IjiHYfQqo+6V2cEr1mxkGYDS0MlR1PM/SlAqer
oW5JO2esDbF/SjHx2hCM4Gg8Ue7gSX77QS6tMwcr5UB3mlKwNxyIfYWL4AzYs2clo95JTcPXBYS5
8vrnLC2QFdt0Hut4nnpAj9ibDRmKf4RYeeD9l8dfsGiBy/fs8+mnZcovuHt8M88WFG3hqbJyfQjS
4LXjfSihnXvfbBDozdbD0uvsnW0A+c3oz6PdCRFaCSxtFVtnUoZfnt8vfNkt2Ap7unIi3jf0s98e
Tz4RbnNFlwhMwbtMHoscvo3p8BJjwpGRq7cbZprm3OyEqBCrPYxo7EcDfK5ry3eJLAn+qmBUh57a
4MFncwOwjcfxaR2y37euNKYkgIPUTsS++l3ttoIEvOPyFZCap/Hl/YFAKgKU2i/wfJC97jeyYQoP
wRGjJbjyBBpIglsUL69jSc+2BO4s/eUuZtTuY56q2OfHNpKyR/po7uLggb9qcGCduiZGmYlhg23/
D1FYY52rnkbo/JWoDM6eyiJdApfPXypS3o+B666AEXDLIq3qlfV9gPyTFO7LF85vtlavYXzHksVV
G7BG+oho9zvmEI1eJZZpeBxUeQhl/7+i2cS0Vx5yvO1nzu4SDA7BkNY1ZoRIA+LIT49PG+lm2xZP
eP6thdfcbLLSicZQINyEmCsEuvdurIjrPv/HdHnH1Hxd5b9r92WTRv/Lq9xZKk5zWdYG+hHCNSb1
TJBHoUNr6dEkeEoNcR4hTP7EKGG6ewWwxqX4CzEaVAZYUy0PheIfi2VYQXTx4a8aNNlyYFtwE4Sd
UdCNZ8rv7uoHRsOrX6dFxqaGg7QTTMZqASiEEgPcdP6ASz86gl24pqd9oxZUkzByMs/PqsPzcMuN
6vsqgI9AAV/tKqrpTDcFZhl53U9V1AnMIa8bX6UbkECU3VqiXE7uD1VIxmlaKXR5i6HmIHjy3gAE
AM2TJgntXKrMQaG8SxNgZUiQ0bEh0y1TANjKgY0+r62c+e0mvQDv0NuMHZh/CrBMILN/nfyabo1F
kN44CPQO3R0iLk5zif6VOsZFBYRf0u1LOSBMZI2paAkcHTGY7FG3KAt15nxEgFEv4UTEJyf8zQju
NgHMrI5SrQ2rghUekjWjhBrLy8xMPOOZtVw/vWBXrg7QzDwv91F0i9MWSjP+EeZiNhnZTaaMjiSw
VTlgzO7aG377J8EqmGRG2sXSM7ZC9UDxpNYFi38rfQXonxFjdEYJASpbmhKB8m3VIPuhPBymCd2O
lIpCV/EooShyf/2d70ESnAu/OLfGsUTFA4k77Pxl4b76l0UrLEraupylPIUlSLpiUYfH9jxW56cp
/ZRWHvztDYQafajuOtoMbG7CW7QG9ojVNgye//PzbTZGZ6U/drdNHZyfBijmtimFZasElGa5d7i4
mSFg280oMLu+oTKbFsyLK18TvRxkueEIroYImnoB33R3Xhrj+A3NUi374HifG/jBrjxQJWEULWU2
/0wqE1k0kWy0fdxYNoGg0vfnRQ66hvXJIUTbbjeoYdV0UFvABpe3mL99aY+cUzKw9u7d/m59TucH
l1kpas3PQbxBpDSq97WCuPMc06G1zSjOgvF1TKEAkxEqm7UgH9YDeHwvPvZUaXPcQg0uToKmo+U/
D9joQZ5471nW4cdezdDGJJANwAPJvJZxRtVZ03VvEPdjzYC3oQT9Dtm2VZ08dLZ7B2lhRTYtKEY3
1s/WDHawmEFEK3+UlD575CXkd4NqGNVc6zgOUpDXSoUJWpApSyF4r/2t4lpZpfuZ+U999NKXfklW
NIxKtnMiao2PsguIqHbwt+31PfDhGXAXWjY/4W5ycJY/Z7/nfmZyRIYpky/UgV82ULuDxdsPRJET
PmeoSkfWADQgM6L4lsHwbjkekhMHyQa0zuX5oIWOKv9Fp3U7QLZWgFuxvip9CfsxbYqUx/A/Czl1
s+VrqShkHZ8w/pGZSJMTjST9/YjeDPD4bQgDDqoBi+3IDu9oimM7Dswen4UOtVU9GWLQPvaEnHfk
Ykm2Hh/DP3y0ta/5iFKcwlYm8jtJF6WhBYauMg4drnnb5mD/HBuZbdeSqs6dz/LZdQzjl8wYC7J4
QeDrpYiZRU0cr/wm0BiOm7vhmsgvcujdF65+Xag71tY0eHlaE+GT/z9FrN5xDJuSb2Z3daTyJnlE
o72bQEEbpAEnBqOOMTamvJB89yS6NA5TsbFpEWd1JpbzqBHQABxgtKj6GQDoz7GL6cxP5TnZnLvP
A1mhhJ65k2x90s1fNoAWev1dJLCdRXfp7B87SqExJMkcb/0UKl/7+p2H0mSvS4npH9OSRycYxpm/
tuvCARFclPtQrlEyl7XCselhBjcRZ6aQ156MP9rtGNqDqkR0/oDvKdCXdiCYCrbBrq/hnsZl5odr
HY2X3j0Z+LwL/zIdFkFK1vGTwUpMFrup/YLkTkpHzE1ant0Lo3+4yj9SAoyjKQVMTNNQomqs9KI+
Y8q0a2x01VcLxdXle7Et5fh2DvuEFug9IkcxeikKIfGxZx7TIrHckjTmaX/1Tz4MI4uWrO0Y2fmp
hCTxok6nFJeUZTxzpMV/L3Nj7cZ06DXVAJajb80RkH1cMUuA4eazgLww2XayjLYTlFtjFMFvk6uL
Ky2Vl9cF/3EuKQriBIuwGuf2GYdg/vXEk2SbhLTtN5etgFaWBCaVevvSlELMDQhPTyHpePjFxgH/
6CS34zNcPM1ntyXVr2gUr/VA/FScZ5dBk+wr1vYSRcz74JjKhuKV5D8MHZd1pwYdpO7hD//xA0Pk
vQxJQ/GAGFyrTB4F1urEYYiOydIT7fE925J5KMU+tvsQy6SNt1Gv1qs9U0llkFWFhdVWDHuDaxjS
SE6nsCNEOvfMVE7Df6/hCsfP+tbKV6AwI3x+AF4m/lnw9NTUP3owky6xurYzaO9QhTOIbnpwEwvK
5k0qdmvrcGnMNiSNHflPmmjVw5Fo8eY0MkZ2HhrIPeXSyU1JldLJk6yxiPgWm8INqfvFzxiDCw7/
hIj6TwzNaTX9EQh1L8ZPnCE0OCU5en0l2k6xidPSVByp2fchbMKGJKBkPYT+3osiDjcrsr+O1gzL
I4Nzx5Onq1gffNEhnRcAWrNwq7Uq89jvylkMBrTG8VXP9M+JbnIWZPzmZP/UZhhkoAT35Jo1cxrP
v3ewGyjKKaEX8T32Q2VxgXGictI/AAgubuwTrpzFeqKAS2LrN6icoEsOwlnt+ma2b9k06XQc89lB
gaDz0AxybWMzC5ZsJvis3g+iaTRhhTj4KmEQQHQj3Yo8c4Eirt/BV1ZFW37A+ZqFJ6pvvtxeaPtb
UHk1Wppi8Yi4USI0taLPflHdgOPefFZKOFz8tUeenMYzvlXuChHYOhoe0beckysWOfcSnjHMl48q
wEuZjpTcG4ZrEgkP4jJ9wWaihgaivaF1G/H6zd9EbzSkEs5ai73WR1KNSoMEM2vKd+BjpR5mfWvD
2LaOQj1jgO+4g13x0+Q9h+juKhyFz8KoyFoGOh/QqQShDaYrwTNoEPGlI65OtdkeQeXN8j46enpc
Po5546sLcxDAerJpMV8/kacoDMmbm1IwSPQ3Lc0x3Imi2L2Hosc6hePPonmpq5O1B5vAAFWMEEnL
Py/2NhfjQx17Or6vnKYLgf5MseURpZ3SuNtM2X5KarlCm1/LobNPp02LonyDdeIhZvs1yxSJqDTL
LGx7KGuHeqgReMcD1q24a579KtpBz8T9W69TMDvJ4TSId7keIdI33LyezMJ64hcEZgf5no55uQje
pDBTn6Ss38IjrhdsZ1Uy3XSPbnsx1v5nb08i55WRtKgjG0hyIFtGQiawQSSi40vqW+QqfP9T+YsN
yIygq5Lw67/S7f3JFk6IqgscYPNqu94jVGKCB1uTx3Y5QkHgPGWb52nXUWtHqiSMhBAiASBjta8i
aLloyswRIFPj/lKPknZY+idnYKJUjqQRpwSpioPfZrjG9ooBEwHYM0jzG+livQ48sY8qT28fdhAS
BmrANo8xS9KaZ68C8sNzDLwXbvVihrJXSGtmsKU7iDW0Ujidx10D28JIdQcSrYhaS5XS6MfkVQIo
TYnMW+P35IM8inrqs0qJrfPcET6Xw9FWtTUqu4PXfrTsYnc4DyJJzAsw5Ex7vnfR7yVTCZiIx9iF
mWgc+1IHxbWHT3joj8HLM2e6HDxjQpovsVWdnCXLsvVOJ12C8p4gHQTSsZ8mUCNUas7WCz8lUHVt
ov/gYMDLm9GQeNjPLoxBV8CvSWiQWniqF856350Ezqx5nu/d0QRehe5JVpmjhaYfc6RiCMfkCK/s
uPPJ8Bt4IcQ91SUsQwIbljZ/HPYxomyEA1YXUHoh4nVoE6c95dnW3mZcuwORX2G55SqIu3ESWHAh
KJnDWBIwxUiQJ4sE9u5VbmpDnT9nIxOE3VT0TGVx9wRf9siyOTyT6UeRHZIe5x7aGucWTxX6WQAR
uuCGxGpiyLNVyxnjw/D9/bKa5FROtTawOm8iTgdgOKRtQfbmzBd96x1u6SfSeb70rFcKczAf+o/a
FK44eBsbdVsXj37gjdfshv/Gd05H8NUZV9j/iIdAbjcl3fMBKql2sd82rqwuqk4eMCRwjiq3gOoM
YWs2yEcU9ZBs2PLjTedXZJEfz3xGrZlmFPI7OMF5KVU2zNBocVWK/DEj/vFTlkQyjxSBUbHViZb6
bKFZWChIkpzLLhXTqqL0ieBbkZIMfS3x58eO5neIUqFEQRBTkB/OVdldDgQ7HW/xT7AJWt/RCRHX
R8UUezRc7Pr8r52bA8D1WZaSVL0x891otCTjy3J/XxOqv4euMekJvuj3OjHKKkekRaV6LbN8pj6g
PbZ5GII7AQaZTU8BderPgXK6YPM7cwF8JaaXmCNAwFpT7woVL9YBiB6rhDRCPjoigyJUjxfpidpX
UmReEV9vFbKzulyBkg6jxNXEMMPqB5nj+GMpNZFNSEdMLoos1FESGKt1OCy1xpcLrI+HlIweT6Zn
JhVIQsVZjceTpN9rp0RwELEGOCtW1k+o2Y6N3/yJnMmcvMAhJ5qySm7HFJpHzRTX/o0DsKrEhoKj
ffHLbKWqqfeIEPR1kuMScHf562+mb87eX42LICU4j0kew7gCF0i9IsFWCG686lmVhbTGfhOKvDSV
RbUwXfJ7A7iI+iNs4Y0WJ2U+G1oAGja8qHJ3eVpiPWFneithEAArJQnwv7dxLnY/kOzCXgHiaQLy
sNNoQTmX2sxOETfKvPLRLw+IaFR9kF0IMGQyLSgpPm8fVUhmVg5/sWEhuWR+kCjn5/oJSMr3DPxf
bUE8HStxtMVZG09rwY9g+HZ+RCN9zZ7SorzZz0gUp2fOhaX3yixGIfJW8dC3ewXXZKB6+aPSuvvs
Q1ypBawpiIHloalQzemipuaijYd8IZTNuskMfDUqoQcAped3dg5CUtiwSpC4CQV9LxQl9+k2eydU
C5Y5y6VH7y19dYsW1H9K/U86HAQwx8toUPX2EgiI9pr3pJmWFYvAmkyRS10N3llGBUyGZbZV/2nO
RibL8pyzdbP5sGekKd9qO2fRtUafIAQnj27P1UdLrToSWpU5DsKUDTM28+6uymsXxecOYTUurv7J
ujG6NBjM2QEzHnmrM26AO3gg62qMg3Ay//YkiEoCbZIvFRXl8WuYSxq40I48TwLkH2mFkInGE/fb
7VvdwwcMNRlLQnmV9Z6LvimdSsTHIF+LGyvSlh3EXeIqZHOaUcqNd72J/wqsQUZWhfy5X8xHWPus
PGi3S5rcS0D1j+W0w/8sUxLzviqxHiBAtilPux1MJkQKpDtxaQXylxHXN8Dzsqjy+LlCqwZw8Sud
ypCZG2v/PrAPzeUxglq9oAcHGo/oC/4fezrNFsuf+xu9Fzt+D0B4K6RLkG+l1M13BEHG9tUNJMf7
8PWxx6yGdLFN5qRD5OYJhipkU/eQ/FhmZa/GqrsPEGLvc3fVRWkDzYr5mXScoLDJNOEfV/6/sWMm
MPtMsiGORDNa55Q9Xw8hYKPa7kF+meyvDRF5LNEKK3PMEPbI1i0BF7S+0JqAyEEMUzTY2634Mcy4
aITbnJWwZm3q2h1S/RJylBLq81wNFzglEWMy51CcvPtzskE56HHXtbrn2rD3694xZdWDfeZdcSEo
9Zl1PC0Ja3w7CssdepQBaQEI91EAg+tqHkjTd0nPbmQeV10ZpSQ8yEOOOWn86gzIxUX2+6Ef5CBe
I8pAe+T0Hyluh6wpzpdOd2xc7ufLRgFKt2mTX80Dnsgu8u+EoPoNI1El6S5xjhxV8y5lufRDjIS2
fVgWK+f8qeTF1eMqPaw7chUojZjr58HKHN9DaHoWryBiwG2mGuuXAr2gGvHBBTGSM4eislwoQ9bE
tT1FePNrh2fGUbUElFh19K+DvJw8ur8/YqiYAeRaR+smo6xg4S5MFTH0ZwMJurXfQs33AO1ElM2z
2bUyU6XHKBzzQQV9e7p4dbkALLq4A0glnWfK6+uFo0KX4OUBExBB7kYvBlxLe7jiL3KzzRuNZISN
FrK7XdGPNl0SjTFPI9oS3JU8yUi0PyZeUMbGk4kEP1T3wh+B5gk1+dRS8ilNskJ6E0yrlHrV9GEq
YMl6yYPG9SLqgHXsRM8UBcIj21gI7JtA3FabaSyBwF7P23nI7y0tgzj6XHEDOfy0hCR/o34cX+3u
n1RB2Rk0s+ECBxBF3JL6MYXn4mKEiWiI1RF+hJAgY3I2tGm/fKYOPAZ8KkDxu0x3qdYOwOCMPKUR
hoGinb/bX/RCeQQACFZO0NwUX2KXYslfBK9LtB0r64VHaLNREi0Rg+AHY1/Mx99m01qjRwGkr6qW
jwnEFhb/RVWxqKS6JWda6p26kGPW/+MmkPXsXeqReFH+sbM0MufQfy5d0P3jrCFUJqA5KGFqxrNJ
SFs2/Xadv6lvpGxUnxYDr9kkmSC4VNtzrYCfHh4MaF4V2Uq/vmXlREdTQ+R4hjl4xUMyBytbMp2e
lgdhCh9TjIWvV+Mguz2PApyRA30XJYNuCaMJzWp3bCaXJmIhvLyGqVUlA1f8Hx29GPvUd3DPEuRH
FBxLfkDx8qaaNhnNjGxTHiZcS9URhHxUGCQ1jKU5855OXOXYMhEVWn5BKYVcmuI8lt9yDzHnA/VJ
mxGIzKyw37Sp8GEIZ7GrYd3qwD8xN12uag1bE/SIWVrY8DcTjoFOr8yKYN23OZV0cRZ02B+hwpve
rMsifTG28zqDX/GGv4CJySjYxm4FCEWlPbXef6qSldVz3WXbRbdhigegNceP+rf8h1BN3qbmEH5F
fA+zNrx/oGcgLFjjF6c069GDhkG66+iRRECQxcRzQ9GhhBG9UrX6lT6X6l09Xy0WkQOd3dQlVbm6
MbQ6BzoNZgZab2tNMzUsnjk4aalwzgKm8I1AdF9goZp7WNrq16gWHZuFjiST3EFZi9SMfsXZNW1a
k8OsOlbOGThRhTP7tj7uIcBH7IdKMIYjIlS6A6Jhk+0D5ne20AsvcyEsuYbK20kQpc8MC8zynP2w
BWGpWcWSB/Ih6/6xL1gc0y5AB21PCI4wa5ye40V2oFfqsZdeDshgVcaQeaDP0YJLeV+YRzLuKgWa
YNv083LqKTJdYuBxcbbyN/Va+o3GxtLBbA3wMPUI99lJV9jzQEmt+BuIjib6CIFRHAkbw4o3mg7a
xvMcp629MJk+/WuST+f6Ne7G4euY2735+psuiUKycPcGOm0S8WraO0bIqpJ0jMwZwCfPqH4rvRKH
gPR1J2iRIS1tkuC/MBTKuQ25x5Eeu3prpg8uxNY7/5xpr6wAmLvj6tg73Dmy1dQUSvkCI+TJuISV
tejyi2UQT2IXJf7ZejsY3mhVMbUbKRTWYM3w0eeDUwqWzm1CPGzTFic/INZTKpgftjIQzz7btN6e
n1PpMRGDlHU36rtkJLT6Qel8zhVTgarUnDdPXZMGRBDqM1qrcrwSoUAUPw1aeVQdkMlxhM4hlNCp
1XlHMQfX7E6YpD0Y7n7RMFalJJKEZ0w0DXk6EpmptMyPHpfKDnRNW4XUCA0bS1Fs0sjUAFfClEKZ
+xQqVZjRtFqVEKur46HNymp6woEuBzPUH/FQTAQHHdJGthRm9cqrKg98hKHyRuB57maWE1o873Pe
pnHPCSXRaQ3J9N8YLqhD6aPZsg17p5T6ejZ+sJRxzfVAJfxWTJNKABG1a7NrK7eCPh+SRZeLH5Jx
ZtSO6NiX2UE/UNAMEq6ShjGxpHWhaLN2c63KGT3oLCu/GWwNJVPg2mOMgcAjuV/w5M75o4X2vZoD
sBiM1M+QLcV1mu3HE45sI3wZ0EfybKXUTcH1QyEWKyWGKfXW/9x/v5vfY5xH4TEI+ycd+gzIoJI4
TOnshj7HVrzACYzbM7h+WvY6PmgMo0lrS5dgDaXLzgcmnpbx3cOlZ56qLxLtODBV4qgTz0F1uTBW
/0ycFDoz1LjUe8Se3CcsaOP4lalfdG0DIVe66Xz4OGPVKYU30XmGFnizsR5AqxtkG/esV3vXfyJM
6iqIWODoAkxGnHywwqiVe5LaxhNWGxYB12jrGeXgXEFk2AOAIg0xKkihgJIx0bGhbOFa9eeDkc92
dkhKhTWlc21SR1xAktGkAGbJ0youyD2gb0aHoCIIkW8+Qhp5TDwJJuEcyTr+9tzzDawafV+9vLF3
OI9JXpKGBxkDq9ZtM5xjC10Vz54P3ejniMeuPVmC7z2YF1Syl6AmrWFaQVhTLUJXfm42fzNMz+nP
aemgFgDnTxfkVnO5Ov6VY+tavWev5tcUj8Cn6++syq7sKE+nscVs19guGEeT5l96gS6Pw8J3U0gB
Ebxn3vlUYlVQX2vV4PKDZLZ3m38LBqANx+7xsnf4UeL4uwp1JgT0fTgm8X++UJ9bYV3x0trti+Tq
7La8UUbw3AEGaOlozU/P3FgGd4CJoWUDQHM76F3liM1dE4uoAbD8ZuBc7R+gt2FPMbqo5grDMpDf
5ZqgtT7bUvZYAD4SFp3uiA9+I9naw/OEJKy0LVOY9U2T2/3f9LdLJs8swNqoXsoXZVq53krYomHK
p41kBAMOKl2XrH0vpXz+YjozN0g5PzYIVkvqY0s2IxTAkbZlCRJl0N0QYICQAKY7po4iL/LeRBX2
JNaNgUWHaiIpxpjw7PC6UdMarzc+8+B0mmtOkzT4xt3fLnGYM3TTHggzDv68qGis8Vl+AYzuQHWY
xf4LqKybySao2aC3f+lr5v1n/joENInTmYavGgguCrm6H+gfWUtefoIr2OUeWLENBlaxtpqd0Yl5
SyZ0Zq8/M6hM+R/2c886jkQK2wyanDfBS2H0G3BHxiRNEOyAtonr2ylZWYarJmcf5o/xcmsQxpTv
TWukmo65qEpU9fIL7X6+/RstE4UpTQQB9wUnMgsnkjaMzhOI7nP5gPw8B3dBs4/QvD5AHer2gyoY
ezINULJERJ3acK6GznE46ecm2rxROdyPskjZHqcy29Rl+ivkJR3ATl26K2FbpF6f6W5vXIsa8TE0
tBlkaQOBoP5IL/msJIm3yPf+zbFe6E+NV76nh3UkXdX+d4vmRrx1EvW7slObmAjh8zRN8wmqdYZF
BnNKBVt4tfyVgdOTyod09yluwS8FV9EvLIU6Isor25eoTsL+ztJAv6lHEPT7a3yiIQ99HPpcQ+Io
LZPeWcqOP4FQjpS/8sd2w3WR9RAolJftrsUd5empeVMv57W4TPF+9tZbND3l0v7/hN1j+OvvYALW
wB1u7PovYNxsh1OkXGaTfh6JUJ2Q4YwPpA9fC7MXPIbrqwkfqunZKVgqg3Aew904TZH9USI4CuB5
yEWnJN93yMmM5IPNHj4xooP3iqdLy9h2idrKakESbJukCAPTvCVfn9KThkktLEQMXTKtOGfS5uS3
UoFw9x4lwlVQ53Fe5H/k+pSfPpNZPy92VYVnkp2Mc03/uPDjE+6vTmbeSBZQS897ZCjZVwnvvCFj
9LhkFcM9WNUTis7zQm5S9jJSKOnOoOeMbvHHWimlX01OF6Xf4qUwSPa2Pf3IsIenORfemi2kRc9W
rItGgMC1dNvz9M2VlWArEPB5g88bB5wXKVaUx6X4G5h3MqkKnFH+GTiQZ1k/xs1D+oZBFp5PUT07
7ycBum7x35vbesDrbFVWybweJmzXfZD8gBSkC+LkkomXENobYtXnafODyIFyGLoJXuJNLwuZUPyh
IKdEP8jkCk1Z9YiBbUeMBy4wpXgjMaxRqozpuAYpFDLDIdx+wwryuIAXGq4bN1Yc4BzzTvfDmWyT
ru6NT8zxUDqqsMZh9ak/9X0puGDu6gSlqJ+TvoA26pJfiHlKkyXkjfXrqVM5W+JR6R9OHzvGiTis
NDI3OElj1v8+gj0gC4se2UK1Jcduw9qE27brs5ONHW/mQUFT467Bwk4mp6g7XyPTARlkKkA/I1Xv
P5scWfL8itkzqZ+eth8Ca4GSymlE1228CA39m0RhQocdYquqG+NKIvRjqY9doMiWT2DbdGwgn+e3
9czC+iRIDIxFDYsc2yzHI/9jYOETFXnayURlI/6/SdI6nlQP0igAJ9+6C/x6LhZZo0kTNmr2j8UE
Tpj9OAsXCC9c7BO0xm5sdBtbGjqy2pEPKHTkQEi1hCZO3g7giSHTzGCHFWxlfEm6dyYas3mcSGuA
XcJgEjT8Y4rmRhOP7MY6hQ8Cr1r7kUUVGkfI0sPrFPRwKHjzeKEJq73N0h06Wg69ziScsd1cWtEQ
DznU67zt21DgiNAdEP/7X75wTp+bU9BZgM7XubRQolP3ICUQVcqme6g6+gx3F9GMH5W6YSytwV+s
jO70AYeEZ3mh9E9A7FU+eH9zWLrTumk3fRCPPiLDQVBZ/o0mJ7DQR5cLQMByV0+Rgz4W9QgjOHaB
f3zWLSfEiH0ZZcDCXbdlhp9xYFAvI9qnxsYwwPeqomqAF7VtQvn8nz8JlkoZqfKP8KjPzROhGAnp
qbFGQzjc7Dqi0TNwV0rnP2uzrwODdc+hni29p9abZml6bQVrSLfduTTauTbDwTAuiPPjI/3a1Rep
hDuThxUvLKG8HuMDsSB5eA/522eSbienPEtDHWUaQsNKkM8fz8W+2N+qwjkPul4WemJGPrQYYPcz
e9U21CpmX6u184DLbKtNCb1le51JvlriuY6MEc1RtZHibv+h3L8/7XnNcYLkOJ3frZZ8PQFBml1s
A4aIBeq5aMmXJGBf8m4Y8cFaBB0zbnzhk3IZ3DoI5k1YeKrBbEhhXWA9jQm7FYtESgly+xUJ/jQb
rOxVFIzgYj+PsBDv12zATkyjIYPcjBisctF2vl4OEMoCQygefy34UhrqDuFygLxSj0vE+0bVxMug
SA73BsIyQqkbMS5oDddxz/FztNg85KWE58nDkmkRfmbo4AQIijbhgCt6xTAIfri7fj6hLSdFFmgS
JyND1NnJW5RTJSSQ6HrdVAS1msYnAg0QXeH0efggR9oKinS55abbT8NeFvvyA3byrbYtM9U1WSup
JMHR+HcHiFSll30M9LCGwTAA7xSw+7w50BfQ8154caNgtSOBoSJDnhG9C/Bq13+x2+ndFT2/0p/0
EnBkfrRi0JpP/dXmmhkf5al2EHibH5jbL5UQquaApGxp/FY75EZVrp6s/5yZSMVL/NSgLNIsN9yk
nwEuNYkDPZrB0rIRei8f/VK69LK4U0QJTZ8j1Zb1YQjm9ROwGAlFhjsPvamz8qBvGID5tqg5S8YF
6iBiJz8JFiXv4LLiZY9bgmTC9OzTVTKgAK84xP53gd7nYlYxenHmWflTbN8iDf8vOb98qYL/fZNg
1Dg/GlAX3jisyyphJ+ZgM95k7YQg3zABhLaPg7X8ypqmtjJ/cFsB7y2TKNVzFj7yvSiR3/K7NAUP
NHsgM267Ga4p6y0W1yYGld/FTK9nFRBlHTOC/J9r9xOWk+eGjumfdl1N/dgtveU351Da4MmCczwN
TsqRCiIDvckclwJVye3r7q0/rMBtuz8rFbyFXZJhMCcvj44JQ88atg/5/cAkJUJpYWCpOd19RQfv
UGGsxNGGTi80OUmYIdWS8K1uAF+7fpEWtgoCy74JBZeVCv8V8AjJT4RA99ktUaLErAGX0iROElkV
Y5k28If4QIMcWWKauIgVqBa4POHcq8EFK/xbXGseBxnVK2UId9GqwO/2tANFXUbYOkxsAZbIBw9p
8tkYS/jaWfJVXbAVfjYwVjKirE8XQDHKT6hclUrFfkPlo2fkTx9Uh6/w96tJXEqHZ9b/mScrADIb
/lAvYK0WZ7vQWI6xGpwYOD3LA7fWmwnJaFas86izjA600guCeor7Pstk9p1OohkIIbj93a8ADat+
1/UCaC3chYLotaqgr+iI25tBgcEwSMwt7N7m5WY/4Kv3uwWvlcvyv1RXrN1iaLLKJTfWN5JFOvXI
OLWZsbXwBO4epWC/xlholt0cHRCt5a/YPYz/hAMu/K+Ff2NL2GubAZub7QidWJGB7mX2JnBvIlF8
gpP3/cGFdhKLScMjFodedUoI3hwNurj40GdX3u1m3kOnxRIUKV5uQDv0h0r5DCv8zbqO4WhW5plL
H/K4pGl+7JAsV1QCB8MIXWRB6TAL/QoIFiVVRsnXbhIpbauQzaFlpcdfgRX+kyWJYCcqxxLpGAqu
mQdF4hhApsobCyHoRWrdY0ip2VZG7Pnms8KBlAHz+BV8D7ThrxuHQV8DYYNCFJN4JpROIRmXq9lx
+dRBont79nsjEyaU+1YIikUqwCorm9B5auIhdBzM8KQ1GDjkPlu68FGKa9DvNXsXzjJimn3Ha73e
JWfEBv2pTLEkowVyiW2JsWsVD5Pl4bMBBHkQeCoyViRr2SZWq4UL/iP1IBrMl2DRJHeHZfU8Qpuc
n5MbPjPA1bieG+x9H/a+c+FjJXRmZU+ruO70DdVvlrJQKXrT7rWvWzP1/++rE7pcCTEKtcyWQPBc
y3z91M3SA+7cXslbakxuPuhh5fviuMPd7D70xx0YazWB69hw+MvHxaD2r7Jerj3kg14cSAz5umx6
4l86cr5cbTyMd2DF53ErR+73ZcCe6jHTE5/GdUbiupUUdrCQyHDcmbhfAOqAGLFLwqThBAgzVFQc
1Usa5eMWd+laQN2Qc1EISxzE2AzuSNnwSrAAIo7IjNlwnBXZFj3Xjblh1kjQPS9G59Nsx/Qqhwwl
X4DGzmvAmNEUhOMBf+agWFWYuWeb8Ft0NwwiAFp0E+6HysahQR9+8W0xN82hcz9Lq2Bti534vvma
221O9dP9vxTjL9vO09klE7qVU8NzJk1zOYGAczAFXa7+F6DyTuwXyf8/rnMmiX01yExWkiK5slxj
iUlwewlL40F5WoxZoiPB4/p9lSFH3Ntq2UQoAY8hS9tcDDJ1Vh5zC8kOb+ZDxXTrB3SfbCInt38T
Pp5fDa+Hfh+5wZO4bExa3G+yqmljd0w4vwgOvlBEJXGqXwNaJv1k0mqLGGqb+pHFQZ9fqNXsOFAo
oukj5sYA8Pfjzt1/7VaVaqYAZ02DUGgdD+e/KcxWn6fTabmFk2+FYFNks8d+m9jSflWwZXy23Ni8
PFySNtXQygwD9z+LXQu+qLOsnRnesSq2EbyLlfibdU3suTQu9wMDjPHG85VVhsWAwSWwXaU3zQKG
mKcn+JXsOyTFG/pKCZfXnVx7VOvs0iSunty00qqlskk+p3Kqnds9wtDY/KUdH4NN+PVoxUcwfDy6
oxm5KkI3GbTx5GdTpZOhgptxbd2RxxStDkjxGo4L16nSx/cADT2CeD1EgWMKl/TOGzkCTKh2DiwB
g+tMCeOID353hTaxhX1yDsuhbauoCxquKcBcBcctrk1YNpkP177T3qgLdyJfXIyMKmLCiuvz8iC4
RqdsDRvNgOcf3nEtXrpVfl38cDgoFnIBiKH8M84mqCBRhXj5U659Vb4J2JFsixIAms5Y57Jr5j8r
w6XdoQ8ov2e4wN3NinrlSSKUGrR9K9UHqvkxaY4lgqT1Zv5xJU/nd5hfQ2KaFNztaEwbz2e/KWwp
tl1NgoNdrfqhhSUxk5uMcyuNmOzVr3w+aeIOSf237kOz2NVmXj1LyVGpM4jYel4jt404KDlgH6uS
qrZGP1QNY8huexenE9vdREhGMRDBXb7D/lrgSUi6uEhCHSe0lCxGbeVKiI8ShYrT5fToEzloCiuQ
wOQkUFYpMozG1HK6RotW8dgpyxGF+I8JXqF0T1GkvxJK2lRevvM8XYhQU/PfiQm8c2k18VMmMWIp
2bfnE1OBw0i7J4XTcVqhHn0Dnhs91lgHCRLhoS3wrF7d+SWp0sRHXpoRIdG5RpDpWqMZDC6ru1Sh
je+JMzOnpVggcQMNj1TZr6NmGPuQrlx0KMUEWwyFJwc6eLyK3iaHcx31Y9jqetaWh11YqD4C44+8
tya/JsnCkEGWqArHITl7giQu7flBUzFT7qd4dM7KahTlAXM/pnIsi1bS8MhaxCxcZVVeF+gmSyvt
DR44MKj9LsDnNVD8CKvS/eYcxN1OR1H9Ybu8khe5jbEVAMebjxhupjv73qcnGEwNEsKpORuv2gdr
Enl9+68apkxOMspADzFu8OKywHhCJHyllp/FpNbiRqUMnid3M25GNMF80dje4ld3LM/NOX0yM6JR
Xf7CO2ve7DvCpIqloUD6NyNIlHtVLfB8OKSzPJEI+xxaHUDyi7ecLiuKbyQpFBspwGh/kzuQAhe2
Ll57s8n3OQ6KjfwIk3UhHRz1WYdIcm31lbKelmmApZvWr9a5oc9yV4DPzId8Dz+l6okVcZCQYMw0
WGLObAU2fo0Iryrf0np1hAtJLdcTN5813POq1NzwkFMOOZr4I1KsN4YLMEsJ0V9MxBvRaWojkUIm
orVbTXrzocDcAJvqOFT0FYmo6dDXwBODEDcTGPB1b9G+6I6C8hJd7wcqyWqqEUk0wdEEUdHWi7J6
EMdQinDFvmKvEKBO6V6qWZqwRtehkDn4XMkF4BJ2lKKqhRpS80W5ILjNmM/1V7GQDdCrbPQFqVmg
XkSHj3iT7JTkMq232EYSOjpMDEptWD4siaeDXL5froVaPNPeAaIcqLpvsVNPiVy57V98TdM2sAPt
dhqEI/UJAQFUTDgMJpwmSZXHA4J3okZU/ikPm1YBWeryAqksWU1FPwqqNS+ewJgIYDMH//MCQSYh
m2e+xljKB19r2lSzvZaGeacKGFJA2PzIikWDsq0feS62VIbVFnM4xzgazDa/dkQN2cjF7FUK8bwz
Ic8/M5KbU4xNeV1wgYuOAjViKWtlWxEdjOSjIluCNGNPbtSfZE6OC84rrW8mLQJr+z6URSeG+/VL
reaMErCsuOH6Pj1shPVE0OvZwDVC7raDialfjmqWi0Kw438G+1nVLWx0aMGvocBtVDHI7Ktq5Shn
6pLgJiOTFhmQdsosVGqJg0LugnlZaBry7cAnXQruco9kSay81cjr6iaYPsfnkyg2Em1PMkwMePhA
fmI6ngTVaHN1YEqtB+5681wWyS9I0fbkJsKwsy/8LJGtb6RVX6mFM3HfoIHKF2Q5Fut3Na3thlaE
7FWCxeCaKJaOObXKLI6xOGRHQCE/9tdi6ias4yqdwhWmy7B8BAgIqVAOITJocw/HlqFoPaoldLAT
/AOGEEv1Ao7CHZWXcnZ++9KBvuNRjNPZboJpi6WH5n7czSSoXc4FS/SgoSDenCrJ8h2P/amepvu7
60Okf2iepGE0lVIHGKbrP6fmMhN1KiYgM6E6QhTfwybBJ9bdl2ZUHYs5Q8KSyptg1QRieuViA73b
M15AY+Z3DB2idR7GLx10q5UlvrtzHmoP0PnpZig2an0v8AYThIYr++qhqnDf5VISWm4AYksBACqZ
FtIOkFYTxOwiHRtI95hxXJy+H7Mdam0nVE44wUlHJRY048qmLFZpiLC2K1l/eE+wEEd/lC3U8w70
XJz3XWPSuWJPBD8rFmo2aDIb3rW/Z/2iNAbffmuyD1uJtsaLn3Zgm73T3n1vu+TrYD2Hb7n9z0/j
xiNTRnmBqdeBmjx+hMgM4mr0aYue6dfrmzmxh+yf/D5OO3PoQcBAlTn4GKTob7A0H8EndNUswc0r
lkoRCb7rZQJh+7peiPUSi3dvnNN7oHUwgOj50WaM81JLyQjrXuEgNeKKN65HaiiykQBChn+5iLtj
7jJRWf9uVHAgeOmW6JTA9oaccacgqUiEqRrXW5ejaC2atnS02b+xkXvTD5NcD/4y+qNNTaf/R+V4
80c4Oi6D0Qu0/RaIqzbNY0Ge3X7RfuiHwI3B4Ylwsq6CeMIZDApiEpMeveXcJ0JZp9VWn/jFpazD
hB87ZcIlV2owy4yuSt+5hX9QaKrLIcHq+fETETSR2BcR4lr1T228kZRrPIMrWnQgPnnnpBjS7sqa
exguTYci8VkwT8ReIe/r5Drf8mGnM/8VyCYY/GG+KCMYbqBDmHa+fbxO+ImNQH8ZXMlAPQIOGsdt
xFLL1g1pLljwjs5U6kF03qc/9fVDPYgeIPhIbKqG9H8UjEXdShfQc/QqUq+4N55U87SkyvjJVzFp
gWkb5GRq4Hwj5YfQFQpZ44CQJAdi/MUYYSfkCyhbBVQI4CgjPk7Ag/arVI8ocTjeIGLv8brcsA/Z
o9dnK/6DGSCzDM0ZkI96X0WjFQwbwgIDjX7cC85PBTz7PGn1jlZt9YtEbipJyNkm9CTF4pDW7u8J
1NIXncTHjZQa8PEb1NUR2QabiYuXdVBUzzUKTpl83c4O91ikMKPLr0OKp/v09PUktCaioR0MoaWh
HYg6/nXDdl4GS9OXGY4hhElUxK6VCyZ+rjd34i9cqGTw3i//oZhIL8wIWbTSBeVMwcAvoArxeIWD
HdrEhFsO554Mh4B8oEPwPHVZN7jpGJP/upOI3fCY1jfRRnXbnL5JKWShZ22tf2jexPge167Wu3RZ
eN+nW6FRvnuUgbAZQPJrcbzeixKZOG2kskzpM+vdYuWUgOYlpsOy3gSObt7IimzRlPZAe7YeLTz9
cCuqv0h1tWxXcsTWdhwoYrkKv5V/Fjc4PXqusRXFob9YFF19pUx2n8LR12OVa2Hh8MmOAEOjy1tC
NCJGy1ebbIxz1Vmnl3Q7y9rHcu0LzEY9NXN3zu8mp12tXEcWaDEoVOoLBjtlZL6XUZcC+hFTmHrV
g3uyeEGVgJTnqRptmDtY9VWUYV1RkcsSJK8qVlmNgb1hnjLmRIZHwagZdYjBqZ57c1Wot1vU6AN9
7+CSF36faf38BahoQfc6YhSWr7HeOyLtRm3i4jSLodfmVBpihTnZ9Vdw9OcWTJc3NcbNmLTImArH
TeQAtcDtzVFBir4j9a0AN8MJCpge/GXaei0us/uZ5rBtpUoWbqr5d9MUTtiqdQPoDApHsZadUPPl
ACFOlmHZ6EGzMOS2ylR4BD3PIvfeIGWWz51lNV/rJdWqKhz6mwi9SfPeglzXFo+A4GsJ9Hs3M99J
8sW0zAq4prARSe5tCHnqKx00E+CRDFjnHSMZHYVfddgvsO/ezARdU1d/NgPn9uyVPoRqBRg+Ut+Y
joTbSuamlzoxMreiCNxbqAcJkesBtUN8H37W0cEtEWfjCJjHtTcrt/D3LHtHd9B05iv30kOZxHTF
Dm2Pc1+w1T/NUpwJxrZNP+L2+/H7pXhqvTiRI5AP1uj3yDWKSkyEKmMjuEXXzuWnfavOteLs1FIE
9DRfMHYNF8KAtwDXj/tEYYiS0CR5OULANfBeSmOvO46BPFcjjccCojTWhe1Qg3yHQ6eWgnfxKdXl
9nqXnD1fDthUmWACLD/p0t05e0YHS6ZRdRmVeu4zWkP4CGJQBfzqCzB1Ww53PE0eO5nHF9Kle5wS
8JzP93AfNqaXcLw3COGvOjaqvXXY/k6+ns8pho1oPbhaUd1tgzCZOMEhGXBtLMOXkklhg9l8BYGo
/hbAEi8UgreBQgb56+Vf/6bi0l7WOmYj8CKffC1AOt92C9qeESDRR3CYykz+h/6s8jAs8Po72Cks
9yeYPHkQ6K/Vfnp/CPrx95TLpPXeaidHSNimhbxrWkF13R0UfuDu6d0PbaoDlbCBW/zoq/NH2ZmB
NfDO5zLXB90e2k+/0xmX9RMKeaPbOdUJvUDEsjK3N67MLejX3QytHCQm0Ku6iRAhXpSqiwebavCo
VxV5RlgeUrzhJ4aa8/Ump+x9iVFDicO4+LvKOBS7iT2rI+KGZMEty0PeRXRFpF4Mdx4a7KBUQaXM
WvkkCLaVTDiDGIFobPUmCScLK0gk+rto3Z554luVgGFZ9SpiqbkNpyrR7KEJci0MGHgakQNBaLSs
bdXBJyFrWXqfaggdh0ak9b7apBmCAABcQKVm/cW/HZbBNj+hUJBcjeQz9FPKbxd1D+CVlvrS9MK+
u3Cen9uHx/n7tmyuTHWAMNXuF+f+CQYxSMz2FD2CmZfx0G9s1kCbcedbPZZwtEvBpD2ygPwYSNZP
eFAGMI1Li5oLs6J/irEREfr5q2iCs/9BqeUCWACzd4w3oeXuGkvV090c3TaEVy3HVwk44MiHUg8B
ffFj4njh/XABHY9lsedgalF5ZuIbJ5HnBq5lMionk+OCIk8aa3vqbrLsoOOH+FUy8g8T0CzHnD6E
9cbRXc2XgAADpiwmsq0v/jYbxsaHRZF5SZ1OupS7OrGIVdkSW6NDduhl+f/3hqFv7g5e9s5hiTwN
ahw7w+Ia763Od23+N5oizCL9r4WzXR6K8Ec26Oxa1IV3hjyVmabhmYWsKxkzvn0NER5T/HaNaShA
HPEG/zBgDx+tG8ZuM4fJ9md7sRIN6IdvhbvHO9BuFv+yzCGjO0owixEGHgL1ODWKaSfZySPi7Ulx
PRTfF802U6sD8Hy119tefFHw6zupA9EpUUXWCoT2lBqIeyAVLon5TPUEFt4VxWjiMiWouin3wx72
EG+bOHLQ1OLLB4M+x9GDxKmtjIYu6Ib3c8T2VzMiqil2S5RF1Xfx/NdhB6+DUqHvjTWilb0jNi7K
STX98IRDdbr2cvhFeaA0QTRYVfH2t5HGynMNR5hizXMyGeUpolCXrPfEeeLAZOLLaOq8F1ZUHeHP
WW2R6gPQYiJeFgkE3UQhXKASPaFybP1m3ofMDGCoOobKZap+Hd/xfq/KHqPOsZRDmqbr/g2QMUsc
y8GitDywh+Xq953fktEv6RU28vRc0G2mAcAZH+kcTsYgdlWoxoHR20bj5KcdRlX3U4yTJWPeTKYC
H3XDuPfy7cr7mjBgTbFJyLwI0xE3ToZuzActMVJjfOyF2u+4Ig8PdYtujPtjPI+hZA38N+O2PQAB
beiQJ8BRula4UH3nZRBWrFBYAAR1ztFeUpfBWAFO9rNUTfJYVnzcJ4erDPinIyFu5P1lSbfyp6eJ
MR+c9sGsIDtV0ITVphKU4Hxra2FurTvXs2VLlzivr2AOKIIB+at59QwL/PtI1Wn+NALNl7xClVT1
DyzocD7khS8eRYShmfeseGRt3fyeK89aSefx06Gw35a+Y7/0YpOtqSj0Wi40nrU9vpaZ9f30mCGX
6UouwAJmy4uAwfBdgeMbtR9IuEXvyVIlj9S+O4DSIxUj1OrnMmRdO2Y985ZeB8S4rkgCJHbQuybR
89+tooAMi939FzNcx0Qayr/COzewDzULbIowLOJXVuVRgSCXkKI4xVdFo6kAAdp07bjktpezub4Q
ZHDR59yAJH3Xsahw38GawZlmabaHPxpH5eJfI8p4kEWq/fx1oPi/zPEH0vFxGyinLuEQVVcjVaAo
ldqyf+OF4XzKVt1cQw/lo48ALJUfvD0UrwYjAPh0ihcYf8zMNgV5cU2di2SNhcmIo+AcZazBYZR3
o+p4NDG4Fnye0u+KuSnQc/+/dYFeFPz5qqGOb50r/uBbr8XyCoH107RhPeV/G9mKp47GZmhD4+tI
HkXtGVc3TtwZAyAPl7HLDBtIlrvRmpi16XjUkj0o4T68PwyZU+LBdLJ46JKu3hG0lVgBOFeAyCfA
50QZA+orUW50UPMcZbrs4dlYfzPi6HeW92khwZOpzeTEZTGaiQCkkYleArKY8uWMKCJPPAypz0ta
47ZgUiSA9V2TbyA54GqlUsc+TTs4xc289CnP8QOj6QDoZF5J/X9bPhZvVl1zrAmmjzmCXNDVHQAy
H3SCVPsXDOFrp9MOv0Zv4Y/FolBMlejqAkNhQt4POsoIbDaTvkTc+FU/Vhufo65yT1UN6LRv4iUh
2PtdQsv9BrM948URrtmAmIp6a9Za8W0GOkpP5ph4UYeJAYlgwW8JI3ePXB05cSS35g2dzYCN4nMB
IIdJkaxkEhtRSN24d7rAY/ROwK4o/yx2R8D0kumf4SpUO2uQUrVyPLYfmfI+1+x0hdLtCPU7EOTo
/FilzbuDRBnzv1mnOX6mdOJbhSpSRvt6PUOC+lcWyc1EpLLUEdZtr7an+U6bJbUvoUthL3rT9ySJ
sh9Dozi7xgmJy2KmAVsj7SnvTseW/PoUkxxak2tIJcf2GSiMsUWHuwjYTreMx7fJXhefCGzmGAYK
naUVqUEoLgAZs+KMeJivmZByAqkLaNvZPNsqJxLd4Iowt2VntE3bm4lGpOan1bM9m7AnSiilqFrL
NfQbEe2U8yZYWxVZtPwHyqvynSvnSiYoCrZEcRlmKvJ61CXhXMxTtmSTDuneYWTE4vjIrLr07FDs
m11Lrqp9crgQnul4sQNPJkMnyVaQ1Qgi/Yigy9mDXDQMh03K7oAF6+5Adr3UXQcaNpQgZtNBKU9T
9e00KglNueLnC4LRADEojcGp+Yvhzkyy02Px1ERTsuHfhQm0pVErgJa1pBoEq9ABB99giVPB5yFa
rp0ZVwwHyOGDWN6mco2AhpCt4nZmm53vPGqs1dfDxSozWK4wprYTjLf6rKnbrr4b+BajY/Sb5z9p
Y8LwkahyRuGkTRe5+VkdmCA/AmtrfyJ6WDNcI1IBjIYZgV5OxsCwKYj/8sNGvFTdNaDMKgoyjFOc
3cv/AxyXUdpcrujmDGQ5c402WeC8LFXabU2RgUwWPdYsGH+dkA6Onfzg1G9yYurvz33FaiynHiiX
u54ILlhvt3dqNjou1cNQT98fVzRL5aK2K0ErKkzMCC02MOv3sM2f2YeW3Gp3L7EA7qiGoXV6soHk
fOnC644q3iwHS937gNCv8+ERV6JuL+cP/ia0AxpadFmBBEqbVCZ+jfsOKEMSk583uavcDxrYriC2
JTS7OSRmwfOR+JJ1y44Q8yXVENi2Dv//4BRpq61ijrLgGswJwJhCHnCyZ5ZxpwucDK8sOOw8+8OW
xcF6MDow6a2qHILQbOyR5b2L4ezbyJwIoMT8we/NIvzxUVDi06PmX2HQ3FI8MyudEXT/jLa5trGM
TxpEx5qepn36Wpjwllq9m1rkCcrqx1cny3IzaoD5LSprZNBmMS9cxYOFMZrWLyARjOE4Iz1lLv0N
5YvP9IZheIXFG2GsgBH5+0Ytl4cV1git50C3GmR9O1xu6Z0C7qCb1uutxu7jrZX5elSS7QM31JM3
1oEJFaRHXx0YpjVaMsDGahyBX9y0+g/irMNJOtB4TxVVudw18D4N93Paofqnh1FyNhDZUzmSJQB3
093aZnahTvpa1Xc3MAQQy3eqHcs7AhO6jAIhgX/4QJr5BavV9R5XLf9WFk9wwI1I/8w+abFDwZVQ
0hgZKIoVMwtk0X8Pur/wSsg8xAbWvwiiCSK3QLEhfHXyDvRZi2s5Smtb+49tIWjQe6+ecTl+qA+x
lEyeXsY8E4KjQwsy2w579ozG211FfVZh28dOoP/noDUInXmWG4mB45YCnMQLOKRnhA6dxfTvUT3w
Gly8o6/rUVBXzaP/OLgZk7LPv1da1r9iansOzLyq3XY+QzeTQseUlZ3D0gTZPIkuqhrKW0qEGK8V
etXDqpLrr13ZNWf10VVPfw3yaabG2qnrUm+wLlDO3RjS61tSOWC+9nNqcsKcxxb+24HHM2OnHEFs
Pmo1hRu5UJGqGQdmdCc4V9+w7+skyGfzeEDsgC56FKea2T0IvTxFz66B2XVRE98/FgS1SV1AOoxD
ZjsvvjwvYiSKClKA6WTQTWBnWd1LNDcWI+mcJGDLsHE8MOW+elHo62zDev/So2lrdyuPVsvQC047
8ivfLb6uWdR0oB8oKTEV5d4wmQ5eJyJY3A1vFSVe5H+ZE+DN1RxuhcO4kl1Ua6/eKe2lPmLRNXJY
kMKYSZs3j6ECD6wWat+ixYrI8XUFZyvmz9T7pahlH6B5Cu7ZNecBAARNnhBd7+ZBArUKgmkrpG2P
72UNQNwuaWe4xCINEc992GsSM2UCu/cCUYrdjz5YV8p6YecOOY8Ho87orIGIjz6FrIhLL/g2dieY
Nvx3QpXu/wAYz8thZtcKmVQpj/k+goMaDo34w+mmcRWaEV+gpCzvsQmgKOsHX7Zf4CWg6VDHw57J
JS0LldvmilyX7TOfpY7U2XuIiZ7VnfrrJKaPc5DnMvd8Z5cBaXBOVAYt2P2j9iCR66OBtUfxnJ35
TDpdxl3RS6mP2hYR13CPf/BxN/BGPvlnN3P4wgRheK7ZfieePKsICq7Otc7SwmppRyFYnxXdQ8rS
3cXW1/CaZTiM/LZsUEoxF520hizD7GRoAIfz3IbZD+ZvzRLaVZegGieS0fG+i/x0I1dAEQQhA5sV
Ua//OUH7ENJ7qssT01dc9PFgllWmlsoDtBzr9E1l/lpew7D+7j4NTBRiamEg+RuhD+wJmEoXh0/3
7r9vyBf6a7OwhMSStorJ0Mo/DtYrWYlgyvk7g7o+QxvCBKMoJMA/adEp4NaTOlctWQei3eUDSaJA
VnOPh+UCZQyOOsRjZZMK5UBkUX0l7Pcn+EDAdLzJIE91Hz482u4wY6Jtw/TT2fLms1NGcUBnqxnD
RLtxqw9sq1HA5KoX+ti7YfWIF/Pf9M//nWDMC5T0tNbH4sYW/RUC696AETgwHX85MoEK8x4uz//r
zpUula52rP0dnQUGkCqv8DGZFh4YaKOCmZr60aMCyyZ3g8RHOyFbWipMpinNn6+waGyS1fhXmNlb
7bJ7eUdr/8arAnu6mb7skvM+6nn+ldeBfBHpRJs9oivPyOJOl88Tfm0l/jxZ/Qoakga2NxyPkgPc
MjaWCDSBSB0fzHj3zE3nnca5/DivAnSG/rRrEN+NYUWg1VBoq7h4IFNZ5AfrPxZ+LJlYIJsG3G0j
RJUQ/5GCx9EsL0cX3JK/xqullXwjOJh+CoXItKULpbLpAflMuqyy4gS8ZV36kJvqyEU/Bm/Zm0wb
AMHWsyUpFYrS1LGEeu+lJGFHMnouOGyuKQWw8Mn9szCDCRobmHETZdvV1GBAJp5PahxtViz2h2UI
kGi1z6Ie99T4vz0FOShq0JJVlvIF7ALULH2VnGbbtVsdR7Dcw9ZHBePf+Ip5s5af2sDl0s8j9ert
kJRdR89SsI3Y/YvNUbAR0wHLuRcwvF16QQLlsURyeeivPAJhsGLN7eljxdqGIFl8uznaHWQW9IUp
VcqTWDDvYKH2Fa+4HWAhEosVY8wokPgCuoISDZBsFiEl6nnwjHN2eBuC9PhkKFDOrCiIB30ldLNd
nU+yXQD9rHPMm02Ooz5ed4szkuF+2Snm6Hp6PU7TEgO0YQ20f3SYjjsbMQDFvXLFbcQigQqDVDUJ
aAF2KqTKPFq89D/EfEtuPoHjeu8hDWVGHTQFaM6psSARnUoHwZdaouNcyYSvXtjIZELWSalKPHBU
GA/Le8K/W575fYWvHOW7CwLOBJ6XZyRDdHy8TPBrivTtJdLDqpynPB5edBLXnWWeFea65l/qieNw
OWwFJmDx15tU0xyi6IsKwRvyHMYZ0vWeytB/uzGOyKBcwvBvqkLfAG1r5gUm2LhUjyvLjb/fEOnw
+7I+V+xm6cq0iCX93O1R+nu95va54UroL9QX/essKIXVBCiHQgdw3A9GVZoJ2W+/A4vRa/pdSEoD
9Bv5iqh6hzNJ/xtNbknZJYumq172AvHy2bPpEmn//HEYnvIybqEMCPWMAoFyVqfuOozVNv+9T87G
nQD9n1UfzCZIa/NenL/OARGLl6WTV5BgP/cN7nTwDGkustZ8TnSsaG5fPC+dNdtWoUH61vRcpveL
GQXw+WfiEM6ZkKIiOTQMuK88BuvvhmI5h+1AkXmChlHveZgX7xmC14QBrn6to/moiXiGUmD6v3s6
IWGybXuV+6e3eOc0mO7GzAbSTZ3dOOZngjQIM7NaEttTGJOnFuRTLtJ+8eHJz8LUbKd/kM+SHzGq
+ZWkdvXGw4aRklfsUckCK4SPk3HsPTDbPDcPCJz9bueES3li8IxmDSEYG7s9GiC14F611BnWj4rg
hevhb6FaRYX0NCh0maKYDSOgyfDr7kFKIgJV7LElDjALJs1rwoSV5D1pfg38LVYC6d0eMxlRYLAd
HOuZlqGMx8Ebp9Qo0DTU6e6h82Ea1mIyEoY6fnyNShKEW+7Vg6B0Z0DAJCLW/euCmzlpgKMKLjRH
QLdP4DtlcRzbOyHO4xPVVzbXmSxrEf3G6IRxXBiUq0QKhI1DegiH/xme/rF7vS9GZRQPmH53VWI5
fyBRQf6qFnumalEXyl3OJiNfVTTMuVH2hkjhYCyOW4s809WCrJYR2cvXcwi6scfZdRxIWx0F/u0T
RwdVXirwgr0JQCPV0d2e8HkOBVvbyK744WSgBtC8Bk1ZXutxhEkF6iz5yqWc/6N6KwYLFzLHx54k
OO4Y2MKbHjvzGMLVfepUpHDBN9VW+Y5YGqoepGXnsFel7p1Hn3oO4QGIScPxD6HbOm4cSMowHDTe
l1tfQSPkFWQUP4Z9jpzUn5D3qjby4vs+qjIn8Takl9hG5eDtKeaThLMbzOyrLycegf+c4n1NG6QH
pgBmI8LAOQ4EVS0TPHpitnPa0uZyQcabW7fuot8ZEVgk9xEx6SZZz+GpQLE4p2JzwR+XcJTln6tf
8QXBznQgz1ZE046jEHPZd6C+zjE4LkjUxBojGubBUahHBsc3QYjw8+kEj1swUx40P8lYPXhxZ1Bh
4Zxi3TDas+yMeOYy+LOPG0mJQ9c6HZ2jdLZZeY/o7ACV5i91DbrtWxC/8CQFgwXFiFtggoaT1DTk
BvPB+g7weRxBHwbdesOb2WSATbWU9tenQaDQaQbQu9KXG+quaJTB82DE7SzKaHrZ6jKI9U/eJzOc
cGWFjpDaMyNmNoiv0u3D2kXayHAwUFE/AzV83+qVhoE8QwRXP+bPvIRHCl/AhnTjiv3KJx2ckn/S
yXLdlSdb/+Rel/hxIO03SNjzMwPBmE6dvvaUABRIfuG1aMTDi9KO2XYm8gS/Y+FgzP5thyt4146k
4O9fRm3qhgp3Z5e0xCmVNWyXPfk/eO4UCPtL3XXw2G5QQ6L7UTYExFmivaBbNT7DGjyKJQ5v2gno
JuuTkrQiMNJI3LaIL+pbRuuupLu1JAJ2uSo0l9aTu+3JEpVA2DTXYIz5FjcCWG2VsZ/HJU1VNT5c
7Bd1PHqbLcNayzRey0b67yHVC5Y03ehPrZDOShGZLJowMjBmM52MPmlBEL/d4mxG7J4NIg9oXBQZ
hGTf5O3Wm8h4RaeLNY4rafDXz2kXF+9HTO3se0knsvdYCMKFo1rOEej9/qIo1NPj/lHctvJ1w+LW
uvn9TJwEHEJ5q9fHAGpc+MRZeMt1TavzpY0qozEXW3Ikh09yrHY04LNlxpiCjyBnx9cpE7Rv7JXn
MZQg6pS55cJsK/AWSqEqfx3BQliCrt6SjQySpeXhnYUtmgzB4LweRpoOiTm/d3orGeahRHKLnYol
obS2ztg96qedHMZuh2WgnK3mNmRgbAUctxnN+QWDpmHQazMsznHl5aHhZqQJiz4cvnqJ543+9TZP
wbUj3AdDVribWA/PkeEyqAqQcr0RewrzEF1qscWUC0eXVDS7b37MyrjaeencX9Lvilk8Toh+XHy3
hthIeN3kcTIlo4vRVytTIwW/5PnDk2J4/HB3Um5bp8S//0RA5F2Qcz+lyBOuNcP8qN7eeX0zdKQc
0hgakBfYKcGD7hsG9wShhAjDwYVz18HgWjsZyfgSrnJkEaq9ZKSWVjB/VLmL39ohf0liCYbA6AHi
doaHZfaK4fXjYwjXdEOlwKmwYFaYyZ6aYguq7HnlPW4+nQGXdsbZ/qQtMsK+YmX1SlXvtPjCpHAc
l92oNBkaiMrpM3rk2bwQmZOyODacJAPZ67ImGRMQBFaH4LXAWFcbK8HW8fAfu28/4jf0dH68UiK4
TpfSYR+ieJCtkyNhF9pRVmxDK/1E9ZTfhqjq0Og7tnJ7IJ8OlIjnXvDJMAW3Gc3CVanoLlWIV5m4
jeZLBURem1g4sD9ty/Hu3WnfKTIBJzZIon0+N1KM5DakAc4qRryoKopz6zo7W2LdcMDJttMaePec
UJQsfYJv3/4q4PduUpfUmkVYBZF6n4GXKW3FcKSPeyEFg6R+yXWENgCgig9mbMXq+mh+fVQtt0tN
dnnB4b05euG+yS9TarQ9kQFYjLGwEUdqtRC1dA+/Ws8BfqL7pPLM7RKk6pEe62zqTIe2t3rx/vZV
RQQrotaNjidhjknLMEvHxA8xHw/i3s+g+8bl1zZ3C2GtwXuzHMwmqm0EYDXmxVid9fNCJ3xpBYfw
t2BmNZPUIAe+mwYrXrlMq5MzhWlqmxaRa/f+fyVN+afAaDVbMdZHuIoHE1iPxZt5jnED0rjtX74r
ZevnSqysBSqF2Tha2QGWIZ47JRB1XTgiJCSiEB+oNp40p56Nbgf8qJQntFpV+BeicmPCSCC8CGtI
YSNMLeFqPue0OaFBFW+W8eqTVZtt3AxlMBLfkl2iSzKe6KI7RahrcCHKwCzWxaw0ugUtdKdgo9UW
5DzMN88kxjbhT1P31F25o+qdzYzk5OOGBegAmU9++f7VVqz3EslkBsuWD/wDjiwOnbkRcwLPZ+GC
4cx2wj87aW5SDwusCBYefWm3STbPa2Pr1oPj8OpzAEaTsUIq3KEH5CcBzS88qaCu5gzkVf6MhxwA
FxZ/WMVyExzlkZqPZFKqfw5vToPDpzVCHmF32mO31hsAPOqZ59ZjZVlRTMacQW3fa6l9FRaXZBbQ
EVlXbsJiP5CIdT91r8acERrLDRIgdeH+aQ/L/obbX+K7RpU/bcHocjZ6P1uoQeujTj4p2OeCOSzK
HsEeLJ77GUM2WNQJ7lqu+glT1CfzjD3PyabBgOlEc4tf7XaHzozwa6YXMUDeEZFznM2FDRxjLbAK
Uhc/wjyR3C2mIPmZ5xnZhfrjy6koUNEFi/TR7YT0ARmdF+148CUMSriF/yDhKzz5UfZWNq2OyVFc
fckw301nmMZnWlA/sOfNW8sC2OoBMrRVOW+JYCkrEOUa+kcp2tOrnVn2dLrklbiXpC/xIytUV8ZD
dY2ho8UCNCU4oFkcjceA1IId3xtHo4GYBaaTfA8Enspue0z87C51POLBbY8onq5pNc7N+1sCYxaE
3p/08TcgFljKxZj8GFpL3VqCQ0i09vQ8rfgAOB9HZmP2IX1K6anJEJJUbdzE2m8UDIbza+/zNFsL
DG9ZkaCiVqTo6Blju3PPUnDH0sYa9IDmngiwPV8ebKNydLQssfg0bhS3fKx2Ai5EL5+RfF1IGPG2
S1gIjPq9dNsBCNwRV/0apCsJqcHDWijKv/KiDmHdi2xniZ8RghmEigzohFWl9NyISKMAz1gyeZj4
osKjtOweTWgINRjbV/F4+gE/TNeFjIVAhCcz/qJfM6PrLRJtSuztTHn+z4S4rOTc9U3JR6+ZWMET
nVwZIA6dF+wQT74me478O8PUz9chSHfDDQQnz7IR6bVpm0QZ3oE06f1CO8p3jzL+2vk4AHsR5HKy
3f045ZgjTfYZiJh3D62OCwu7eXhW6q/cl+B1PFmXGQSpskFgyK9RBXY7HwaQS9nBFjIWp9snLWBL
wnU2Z6UH9ReCW6YOt/I1LUhSCNovOj71mSagoZ4rwsyuOoHQMxQouW9EKxvyzsL5uaWwGPbdMdbk
G+hp0B+uSK1pEzq9m4d9albfSdcE/1FuzkZQ1ZAr7zvPhXSfVcs+j0Yaps8fcbt4eGjA410QbxPe
sukz9f70VcD1CYGLVerANjiJootB0GEDybA/BLA7oHeKXqsFNXd/u5Sry0K3yKvhHeUzNozCNlHb
qC9wq/TeNvF/jONYkl5tESM9NaUAeP85g7GvWIfegGbXLJ11Hf45pk3LlFO7AdGDo1JxNqXGCO/f
+sD97YCUKx+0p73EQYqIlWEftaDFW3XvpalUClFYTwn786og8bnakfe3G3Qm48LWGjQWXrBbLFzw
4uc6Re6iH73CQpRTG67N/NeOTHvI2HaqQSN2gOaVDJijwtDI/9QChD/V7ZYIt2lRnpRo2akuMyyp
BVv/OETuBYm70fbOYqmp9mbisI6yj5AaWyHy2wpcql7aFCjZEflwoYmtEXkFgD9wVRf7bHHGFkUf
EOSgVP6v7wSCxs9+BImoY9+/gyMAOtBDxjSmzXo1zMmKTLczd16erlm0HE6a24RNQcTq6A66zS2+
Yliz4baVn1AVJudtpgIVR3xZhfa8Zgbnc9dNWoujk2vH4mi4sZIoVD8x06D3zmraqMp4YQidVTgI
OxUdenhnHCQBWCo3eWPQxyxTw3UDz2ZLKOcVexl7k5Dz3tjRKkdHIVbrZ3+tKSjGPxVpRvcEn47F
NmogGLkiZ2FDUlfcMO6BqNX3Vhw+X51g8cZ2GE59dGOzM2gsyIPRI+I3ZbL9aOl0v6qBWQxL/7/1
oEy4B47K2UoZKSMd/oAlK7B/rd10brMhfKgr+8zKUSQ71U/C211rMDSvLZui8cxyDyM6LCwzLrqh
it9WCLkXdlylk0hBacD5UrpVaIlD3/y2KWIsQxQoRAeTn35OQ+96hG21mytbaqzouqcFEqNeHWql
aAIyrHske6Bq18Fy4a54lGEtOOJSlSZYw6r3PZFCMm01xWFlM+Cpt+8dnmxLan8OSJl+KjT8gYI0
LpFmpLAYhPJN+E1W9fSe8p9iCNjrIuHHuaCDke5xlZxcXWhL9rBtxrnod+sTUbdxPfYOdZiWlTnF
FgYTtkG1hxzDKxoYcr5cwPXHCAlKRPYa98sm1/YwxEv2Vwnb8GUUd0FoMn6/xtZF836HjMhzSWf9
V+zCXH6MtKpjl6kAr7LCfnMSTCJWLI1wZTLle3ENpNYm+TI0Tz5Lw0mVIzsz8ciNH3JzqPYGmVaL
kxVvnfN/OsXAMxTmColjj2l30WHAxlWR/shoT4nKHeshQq3rwkYZJbVUPVkN8FHhRQ4GZVZvkTt1
VovdnOfmchA5Vns9Toc63EX1MxakhCTmJ3lkmX4/I0VBqdBxgUY46PYQurk0PmhLCZOq7lB/ThDd
lfA4nBDSWKFktVKM1Z6h4d2bzA7+HjdR0Q+M1zEB8NyhQfu65OTNpON3IAvGMuS7hMjJK8SyN2Qf
nvD/iLOfjPOZKKcugZYI7vxbYnm6/IJSkyWDbwglhyXsrGVgXaN7uFFR6AHrNcQ60HNX459K3Y61
JsI9v+XfFyU+M3UWdkRIAKNAStpGK57EnILRheceBDlb0ngOhvjvVzm0dx5Evw4t/jDpnug18rZA
+Sxbzmw2h5hYyGGmTTXC3NMW+WKt/WkzFzCUXePlEkgVojr39iS4uj0POccRfLgna3bswSocpRdt
JzxX3ViREtRljQhhLbYoicAnSVbTTvpDFJQ/QQ+N5a/kZruJL4Jv8VkLGLjib2UrSmezJ0kJe4tA
UGvVdubYDo2pYgVwe3cgSYWQAq0erdVIfquR6c57KR+ur0Dh3MRZ1dnly2Gtbz1/I/OGJaA5uRma
vgMRWFaV7/fOFS2Rd0KzE+4qaU2vT+fayADesYD49esdXqYZgm4KhigOGUBj4ha0RC7T7Qhn7k6i
TAN0Xo2Ae83DQ+OyjGJPHrPybMeGpQpVX+oa3/XxYRUGjjWNQQbND6q+6uPRODPWNTEFHGVQlxkF
Hg5LRZpa6BVX9vcyTetYzZtqrshEk2By2bgmzXmjBeXACLaVEf2NS7pylrtOdP6ZOGEB+cyf6xmK
2PA+/UM++pi8EtgcKKfT3uODx0jbsRkVnRPvHlk4rVeRNgbGqMNmppQ5B4KE5RzcdF6qvOlCHVSM
zWeznlVuKJGB5GeDydqrhlhuEIjcXZAX5q0njt5jQwmAPtBlJpo3SCvZElwk6wne5XIz9jwI7XXG
vJH7vXH7gYI5HPwXdzi44xh2/jWUeqfGdBCpRBr2he9oF99Z6zC6AS12Zw7/EAxaJmvySEa+J47E
9eAWmnGGLU4BZfOcBfL9PAeri/kqBigfWdTGs6ANZC8W77guRaTwGvtfbnpx14gkoz5ZbOT3XlZO
kPOj3vz3hkDG/KYHTmAhudi8I5ykOg1hSyjRAAPjRPbqtRNfTE2bVSdcQCRBps2kGlOCth8Sc2ox
11uSvqiytgZohu/IaZ0MLyk3tH4WdQwyMZ+9iSp0NQlUzxX6hcvOSETwTE0pBWuttsd0zwcQ7h4K
dOMY9hlgG1++vgIx+ZRfTkwx27QJuEbqEvd2sAI37JrD1zv7QlfBvVbe30Xf9cylAzbrveRu+nKV
hzmFYb6ShLuARfaO3GrEKQuPKrAGWhXJqqkhQwa/KNJPPeGYUYYDDSZWbYlumTKFoMi+ddxgMCgC
oV9gwbebwq6wQ3guQAeVawaZ5SaSxWVqiJF7LbpSx2NGPkIJO0AXO3AAP6+reY5qQlGD299RE/XA
l/XpwEQTGOGst9diR+F1dBKWgYlqGckWHx6fPfwXrKwrY9sKSdxxgLaBkZUSgu3qeNGbZuQ6JG0I
y86CsBn2m6nzDUXcZSaPCLX4LbMgIdsNwh+aaYRiWOuZWrkaUd8oxGlUThYF3zmMcc6RFKXM9EbO
uWdMFTf0mYWogGLp3/2HAlfiNi1QVM4420JQv9hi8AWXs2nRZQmXfNZSo8Bx5xOEf2gpycXODINy
9Ma+wOPUE/gwAD36HBWJ5FtfsU0ZuB2TSeNLwRN8Yigwk7ouKDDVfsg8g4jb5lIQqFMOX39815JN
dOgn/ztoQ+AZVYZ+I7xIA/RdbNbhTRAWvAn7DwaJvVyjt7ZGyL79PNE+KffrinzGtQjhfoAX7L6w
bruMXodY9pkedrthDwjnkAlvl3VWzsPlUEqElunYQp0d2IeK4XbdH0/WJRqc8MaPWm2B4bjrdHoA
4TsYSpXvOinyojF9AytfZNgGFm24Liot0KdRDhb0vifABLMgTA0mG3vFEktbX3dXp+U0xpzJLwQ0
hAFg+PpQ4cdUtINxbl0+4+Rb7SNfMxHJxOyl1g9HiKBf0Ed+YZdK1U+fhPxga2XCH+iEFc096JXY
5dKkwNDemjien18ZZUHH44hxNQ+ct+X8T5LP+FEqKc8kqaWrJzcMhtMJQq4v8nooxi2zXeusJ8Y/
ApbvXsv8iSx1h5DdP3lhso6nmetUxO/dH1CkeIG2IYB4Vu0EkOdBMhFM/GW+AIQ1n7vQYmT/+rvZ
eQsxA9hFZzrNzGo/ybauDN1meaBChut3QIrhQltaEAfqK22guAq1lPwpisc+S8G93MehKKWtkxdf
FvJKGe7pCz3qcVn9FRbkOx5UmIzMJI2cymVO0fkiemou2NGYFik/De+ah56r4BNY0Kuo4czfrXNX
Q4GakDbSPq6hQg66LW6eqHK+cY97PNE4OXtHZFwae+J6ASS5aXCCXKNcYZIiRKe9GqXKpsqDGmrw
EA0FhrpV45aW9dN6cmiKAZS7drE8e9mdezlXnxl/hE0KCgqRvFm0KbtYo/6tS6Oxau39gjIhVXJV
mbrFLKOq4SWFWeyd534+IbqSPgdoxytUiut9hywDVnKnhOicBMDdEztfNG/lv6S5FH/VLD5H36Ot
GHuQHG/XLbN37iPHYoxr3ug/xUn+vlnP7OoHDhIyulD0eTUBkkO7+hmHh/3mKexpxYYJ3G+9SyYu
zgBWkRXe+c/N8Dx6sCAxjwc2/NOrCHzPgnatIO3pdrEkKsQvHCYAGH5Ajyg3hWYHNCko7Fh9N0Xq
bDf7IcywyvuBjmVysCwtQsJsWrITXPdtIjO6aFoHbxFwLxpbR5RF65zpcWF7WBpWY3Mje5iEW6jz
bEwtkAzl4gxHS8VT6KcMCpVhXGQk3orsIaSClLyOzLYvgjD7PRF0+q923WI6pwyT+x5XxnDhvsmT
HBXpwLnKdcQMCPaMymEPZxk70UOIJG0c3P05dBnKaWVsJVm5o2vw+KtKGcvsUF9oCnyaKpebiNCb
Z+iaiZeZZrOWV5vAC5rKwFr/k2bBaooWmUPYv9BMzKuSdElHVv4/fUc5ZmP3QEVeGgGdq5wxPG+Z
rCO3xzOnSM8thSbfAhcMgz+8HJSY/YF8tp0idgFrZu5OlYBiytQZECG6pKWkunhtWFBcO+W8rSkA
U8AAkAAz0eBWT4o2j/8dq/NniRhPlSuUtBlDbtxaMdnHFEc3IOQlxqqrDTaxb2P5arMA9TSQtofo
JZX7aDkTEC1sE4r0JL8SShjxaJmheOYvBPwIX0sDGhPuuFdh5O530pALORR/Plr6oG564Vj/PBz3
4FN15OOYCkr4KwDVqmT+Tqqn0W1wYD4hzz1HWUs2Q0qH9L/+oEUlgX3ojtkzoYCO97ZIdoZEZtNo
SkvMIR6eQ3sIPC+FW91SvEzX2gx8/ap5IsZSuFLPkxdGN4DSckSpJUPddN8g5lmhD/+UpbPRd2nI
b23H119DY+7ta7soOHx21PeaTRQ6fkLITy6JdjrmvYkfCMVMJqW6Gj2ZcgGNvh8kyyaM+ooRMQlO
VgVHK7+qfAaibVTjU6GGH5VJVpaeKzaOeCNM7Pf4r8jVWZrLjGsb/WceyTZ2xHFwBJD5aVM4kuZq
c06Q9RU5nF15Mn2stqL61tBLpuqSqpSbIAsKF5XhzjraPKcFxVVGcNULbxl8Kj0MmfmmX8fZEnvN
hSQwXe9zNIfzcn/csWIP27wpcriqm24/pExnAsYGe1Lfvhe6QhiqXNwywiqkPO937xXMOH/A8fJq
7pRpKAsxfpA0jCf22ZAAKAZEjKetFjeJbbyIsBsMMkPi8cgg9csx5NpXVY4/SJh2YnwL0qFoio1f
zuvcsaw2SAseMR5nfDIz0vz0GqwITeYfjpR4BRR0f29HuF1obJ4ay3WZfbKoax/jtZE6k/vFDLWG
XnScDkKGgFSF6JTDSV1JeMAanJMyp5FfIJcflV4by7Ri4dhbV3vJOtu1ieqkZAm+cmn6j39KCrIA
Z9woC0T05vnnURA+485g/CUb2IDQaBneD1jbwuRlJyGZEh4ocJhMviAHyGwyi1YxEYreTdedXxgb
9FqiTRZ5O+JBr+GXBdBrjU3RsvxMi9pCx8vw7hyal1j96iNWgDFr9qZWV2b9oTsPMAFOWAjicf4R
hxtLl1XvVgUtqLfaEt7ycseEpbP0Z8ydcTiH4yy7IfiTv52JcSUIPqHox1wH7X52wRL+Kw0CShem
1AVo5pER2s3twQMBb45a1+vVkBcv4MJG7YwPP0taxGVva7ycBocMvini0WB6DdX74MRPVpsOoAOj
k0fdFbQfKU8spJzD0DEIkHfJB3zHRVtrLdVykBG4h4yGI/v2ZiA0pL1YWDv6VztY7O8oYWptAz8u
yQH1+7tSsLl2540lLSdkbdWt4qqlwYmJBRiUNH02ulgVGEFMzhItTzaNFGjej3jfn4HEb3D6H4Za
JWzt6qfp6FnSj1AFL5zUSyKaN7xkgHBZW6hmNA+2E35luaW3vEEuib431+u+gZ7dUbZ4QStPvZDl
8K3a9QqSCz9mMzWxb0/k1P2pkNru3i+B9kkLekoANoBPFmjQtx1i9WmxtbuaEGPNtFqBeDz8SziD
up9ouSJc6Pseb1nd1lCpHSzMDNy2/CPJQOYWVUs2PldWH+THx1tqN8zJnutUmEQrzX4+sbM4DoI+
/XrtkHFWawK97LBx/tvtJpsoGTHyHIuAeyzV3TbYHkdToorITCB5FeH6bAVuVx4lSrvfgXxXNMsN
g/AGN9IsMzaCne9Na5MduyOX2xIh5b1fCGaGx1XerLfHDiKecY/Iv0YtVka6sKi3/9x/+o/11ZPf
uAkBk7n5qEUbtlNYAt9f0pPrhSreoYjKSizOiy1yyPPtGnukRZN1AMzE9fctIxpr50+O+5XGm2o8
VlYDsM5dJmpCT88aOdnu3C2CMWCyLxkxqTIyWVJUownmkyPvCM0itluxSx/QbMpn6auJGKqlXxAv
X8Wi3mWTiDVDY38vhZjQDj+DYyOtlsq3qDYT+EJzjA7fyNktTezHICif7zxhhD/TJS+/1OI06GQ7
eyt+LvuzTamHbTwUmYr9uPpVTEocbaItOWS+4PjGPv0dEK91623IDgNgnfErFTpB6lFFmsxnbTvJ
97T6UG0lNFc1T7TPTC5/hLCT5h4SvZNfxIsc/BuIvQEOXekYT2gbavjiEQNtxIzkgzYn7bej836G
dwVA4qgKb6x5j1ieOFwEMHTOEAKIVmJJ58KeVPsT3t+Pk7mst/t49OnzzA6kX87gKYYsfkHNK5AG
ZcJRhMpXQ+3v7G9uAZ3Cgq5VJSb+ooo1pHWAZZ+Icr80K9ZEGtD4dBikNVSkmzArkeXHplqxa4Ev
rTqkXeTELbxEIy9lqPIl57sATfSVXZKfpfqiqH9xRd/WFdcExZ9fTAUBMclS77Hbc39CJQf1GAey
vDk4SdI5koMLQU6YVxuMpUZhCnSVFLu1GLHimGinhOL6JS3fyIwMtSO+s/ojoiMsrwqv8acoFzl6
x+ATf8q2AWT7jB4VCLD3ILeVsn0c2G2I+MDBKtBxL04bA+HrDzJ9iz1MyiMTTM8wjIcT4NIU1pnK
xfkRny43ejFsSyr3TCGfvG1tEvHcM8fMiCiZTZT1HYPjDkZTlW/Xpusdop/Pcb2dgW2HBAx2Vy3F
pDYF6sGEqwVDpvZen1RuaQJuEcTIjDsO1artG7RCmFXQYgheNTqi9GvPO1EgJOSTDe9lyI4ASPpo
R53LPm6BQQ6wJVwAedT5ciwRd6+Esg4Ucs3c0bTeADfCVk6VtgAJj7wEzCt/mOfaTME8IzzLw2vT
5aWnGLKqOLHD7kasSFlq2HFJsXXxGa37iP2Ls7+tV3idpAC9LEQYvKijh3BvOAOWQgjRbu731I8P
GslREIpnZ1/LJ2Pg5QzAny3cWkHjesjZ1sVNOKnYcIFcIc3NlSgoBsm4Vt65Q0xWxiw+nqStHUcq
6S8zYAdlaGVKzvEOWg7ddVcyLtQHWwwvrmxt18gBe+EnwWvUk9TPdBmuCOrTbIsKAlkKqaxJXpKm
pzP7WKBgPKw51iSmKD+/hR3Cp50a14JUI52oLs51GILeAqAaojSAtoU1l1OhODG5XD5r+U88XfFe
5kR1yakwnVlpENhDvOHqCuDH2G1xf9lD8lmkkl9mwPOaNgoSWkMb/fGgeFuxx+HsO+va8ZPiTpAj
0Da2RongdyHFzQb5+8afQsh+bpsT4Nj5TDInPBENWGmGaLBaDiwH+lncTxB85vfCjek88CUS+hV2
q4rrkW8xeVM7D9wtQ+xDR6VzoWVS9V4WVIgHjqmVkvW740nXAP3VVwbyPZw1X3xZji0CD7sa0/zZ
NphJJlBWxUZ7utLBowdOLo7TxC0J+lWdv7xZDoNThBnqfdzxNmwHq46uPfpGgRE6ouKUgTOmZAFh
g/3j+WxrcyoUqwcW1OgduC4LUH41s6VjmCGMtxwHNliRC4e7Wy7D7iBC8AinhXDwjdCJ5CVmcIYS
7lWq77XhT7MNX/oUVR2JZdaSBnsm3GAuPsoE9H7F0CrWVynDbilzJd7KV2t7NoMJO/+ENMl7yuNV
o9kk9pUSXqgUv2+Q8QRmoXrdfRsgE7WIFfMsB1pJ/K/ePdKkPHPQGQ17eDEOVITDDl+ySocCObw0
+38u391zeww++29f6LJQ2Ex0F8oaeEPm0VbS4aBKt7EvGohI8+gg1Sbnua4QO9is/18lANpgmZHm
gpo2oUBoERkc1YYjWMvpN5zBuGkI5zL17JlelrxKWR+97KwY2F7yCtlzGMDIhHiTpt+qUnLIqOgS
Yse8YADwXZEXkNbrTgF0ZlpmM+IC+mo4O4t0Fea4jVqUflKja+JuZuFBEVdxh7lawWc1bJefT+Z5
IVDkmgycOpMswbIfqy3IdZd2kbr11CXGMkQhAtf2n1DWH5AWE+Y2AnZNL1El/MqwLc53rCcKrbJv
R+nyx936I+VmQChElpCKXzJMNKrmEtTJ+VDPe8L0E9g7D6j40ePUa5NVk6vlapS2cyWKJ6QDTE7D
zXQWyyHy5kYWYwQR2CxlHZHO4TUDda41bBG3T9i12dTp1HOhJouHhQvBAGpE+6h+v7QEkcnnbUVi
Df0BLclAeHh5QERmzt2JRZOef+pMmPaxs6InNP+RR3e+ssJzVY1CGUtuqY53qVazaZ1eQcnJiAiZ
FL+g8yxUziPlOstcsPs4mvDHtSN6623fHhpg+P5OWIEagTyyCXCu+NXDdjY9idymAy1lK0+M2isO
oMPmX7ZMVUhSn5HapxagnScJXSsuC6u3DOyZRUYQqJ7d/V5N3Bu2Wl+PMfjvgCyaiOifxFj8v6VJ
4RZelsudnis2QVl2wXRqFJGCc0fEA2mMQrpVHf7KFPvlMN/cRDJGewsn31SZhcqTRmOWnDW8qU0J
NqMUtO20vBsz9oV4FKHE5RVv/1YeQIniQOarKslxEd0qENWV1nWHY1LjktyYJxmT00L/uRL/nEdH
Kq+dkTSjmMk6q1TNq4NygnWdB6kghvYBh34iID8tLKXK4/4T0UZfHMcFppSk3I8E1hloHSC58lA0
PgzjGu5EimJtZQMUb25d07MPp1plu9aTViaphJVTMrg7BjOp0YmlHBB/VXr6usDOwGjA41K3pT6P
rzADFsom59PgN8S+u0HYlGYHLH8OjhJ94H8UssfJTQSaFb73/NdHm/Y8d5VAgmgQk7bWMdDoowDG
WOmrhCUfDq885wZiCuQ6Yn/698Vxp8wcd4+AdzG+Klpd5LLSP9HMb029sU60TbC4CY9b0JqoCP9P
oSz393p0TMTtbmiTZ6+MMk9nYJES+hHTgZpJkwVAEFB5Cl10aXGH8J66W+dtHa+Naag3pVfLaVxD
b62hiu3HQI+1TwEZQHKEhb10MvCSjoqhxH/DehA+906DzWATYmOYaIDLYkC+JLilUilcXxDiatEo
5wxLLBHLSnV/66mE2WKynF2jKxpQBFvHjip0xGn5Fa4V2n1s4c0Mjt82WAnnEgOucRibpNYeC+Uk
y0Qi7y1xY2/BfAjr3s7zjng5TC392oQvK67PKePIhaXi1wItp1pv6IKKG9YhBepvXCf84+7hsYC2
AvrRCj+/ueMmIHTIjdIrwk3nGkJanYUQVidT+OTqnE4mKlAYHAoujED7bpawontsCkl2bpUxrb0s
e2tK9HE/VOSY74j2CaNJtEIQzRRnhhDhiSmdxmsNliEBMp9CP8upfgP932JGXHkw6so6paPGVvLM
GblwnNQe1jD4zXW56kJyerNpuLhb9KgcvHUsTxljMFsC4PYC8h06xz9W8p0sAbAXS6D9uMA3jdEE
N4bbeARygliGl0HnZqjPDcFHx3jpqPSKSpQG2+i5Ec/ld90Cs3u3rp0/GdroMrtqR1bPOCO/BYBH
rb6t6b+6T2KfWlv4/RP0mF3b2bfyJW8TMvwvVyAsDe9yygH9U0evSd1Uc1MdUXG+gsPI2EzLCEHm
YTKh2XJ8Ge6T5n/WjiiVXUdxFvqaaBmI5VbPmMmp4FCrNhz66WJT7SAjSXACJmSk6tOs7E0v+D6Q
+Bp+uaFc5e0Yrwk6HjhB8G+ZPE2NPFq9bOYF3dHs7lPo4IM4naRbwb+VEQJstKkl/lOhzoaL95af
bNMh07rQrVxO/2yQyMmbkq9KzTuGLq5CrvOuo/U+O0j9i4Hdw7mOGLzBj2kq7CCdxmG0PBsZhxQf
Ni62VKqxk+/bVKTFG6krX5L+pzy6yaWxkZlQI+pYLmQIvwIFjxn4gtOUL45mA8mNb+w+XiengQFx
zUeFzqgWYEnx3RkeEruOgiyxxKAfuDGycEiyD9vxxE+/sMILNkznNWQo3sMgHyhlTfiDsDAn8i8U
m31upJ6P9rFL+xLoaU0xo0E9AtH1OQrMq92PYm5f2V9By9GOrgfFumpDF3UDHKi5jTv46vAbPXcU
qi28r/KhGRq0+PRgypbEbPwLJ1OKCZdIFmZKXgFG7Jw3wKpvBfmkMomUDC1btWkDevrdPFbF96Gt
WgH0FHdpsYgbrAMe10hHRyTYLDPKqa3HEdlin+Jixg+junMK+TY0AZzQW7e5JhwiL685GtmWA53Y
m7GJBRbAkHgyNU+nimS6yhzZOS7RK186GeyRhYKuprVow8D+4nhH8D3LXpqmd/z/xzP4aw+EaDK1
WpNF4ezDKMS8VSnisT2orX9lLne2WLllHTe+cqYZzAKoyN0trBqnQAA0ikSBw7+xANoPiZxJwpLk
LBYeCyd1bXqfl3VGKcurjFAtVNSyywLS9OtCbj9js69TIIHy75Xgzwwcgmg4x4CPdaSiYeqzBUX5
h9cVNstOC10XSt1UE9T+nUFHLbu9LQy9d1dNOhwpDN+WkvupNxw/cq64dhgrXfo2HT197z/3hnV+
dJUOUXMVwCUUEBxDtzQcdmOEktleym8gWVo6sXPa8a+5s9epWFcWHsapR6ohJ+AY0mdjgMW9KDP8
97mZhcO8VQbwAizmFklRoHL3Wgc90ZB2tELq7q5Y0LD9KI5TgMLj2z/IgX4PgfR+OjRIxK8b72+j
6iqYIpxRJvJpJmlp2GgZpy78U+JHk7RlnA16d+j8Ycnssts2FcB1/xN+Gbr1v6H+7nUpPHAZInS+
9rCrrZoca63lEQI5FiPA37RrPxTNyNG6bRrWDEdI6Hrc/b0cppB8sl/34scSzr/+HB5B6YUwq4sR
Gok8xslt4ZKa1uuEtzXZuW+lNk2ffIfHoFDv2cxR+rQaAuMgOZcV7kBaGzn0LX3Si9QWwGK9S09r
h7k56bmSqr+qCaJPhJ1BCxMVXu1dEhwkkIgWEdeBGDb3a1onmGozWc1KdqGBcMKjoV0ZG2DXqFhB
6poHyTTiGp6Q5HlElMo38aYsjRWQXKZOzDcruQTPrrsZpMKEtEORCrPeZJkFj8bs2awcbOMlbsCO
O3UUOk4xejEz4aI7J60+IEAtUm3lM07q5TFsQiBKhccR5h8CWqvkF8kFHGgPb18dPg6NmfbUFnnM
MCPeGke346iKYQ0p80vNwTwnfT72Xq7ZVhLfG9DsM78BOIZEYElEyUQwboUe8bwRAZSiMc72BlKl
Uqa7tWG2cnbllBkMTYXK5jRHiYibmT1XFXPre0gG3mjA94fjMoLEIGmPGzoB05TEPMcQ4E235Ndg
e71YAkRusbMnqBCoyiqnppfNSK/fQval96ManfwBYlw0eAqk99O35A7tuuROcjFS3ZsfdUVnCnmt
57yNT2rFesbiPGruoBO0Ibi06HNqK6lNw1cRxU4By81Zmn6wiClTsodxwGX0JxhtXsJh+iRSLXS2
dMDd3rOnb0jB1eewLzFwSyZEO9zuE6C2gU3i0PmOXwb0aSxtvMOpuKcpeEMVcGsDLlrEEffbjNoP
jUVnBUpXXTGxao4YQPIPWoXA59wyZ6A5LzAPu/bR/v7CHofnXjlY1pUVoDJfcRQ2R8nxQu6EMIB2
o0STDfXpeAqapzSy+bCCgpjh1qXpzBnwvR45qNiCbybOzeqjWbKtIKEPzZMNTck27M27lM6ojC78
x+avcP6UYI7ZNI40DkAgg/WFptWrX6zoXZ383eTwtF8BDiERBzn9ws+gEV+kPSU4mt7JYYoVtBcJ
HOk55/v1rbjQNZZcgsoNWR/DAGEQDMiyQSYmrwgdpYFw05Hgo8eL5thg8UqcYnEqpiHkEVHPWpQI
lvTas7sZ2tFNlo7QVjQdSESS1bSAmNLL0OqmhaNhh7YmlmoqP+RKJnoQWUB+LhOUNRFrf8a9DwWP
odLw1MMyDeVX7ulByOus3hs/wk9EJwwOP1SY+u3wxnqcdDlu3uKGo61OLndph3v5Qi7Dhlpag4At
bLHatYvsu7sKKlYb2t11jb3M8oGRGgazi/qMCOibLfocovFXcBX9q+/dzyNoFHLlI64JCNoKsAC+
ewdJf4A2nTOwPy+7kCbgyTFAVEg/rePNhi+9MnzYDtVu2T2z7YkBs+nJaaMo2ku+oc7OEX1P51es
0T7/nXB/crXgKWJYgxSSL5A0JTrjTqHIDRc9/P07CEKha27c75KB7s4IOIgrNClSzIAOha6Yes1g
Wi6IzIsZD72Zj0RafTNEs2dApDBmT924sQylBrgLhbTG+lfwRewDoozE+FexzhIqZFZjZy7deRtd
HulWMJN6lTVYdrZVilBF8By/IjgDCbJcXwVEQiWZk6pXOWYsrbVCAe2dm7+0orE1DgdroBOYXMjx
ZnwZgsBWdexfnOXhjcjRfKe0Kf8unHgAd/3iOpwC6VkR8gCYbcOBfPV6eBrEsJftaa8VhUFe8oWI
hQ4Yt+JR57HXm+a6eRQaJqqzdqc5OanbCiKyTe/UTEHJyjN8shoqfkTH6Y40jxHWnucF1NgJ6C3C
0nH+dgC+0FmdTZL79+67lPRy/eVCMGn7b7JsLdsPC0RRxrwWYe2nryqIDA0JAVNj00h9RKzeiDPz
atfpZDSXxDcQI8jc4AgCl7l1fg0Zgc9PQ82veEV936MnreWEmXKCo8Pn/R42lcGjjCSW607NS535
WHO1J+j16deHzN+hRAUXM0cp0EaLOTnKh9kURvUOvmQ8nPcN0++AQOGINepm8Zk0V/bGtEqNE0Nt
mISVOKxesxt1yqywokiy8zVRKiFDGqYWxkaKdtZmUdNxMKJKcEZFwTaE24VK0qQAgo5mYBzhC6Kh
Ry/0voV2KfXXcWIzp5VsnsMs5QBdaBTb8VFWM1YRtnp7ajQrHiwNjFAJe3h7lwbhHECcgSIt3geD
paGuxpUZYuNYFtAiVJVMvEdXYv4YYnW644yd1625V/hU/iel0MIia211SMRYILSVsfZdP+8c2EjO
u3/9dO3VEf65t6WJbIvB4U6+NHShplGfYLAmHEKFTZP4xqPCh4kOu8bEn3VRs8kfK/6U4iZSquky
GxO/aWnwmtJtA9zrlDguuqF1+52By36eYQo7PR2CDvtTIDMgzRCLNEHg3cl4o8E+cdmVz5UvgWmi
2LTtWAyviQftOj4UtTeY8s5NB8H2/k8U4F+mWtz0GU3Z+viTkXfjcPFo3pXotwPXW1V/vNcPQLbq
xtSmoyEzxy54nmkJVnBjnWVX7AYe7kJ1z5e8Wh8lDIpBmGCfzOCFAMbmbNp1AXTmRXKB4au0fbwP
teJns7b04kIb3VYGhy960KNJNpQ7s5CAgVazUGSxGc5JwclPEFFM2sZhtTyAlPmgUrfxTiTSbsip
A39XELQkZ+QVrEDokqMOXA3cYspQFsYYktsWB9x8cCYGjlc01rqbgR/Zz63oAFg+kfhuN8xVcr7c
TN1JdpiJtsCoRNGtccVJmY9E7WWQ9Qv1AyFz0lSp4M4cPB9LTt1sMxGhfe/ceYVBgzoqlVKUsRNu
OGLyd2/TJp9iX9KzLT0qllXzcixejqadVqNpsruuT9nie9kraGimFJ8Y1zA90xnd4z5OTKMhx/io
Sfc8/Hpp87mDZ0z0cY92kEcAiv9biQ7B47iV8gkN3p41+bGjAe4rEmqvTPHG/WYiglXkojZNHEjb
NjC54sfVLfagLC37TGC7FZAW2r5TPAoJGsAL1g/AUELuegLe1Mz+7+sP1h35S+PB2CcwFp9ddR4D
/XOCnb23fORnW42s1Np+eQRN0TEjMKTL5yaYCsS2I5KJCgDWxAQinStxgelZ5M+Tw+IFvsNw9awu
PbCAVqEmZ/HcAwkHN6zEFpVf856HTOMX1+h0fZmvxI6e/QH4lw4K7fYBFndHw4oCcCnlMC/NTTNs
46d8TargkUecTGgv5KT0hsKivgx38rbu6Y09ZlbFdnHFXUxa7vPVsrICWD8vI6QtHTYOxPRgLW5J
WbB/gS9eQIWdbH818rMp+DW3dxU8LBGyrYNMFM7cjYmVlstgR0nBOOdNJCEfZhuelW/XT8EVnCs6
xBC5wegL9EEnC9sCiKtcI4tBeqnrNQHgbFUEL/6eKpmDKvLoHsynK1y3IzLWutsPS+CYLwRsdl7M
7CiIPFrqmeviAKNSXW1IopC9HAziURFj4f2iJvaquNE5/SSdDq/YflWQoh4NYdWfhUP9lCoImEd3
RrMLjINXgELOQ5rnnUTFgsrUkwBDGvcmvAQgLLxSeo6h9ZMPemsMCEPC3haqywxPPbed5JK5IAOk
NAIo9zrE3voDaMHOrs3p1nFUgEDniPRbuDQbio6Hn1aKsc9+oAHlt1XAdfIMbPIJ6hc3qKM9TORC
WxnexIk5xwYyy7JanExDemVXOPwpajE0PQdN63/pxvLomBhm1gWXlhUT/Jt9hcxxQJSUoGwkxSOz
E8+y0x7x86/53LRend11Jk4Nwn61v+2pJlBTWDlqTFjyGf10eJ42PtF7dbNOlds/Mem9KvdJV2AE
EwFtz2DlSdLJVUty50ATdYc7JCluVPiB8DKqkKRt6zywhm4vts1n18v6ALBSBiOz2sMzA9wrN9eU
JNu6u/Q1OAfp4cNALXt0dqZmigq8p4MN0fCjMWGMduc1YGUHhdOWVK/g3IogkzT/zlyZthCtg7vI
lZpnQnAET1THFeuRBlrVCtg7gSq8sYdioTm7CjwTXGODTnC0PX+uCUQG2bCyKpfW0QIulnYxmGw6
ZEl8EIeuh1891WJ1qRIP5sQT9qddrx2DT4MWBX76F6p21sW8iIFAP6fIlw5E0WygRQiPMQRAr9dF
uaVHrz/injnUnpX2jWq8k/K5LhzW4p1MLcGEVdNijXLzpT3bKGQVowTosbjBgWmtkRuT1WFoDHrc
wg7d/xIrTjbFyW/KF33VoZQSXvfoXaKbgKjYsXHjp5s8LYHwZcjPcqDhvV+KRNzGHWIFBxQbnZdF
haoL/yWhVyffmX6BT7j4+n2SlhGnOaP6iOyrVGcsUHPvyFB1Csobsxt3uKkwRY3pRCNYenvJA0n4
KuGz8c1qMUNxigkkwsV1gWzNEbRHkxf2kI7kbcT70D/flAeuiXURMtK+OFCMSqxJgmKXmqv8yuLQ
d6d6GFbS6EYkLcf+zFBC6iUkuhWLCgkcaCBOsuEUUM76Q6brRJZsnG4L7mUHoNh727dxbtsrSmUU
78OrwhDHU4mKHPRBWIxfi4q2MbdRDFq/BcLYMw9zcIpH10XZz6+EIPz5bGb4gEgvWVZvJPi0PMd/
qmMPWg1T6Kma9prwD6GLPNHy/F4TpNfeU0q8jCPGgKjS8+0abz/z2xP1aeBoOlvUDwq2VmABzcsk
QjGE8O5mUGgbUPinsL446gME5UncVb26NVnyU7AfJkm/MNC9yQLsNVlLxTkQ1PbPvjjgOsqLmvoB
teW+0WlG8Vx4m+u7ufhbFIK6U1k0GmQ3IQDj4xZHQlnbSPFXaNv9Zr0fsOR0fGgzmyUc2zK9p+1e
Y9/sigJAe27GP7LIp9AeVbE8gBwtiQQFbQftyEvTS4d8PPNkZVCbWykfiXJwhM4VXT2Mi6fo5mGy
iCMg9k75bWeVHS308Oya9nyPo2VmBBx05VRgZS7w7zBOHdJlatP/AAqqBFYunV3GD2K47JVSn0Mv
h2I/yEsi6nPiQBfbWuaHaP1ep1rXb8T5rv1XiVQ+gumBj1MEIWo23YoiMyxDB1mxwMGwOG35XSLI
uBw8oi+gyNUrqgwD+ViIhPRUTXy//J5tUBDo5HFveNbfPq2M2X5pLltzEvJncZknYtA4looGYdpl
hgLVkWf8ksmOjCN/Yn1BgM34C+GwVqjkLcvkGKxX/D9PP9W2+hMTIUP/7HeADs+qJHx0F6gc9BSi
N7SDMY8RGwba/5FoLmVUF1tdEb9jK2OwQyo4vMGh6WUSQLUF73WEjjzI6MUWFERWIiWTFsfGiR+Y
awoyykvWewBQnNe3pGHIxOxpt2rMC9pCAKFlAIlNNq/bhowLD/p0VyRUj76VNxIrRs0Xj/FwU/S7
SyF3CgNcEM8LZVOtOEezy9FgDWwXq2oSfvT4jZNrf9Ri1+Jp8ByIa+DhI3xkMXo1VKyw+y/g782L
VPIO8yLoKu3mlt8TWOtwxugR5gfXWJrIxWRsJYG6ioKIl6SzQuLD94zx8FWz4Ed2P0uNk2ZUDfMB
SPEgJ37YxUwCdeQFoo0btzCyhwNHpYvSYCP9cs13cnveZWQLx6cAwK1aDK5ptO0/zVMO+vWbNw+q
rxYbOZgC/QWG6B1cxPA74euNJqZZK6gIcbDbZgDZTsnZMsf5hQmc+MKf3LC0zSbzDvje6BM8FWar
NtNtCJnUJVfx4SWfTebMFR5c/8m1FN66J8XR8rt5+UrI1c6B7a/495Z4rU409G+BYXt72Be3J9KN
veBn0c1YelCa7EMI/I4ZnhBmcipd3LrozNpWg1CH8bBbfQqSJyxJ10zUQyEB/5oNTLvD/BxscQWc
DjLgwd1JwT3gS00WsfkfJXkmWRBU0HDZgYoGRltV0984rxXRFMayf65VgPi/0f0YQe4Wy3kqf/7n
tMf7yXt4/MogmaLUQuFgBccbKHVb2hZdIKFoMmagIl3GQUEzGIwKlAuPr6FvAB/fMDTkFqrV5cZE
kgGYA8rAJQjssrIHTexBTwmqR0hNSL5UFU1rxmXW5LVMdTif7K+m+u6R3+TfyAcc1QWHgdOvBm+w
EO9uOES5skH4BQr3Su/AplJ/9NpCziumqckrzB48PmksWBM9dietB2PZM/G3jwIEI2yj/b476l5S
UzC2hd48JIkMwoAuA6DWEOkyNYOBOj1h71luHIUvnPU19hZ14fxQDj5FoqSBa+Ns0/vNNAjQSRVm
PTtMYNQwLgfJdY7mJ/yFD28jNAPP+CKNLVM5ehUP5Lsm+Ty2Sqp5zj2Zah0M0S9+Ay8+DsLDM1u8
njkfKWVWpkKeyLRmDsJ+wzlOuIdn8UlBFlfvBSjGBAzu9ipN3WvN40ntyjQpoATyeVUREflspxz4
0zwg94fpC6A1UavD78LlkJ31F6PdigOFO9AiggoNo7zoYfziTkzN7YANZ+Am+xy58YDo/PbJACzr
JCzLF0/vwuFf9dD35vsDjfbll3YeeyzfETY1ADqKM7kILmfzkMp/e1OmuUXFvP3EDXxDLY5zTeFi
MD7mLAh/rsyeWT5cKleIo+rAqaaoL5E0jwMfrcmXiecF9l286Gy7mGHK+RzNRiu8P1NgJS6j8snN
M7/N++w6aa3k7gwGC3/9eeUuoxFhUiVACVRNNh48I8M42HajBaqiCAce6bv9GxMeF20Lsw0iBeQ+
nF605NWP1nn9Tte53gjtqiiWbrxBGjC63zOWjuZf89QfwsMhgemhMFTFIj/2F2dqgk7UxBFNCOr8
PaV+UKI+UmhZQRfRO/vMmM/oIu8hGVlRpZM7IJm8iJ+Drere3v2tbIDGEgMWuYM/7qgcXVfSBg78
SnNjBnpVwKcOLWy1pYfIfVw3s+bi9oEB2btKMCu/c455pzUI28B3o0L+338Eb2w4W79awrS6gpYv
MpxgksV7x/VX+s5uz+15tL819kCqT2SaZqusboDSjNgJwD1LQDHZuekS+7XDuPZw0y+b8KFRT2eI
J76D+SgBNXaGmouNOIKpZtnV4LUfD3W1M6o/UYRPT1S/cWM9yYjZkzRB0rsOdgJolyzeY1lu6/K7
+7NVJbdJgw4ViVn7d7CemsmHuI+POGwTNa1/EcwXbjd3iIfm6gDHOrjcxBucuumt7l7rt6KgVVJe
JybhZaVRVIyyDZIuBva7JgLujE0+FkZYJbAgGUsrvrEILBPLKTeU1GdgiuC1UwETwWd11dgod9ff
SjknhC1ejFmlIwkQcVTTJqyM4aJTrKZUSDaLeK6sqMF6uV4VrSdXxztwlTH793ivQ5M5Y8zGaxs+
G/ZURGdswXLHbdIwatoVBxFSozG9d6Z5Z9aJeHFqrOofsQxTRW6CLtIJlgjlufiUmeKzBoDi4Mk4
Yy5KIJgr9CxY8EFalNDjhGM5C7MjRBs254csVP8+xH7Dnlgf9Y+ixUlo/p39qURXrNrYb263Jc49
XtnzXvGhX5Oow8C+C5iJu17tyy5YB4dplFT0VyxWHaTb6ASNDR9AlYM5nH6fGwy288YbzYEia9AC
6p0wAxlLqMLLa0LEPseY4D9/rbTg6/1sTGVoKmY/OG6a+MwkYgBhTR3LKR4BOjaterPFF/L1YOZs
UvXFzqozl2MylzCgd1vxiuUh3sLZfb3zIQ8v3Rq4rzTmNnOQ9UNo2LWH1ai7OyZNYbDa6Lf/ENon
QC0OVuTZPfxSre/syGS9yxjCxXNAZKPR7xEUyI5Eu1pNtZMnqEQFCKmgoP+4GQOKJOlN8t/0o6CP
wzpjaS/ZcQHPpV42cCm2z9MliQPfExRQz1lNGQ8TdyX4TQqGofi7xkQC3ahNiuWF8cU8a2G8+oaZ
/QIeCHb76eswMuucIZAQvl1cWF+Hq+2HDP5frEK8CVD2GBJlmLX3BKu6nNF0Mr+8qCV/cQJi2ElZ
RVjVUL5UUJ1LzVgAEE6DV0oK6406V5dUEomqnZV3DroUnwdGN5JiNZUEkHBo6xpJcHY8ebaqxqdT
1BAolwBaDz3pliaLxjrhn8623d3mywANbg1xwZ2cGKC9MQDkrUFbafa0EEPUglS5FgfCE/D5SX/v
mBUjA2J3E76uvPWVj4boBB33ryDqIUeXp+IzZwxRQLRQZoMjfZlj4gR3Y6QuocFcAN3buDo39spd
YnTzRs/SwDy0wyOvQxHGOW4KEWxWXUhgoTWMBSzucwyu1YngZqwio/tvIMChbCZgaeX6p9jwo/b5
zYmm1lxIx/ln+cvDASftr0ksEdVzR7aN0F8fLHqVHeCA9c1DlonApTIvTnaWlIdbwvE4X3r77U3D
os10NrO8o/QeNwiAdCRkaSAyn03DhpqFCQYxzQNo1BbYyaOWczikPBRAiAFnVqND8h6hYhn/ovlA
K8lYswjZU+nloGaxyoAKGRZYYSiq2B58Y9T5WD3VBicVlSabF91VATiuzityA1/DusOiHS+7jv+X
GlJy97nyq6wo5IpO2xP+kg9m/SZ7ufv7QFM4Z13KPgYzDYa8hDwKPLkIJPMBAhPRBik5Np889DvQ
Chucya2aWjXOrAVvlD0IkKC7uznu/0x6ofYyqaPwF234jh5H43APwv6jGLUOgnTU/gXwSV2xqhz5
sXPL0ZNMHFEgJdranilSgZO4mFDOBMa0wtABD/zdyL++FojYnn20SyHB0rd3VO2XKMwNxD7GouuV
L5Y6XRF+WzgetZejrrhHrrDhHqW1wbfsDtadzDD37F40LYNwsCQxZySLFScji2rVePYsWo5IFv1u
giF/FiaGpuh8dJt5eMLyHSzum4NM0gVWGEefiypT0vXre7P6CVdpEKimw/okLHJ03IsU5nXf9WQC
JhAzLBiGKyRCrhCmZ2BJ7IWA35GynB6XBGpTjF2cSSUcIxfuMQA/0qUsQnjSAzWEMwC5lmi/uCIF
ujdodKs/2PhNVyazpI2KRFDx41H25pPQy51OX65zmdV1UPe7UQxpfUR8DpVKjNrp0cWFFTARTtCs
BZGtCnsuaRxIUGlGl4Cos6b/HZPD+YcjtQ16anC3UTzMXFKuxbnuipXc+tW2cwe9Q38Q4/5VM+T5
ZpGvxkGwRnUpYrmlOX1Y0Ug827wzZwG22qfAYqBV01L/+ZlmRqH2welKQNmO75OpMniB57h3uLlq
wPEtZqCFGaS/nSWXBBy7HP2C4FU7cYNW6t8QU+41hNiABYStYpWGfaGMGt1FKb5MagHdPNsPMTYL
+Ak4+hIWr8bJi1SfqBI2PvWbWixWYJNV0cjeBy3EvJ9FmUNvH9tcINlSPCmdBtoBFVpa9Ho/LOEg
Uev27XAB0DJWXcSaV5yFyMrUUwtbZ6VdL694mtSUiOWz1SRyyFFFFDvsa27DZW8IvI8aWR3gZZdw
mJ4q6Dxft6jVX2WPJPn0w9pa6aOdyzAMoeIQ63R8myeaiyFaMooU5/drMkStSiL8mOq8gN245dwW
RxbfY0mmUNm1/z6MYoij4WvrHlIQn/QDFpaexEu+hsLi/9EQMg1rVtGODHKIjD6ZyXhQZJIholx/
2nxTJ4EDSFOvAqeQOuehC+LQLhhHHYYBlivf6RzRPxgUFaHQUvHShMHMvQikiTUoft9Cj3nUU4Pm
u5nq6YZJcUTf2UGd+vZyuHjsJRnEPp0pbdFMP3nTdkjW2DbhTQw4k715HvdwdY/y8O5eeH7gJbe2
PqaNChhI14JE0wTgPe8eNQ6XmSa5HKotJK0n3w+kaa0OPqNcN8zHOvZKl2sREzL12UZ1sbEsdupI
HEc8G65FBOcV+v1IuUzq6HbuZxWqW0eIPbAELeC1vArVJn87gWE8gRlt6AdYxJKpXGkgrtyar6Wq
dC5NExR7lpSBgKyB/IksYSLwhfDc7g0S6pJADCCChU5F1Xf/3z8afphb0xIuknsTM0Bl48mxxc+Q
Uvi9x8HyYQlHCO+u3YlLNcShAB0wXuqz2FxmwTp71A/5AnqK2eMuVuUzJqE9AEpDE7SIhGTNoZH8
MffIG3lTWOuBxmmB5Qf9ZAnbkA5o3a5JDp3dnDElPLT+ziw8uRXx22FitBRy979lYE+pY0LUWPjA
fEiHnc9Q7LuparyuznyXUMkgawKNGrg031T1ovIkZrK601ai+EiJ2z18PRnuO1lEdSfM9Akq+e4+
/vjbG4RJbEKbrwIkBT81oJ3usfesKA0l49EjADVGcS3HPb7vvnZXoVzuUHJgobffzjVfAn9tKPYO
5ZO2r64+KCTKdjS/1lb2H6lShzgReV+w5c6HHZrgv5h3mJO0OF6oRKfF6AnPklwrPJ3cUD18JOO0
kN8EPMXSJ7QnFaPWCC8bLv6Yn4ZaRIHikh0XYbkmsb1yC0vVX3mrsepJ0IX5Ea5SvhzotJPztkje
Ne/OiVjGO9enFk9o5axIf7KVOoOvPPNdY62nhGzLGSuIFbpow0pmWWaU1AV8lcG9FnEUixynxpON
jhd41yejCqPetH9MN5M55rh6zA1WBoTdmvTmxCgBwP9m8eur/EX58XdtOINxwrCDC1smKYB1iIc2
u5/iIXCdiynb+/o2ZkPunpuNXF+haXYOhNXp9COXzaftasXQMfaysNNle2ZNsJcOzZ8pUT5tiubV
+7H9ekrYrt8UCNBtoczXgbxt9dER8EiKs1Phjxf/V3+ZeIIRJ1YUUVd/GojWh1D8OyCLeBr/dakN
XZJ6IL9NpTNP2pYirMjNpeOtXsS0jJBLCCpZEQJ8agND5HJ6eQavUvp1twggQ98b4rwFM5OqdOY1
K1He63rGJZ/3yxMr46W0GUVxnX3DSlcD5R+z9FHLEIhLbD7nQF2z0PMKoKavsk8IImL6EV7Dj+We
PKkLJBQgxwvMjx4JOimnwgO0yKtdxqQunfY4B3pZDRRwCygq1FvkEZ2ZBHVG61KaxZH0w70WS5EN
cawNv3/ohKeSYo/+ZwkxGagSZ9KLahIseb/GjSK+IrB5XtWSdJj7nI0U33zjYl3hOKT8hpQz2k+k
xYQkeFGGVtYAl6j/OkG/eJP5Kw5Hmj/1GpJNfniJS6bCTpCEfnrMTDGbX8MkYD+Gz2PKuLI5TWZ1
B8hRy7fBB2ZYjNVuaIqwMtJxrdsvGvjUSW9lPMcplUdSn6K5sbWUJUN8E7xikKr+rnPQQQtp4smY
vszyA7QxZj1vpFvsD5JggDQ932oG+OSlzyy8z8Qda4X8DB5eGmSiIQaLlYkMkRol8XAEIpvxtWBF
nXOFX70J6pX77eqmJ0JabbZGoVDVeVKd8SJGtb1rJBit44X6dH4viqWMLeFLESPOmDyfi2rhJP6b
CieL8KDQcURaSIPM4RjME4yHtBjKL6cLCMNodTUFEhSxFxavyb+hHdfX3PwiJvZ0lwt+M+FJ3jbw
e6R/Sxej0iAnm870I5vlvsiyJXoSM8tC+NppTe3hlzeUUEqIYz+BpDpkj6UL7bj0paWSZ1kV7uMg
LvJoVvrKkWx4MBBAT6EhUTind/aIOWblQR4ZYv+HBTcfyRgZ6ns74tWxXSMayaO8g7QYRTRaXuvQ
EU/8UtgKt2e5iP6j/EJGPYbsjOjsbhjxzUwzXz8uPhzIf7NPh+kpp9tT5qALrF7+JaA6ThM3zQqn
S+bKrZZMaeI1qa7g7fGc47x7mLns/ekPovhOYroLrssy9/y/EREj8nJeLA4fhw/OeneXZzYSKGYg
fA49iBf38cM8sGS0+ZdLS2GgHAx14nWPSK7ZKxb7JeJl2zY5gM6zH9NlHhs41LlzZppb6PrpZ9k1
Z7yv7/inzu8fEzZJwkOHoFdEvWrEXM5nWfX2nRKtuGlUP+th1aRqUUfY8rcWeKRHjaBGgzjrNe8H
0U88zXMA1lUPM9GIi8QM5AVNpQzLTTIOeONexZdeF3r/lb4FHFvWDszUc4y/3FljSQPW8U5508ao
wbyRSnAaJxFcADnRXuo5z6EwrOA9rf2HMujYjGG3vh2KjQM5Iqyl5vnu0OwPd6V9KKmoKVQnar6+
s51rft3REorVmBJqT30KnU8DeMf9qrHLBvLmwNRyci0o4J20nzo1+u1F3PNLTMbmkLuthc7AUyiC
m10DgsOZnbsvOHzPJsjUraNIFuafQQc8nRowqwpIb5IzZVm12/XrNtH3JafaTHj++ObEacmEa9eU
bkDe9pOigSGS4rK884txaJ9LbIbWmMIjPcVAxOZEnd0u01rnF+6mZNdQWHC4y1MCPuRle5hn8oiy
7GebRZY0HfAgfXwOWKej1DYgil/j7L1+1G3ogDhgrtdmrqFQD/zU3Psetg7jNshRzdvKthkEVlI0
QWmCfgMIiVSqRRzYCYGz+skKls5JhF1qKR/gcjcLRls8Hv9ULM6sQkE6B5cAWayiJbZyRh19oSVs
G5Zejv4UXtZiG4IBArpLwM2PwT+pfWsSKf6q6HVhjbi7Sc2r2k+DL+JVV8F3d7UnBPRXH0bdTjpF
YNAeN1LOKdzKfFbEHaKF3SRMHdn9nY+069xtl4fcrcfHWQOIXpcFv8aS2ZS59iAz5S+KMOYlL1Vj
gDtcUeeaB7uq0gLDsklvh3QQ2+3eTk7kiv0LZHFSVHpkdp3GMym5FL7I4ywQzY4qZEMoCk1+Z3Fr
ussGH1Z9lT4KJ3GQx0YZ/bSPWGhW0nKyUdkgzUY8TCG97Q/5FEuTD5XaCSwzEpBSY+65h65brFhj
Pe3gHF/hi8l32EnXDDkoGoyzbZhKc9/TTxiod0K1NkNK9SQFWbaUJ65eQM2BeApiXArlQNHx/5Is
5IbNasRC874WcQH+1DdRTOq2AtQ+YuQVJd8ldbGZxLtvooWLmYtD8tuUq2YmKQcCotF0OYFta+Nm
CMK9A0NmUtOMFbaTNjwoXC1ALQNt6LR6x/UCctIKFBSFB2aTo3KHnZw+zw6U341j+GW0ap2ox0cF
lj8MR4VOGaBMO6gLYMUwc+YP0V/2lx0uHNsQ4faLGMnt86GRE2e/fueMIoWcJSQ0+DbcCgqQJ5Y7
Im1DBIGS17/n3OdeyaT1YYeKfvA5a4v8GmMX+XkOIIldNgIqvlqTObFDvVDIs0bHvcZlN90xawt7
GSDJ4A88stlx+rv4h+UAlej39loA8IrAobhnU4ZqyKb4PaF7+7+wy49mmeKxvDUsUbUqVrxW5Drr
iadCYNU3XgxiaEK7I2vw2NvypqXV3A7ZgkPXdJQvbALwNSzZMrnns1wipen8jP5wbiT7TSxShtk/
xjOApqObmoW7GTWkC3Bbpz7UGzyY8gC/M1RR43RTCK2pWCiUoS8YWG2h8+ivTgbmwh6mX13+m9Hf
bca9eg/dMTnf/QWQK5OjxHTcGdvuNuknENdkeB4rMjTFaTBraIjr96UFmoMu1xjSVO+T71B8f/y/
p+FEF3+Z7se6u46u4WkucqoR9R1EDs4FB6G1UK4Y5f293qmOGRevHbZj49amtEPo1k6V5slMmYuW
Gttwz+7VrNlVISnIrHc7EvfAW3jk1p3Qu+rJ6ObYd/vO3/W4Do65gVQt/ISg0/cwJ3u5ipLE4rVz
NoQAVfcHaw8Jr2BTs9MKfmA//6LzjmxPb+aYfg81EDbVMLqPAB20zldiCa332cNZmAg7dtWsoHyd
E+KGZVpMOZFFSEbrW5jQUl57AYqEx06E5+Lu28dwYeAqm6lss3KPYsrSKGgMuDWOoW4nH/6rB0GE
ijO4pFwOLmYW6q1YP17zDLl0pnkEuacLdwMoVEhMIOxZq7ltwuvXEGhpTILgPHWwUKI732yrk+ak
9UvSICKY9i+KWBWkY+GB2tCGXjX4SSrB2LXZdgQlF9rkmos0nFGdQ62QoSFisc03npkmPBI7NyeQ
SZjVJ5eqmrBdfWIqKUa/cooBXSoUtt24DgJIaM3kSiXeJMwciPQ4NV9VAm616o55MnEb61GLOZqB
eKBmN12qM3fGcdhWe24rUOGvAZym0GoVPCNxdpstHMcwWu7qdfEbLRTAp8LiBtsAhu5+9uev4uTY
ufDrc1yrZ+F2Div4qCCWNiBEFH7+2dTirKChdVGbJcXDggO7CQqYUEhHZXphxiZqxo7TghvfNZZa
lIvtHIv4BHccVUEWW9LiR6pc2ZUF/FXGt9uKPhwd8YhMkiAFaW/ApbyGzM5XccK1y5JYYo65Sago
vLL9CLn8AS9fNFLkm9nl5HYJhL40lCHV6M+CIhEu3LSBHWWWoWKDrorw1dWQ8vj+Lz9j03HUyyV6
iBJ0bRqknF/nC2oz8H61nBsy4JqfLsSde0CEMC7fjs/s1UXsDC9yt3mYzdpm86eynLR4g6GRYfNb
O3qCH2XwCZfLNJNAWAvCvFrptP6uO/E/5qj+yi+Qa18kV26n/g5hLMPdhuejEUDNLPco7KHebkrA
peDjeCSOOzmMvMFJBqmh3k9UuGrbprTw3jfTa2Xu0zQnCthKanXiC+ytUNw2q7bu/nO22soSJstE
C/vOAFL4oCWbA/4AeYDSi5W+aiZMecfw0ikjUQU5HC9Tn83LGtMdzhjeCpA8S4mi0rweOJwuUIGk
H/6qobTwTGL74qso8yjTHO2vcTcF6frKAwc+jzPY6e8Qo9j8BqRgK20Jqg/eiLYhc4zk+NrcpIk3
+lcxKAfYDpcH9d8IzFgueRnOrSN4+JB7MdyWJVBgNuBwFSjOggOp8nZuz+CFqYIcqiOSBzr2DMrS
GStEAka2oz0zhaAzQilxLMwoSvxVW65RukjL575GwlfLnkLLMe+buegfUZ9GF9ibL8Z8pi7s5TPx
SSgovq5PzVH0a7PLhLxOCkJmManZ6HWTHI7yzY8N+c2yz0kwghdPzBq1tLXVQZTWs+uwA6NU8iDG
xR0pQ4rfZS8+28u6Qkd2Ikmnw5IrFHY+g9NFEMnm+GCkU32s3zjL2hJ9CvUA+LdKj2nSsZPcQAe1
thtr47EctYS6102xRpyPX2AxRyiuwkGzOl1Dw0pXE/s1Lmth9vckW8XU8AVannpMkub2VNiu/XlD
SApU+bP8zWMWLcUGefAYrhKAd4fDnYfs1z39JPn52mHI0Q1GTGU70ga0SpcnHlqaNqVmmND2avkn
4o/kwTKbUXOTW0bMW1nuDC6JSXZ0d9emi3txsiUNt1daYz4pPL3K1HVh7rlU65MS+/HNw93SAZ8z
3JiEJqTSB5eK7LYAn8KoQDG5+N1IT2T6COwcDskhk5uY7fKeY2noVMmrZBfrp/k3Mg3Lz1w//aXH
ro33F+QmHPP3xK8JNh9Yqm9AkTbSXmU7x0A71mg7julKWz6hlzq2TdrC4vguR19sI9qDldsEG/PN
RLqLyERxUkGD+MKPCHnficr1wrSNZ8oKxg1aquWTCfwnBwsRkl+mK/jUWZ3lo62SjTGiHj0YlRqq
YoWrXAA65ARvvNW3L2LOkGRRoBzF8cFVr5BQaJ4REpFHtL3XiR7bfpWjJDYWzOtD/vtj9a4/kGmJ
oCy/b3eHVFCJPB4ol2MXh5QFy7us6PiWfmWHlalSSSXW26m4I/M70EKw2wjeZ51ZRH1RksTepQCz
ylrr+nU1w2vbhl+12I+NVctOEAkBUOr/AiOq461oeN+61r1593R1VVFvUN5tCK5XjcSLVP1QT30k
S7ojRtM1p2Up70NkxhCNbxrSZuD+uY7i+/m9cU4cG15v6XNJwx32IR11xtlhOleZEbHK+TTuRbJU
e/ixFMFGLC68rZb9qkV+d0m97TTlq1p/JZS2kTSG2I1gD8Y2vadHlczcAo/ndqfszUnbRaP7GXDZ
/SwaO/EeaQy7J5On8S+5K0ML78V3+/Rq8QSJM/89R6obeUohiVbLV1Y4aMhsMMoJBugrBwrcL+Zh
5Nq8qkYCzF/HL0Yubc1MVAnOGJ3EUrYC6PbVUEd8qCoQopSsuQHckgJwZt7129qvukL31Wyp54Il
neD9FJ2aInwokLcu95Q4vpw3x6jhRVuYxz1G+eLnqn3lwtBIRSvW3AS0M3ch5WkG0qzpBDY7zAV7
mPPQ2DyvpyOzO3plsbyIYDQ/K32WpaAdfPPvEY1OosUrP9YydeIJNdDsd2Cx6aMy3yIaitY2JWdZ
eXt/5ZIXcLNtlRnlio3Zbjc66EZOpO+3/OEGwMQtPp2cw7150gA7JTb+itOBralN005T0IbNXZYu
vaYJMQRs6jr3QDC1Bge9Fqul1Jk3c6wDX5b1NOgsE1dwcoOBTk8uNrGaVLHHjhWzne8P+ptHdrgF
VWtFHhQeadsYgcwX14FtU97R1NboAY6jw6kZNMFcauhT9rJ/LuDoysjqgp5ZXRakKlDU6UeIBSy9
t/KFRB32iB6fFssGKuMXJ0BL7ukn3fU8PhqQQF7pmujt/9uRPXcqy289Q+RWQqyeEZvlzYopsp4i
H6tOuZpD0h2RgLS9vfF0onby/yHyOx8K0WimiSfJpz2YQDuGIesH19VHdvTD2c7D3WV8mILq9yrk
pJ76A8Vhkzwgape58adynbT9F0y9fT7CGhK1xerBKWfAtEe9/qanJOkp3kKNxt7aIPWOzdm7cziJ
3c42zuAThimDLcgCQJx6ifiS4lTpnuh1neDVDenHsaZ8VgQKzHmwmZ1/v7wFM/5Ke43V8kUApUwy
vWuKJeaBwgBsu+ndS8ZMrRofU/Q+3MO7SrgwdOusTp7zfUjoIAd7ac+IarHSNUq1OQS/2aqQrUbm
rMkYhAI+wImzOpqKXmBK6yCHzZcJIpCtUQblW0cvW1KFHcA13wOp2acJXnnaaRv5Xrlekt1r6Jgb
j9g4IyRTAumL/bjIEy59KU4anPCWx7eMeJhZNGmufc+hfgI2UdH99U6LdyjkzVcM0XscKYAlIVdO
SIJLT1JLZQ7WxPUFnsfDcY4B+UqKrBr0gqiN81cA0hNGM+Q5iboGsPKwKaev3wh/uMcVKjST5GVu
pvagG6Fuku+/Y9x3/mymCczv5KZ42t81MaSi6blB3tVK18J/QvL/pr3fU0qr/MhUOTbyMuLI/Rbs
tOjp/ATOb0ITJ7QtLeSvrJwwBtEsY89z3E4sa4kHPajFLQsLNMl9BvTz8vEqJ5ImBXOxSyWvmgWp
UBaXz/Tw66+wsh9ojDmcpaYxncasM4JQl4D5aaVaTYYgRJoRYRqnNLY3Z7pVaNwsGaHUGFrrmf6f
sIaR8cgTNbP8XU0fE+ZR+vqynv/XAEfyvnLLmrRISYY3r4T8hSLIl86KKqZMH0pyeuVGeGZB19qx
fz4ABdNdFCYfpPc1oWID9DIzPJNJWDmskq4ViSbzeCq8K/qKBKO4PZDa6C2FrtMDQrcjUnMipjgl
A6P5SuZOqjvd3xLDcnuie7CEQh4EdkcMI02NoBcZnjO/3igtYLNb2qQzxCAwaiG5AIFK40xq+pjo
sPnJrwWBoMnQrRcdJpDuEHjZdLvnRhFKE/v6lmtZKwjw3ROsdgYp0BumrrUXIQs9G9UEzC4q69Vc
H5Om2/Uv8iMGaIiwROXm1OiSVuHJhP+r7pSFw4t8TodsXtx1fHcm6K8vfiVEYVPJH7Yt5h5DDmYS
OGhIWJPa5qxnBjn6C8s4k2Z6WkHDmzoILM3NkGYa1S+S8tcnhwWnXpmQsKhwCf4fDuwQQfCI0Yih
BXycxAMNliGsXUEeHB/ChHPXG7Hp2bJPXgu6nhLZlBwn9AiQpdEkjzbo7a+VuaRAo1/9JoQR2el4
Ry3Xg4EQdVHJ3WqVWNDzNqW7RYWtUotgqKBd8wKY7tkVvfB/E9X4eNQT8pAQvQZ/2C0RsndD/NAh
nBB5Z8EJ2CxFw4lUIz4VE3dQE+D5EwgtQh/bqSud/xZyIOV05JN3YhJNCYLBQEUH38KU6ysCKBNS
As/ZjDiJrWnWvygSUrB+i6Sbh3HJCfvlVbeZp3lCjXxSGjw8R6zMFFcUe1lqZz4P7fn/3D1Ap0T2
I6O4Jr3bfUcxbVUkR/0yb2ASTiQyLNDqwB0rdqTTtB+R6Fr2qUUW1w9E8q9mGGnh182vOWlg/9Zk
e6YWI0mskZ4kETjhVDWWMNv9hOAF2RJF2C2A0Q9iGunqAxH++82MzoXsIK5WPTnFdPY9Bfa+8Gz3
KWoWfFllHo7IdM6vxHVZN4+52twUBE1ShBdL86HFDeaOD/epGMQArHfpbD3TALmhq6Pl5cgNEtM7
49E8fMh/XhbJgoRPERxQ1E7udOO59YWw75vNeO2UoB6wZXiR69xdv2VQentv2cRMe3zi5Ggg9Dz+
5CqtVzxJILawMss4NjRPzygad1DoNGUwnl05ehZXYibYFQrcwMKD/R3jZwkYSGwPdWZ9TuZU9LTG
HkxsfL5Tpr1bwzek1Io2Y5h8xs8OjYlfnFotzA3q7eDImp+UGUn4POigW3GHm2i9zkCtRy1NDM6l
RvlU0vHrZRNPMe6jMA6tppiY3qF+vxyql9R6pXr+pOEszhiG1MDCC1UgBbVDnFUC/o/EWv5pou2u
Qx3hoP1xCf5QuUeTfKkU23zLn3L4lW9v/pRNnRFutnbg3fNTe36vafZZQkyXuIq+Jd6FjH+QwR2l
xivY9T0qRzYZfdPHr7Ux8x2MAjstrwjdhmVpEJ49aUS0lupPwwDLebIs9Vo2x2Bd0M5pZiKiKHG8
RISDrx7AKnscnCWEQaVwOgE2jJZIrGcOGGCVgedZiyHrbhT8JpzUogSBiY4+Aaa21tOvcLTorKen
rn5niiCUSXJgXQ0D9ERDWgJyApwbSdAhqhmQ5t9W8j9tVuNF86+2JaF+AjqDkFO62EpNqooAEoLZ
EzG8Fzfr0FCVlEhMt06uOj6XHGgk8XSmQJdlmF/aPBZVsNi8gpaY41hHjd7nUVj/A4XmnEgrsAKk
Gj9Mv3XSagxg2Za9X4QLclrP2zJgRRqcgOkQAug7HTkeFeMMdn0bUOdRfM0QykIUMmhW/HziCtfJ
DUpM6YzuBIhL6lbynR+Gql3Iq6DY9nGwV+oMMNKMhSpHqGe50JjwNNamoRuoxPEOF9PrtEP22Trv
Ww3pTtQ3GYPh+gplERgCIt6dds/DlOzAqej3M/yC9UqjreWBHfZ3gKBPEWBtNUu+CHEZktNNA6iL
un71mwYNC0TJzukDBp7mqLSXJejwThEA3Y7zuah0NwBNKJYavpLiouMVuWXtjdKoMHhWtD0njsY9
6Wrvx+6JCsChchdFAmmlmX8frnBFPk+W6z/kAIWLMQXEk1+2+UobSF7lq+V93nAGmXwjxB/JUUta
Wc5h8VkHcBizIzuo5YQlvnKgSXcy77cEZDIxkRPLFcvZLNWnQLDhpF+dUkzFx69GX0ELslb8LMsF
fqhWH4Otvx8LvJGRgDDhgDeEPLwj56gHwrr/dHQh5X2eRK7Hc4B+WeyGiEO6GcV9eO50Nn16t0m9
Gmx07pZ38PVoiGFrK/MkeijKHKOzdkRds+XvsGSzMCXjaiNP/0xaedqOz8WBxK+Nu2M4WmjlfHU3
cH35OnGD+PJEnqJIRgpSTEaKTQgb2x6MACXhrWMWykcAUShwFm9BjTEe7y12fmVfZb+j/2VlmKBL
LuXk+XjwD1btkG78dPvH0Ncmdyz31akqH0nesefrxuTitG25MKnQYl4Ins0GgV/VoFw/98nMJ80I
QnwEncMKqAj+xFD20K/x3F2ZJQVHsMcAv8XdShV4qExfAoVnahFwGysyT5NSzebg1wUzSPgoGX1Q
jVCS4SBzdPHpDkY4dXN8YXwYETXBiobroln4VCN5RGr8FMV3aSBhs/NA9Qm2g+Q6iFD/QWv8/ZJP
d7yMKKNLR4J4jGEyYvXVgtapGMiEW8Ru/SasLOe7vb8cNHNWV3FXztxo5NNNLM/KXU9JbYtsm3j9
y3/0zQNLcco/aLnrqqT5bRR45nv29eRLwT5qgbFMZqT/LLYida7u0oWqfQXIFl+onIlwpHlJpxI8
BbbacJRsMldosBzbssnT3XidIBLEApZiqEDDw6kPPD1S3EejWsf09eSkcuJm0T99gfAngry0iNB8
1CYt/0AyyxiVCZhOOYeQFC4C6jNA1H409ttUn01fh4gsbuaVxMcP30Dl3njvfRoGEJLxdOl1Vcys
npymKfJnBTrqphk/IXG/NsSiJWheRrv4x+VAu67GaM84gJBMk9Faxu4DN9biJXA8EWOs9LR+bN6i
64kXXdGythfFDdwOs76MZ7RekCZGr0CRfSdBj0F60RonMPTP7f9ZsvyH4P6ggMl6eUdjj4FQlDRy
7INUkW50S2FMCiFDGRdWpyYrRf2XnKS57pgKhwJuKux7Tuh5ns/e+IWsQ7RMts/NY5C2CqAmhF9L
WhzIgYX1SaHc5mZZ8fu4iZ31W6U7/ESVdzlLpqdcOJSiOxJRJvgs7pS2cQBew46C+ycY19ESyjZw
6E7pnr7sS0Tf0enYVSuj3afg76RaNaAUjTOPsb027MPD4aHeSiwnpxQG+xC8UWAfuPvWCYF1PMmD
+mthzNN0XuxLtRYA7CuQ5SVSSSqtubOpdxsBmnrg0aEDMBT8qSgFT58Yr25FFPAe+kIZ+QiEYPjh
lbdD42rfFFItKV8IvIZiEPGcPsX/W1cWASRMr+KjL6JuiWWAGAKbti4eTyR/RMl3PVnPdV6HKoeV
bFx61nqReOnAy3pLU2zuEcFUtBDdpTfUbUmm67XGLsNT/COhfa7ocgwQx+kkLufCYGSNwuRXPNjP
lz8AgG9venwKPUOdcr0vsUS0bLUFXilC+6LSE36gjOJD/adyKf419X5Pi2YrpCVc+KOkK20m+Kfg
k9VyP9qymZ+5f9iuZgWdlt0bOiN/Xx7KT3DRawVinmOLkDxWL1B2SoOnqt9YCzConLyEh0MjtfTh
Xg1NIyphhZDOFuKt6Y9VIgvXXDpM9Hjn+WjtV112hqVC/tZWABGXiuz7N08NW8276Np16RgG6/Rt
zglMnsUp5LCR3M+MHYY+tSdKdKPlD5SlohcS7ugs0LzYjOTa7PxVXnwA8nOZp5utycjyUpgQ9TJ/
Xxx1bvmQZct03y6639AiDjlkHyLd1JNBPm+GLgi8m5/TO5EKTz2CZlH/JC9DOpb+FB8C/ILGInZk
Le1oH1qvpuwmT6HD3wOisbQbjdbXd32fxPK9no3LQGDuDzqOVic6VOHgCp27FiKJKXpyckMeHfwT
6O6YWSaE8LffUQH+7pl0jj4LKmwt4/87D5kPPPyU6IFNAr6rnQw2Nxv/QtxgEhL2+fwT7soDLP68
C3rn4epLLtoFlt/DHrKGy5/9U6rBpDqEwkz3KcFIHg+eGKJW+yWV7Y0tpsf7CQaWMoAyauwdhgGm
E619VyJBGHbKGfT8xg+RxGg7ELtENmNertamWvhtakMRCBON/eg7VLH1d38jD7a2r3zr/AMVg1aM
crNAJRxCYJv/e+piCkqTVXk6Hwkaj/C/NlGE59efo8jF/PuwgHVzKCDGf0xPlcJ04XC44/dc7G1+
sxMhb9/Te5DLBnFkRPKmR5AukAeqEeI7EJe8v2uoxjnLzWeZ6jcGMQ+v7S6YgWxXxK8quP96qFTS
bpS8glN/E/XozUvUQ68WBBrgYiODl5mln8juGPnGFQtFkGLBDXlIs8NbhqW0WbBwUpAr40qsCF99
rKG8lccPzRk/qCVDBsJEzl3UckpVOoHpi5JAefaqrXMGfaHAWlqPFlHZbPvI264G22AuuQnXsg2+
XWOXr0KgXR3mlwDBu3lUdZNQX+7oPKk0a/XD4qA9WUz6iC711lH1OJz1kcetlqGCvrYoYFXOlJTR
jU5hbU1wWuolhYHucQLJvubTGvaNLWqV6iC4ycenhilQqJELix9WizqeAjkux95r/XKCmAZuOQsz
WgqLap2b09dlcuqYaiBi8MkOD0ppgXNG+HOJFTjpzajJujNOpa2R+zVQVTkRrC8axXJXMtRMz+jO
fkak56UOodJ79fhCeZXrEVnUSonjzDogRBcExF2Pe4yBD6d3prRdczQ2Gdj7VLvyn+pI4dYOqWNt
M2+QDtau5Qd+p9oIts+kz8S6KCQWbjniT1UryMzfAEYaq3pFDZx1hIfnchLZ9VkeQDUzy0KpYeWP
vY/1Q5r7/m/KUqG1Vv0LMY89ahDBaVMqf+GYKK55nK6kgMvO2eEMIZu5Z75UdV6TOsAX9mm3dn4q
GKC0klEYL0f/DfdqzDgRp1DuE/QS94epiAYRE08l7NMggysd6szh/OhdZjia+4RoMHmrbqCV9RKA
c3SZIT/nfS1NtUxLSzoivKaT8HzN/IcB7ev7EYzTz8uxjKBFrHlTrHtpVuGT3/8HxL78AAsIWjNc
DS7r2VcL4JSuKlPTw82Lc8p+XgkE7bZC1I3cfjCuN7nOQIXd9iIfgJXponUxzrooUThZe1r4Vbmr
R2H1BfyMduw8fLr/IYniQWYMQNDqteFpJz/gi4MX7et2mR+r+MLoUedEZvCjtIQnNImrNBJJa+c/
59tOTQm/bsdzTKe9ICSFCTFzPwO4cdtrsB780OBxVmliLZCjF5V4UE2VW/TTltbQlj83ezeurkUo
hfyuALtZj+vt7r1p/enXf6v1ZMECokOVE+8H1DVVqz/ra52cWUCVGRoFTQMRDwX5axh+OZZXNaj+
u+jGzr5Ti/3qTPMDihIBG5FST1YZujWnbaC4VntR4SdVnN55addSnhlHA899G+7y5r2w9KGTGcUN
FGKt2lcySt1dCehYY+h/y8K8fA/xVJdcwD2zP9dgbXcfNg+lgiFaGNcyzMoHq8XLNAsJ7Oww7zmm
WDVfx70daF1XNJ5KkEYzNeWUi3HzDjf0yWQxyoc4z2iCy/2Lb6Nkr9ysWviviVgIb+hzz9ZylRzB
i+ypPc/zrvZVuPb+xL7kJVyzrA7pGUyBeAx6etjB7E9D2j+jMQYTRr/V0Y+ohTbdtlg58lnY7N2U
wuMjsx0r42AgT+jZ0mvmgvKPVgQv/fFh731I2CHiyi10gACkl4QKTlN39EAywL+vFxZD8MtGY83o
IDTnFSz+lVfdoYS2uk7+U5d8lF07r1z08fMo862Skr1QnUp4/9wICqR0KDp8ALvKGJSM7MWcVlBR
++bu1mijCuh6RSi8A938K+EGozRuJruuR9UgLKJuIZ/5ia4YYIWmThVGWTANsU1+elsrI0kFcGpf
w/9uSp3DbdNc2bmMl4LiL1T9vZA63QreZWRDGGwu8oYf6AED2D7/qWWdRqMMIjG28GZkiqGFUkm6
Jp4qkIMtgICzeVVgDGNuEglwaoak2++6+VyKRBXugaKw/W9ns5tes6m7PI0HPvsOQYniVufwPRm3
fnhXbfcPfn68ML8sXGUX/x6tHYCYic0T/O0/gLsOam9NZM/WGwJIzxqUXuZZBCFkcIwU4uktxp/s
MHbo5Dw1obrzReXebK4W5QMD/Q5nH1U5Qyy+uZ6vdkN5dTCjx9ScHPTN2Q5ww8ZPOjCdzzYGHrvH
hNtskFzhy2wVN89/IAvCZVubI9ZnJ5sgxaER25CfxqxmczByQyzgOBoek+0aEoE8tk9c91PBKs9F
027UBp0KzCsc3JjegNX02KkTeDBevw2fpLhAvaHPED6IT8KGzj00MKA1Whv+NCKzLjFR2do8C+cp
TOfJZIe6pZvw1cQd4cJGXlXatYCSxIAh0yn36vLrjXkC/g82SucXi6RctBYmhbA/JF4/GGeRzpvN
nHJTVRx1wSHzNJc3cEYt5nMutw+jyXXihy7ffo7wkKFytGlG6L6vYXrShwrP7F90ZrpbhxQzuV4B
wc2azX0eQWqc7ckibDkY2zwQYCYxFCt9HOToFI73w//vDEkqKf+YcG/9oshdQ652yHYs2kUkbyT2
Kb1vevJf6yh1Vahe7n5Hd+ectJqPm0kmaEfdaeXITXEaYM11EVeXwZeb6HU5SSPK/RkXw+7JknPi
xv4pn9OO9YfMRxz7LdnWuMwk6kYXrOLgHfqHGNKX60FmFbGaWQnMTj6M0tFvQB3n/YLVHARawKfZ
4Du/7OpvLkvc0piBDoC99IfDKUZdiHpytpp1vnItDT8PETzICMkXLyLG1X00RUHe2yb62XfQ9V3H
XFTJbs7Xm2ea8DPX7hxKp8kVoWn2PEfzBED6+9+s06hh5xjIJ+fg4Q0rYlhxhd5Q1xwXbDGjiKrO
cpL6atnrm4kMJhpn7NVgRkTKwZVwqPnXmdgvRnwA8RWOOXoJ6f52v7eBFYjrnFoIcF5+SRhN30al
9fu9qaT2x4ldlniEWwWa8j9y+NDVcQvCtyOUmlarEOxa8zCfg2ju/H4avk567pDBUIMSU9bgx2Ok
M2KrbtZGPV66bOt7YiX0qItdpH/pXYzIhLLrqfeFdgL/W0GdiH2DkwHIab44VOvma5wqJIYGDNTC
uPr3dOObHKmuWULPKtEiCABhx0ksxajJce7hbsd1hVvgNXcWREitPFhHjUvCWuuk6SHA+9FnCsrf
UitJlfo0vs4U6w/FBKdBlzF3v1W4k3gaVnGryhTZdyHCYoSMwvV8az4V5G1BzHQC4YbtyHlCMfkS
RecUTL0ZnGvW2HI3nelpmyA26BYk/TqXbfO9a8/oyMJx+nEzp78zRVDSQ+yxUVfeCXu2J85wL+WB
lXhpHJ9hRdCyphwogJgH88fmExKvjxqUzIatKxWGjELH05VfzB2s7m96pfwEEWxi4CJzWbXxNJGz
xHEl8y6oNfL1WndJNkoTLt+GbHUbTsE4pw5SaZRt2X7oqJugCe0Kzz7CmDGZnjGii3DkVnWhsV4A
UHAr0jRvIGNk6lnVY2TLqjkiLIjN1Xhfq86FEkN1XI79qlrUvE+V+CxKzbjfClG0wpZhBw0ZSJbf
b2udOdNn+kBnROYfxy72C6MbPdzgPN+Gy43UjwFjdR96DYcfBy4uaTjOmoQbOu79hRmJpkTBMeTN
7ETtBDEj07qfrvQrkNpbhsdyy3mAI98u63vxjHrKOGAupK9X4J9bTdeprqKDB40YMJchPXzm4pf7
/BEV9fucpX2QfPx3+npf9Lx/5dI/kWAKnuNYircMajXzv+L8frXNi24wATdNjHHPbhJVMukdI8QT
1ZrC2zqlcc39zufViiiEodlnpgfySo0XqOmrdKBRmALhuUOYRKChgdJsrMrv9Go35kQFdbwiRru5
5bzQo45sPAT+YZCnL/C508f6FrswwGtWVWY7F1xASOfJNjAoZO0ek/EdIIh5NUFg32ArK6mdnimN
ZgZiY5xQ404SCahXRW9ry+igLOC491+7wc2kqHfy31v+s/SLr0CKEXaUs2rRf7tKvDQUrtgu4oUy
MJZW78DqouiaeqiR9CXIBnIH79xMXK6YxZFrFRek34RKoV4raPIMXHxXEhiyFbF648z5VaZIGT6r
oYhCDgnjPIs4PEVeMTGfUQwAt1P3HpMmkPYtNSmaVbK4QRESdRuMFrRxooGuoFbEbYEliunCFrrd
Y9576x0ivar6ybtYs8ZG7KxvGUSbdN+sQrykqfxCSF7hLRE5DZ+NLQtmb+HEV5iKFyMeuwKXeALd
ePqXa5FSC9SYWgWKaoYYgMs2QiXKrBfqln7W9gP0S4Ajq/PMU+2vNMXxf98o39itFZAUVczF/8gA
diPir5AaLXnTN278wUw/QLXwcDZTvsWdOjOkp7IJmuI3ILZxRbASeTRaLe1zKpOtczW/Jp43fPvt
9zbgnH+beIFmkfcXa1w505vIKdSicdThip4hOOA14nUf2W3fc2tIrYcOqPLNGHpX/IiGBADMjwey
SYTJvu3YCk/d9XpydQThlhocN/WLzF6ZRASkel6xhiBky4VY4WaFepI6ftn4jk6JCg/yDnAYuyIP
lmMUG/sqXiEtkIGMc/5JFgZFaz7vDh5nwN5NMlgcf9JFEBnDEb+iR5x2xE9KWfeekGg1niKRNuKw
yIsp2fDjP6loJ3J9DTo8bEEpojxIPDF5T8W8ewiFYAyl+9wvop8p0g6vtpUUxOEUTR5aRg18BPUm
3CULkngjQw87JLq5X0CbsS7YtEKF1CDgq300UNLVbR3O2c9xcuewHtDwFL+mAQEaw5Mf1/RqQwwG
jng7YR/dlrfcBuy+jhIwIdDN8ieD6Q0/yuuxHrDoyHFBroyX2lXo6NT/Lg9T4svLXiwajNT/TxVN
9sGii8Q6aHoaWWNmLLkiTVDz/iPEHZ9W4Ma9p8sBmVRmrylRme4ewNMJI6j0fWPKGRhPJu/u/nzH
t/M5kHHb7X87YKrl9LY9FwI7LKkW+5o9p/5AHlFXSfl5pwttd5CAmaLhePI2ViXfUPUYLpMhft49
UtXnVGoc6pnGX+KXb7EMdaU0KR+K8jIMZ4e9D7ttvn9fxNXpecAWOMQuFm6mk6kxhag7/IAFJpzw
8+dt47PG+CZgk4g78HAF5qA71Lj7/Bn4tSxW2S/+vwmBuBNBlE2uK9C17BvNbEzeVoiKOZ1DcUfM
Nb53g2VHIHGqPgnHK5TtyqvxLERDDAygxwaXATewYttmt1IyJH3p66dFpvEFFazw4/86MadTNs+7
IsJhJkEFz86LR7fZryoRpQGwwsYSGQQQ4qpw/MDoKBZI2ao8cz5OuNWds7tL/tT5b697920agYyw
eAYFnfOukr5QqeTQgT6yKl85qpY/L24Uw5Gasmm7KmtpdasaKwKcG0MZlXg8D2n6qXOrwXI+5F1l
Jk8GB4VyEWZ3e8D4Lk7AiyYP/pBEd/41jDn/YB4ocxISom8xz9+BsH68sjXHrTnTFk2dUGLr7CyJ
+YWW1jpj4cHLm+Hkmq6q+SuUmG2vUDQae8Fl2QJsPer4n/IRFRPkTaYPiPhqjoxhNh0d1k/edlnd
r/8geTiajda3yfurccoku0jlRsL2LMHZTOclCLVky4DUVOtHX6i/h5X6Gc/4MARUKmKkewuTZEkQ
eNuTgIFTUeJhxIPDsWFie6wBIwEGBClMirTO/oNeMsjVGGsQolFhYD+akSOF73EnX/XSEOZA3ImG
ZbvuAtWCPL1DC5gT++Ys73q3mmQOVGCmxD1ipE49B0xAvgGzWuEgX6oEn3FFEaRwhFnI5NF1iYy3
KqwwOLz3hrBgTVnXEJVsj/D4zA4xclgZOD7YAJcu4lisaWnQwhdNzINZCfX65va9ocCJNvS9PUXj
fZgYLGrohppuMfj4hBSy2JwViAbX7V48NHfBcsV4ubqg3MJWvjHnQQiKeQTfHOsPd1jYLy6v/kj0
ax4s7ZsPA4Fud2nAiqhV+hh2y6f3zVB/DdbqARPPnFilUYVAdIsEPhbAmHM4CD0lDN96z+4aEBvt
f/IWELVTsliKFbzzoTKUbihCMWklEhudmZOZlK1U9GrvshljTLT4smv4DF4cnmzbBrwraAUczM2q
4vz/rS88X/ltLrm+lTziwVKeLUTGLdbCbdmHFFM1xFQqYlaWJWnJfG78vf8WFcoRQIUPlX8qSqyC
1rtxatUKf3TdjSyZLXd1IJIFzOVTFicnpUU5/q5CE0J1zOg4fNfkubwvtEXvfHo0fPq7RsvMAgAp
IhOOLNMUC0x/hfEJsthUtTfH+YXj2Xd1JNuUDk8DqZUzgC+yxA2bnGtzBE0K8TB4jGmkyDe+5/sB
dX6NUU04WCUYQ7Iji4aEVZQi7cvQ0M0DjPwmRYWG781RvV22bMj6K+o9FuW9osnDRj5meu6wK+fb
GjthoK/gIKaFLtzAOD5tzKwoodCP6KbuRlD//IEn++wbxSuswY8Vo7PMRsvHihgsvWnobZN/tMvl
NXEiiLuJNjDe8cH33Zwgg4X9R/P+xVp+Mk1oDWD2QX/pj4tUUMsnQVhZx69ixIkyWJkpXpF20yZb
h+avVpkG9IkRjmYSm9at4gF38bNIY3zqPXL7/oj8Ai6+mNd6lfEhvVzOqMevfSPZ8pdOihEe3son
WCuXWNY22IpWbDW3HE6RgTLvCWl0qsowTyl/jl8yzQ7ywtWOq5WHYrqqiGhEnpjZw/j874jpMqcI
TVqhwIsB5XeWkMWR9oo+23mnDgPOuOzdRyccFKrnyYcBpCMn1efbzAizL3csn0N6Mud/nkWRky0v
m40MRJTgHx2pF7oB0jp0sBThc7JVFmHNnTRWlq1a95c/hw+dG6b8ZEU4JkM/Adnvtzbf8byY1rpj
cMrHx2E0dDgeH+Q1T84twlnUyaQ2gU51/CguR5ydSTMXRGENjTTy8rK8pcQOB9DI/H15hWqeTQe6
GQOVoJJsoE3WF7pwJUBpaAdqWxHQwc0wYKbSQf08PiYpmg+Nq6w5vAh3XzrAoBl8d6PRH0Xp/t5u
G/W+Pa1aiAStATt38gDmpVgypn8EZgomZPOA83LWj7UxcW0/D0/1lYAkw/5iOlgvR6PVP9uJypzC
/2x20JFcSD01LOES9Ac92eWDr39hVGrEMbQAp4r6tLUVdZ1StUP5s1Nh1VxwYf+ssr2uNEGFK4QP
aSBAmy3lzAOg8af5vZKw768UeeKcm2wgRwK5tsHOhUSXQDEhpAoNJAhVOhOrv0VsWZ1A7L/Tz0QD
/9YUnh7uHM9x8rm2k+pU+tT0VKzY9OVkHb30N7nNWXljdHH/bZ0Ma704kQ/fbGAD3iOuA4qmA7oJ
DC0q8ba8nK99o4Iwka+cd/bv7Nb8N3Z53iNjg4xThLI58iPrYRhmiqKFdIB/BxU7g1s+Gq1BpwBW
GYHlck/U29CIudV9ekia+UHra9xihynVWlWJB9dJfjuICgdX0KfSO00CMbW0G20gHg2fgMnNY40L
Ttri4vgB1j0mz8h5fy+p93M3B4Qs5Xv3a4JY9cJ1CoIB+9tjZ+VZpun0crmLw28SOzGhZrECvewx
RLIHqxRchYTJcv/5AIifYJcaOo8r7sZcreDF0IYRzKQEY6ouyZkBw44tjuYuCOdW061vJZ5F9h8S
7/GnMwTjlVcXHBniuyHMIuKo3LJ1m+g1pg8cQqtlOyLwnNs2AhtgFm0lWH7TYP8/UOYcSXo9+8s4
dPBKPbp/fuozmbTaFWNdsn1vnJFJrH9a21gVljuId3QgsZYVF1rj9M5v274nwLyxqQdCSrYUbzEx
yEFwpuBtsTXAg/yPfZAqvd0AHIX/tLf0RCTo5UjS538Tfa7I01sVIMJf7B2FiaqnhYR4XREY4Gh3
ebhQ99+oSOHoQ8M4lbwkKY/7rwFtHCfuYhIAlz7EPQo6vZmoyKUqILz7MBe8Rg/rj7aCD6kBQMSz
eR0rKQBvbGodrb2lrEosmV8qGA2OClcmvtWdzlksuxbwojLKvqeRToh2cYZobfkNQ9oYXgUSnZ0I
WPC6rDVuGkeV79teF1EjwZT+OEYbkTnQMtNDnf66MqzFg4E1103acpvO6NUMpvNrfGHNrowzLUiV
fv00MDVuKoGQG5XSgJcB98al8iUBySwyfXlZGhvELwfVpAinM6wHzNMt6horSRfQxEpPLVWTHlNu
bM0+CkXO0KvuK/UzLI9LoMHLj0mU7lba+fn4sNlMv6Cn5v0Pcn1uDVj3RhY5RGTVZiI4NfGVsxph
rAC+uzuRh8ejWyFAGuWHsFR6qXc7DgSbgkhEpE8x01ZaQNUlFVNXgeGGPcMfkjSnt1mueAHFtj/I
d3DvVhsRaskU35mR46Mdc93MwrzfiCxexfZriIAoiZ8hVFDCXzr6kpLtjyRrNdU1f2ckL5ZManid
fgIx9+kwC8GIA9WnoE/GuqmSV75a9C/tiJrY/nm6MjL1B/9qVdCFf43wigviiiheeOEUP4U3PcfS
0QALVPUSjHqJEhqWEwa4zhkGtGpGJCUKNTsNexs8NhOLEujsI0Emz+QoyABAl3HMX87L82coXcez
1IYRoiqDLrcgz7WpDp8rCeyKOInDYlRjMViBeg88f1EolVWPIc8l+BgzERnYiqPYKU9djNrAUZQU
/CxE8t7ckpJ57yAZ4WmnKtZ6cerIMWUIPWcbH2tuG6McDXTRJRv+oEfLRFZpnts2tCMghGOM1bIx
ShPi+IzV0/1AsOnTwyZPwjqZC8eDmnzFJBWkhUnpQpSrg+gwKyuJ32rUdfUtZlSljTA6M7m2SX/M
FGfftXNOfYIB6WC4SWxWzLM7sTnfXvUwTlbw9wsdok4e8B+5ZTMzlTxTqylhd0A5Yl/YKmGLVW5u
R64jgPydwo61Jj3Mgi8Mubmlzo3DqTw8ABN59mif5seplqEKX68unBBD/tf5vC2Q5Lg7BujS1LjE
WeFFHeiJ52LoqJa7cRLQWX3gi60T/BEwhYphgh+8CKL+7uS5tDGvYop3Boo8jEAcI7OYDpzWz7U2
PfPeWsNBG2icZHV6JF8UmcxUXi2YeezNrZL77voPPf9QCGiXjQ81FlLZncKVkrY4MaRz0o175UUc
RfV6a27HOZopDvOY3lLBIzpplnJt7rgwjrw+Xuq5nhcxupOGtrRu/NzOAJPcniQo2te7QoQUMnVb
KKlK5pTNKG5ANWLgyiQcdyYRol6A4O8VWHL3ULsgo3lEt2U0hoC2JcvVSuBSM13/2huNhK9cj3aO
HJZ+V9y/+LiMZrUTRCzX3tZzh6+/gqB0MBrVxApu+QcLYKw3C8AmPsc5Tk3Ik9Ha6StzdOZT6HE/
A5ve5ZJeFLjr21qc24tCMlN/9j28wN2L4XODCB4MLyy3mJ6LvtaZd9D0Xa38M0IhiLwAJDqguei8
epB209/kjf0puGuUWCYwyzHJqm7vu1IjcngODKWqtlFLaguQNf2tZv6WuqkKsSh34exMaxLYvI0B
qrAob1MjIiF/Mm9TYiiEz1Vpplt9XhfFKrq9FkLxkD7g/NVjenF/LtgQnB2DoeDu8HnVvw1BOydq
sArtxzBgJDij7XU/bLsPX10ddkezKf9tmrxNkXVDPJXfliQ7v8fufX+blb3j56o2CAioG66nwxwh
3P8+JNH4IjeshMYf88seJE9QZypM6sQAue32ok6sg/Hp8KI44ssD+IcBWeaFgZV6Bhd5veFU0zrP
oEHQjsJxs++TMKLTy9ZWlqVP1rA/C/a2CRZgLWLtpGjZvGXFV88r7RSXwIJi2YxF9ke2PuP5s24K
7/oh7c4o42RycYOeIneiqvlxgisVEMaOm0RtAq4pbW9r9EynY2Pbb4O6fZjgqOHJhmjL2bbhgmcK
D8DfTbYuvnumo5DNKvQT4752ilS3RvQSor7Ej+IxQWsLi/BwS3MwRgaBJ6bLFLyMB2x/xCBR5bUf
ZnP/aXmJ0K/VDP9EKbzuhL9vnUKcwWDYb7KlN3C/NJ8njJnQOL16jC0ASqL/EpnPof5iaFGRouEr
IjVSRF/mtHHNy6iL30W7vew9Fj3hd15CzeG5nMxGQNZqIVzHdcImXVTtbGRco2pLtjf9iM2ZfmnQ
62QYsrCCEwpZbPB//5SfDtU/H/jKTU0txJOcXZGABNBNhxJ9lom+fV4pMemNq6szfZsSzsLmnFQN
/+tXFt6EuFpowBdGAfej0oI8QbqDZTNsyfP7tm6F5xoZGSHogyjX7vo3QGRIykAcD+QaBrwtM9+d
oWmLvmlsbKQRAUtib807ZSKQ+6h+MpPklVQtdVmwHuDh7x81bYEDr9JfCh2gXZLdBg5HEc4hyW9m
IbysqmavJEMYP6jnaQMzK9uO5i7xoU16nJvY92x3NIst+BuGJdLGa6TYP093LeTS5xv3PGGYTVrw
YYdb00zhlTFZjtHWJcf2xTgxxdevTyWFlC9gBj5R4ziA7uqoGAVjRR6noxTEoiPpiATRzBGW1xTH
3kutMGcAB4991GfT8f0Uh9OenfMyI3PN6Flj7jEaqzRjZuK0Kac2Ux7Jjh00wRLj3Y0kyaB5BfhO
RYECg9pyVReE24Q7pV7R6XFw5/o46dHEFZcpOQQD30N4hVdWZsF7CJlNCYNXjDFEFxsntb4kQfBj
qvD1XqWOCHh5If9Aru4ljtSRXBxOWBjA2aDxiNBNWzPYNwANjvyAPMarHWggxYC5oz9oQtYyu83X
UEJwVHlyfAkOsjjuSfWR4kj/n/zgldOM4bEOV/G0jnWyjhrzsLPELFppnjFo71BBWJ7ISq9yXHE1
NWmOa51vjjzTPnd9pp5r9W5o5rC/rLGsLdhwu7ZxC/Dld3D444akkTsu/0KeiQhQz5J96+7YdBkV
Z2D0dj3LJhiTh8gUiViaSNEty3h71tw78wgEGQnj+0qzfpH1p9pWc1dYuZXwXhCSM/NEw6AJccjl
Ru7/K9B/1pcyQjWn2+iV8j/8jYt86RjPIQw9/FZeSH0vbwYfRj9W5a04W8auiqW6iqugxJ6mORzz
m/WuQwKL0mVkwGLM7h+k2wbbQy8ogg6Y5jCxVU4gL4VU5ZZSV00+O2MB9gXzpC58CL+0wd5Zq3tw
viqsGM/59wytul9rWSXWXYLFStCkYjpINPpqcHlkOQ7WeyoifEHkpsDj1/AAbRAqZoXdf9+b4Ews
jNlQAyS+hLyit/1ld2wKCcwH7r6u9XDtp80jSIYy393aOhULlJCcKdirThKwZzgA/3/oArLEHBMx
9wyp6PUFbnj0pMIcmAeF0guB8ReyYiA69atblWI8HIE5dQgxcg5Cb4/npq1qat/lniGGeMQ6rXxp
ym3h59oYO/dqi84WDjzAvb6S4NIJ6bxgmT8LVI2G4NvKuzHk+BDp3xQwLp9rZWSwK4wJppel1WA8
E/bHEppfE/cZCkAOOEPSq80pV9fTG7IrLi7+83Y9T48KvEAW3dYSZ2w6m6pzrQbBpZyuN3ujS0OD
o7F3wMG9vyP4dsxe1LYwUuZbgBvklU+LtQKixcZhp2rscVykYJ8WEfVA6IStr7HEXhC6VFqLNqLl
GREGT81VOnH0xTOdOK+tzHtR7+DrvGZ7FOqM3QYnkTFS3JOLXULk8gNQCvbLQ5FiwJAivVRfmKjM
SIXOh7VKtkLP2C5kaQfquo3lNIkWlCMnD0lQZTMI+eRrlIj3SxfPYnUOKR2NXHMZ4+b4PDLc8G7Z
Tm84jj/+yXyRQMbMreOM+gWbLWNei7HU2U9PFOw3plEilqFyMsNxysZ74LzdaqNJ/8j8NOm9MGLa
H8b1ZvbW3GyG5CtWiW4QmFqEhiZwoSw7sYsrf4qohG5yAZ+jf3c2pbmU2vIugnD2MRVtS//HQuJX
NEjhwXDEdSW5Rbr3RcPekr5A7yjF266tiKewPJ6kl9FFJIzLFAnUcCwk6QivxmPaDqnHAmkrwOwu
3QRAtuqis8sPvehlwR/sih1x0mVVb+RhkDEb2oJ9Byyn0xhLqgFBS+iNSYSXbz+c+XeikUCqWCUf
Ap+YBOjYwSGEY6jQNJUImVoHAVCWiCRPeNki6ekHEKaGQ4fdCP3/9szdASdZj/Kq+1UGvzMqE4Iu
HFmaUQrpEiteMS4sULYUZazitJlfFWzzu9I2o78zROVXZXXsnri1Ld0COS2DsmM/aFxoPslzKa5l
7lrZPwQIk1auL4Y3Amlr77rm5zagvogsLoHd45G1u/eFmqlrNQkGUU2FIh+fOgFTWE8dUXEIP4oT
Dhf2ESsHCqHkC3ZzReXAOHhpHF2RGA5D0LJWwNcmLyhARyA4iwc2BPW1AVE5ux40/Ydp8X0GQYir
Cox0xfePlaJ5JFIqf4WxvvKObL/CksJ7+u5ywQuY2R/pFpisteMEyrXAVah99CVXwc/swQMwqxRk
VPRjGXk/InfKg0ZSNZTMpxS2/lnuppW01JdwVwuVXhsvu1CtnG7wkIy0Wsdm5JBrY2aZqyf7+KqF
llJlJ4KtgDBIz2rYJtujAn/6uUO9yLjKzzeqFvn76Lu708MRKnePN+UYLxoo0xUKoEG8iIkJgCf6
N1SqcP6pJ02Ntt0NSFoouoixFbLdz1wPeADGPc/9/XDK0bOTgZm7UuPoBzTJ9ZSciHJNC6nJOnq6
jZs25nyOqmoBfGZCUYxrKF99cXAfU1vuOwWf4P7aK+96YPQt0zMVdyxC4Y2lKK1MroG4hnIGkLF9
io6FQ+k8dWmTfUq61PIcq36BOQ77Cggx9IwIbvp8/Y41Ug6/DljHvyBegkUN+2ghdpeER3ObIQ5G
kq4tqklMw/PrB/YLQNdZpUc7h+yH0mST+lnbalfWgJZSfEyptKgUVT3NmtmjNb0nHdyiXZXnIPRM
xrrqQWH5pRAMvXt38s/CHYUw0jxO4Hw3PQjAEnWA/sH4kofoNfvxw95Xnwqw54AIsxP93cjekFPM
d2Tm4ndvqqsiKmXhcHZfzb1iwd7b6QjTzkUs+hBf0CS2ceDF7q8mZpzxjmzsBI6GPJzNAfTorKTm
HwD4FglfFAh8MpGtQ9/sA6v1HVhf6ELrr0yzsuGhHTJ3FbkxpN5t7HG57THhqNraUlaBKvHicgPk
LfmjHXdeX/86IKHzFBe8pyefm7fY0Vjpy2IkQnkO1HrZqV8AmZxH37QuEfn+RfdrIkumRvQhiKo/
1qxNESAu0enDwxVc+sWCaF2jsqoVA48M/2EyVpANz3YpD6kLbGOvOtDkDoazEIAiQdI4EEuFSZ9L
VdIFr/0YDcljJIQOvfRv0XUptzwwbpV4zGm6AI2EwJYbvIkk2BBUPoEbtfGbgbuMpWLs+nyBNr3A
rgZ4Ez68EXXJXpyNBmls5xlTQQXB7rIjDy+k2iPAS9efVWXLdikM2IefaEkqW2Ce0Forbkx7L7cv
9Y1HTXWZTw4ZI4OEDGadxb0P/X9S8DTBxunBprZzd+Wot4yD9xPAeyqSvXoFfuHyLSTvub6Vd4eG
nx+vHuyQZ/Vu1ZkL/eU9GgmvLHbYdDTAAIcJ+jvHu9OqH4P1W1wGPX53QGNBRa5NZfyM8Kn7K9LX
RZjxIgnPKoCphodT/QqYx2BTMLCaNTegcjA/QlNvA6pfHKu4z1bpNItXXD2pRk6UZ9lCAkeNGPhs
IYv2MeybXSxPjy/K/eQT/S0LkzX2nOPl58s5853fS7sOC7xAkpHSSyIacdjbnpDFHQvA+TTkn0ED
W7tFJlLiYyM0c0e3MC8yX2DQ/6jhk2jFurp+i50qAZdK1fWRx62uwYzQk/1uwysp5KpRY7cPqcbn
j69EjIjwA7PktBssfbDW3zDD2aaecRWLCruru23sQR8g1+xuhIIBDvWdPaPV1wtb3oyYM854/wJ8
bFv/3a4al4pv78z/xvqKproLLnsyeVcPHZw5XCHQwJ+33vjbR1NU04urFKhIQ6948MP2cQvYbzYV
Rz3Wa3fk7jABukNr+foo8bDAkAK6lumn4AVHYcZk28rMIypvxgL7LHilinvw8oHa2J4/soB0NjzC
+6ZzqVjyKXcUT6G1WlW2aNi3WvJsEHp93XWDRit8pv5kcFlaISsJJH3gTwdvQWVRpIfGrCKkKP05
b+yTmrNF6OcMOJF4Jc3kJFpo1ws02WXJ3ErbRob3VgqMuH6VZF11RKf+IX95+USpyGSU3tXJWZnZ
wkCDUx9fdkX+ozT+y4n5XmDrYLN9BJEWaXw5Rae4VyUTfPwzNtn9f7TN86butiSK0tC/dQko1tMa
6NLVYH4fptvpscqcs2t+N/QnrE4+5ENk7CSHbOYhO/VUcjDof+mFFboKnQ9EoimGFSt//7/gRVlv
bgK9gq3keIxJD+3sznD8+6AbJZ3qmX6ifqNkSt6HzqWa/p6P6qHdbfCQxzlPJfTn9Cac0nGGGOrk
2X+SOEZLJKxkhWJoDiEcPAYlJEvZukHMwNeV8z9djK275dKAsFFoOBS0jVd3eFIAzCaV+kddM42r
Q1daJBnIa1MrxXNx9zbgBC7jfHESkepJZ2zha+InsG06abGkA82aJNViTHn7MfdwqIg/VnWfCQ+o
5HlfI48jfusAjW+i7d9te5Z5BVuemhkjBc93zsuVwV4e7EJv6oiE4AdY15f3gsgMTT0BuDX4oD9u
ATK8PyDqwMmkj5hEkmISNHPqRPmuz4Bq+/5/Gjvlhck3QP1H4P7zcTPxTLrE6PAqIduog7ZlX8yX
gp7RUxXK8x6AC/7zJK7gZKCkVcjc28dkgW6dmXlANoNcy8UGbbwDzwFhtoPiDqE5EbmSUeIXga4t
acFKOXBbvL/BorVQBQu+epjQn9ICspmFP4voKuIXA2IXS7eAhvlK2IccLaGUYTd9F7MjK1uxWWYS
+maurZu3DbNnerCiFcCD5rDQ1fEvO3XDP9G/Z4XB7ojuVb8ZyNBHWuJi481oZ5TeQu873ElQskeB
mVl3uQAqHVn31irC5ek1whZ1Qma0K7mqazpP34R+l3MRBQ5D3gGquT7SbynRvSsaLY9nM8UHQD69
OfnYkMpgGUOmTWUjZ9vpUO8InFUdwXMWqU7DGS2qAxYV15PHt0NFEiWtaqFwg1dz0nWN/nYZMScZ
Vs1X3Gq5UOSd006Iwvrl8IHrAm+mHWGIWhPia2P1PB5XCJF9NTi9mXasIY0ytNjC8z+65jaJHmyf
uME6rF91IGEruIqbAfz6x9jVXeMkFa8u3ngyJLWNLYZtOlCqMPyhX2p+n8yP6HFHPToA8ka4zMln
XUV71Ajv8XQGYmhoaXcC3hVblDIDU2hKhoQ379N/tNPz08PLV3iAuAoX1Ano1lsGiAd8l+tvwqBg
WSbnTvUJtHyHgha9MwKAaAnRy35o7+iFPkO9A9Yo9Jo5dBx9G6fLwbV/fa8c3/7kPbzvqFogLyyF
Fws4JJsBXBti4KSOePEIATVerCl+jDbXbxvtIycMvqEEFwqpzwLIyBSwpDpidwNaII6u/g9cBYbc
szxCahZ7ERGSDY+EgHC2yrInKUUPI7BwsJ/or2ucEOaDP6hgR/3UX9+sSU3+PZP8oRqa6M94y5QW
TW6Om9IIiNlqfmIq9nHNDen8YkZnAP8j+N6nonPnVKoZWrGTg2HkFPaPsN4fZ4AW89M/bpq6YZ5E
oktgeyJIvo7XpcsYASpd7+J+N4W9nFruPGn7g3YfxVxg6ThQaxg9BBNfk3EsXOd00V2tBraRJfq4
fGg9c8W/ngpBHMyW0VPcOhqZNCezvuDSY0OtKm1ZvC8b9gQ8PN9E5QLFyjm7ppnacldZTZNfjEmX
lHx0o6Vvvvzs3EtXCV55glGKf7wa89lXfrb4FDb8p0XNfxnDGkk+dac1+GwGye4MLDg2uErZ493u
lDp+c3xBstNJGrrhICeBdX03kFKd6Oi3v3txr+8zfqNM4egULj/dDuK7ssRPUKUmDK6B+v/ujSnP
cmvnjM355mmbc762jn5c8roCgIgmzCsvAITGgNyNNv1Ul+kQuo/N3o7RGm5ekUcYJper2sv0olj6
yFNZy36DvONBELDhKeVQp+Hn8aIaPajtLZkRaCiEK0eu1ybTmCyppeG9ahGOVjiv2zSZRzunB2Of
/u3J4Qril6xEYET8HeLPRPXxR6ZkWcraRMIz5Ck0TjOQYqqHQ5Ti7sBEfsJus1IvqQPz1cTVrkQq
bXMqKfA8a/laINNUcIbNnd+yZL+6nrmQzfCxjIj0yBURBGoT4D+1uK6ZbcSJMOzCxc6Ei7ML9MS+
1BqQS1qwk9zDQgxx31JK+9wJYuG7P2qb+RT1qj08Waq7pcpz/FSPn///qQkYoIRkZqpZy5t1Moue
GpObini91RtviHVLHHEVLBmHeP80RceKOygR4iVcrHujJjvmxlyxg1uz54gBThfYaWkoXi5gW+xF
6FgkOvJYCw0sHtf2HFJ57Tisda6QXEIRXlaWhYhmqKiqkq0aMtMPdMhldHEpP3mYs5eK4CEixJ/S
RfXLrrBXJgSNrwOOvISHEYiuHS2FmnXIXsI93o92UfgO/d9KptnNj+y3X2+P1gUvUi6RCS8cKvyv
Ew3YACyugb/xpDwd/24BLVTjyw7xFK7mhPrVHSrCSkANqTcNj2qwA9fYyu7vDGJ7G1ZaROb5dobm
PBNVyfMq4R8rlNdj07W8jwCT/DB899yqQE8va1PcIyTZegb66jRcTA6Ls53LqvqP9I6jkO10meAD
zHsbQ5WMFQ7S49iZCfM6vFDWFICPdzsFQFyLKLw4RC+MDuunlGbHsQJ7ZTzSXbgagLERgUpYgQbf
+JvH6p0BGZgFTuWi2Z5HYW1Pp5EoHsivXUYvAZxrDq4/MfHMg5qJKJ5akYUmiEyaDUDl5qJV18Nu
uu+hedi3/vmOSFa1TyMUAUNMpmVZCnQdBBj1rt0xs8qD1aTxciS1TnflYvJ/oWYnFILcBa8jZsjz
KODl2RTNMWTCfyozkLD3qPzMQ/kPLz4+J0DLfW2QsS/LkfaoEX9MmyvAJq24W2H+7+H8q1LrU6w6
0QM7uFXHejLcGRVTVpKdDHYiZaGKVT9TOsET76cB6iHaKZ73rQ0WOsEDUTXdiSFzkZQPBnwyVJsp
gfOzzU5ddHgU7GAM0qxQftYGHwDBShlCwpZMTPYkwIziKRn7UCbYOI71qxYS8z23P2DCVKDfCXyh
WUK3VFRpZO3ZaUuHXtwTvSSlqvmJaPf4Yhq9mV1xlPoSeaTxSa02DC+NJgGmfc68fbsOLlw/kfAv
z3BA2233OEW4udILhIqSW11r43vwxjNno5ixaFjjx7sYy6Bd/kBqYNzQv0HclNRhpl8YTOqSdy4e
Wamax+eLOSXs0PlVoigpmjHX3Ly9mJsTyqnEPK89fyDXLWD903idPy8VBMJo2Ap0Qwq8j6S9U0rN
CmwWzqKVsvMy2Gci8qqM/yYZuVb7qc3nJu37BY8gRHmfMiTKRzDVuh7RsAbyd8z6XG8LSPsm0Y3h
J3YkSEHWUmraR+hZDfjnLaBeXzn78OgJ837h0lu2smY0WViGdjv0loOcpeqhH/qaJ5xAVbaiop/x
TRF2ArHa6VfeLX2ayryrfmdIzfuGgH9oqssyovAgQsi8bcknjYAGvfDf68C7AVWQFHNQZMaDQoin
ltxaNKeyR/ALGuTb+Q9rmfO/rEObdvphn489heKiI4WW4HavA9Ht+g2rGGjbR5MgOLbRQiXJjZls
6Z1JJQs15vOMTUeHLFn2RZrn7CPJSlQ2J3xrUh2iyc8rCRYY0mwijak7f7fEx/FhpAgJnrLGMn/7
0G30dSfc2R8SpsOwxX6Ycd2kldWa40xlfmtWkXdk2kKeHVScUSXDsoLLRwZI2VrtLWtWJFQ+FVeg
a7VLD2kwpCgPdOmY9EsakJteR0N0ZBXyex0oNm4NHnX1hB+hj3Jh/i8SDvQrP/lhbLaKHSeXDIFD
8Cnz7oDM2NRSn0K55n2KgJUTnwCG5w9GAfqqiIIT8/hTt94WWQA/WtZnyv295/2z/QNVo66kYx3/
Yp69nbHeQVFGLBeuGPyEgk481AOQSEUdA4tiIsGEn0Fi4X+Q8aeqvfAK1Inuyzjd79YvUHYKG9Gu
aP6oU2R0hHbuFEF4YII7MbOlp59XTaFtWwCMxT8I3lt73XXjCDYQJwTzbK9Ud3NtwwAX9IwhmKlW
2HyVRgTsdW90+ygVxbbpmVcAW7DW2rBgcb9FiZMd6aYaLhrf2UGTaYqW2GvVbi6hIX3MZVKDD8EA
1wlVdRzxa4NtIH4T7CY6eloncBp/s95Ds9qkrWxkrc5XV5YQBdR5zpFZ61vyNI/uEwjIHqdKmf0M
yOeDR+8kM1Z8hZ1sUrG7YKOCUjY55naHM/XjHSk3xMehSm62il47gG3e2iggeqTfaNeIljjFdngd
5OGbnhE60FjNmRnzLiNavncPvOMSOfbpfAbrQGnBb+k1+vXWIDIrC7bmOrXjIKSrpj6DlmGVBlTu
fKx37lg2s5D9U+4THkyr55nw3Po59bVhgXfsB1YJcY0EA07GGN07nheRdqPb82/xfiTYPqV1SCmz
EK6HmZfRid3INzYdIZK0pKXpbZqNg0CYE2kVlwJI+afj94eXvEN93CcUQOCxsyVlxc4jB1isvkqP
R4WTOMjyb9hZYL+MUOl6vBwZp5AGXVBM6MrXHKej5UnVaF2en3pzT3KlHg2Q4/yxJlBsJI4O9JtE
Evo4JRDMzVZs9NBK5noPnkUxZBBcxfoy3f+KePV0fwKVJli5GaqoDk4Sbg4I+gdSs8gHJy1cSbNY
dkUiEnhMYxBFP8Bvxz6F3ws88P5Q2YND8TJASix4TCG+ZNK9LGgZeZBl3NJJrPFMbb9xzJn6OtPn
B6893Cbq/r5Cu+9AankJAQ+WJ8+EEeoHgyG0XQF/d0I8NTzeGte3GAP/o1xNmXrDpi5Rjva5Gsvo
ZXom8d6t4KFvJA+XviULHZVffHoonu5a8FgK7+Ke5Q9Ti5NHSqWgTu7gSlwXXOwL9TLs0Mpyojz8
IQrAWhhJu8+81JJofenpesW+24a3Z5yQhROCMVGHl3I1nsB1pXYA8ukJKjMCyia+jj2KyhskfBLW
oywoKClSwrMeE+M89poHUydu25WwtixbI6iK1i1x7rqEgv/iC5hJDf/lsGNP3JkWoR2gNrtaB6w1
s6Xv7T7VxaGzCsEfMNT4zvD0nktEYox+lY8tySqqAP3BfLcfJSjdE+BslxbCzinhiyH93uA7nzWs
ff4crmC2zk32rZD5LOARcSXvKMymCX3Tj1Bpu/qfvcbUrix/2RGlD/8CcIBHYioQecjMH5p8cGmg
9GJewouCdLoi5JJMpTEU96OO2R/DsdC/7ghk+lb0WneOefH8ubSBhOWwopfuUgknSMEtXUI+mzvJ
ehw0eAh5IY2iD5VQjZaZYEjoDY+uGUSzVq2HX2T99x05joqkoIrg5x/evMGbxiroS2bo6pMTZAQT
hZbRfwK74465Y6gqMbqr4LYZeodOtIM14kGeOi2Bl3xpMDZl7kujOpWN90+tUpMvkRXViypNrhTv
x55WmO7Bdrgy7wwQOsEEa/jvyHAh9P7swu/j+2WNqkiRxzbp5HFz9lLHiqG7HBbgk+fQvpE64TcU
pd/7Ml58T59qBJRfTzazPSYG1Yz+mr9EhZtLg6+CkQR7LMLOfB4eySd/tA5TzytjXQsE/QHlbLwU
DLscICiLQDSXLkhF6hQq/5ZhJ4YHuCAP/SBKknQUKeYox+l2j3MZ8r0bTlGciZlCEQry6EWjGiZL
J2YIjRTMH1XgaYarIJPPAEmlDCqPG6bPWzNHpTZSLlniQWXCpS03t+/TFWwgSvVzyc1UyipOCrRL
cAThilapGhJXfjyqwR16EaATgrlSFYuJsONpMyK0fAkKVFdctcRcwXZye/MZhYufYgrbv53E7Mvo
XLtwAH3cdiPZ2W1nWh7AuNNuAqu4hZc0P+PzLETyhKZXiDgA0qO/6ECMBaah8EuiPF5AjagxDnaS
XrIIoM0H6i9SfdWSXtmgRJ/RbbKM9SgQba1P/hjZZFh0RwiX9Onm2lDM1OPHVhCp3/Bph/1xFxwb
OverrdDo8xUlJ9gZyx9or46nKMgJw3m7QxDEKF1FAC0pqFY/SI9Vj/xz19xnxpl3Dg6WxcmKRwt7
7dj6fr6bNAbaXulzSPKig/A7M/tfL/ArkwVnV+oRSXAdMg9iOo8pPGAmW7h8OtWxjNdK2F7wMMQ5
JVc22sTU2aYzh8cSxx5+5G7HwbCB0aph4SHGhgItmfyh9U3Oac98IIgCS3jfgmzeiADwycuOYhR4
dfJpZXzTNmR0y3nM3WhuWEt+ZPnYXMLZShqBShuCb9ladXo1T86Y6HwKZP/lHKldWGNPnjGX5bXd
gR6huTRp7Si10K61mW/NgVXRj1KUFneGFPgmNByn4p4iCPmskWaa6FTkGDgcLmiu+Haa+2+8JMNB
1NivgQYsz/WpVgKOtE6hBwgzYgIKANgL4OZsvUItkQ69RTp4D9laLfIqVmRDxzh7SWL3LlVqCTad
fyg8e4qmIglj165Ov9rv0dONvZWjvwi7mUuHxkQ2BrENT4Mzay4gfCNIu/tidtoIv/HlKX4kW0fx
8d+lySBHKBFYKHWBi9mzxs5idNeaO0p2xdZkqNI3qexSMMmHpI6/vS4CsmWbqJYvznKxhmpImOTs
v6xYkbJOnphuPLywbS2QWjo/crVuR/8uGsinrgrV3hrWhfwM1rH0vod+1mH9CSII3z+l7j1NPNXo
+OH1VgLtWYZELUIbkmObcFmCZYNttCMIcyZRmsHScF9ElkvrvUxFrYF+wTEDYCXVnQcSqVS8joKP
P8qVS99NKl+Np7GB/4xzkXNY1mv2tO2YzLc2VKVYTwG7760SbjLlhqv4NBiM6jyDo7cAgrBye7RE
AjlLr89zP/CnhpETnOlVFktYy/IyY3hyhqbMaa87tz1mGrkrSlQyPf/SVnG71j7l26NxFzOOpUkk
T9fihVtdaLJ86l3Z+f8BmRaZzIxrxERT/BSg/pLd6aGU6kPPBlKSEViJJPPn1Z+RENPsGJzMDGdn
HXvjD+M1dYM6veoYvn5Ap5xLz2ZxoqE+XRsd/itCHBkcNI6CFFCLfimH4G3c5uNZZGQdQgdbHkrV
V+SdVDLWUjeXeGSUuPkYZ+q33IVeVcT7h3ltbJTnHf+tUT/viiHcemp3zqPM62b8YDauZMrZLr5O
2/Vv6pzMKy1Y6ih1LcsjstEoXu7cD54F5cvmPcNSoO8QwdGbvBhsIjX6Oprau8ctNbwpO/VpdC+Z
HWn+21kgyW/gVrWbINjC9afSe/Yi1xs3jTv6yDymFJFGBQKoV2TZ1ds+8oGGy3Klh01kvXZv9KUn
gM83GIi9fr7rJ3M/78ZdNajT6qNecNuIj/ZtNhZIFk4k/pJmZ9hWZnDAZja9fbuzKHfthv20/0GO
jb0Q0qbnhjcK50rbgW64N4l+gEqKkd+p6FGqi3yew56aXLL6bGbgecA1lorVWj3StEBriTNOlonQ
spCson9blpQZGrgo7bnyukG6hs31ug6oMVzofEeVln3OxFfnThUzz+hc5qSZlDH2VT+vuFVmMnTo
f9MEU1lXjOCjCYdn2B583Y3NNQrEYhR7+QNdmDWxJ09YsFIU0vtH7yEBMTkt4vxoqOShiDlcEpdg
mq+50XhsJNq0cBxZBDIyxZKlLrvHmPywWP3QI6KN9KedJQbSjUxU6iEYEUUY7xCDmR24N2ghU5r7
dsJDBnQaSrzZW+0JIGqW3XM/vjKyXZwKwtOIAPWy27XvgmyK/uUCwOD8s+oXYMWIzoPhxHKd+1oL
2c7KN5lRN6OwsYtdmkKvJgFG2kRAgzRTWTCBF/fEnSxuOVk09JjaJHW0tFSD00Fgu7S3k0YmNPQq
GY/vvreMOwwUWOefkawduI/ZDvOqyOxWlA1o0idQKoskUbcMm+Jr1243d0qjnIE/x1ecS/lpJbOv
XDrLFftAwAGC1/Uo4xr4xCHSzsMOCaYEUl5eu8Rkz52X7i+MF2YyJejn69elydZfHA5C6aJjBqCo
gCJnNXT7KslxWsKVuHIaNIxY6qDDS+vI0PERHlCEvlJxZC8+Sx4O35QYEVrxbj8agmIGcGBNxJAL
HXPvwCSIpkwhN/EUhl1yOG4nkM2J0vCv2RMg4Qo9z8tCJuOpO6m8FvCh8GLDNvnlHWoe807JgLmj
Q2Njzu/Nad3GV9zLHeMmxOrB0/OHiQIFeJ/w4W+Q+/Pe3nQqANH+agk19CvqW03vWuTCWxkqYyUx
AEF2z+PnWnzhXVa7hLL8QNj/1oE2XkCTkdG5KjPQm88YYTiypoyHJL78PM0oxQ6HlotmcxNO2/mx
G+GdP5VBctmfN+i2M0PeeyoD/TCYd7HhdtEvWKid2riTSvSIIwQ3oMG3Pg8kUL5Jl9aHIHzZWO8z
JmLNEMH+v4hPvgn6jJiJuSMfRD1yWKnm+MOnVjpNc5r6GGssm7FNM7c0VmA6+oJhlqcO9z6490PX
XXJ0wfp04SEBr9wCMiIvHiLVWnLiBWNh+G/r/xwrYX8FaKs9l5wyZuth6PkjSqOIvRbFakCUqHcf
JYq+CUZz930Dnmszfej7mImi2vt1ps4jEHCi6sJrT+t2i1dgG0C0/wkDfLoT8ALYZ46ch6snr6t3
sAxH4RR7AiSkI5YrRrgKWVIBx3aTZeVeyXJNvu3XYf95v96VwzDRi439y3TvtXDdEg04+0AOFNLo
jPnVPsb29oE1b92S7HFI1M0gh7Lct2Ad/qhV0ctM9XNHWxeIoTgUFmV5euGdsAuyCV7k7hsxdxuo
71ErSgk39goCK1JwqnVYhYWncIpl3MCTX5RY2YKhmdi+xgxxyDIt4YcWOxGFk89sAiKaapVEbkox
M+hDAN9saJf3eO8RI2C7JjjJxAePCnZLK2u3RMaVrKQlVYkSekd1k30efnaUxsbib9Zj6TxejhVU
Of3JkUH44NskaOSKtyQeuYMeZxzhKCluHNqpWLUFOuyh1uohJSZIezJMWBPVZtlC2KMBqjw7U1ko
Bdl+fxIHpRg+W5C3LrBfAFkXKp4RC7Y/ncayBopRfsxWKrJZNxgMBZ/YMzHnnj206tQjLe7JWL79
XphxobZriDm9zgGfAj/ETVixLv1Z1oVgxMsaIx8v6YA+ZvZEAY3nrZqkUYL7OIkD9ht50HOfYVAO
mFmUN8Ztgj5ciFpFvxugOKOd3ElKm5JUjFAWrayt+04jojPX4uBUIO+/Hk5gl7PPAsO6qxwaHTjx
02aCnkstszsQ713hnst+QoasFzgK+GySdwCnnGSfszkndbhwRRGubAe4jYNKMKcYl8NrNdKWcpaV
Qpvs88SVGxZUtQIdJszKLgm5BnFivlegV36sSFF+tRF5lBRAPG4PTP0N7qLeawn41leiGEUOEsJ2
K4z8E/NmbtWZ3vZ+mbjYoeok4WNY81uokY1sfpGm7GcSbSk1Gq6MRpCZePDd5E7ISOlqpGjvoK0U
eeJx/r3KfDb8A6K8dheNtyLdkgsZ5nR+zqDP8EYOeP12TYnFTfMQlAGdG+ja9ZW5KgFLm4mZh+Mk
pQXr2tzarIdavC1iQAETxhDD3ShSXqizq6IFsfH5NzodW1DKlYTQXGnywRuYKa+sF5UDeGorYCJA
oR1VOtc6MiS0jTM5DxkslCSSC6Q9rzhydUwbPxyUsQLcpSCK4RyZVkCsEgiHBpvNHLDG0PkvnAKl
43m3lek7st8EadIrBwSk2ggZEu2fdW8lEzDcEloppkaBF6ocuBW/2rPx7LNCEwcNnA7lPwFWNhE+
FXGZzRSR8cGDxfUIj3q7DpO4W/WN0TUXA9B7fXS/syeMXtmDcN5l5u/WGVGsC7xjpD5p4LnRjAjP
M4OsytujKLsX8y1p3bnM3z225uoE589bxzceF4ejMDoTL5niYFM7jYv3WVTFl9WALphFM39N38cp
CUnNi2ZtRKC9Ec6+hs1rha0M3jgUqckVJo4mHmzK4r2RQmkPdYTpuD3lwasfgD+T1twBWDT3MayE
ab7zZbuHURNuixjCPr62CtaeL7fpoSF0qpheB3k4TWkL74P+wUh7Z3aX934dJ3n+o/PQJ0RHvfna
GGcHBb9LQvQAt1GSe83WjVxNguD7Uj6pEn2k5jjB1uH+mCsxXolQOgQ2RAeVySIdJyut4A562knM
vu2Z4yaykQwf5vaguqG6x7s4J+9R85G8LVj3ihBuHfZ+miaNfXugNROIQYMSsx/weTA/l3R/vXKE
LGHwaOqiWT3P27CXdEvne5ZDOjCn5W3uelUMaFJU1gbHCe5PYYt2/5pN/ZbOekG2+b1Hwcdnotdx
ZKRLiYdv2MzAxFrsGAYNr99HuukUvR/GVBzswZoz8YLRclgF0gsSyhQ2gdXHqwzO5NiGfGSdDXlk
akCE115KtorDXqonyhvA0VAEW1FZ9Q7SJNb/lBQEAnHj6vHLGGHq3Tsdvto6/Nq/H8tPWaJ9n8zj
5XEPj/9D4Wep/ve4ZAeNd7ao0doqG+hOXye/BMOHeVJ402IYeR0OngnSWIHnxxYQk0x12yMM+WJq
n8pjPNJrx9jsxNruyH2wTZBNRi+9Ja4qT+433GP5IjxYSyw+BnssY08nimjDyp9yI84//xMIkIZC
MQJzsPMsEpPULlC96YpJV8/ERLbRAMhSXqoyvvJDS58AS33h1K5jyD/3mkLjYyDqZOZIPf9cKJxE
18Xn9xtDgny5GUXqQ9ZQQj6Ok/3dAdnV3vdr/kabQpcxsfCrx+yf1P6pFigy3BTyGzT+9zBM9fID
RnmJDebPeGelPkQXVm8MJQcSP8nHHkzzbqMm8na17WxRAijITHuh050zt/iszYhFy/qcBLfteN4L
Rt2Y980GQDLPGftYOGdhReqgIHRf/fDbK352l+qYHCyB9gA6e4orIIi3EAbK4cLjwnV3gkZzYZyU
00DwVfKmJNyW52misJ+S5k6cpAewR2AXgQaa85eXRjQ83d5DXYAEVJV+pLOMVAIC45F3H6E3uppa
l14lRdbP2389P0x0mjnFaFEq+gJy8oDJvceU0r43g0ygxlTVqkCkdb4O9kc4m9BZUbUdY0aLfmPH
BOs/eQnmrq4Rl5MD8FIKNbZKTXHfMNJvFfQuJVwsX6ZEKFBz6lcXpwRlTseJk7SVCbyg0O4GgdzV
owWWuE4uaWjV8S8LE9mhos4o4nlOw+AXG5N/f15m6167SGbciZ6PVJlTaqgd/nUAFLfFwnB71EMy
G3aitteQW9F9uF7DiGkULaL8CKroaxjAeO59E4QwFdMG+6gPunRkLYK5vS6zvIR10dN1W2d5ydre
wwEeAwpY/KE/Ts5Hs01HRyY6Kr7LywGHDYKQ4n03DLokcAPbkHi+AKqt+YvWs42xCWu+0TnbjGl5
ebgGaKMPVFNzNxMYUanLK2AFy4yhKFiz5p2HJKKlcC10X5Nwmvj5PjeZGffUCjv51kGYFaEDqEQ1
zWoxFKEck5ZJJNA+xjwQZRp9TmQlpCitj+Rf+hoiGw5o3t+BlJUcyeSECyrLR+oDt8XKn9cwCbSj
u/Tp/0lcaI33XPzWBX+7PNI9VM4pm/BcpAuPlp0I8o2w7XSu1DZ0vhSTh27LxH5/uWk5OIhfUByf
3dmE4rxADqnx8L8kgWYB1BQDeBJd2bwx6ObbYd9WyG+2XVcC0VvkCstVgZZVkw4Colpmj2pkGVeL
WFKUuUNONQWzinYLrq14bZxrwLyQokYylvOLOyWc7xW7Vyu09KJ5FyCoawn5mfH+leSLL2NAlkHj
Ou+HHmKoqtIVvt3AReLIFFGBJ1wVVNJmnjE/HBNg4j/LgJlCTGoCVMAnLFwVB6QgY6IjslxmwKWG
zPTYS7Hb9zgey2R2oVhbpxrCT83J4hUQsU/qU5eWIQNSqdBVKiH0fhSXt0eB/9VxP4pgAzeZdbU7
xgqjQJt/VL6C1NI1GF3MetVKFtFUt/LHlw1h0G+7JKYehVFe6KcCb3op6S50kRoPR3c2qRVu6m1j
mZg3Sh65Amf2Y6yjVbFdajzPKvXaeOQ+izewVyO2pTDyi7BGeJKWCG3gwaku9SfI0sswxDzqI6uC
vstFHtqwoY60OKuWXx6MViqAKVVE9mfEufrq0uN5Xm2sNv7V1ZlpDYDqiIet5GivwVzwrSVaISz7
cVIz7JXZyWj6GGImCIrL85Eza4M+xbzsrnVcjZvpxNC14QjemEixTmctlOjeK4MjdHGClvi6deTI
mrZrraikvDqw5Xp3vnJJXNsbeRi+Jw/qgfC5TwHjI8CONcDGP5lS12xo4qT275qvqVWnqL+xHXVO
DtuECjc4CXZsDjr+j1iFuqkG3m1aA3+dDI+GUGPOhVrKGAXNr1t/IPEcBbcFI1nmUcKlZZVZjRgt
9hbsZDJVJWPg79q7gFNpCFiQCec8pTUA5KyHVcdhnIGtiKypntlR8j5boPMNVxY+t+BUhrP5zsKK
8ERK7fXBmdZbfG//QaZKrCiD0z4zy21rVIe0npdj+y03dMXXKE8rsOc9SRfzbOvmcbA9SeadKX1c
tLpYcWHo3e8RQUX4hN4xyNiONR8KMrDJnnDGi8uFrue6GBHAAwGYi8YUV0q8754FaOybaSyVgNJM
zePA4p3RwuBG72jToRQ18puwZfCkSRDsBeMlbsgs8K51bhdd6SVsB74VjyS+5oEVwhsSZ2AIwkZ9
lyFYHcC71F0Qedcq4ieTjCJ5Q3oFmVoXLu3VDrpqt6wJ94lJcKjvYX5h4752FJJ8hi6bvABjDjI3
/qCawV1uHYAWvlnBCk4fabJ/pXooNusLVAY9GRjKlhHjcYWbGdnoOPoSNMpJ4nB+ZjUk4oPPwk0u
btDB3vlaOx+37HbNlIgeEeqHILNDgi/78FqOwqRNivDFawkLCTfsqjEh/B8qHrfZlFfAYSObbm+8
aX+E7l5zgHrKBAxjD4IelJ+Xq6+3PfIBjxXQ8cqQCZ5nagt+sUY8maFcw92cwPpWJBDNius3RsTq
VrTxgxcC9oIJ5IFtmEKESVg7GPe30XK8MiRpPqrfF52KwH4kMqxucwuvqwTPcXz+JmbATjgG5akf
bI95+tG/FTemx9NLC0WWN90OXN89iYLmQLRSmTZ2+nB2lVJSVQPHrTpdsZi8DjChAzwko71y4S46
fn57YISQahfN6z9aELflPga0+ndHRoqeqmhd+VM+3C+1u1jzmHrgaW7awwKIZ9mctYbNopUFuFFf
75SdF46k0uqR6n3DHCV57+SamASMuwHqxoxQWjptk8TiDLrN1gW2FyYbfyXWgcMED8nJThslR6hq
XIE42VVwAfz84Ot5MJLqqj4sZSL//XHO7jy0vQ2jgtjrAlkvyYPdO8mBnmDLjGVRyeRLff09uakX
Dn5JydGvuCeDpESb9RA626tN/twldC2LSjXprrD4rh1deij9WFv1vNu702BKx0XpH9N4l99VTH9C
dn6ntqEyd7BFShZvXbIBfpv5uf5bP8v1VJNpQaHmWbSdzTohhV5pR0UuQVWqoQZAOszy5pS/+3rY
66D53sfrfCE7jEOBsPqMxYatjaZNo01T19IyxkxjBXK97gtFkQKttjdJqk9XXk7kJSRSebee1KH3
JnTAUfa9vqwnZEG2Ox/nfDEgYECPTCHh1ZqnkllM1CPvcCLg+6tTxw3tAw/9CMMCPhv65TiFB7Fc
FCyy7yINMwUkhfvtZhnaKH3WTDnJsGyBKB8kkSbDBBdCM8Dr4E1C7pTYmQdzeWBg+P2B4mXxcJ8L
14IEci33HzhYaNhvw92EUNZ2n/n75uT46YznJ3Z0m4qG22JvjXuePEykm7op+EfZAOnBh2RbalmD
hIrbGzOvIMImY6jYaRXsVMZkU1STk66lKOk2Todul0SBrbOiNHjSXZtDhdyeim2DRPVFSIPnF9t3
JIxLy8xXJPmvgJ7g0E/QrNoKg4jMgRtBdB+eh45tSi7eBi9Z6VOZVmAKlZUPhtjyRzW2yd/uuq1T
kN+lq5kw7sRA3aAwyQzExE9HO5ojF1jW4MnUW7hVp4D0NcCbN93lZUaHgBWZ3xHVi/0mu+aya7Rd
LydT0nDxnOcd1C5BZYBxnPS+QG4x5EhauIM1Rs21nJv8d62Q432gUnCVslKNHtT/K3eur1X6Aetx
IFHwt6Szzx2DMNSwQuoaoZQk9uglqXQIhFqqlylQPIvvdA7GoZ2qzokapRSBbtC8C089TnAwfzaM
xMXi2eTLKnpAzkFn9/w2odiAQ+XXXWq9lLGWz240aUdoubouWQMne9g5Ve5Rv0Jib4Ib9QHvsozp
yx1WAWwpX47Z3i4scchTBsM7DM6W1nIyF5JaxFYmpzE/0OyovDAGCJoTvrj+pEd8vvM3jW+ttJtd
ASjxByK0UzOVcurCJG3VYPDe2S4whs3TPYWjDsfLkEdLBvl4SBxTpyCNWCKFVgSQ5geWo3U40Iq0
EbKH9ZqrBMSLb8UQrm7QA/K2EB66gqNJEwoVjwVxVqncnCVG1kYgCjdxppJBBwpjbB8sFcdfTcl7
csW80/CWJb94os19kOU2Ikqnx3B7WtgL8pOeq3xT/vZJbadTCrrjrS9+emFlK16h7wQRqfFzEo2D
id7UaQfuxdXndleOWVNBL1EHt5hvvFuYtO8n1bM7XtDixpCPLVDy13dOWRB4HT6vY8EzWBF4/9pE
sd99QJ6oqSGRNuw3Ag4x4r59EeSNhJKvt0YyTxMe3qdH+oYjKCK0tnULspjB1ZTQ7TPH6BlQM4p9
aUGvmbXERPh2DuCNp8IoJXKVErRan1KA8pRhOzQR4nxoDxSs9v3HTdLTKV2NG6xvmaH7bUqcqzCV
Z7fDizXhrMHtpJNeEkQtKgqH7SyBefh8GPyoYzFglqH4xdMPsaRCQi0RRHSszWkydO23qhNEjKsT
IE3hqh7cpIe7cxAdMcXdecHvPp84tZWPFEoCrc19rOCohyO7cLEJaSQCB3GnJm3kp84EQOBQQnkV
cJe4kXOTw7d2rb4IkVVz70ugJcCMToNAodN9bJpP85TMLuMq7xjRVEphkTyKPxI/P8eGMUF6y3ZL
mmskrBtmPiE1e9bwP7ycvmM9LJfUWfveslHOkI/MER7Gu9nC/VQ3DXy9lg1BGYGDxiZRnpqrfXHn
u/mLq1AbhUiOdM7QKe3FBy2XuyL8nlW6ZF6dh1l8pUHUx+95Vvb5IiCXuhb6Pnnoio5xqiGb7yms
GhCDq/ClENPgfVJuKJdVFGxmm+N0Irg4KGnzbBPRA6Gcs+icWl0wmM9cAQbMOaK+6/yN1gS8/owS
M8yAC2x/0BhpUkCQCHRxRiUw51VR378RgKONWji1Paohm5Kv5hCvNP0ZY0DLxPHdvJfDD2oDCOia
Q0JsZnAksHNuws8SMJO4VF2vKhpVgp/XHeGIya37r83pvuKQoQJ5KM2PnDhy8bcOzKBEFDPVFmV2
jasVBvSETulm4Wuhox0i2I0Qxq49CUNFjmxwX9cwQlmFfb0ZMnhWMLVRP1VAX6IccVWMhOvx5Oss
Pr4bXDbwzVyUPBF8gnTsjPPRfET/mz8jeLEoUz8su1OuPXVQQk+1fgiohxOaTjYSBAN1/zV/Os8v
7EcvIJXcjFlC+/zddKw6UiFszQLqnm6loMYEfBd3bB13tTAQJTthbaaHWoqab6YjP4CrIKCU7dvf
0rTYGJYTnl4XoxLdM85X5GTcuRQ8lEnzDipGbf1opg2Y4sOuJdiGuExs89SzBV8+hm032TqoPYaJ
vn2VqgJkK80lUx5KQ+i61hq270aTA46UgtMSc3/TOT2cedkXdsCkK+faqmqlTINGnXypdJCpSTUj
YnoPc6I9WM/kOrbbs2elNHMeO7FEXqYROLTeSuSnAKGh0mH9trxUZY5zBzvWwE4vUT1auETRXyE5
qDNCWmlQJChqXr+yxkexaDopNL+aKZ/m8/OA3Cot1+xL9ygk6x26bPqVKL+VFroWmB7Uph915B6l
EuG4r2ajKDVY2KmyNS9/Oiex4lXJhrZCjMARtw8Jd9l00d4Z8dI4V6hmDHtLAGkwDV0pxKA6nWB2
GSLjP1rbB/uSJtqg3yfyJVYWoOU4KMNqe9/ft1+gLMWrLyKKA8wneZY2KR1zyRowkp0GOTc+m5/R
Myipr2wDY/TzPeSSmqI1cE+nbnGCXvNJBLrLkTrRRmj9KxjE6V/K+aJvd8eVQNWuYG/s/uGyO1Mk
yNfyWJli4e0KV0dhR8qhmZV6nX4Ukk9WkRHiDJG6id7KQv7BHtohEgmRF4PftBDsLOPDyef0I6Ys
A7n3VGjFAa5ELitly6sLhtEtDa7s52wR0Kl99MBWincL4Aw9uzCuZHXTNYyayhMefnp/9/tuN/FX
fLYqExrxNW2Xwb51qNVmFgVwzysotd9jjKEkjPz2LG0O3POtASXC2txML0sLpra2kyRjuiEKYJld
+9hxxA9UTRRGfpQAqh0BiVkoOgcBKy4j4yAgHKrCfPC02/UoHI7qYwvlCrsq7EeFY1lqKcwqwWPc
GYJFAUnUgs4iyUQsrXZNJv2yh/AN2RGcjIcnsigFlYOCifo+a32z7Qu5DJUaUbPW7cN2FNkCbFIX
HzBf3aQ7t0YUkqbt87m0E8+BK8FPRuXUdn0ZG0bJxqvQgawmM3+BTZ79RCRTY9b4lviscAZvuFBn
a07ac79SRNGqnd088VjkH2g/ZDwL7IO2cMcuu8hofQ20prRXeDXVWdVYCS+OKs9ttNVBfEJreq/9
CMc0+yIjcgd9BBoiWdmzddcYb4+aJ0xEF1Ld0USt16DZ1OMbZCAtCmKFpoZQcsFtU9iGj//FkhF8
HcgHUs/8KSeSpsXivZSHXiEFs3AGqFUD50Z51mFU99XDt0bADuiu+OXvCZaPpLbSDhzdksSUoTa9
MCAtA+V2GE/H7/n+f2CdHDA5YoMvARX8pMQi4vN7PbiIRCrjsxlt6coi76Tw22teQvAIoP5Qyzbn
hOZxQdGYg53ETdIiq4NPoNtksg6qNmQ6PZr9qGpDUtZxYgCYuV7aFu4OHFjIOqbtlRg/qpPvk7x9
oj6026lsKAdfzAUxQB6P+vfZNa+HKpKg5y0mhPtUPpjRyyh3eUxh3giwI18/GqmNlYVCcqa7F/Vh
uFdyMRc6xXEtk5xviq/TbUqdjMe3RR7ZnvWqVBTUcZmy/UIDpnyw0aE60htXZUCg6It0w1fhlIB4
bzYrOS6YpHgJkcVsJ841cKSWV3OXz7QN24nHYG6/Hoo/jmnbymDn+i1CJ/9oYZsWAm1LiLMv4guV
sFgheJpqm1wArAY4NQa0YB3t+ndYosSLG9TXQK0Q2Gw6E+e3oDOfDwbn8E47fS3RHqBHM20T2OvO
sPbUHO+y0kErXDKQ3H832jwIV34ASwbRLBY/QZCygBHZNW1EqRW8cH+YjbJ4I4+hdGfjIpa1RTxl
xPi1TqunOse70FgrJ5Rm4PWXGIO6BinsECS8O4WcXAh7j9IKJ1hTVsOOfxAwRg+/edmt9NgFUcGb
e0FrRsQBZuLo4uRWv+/oigHxaczx568Y806WjqHrT2cfvLPh89369OFIW7AZPbttoUqRl+JYlj2c
h166WaYGOhqDd/zpVH7XZ0NrESTaL2NfFll98sz61DhLig3xUwt+3TXqwOQp2k8sizdvaH+m/3/i
XTnQ+6EYMvdQGC9YHYKCzjxhD8bKjBYBcVrMSPWvqfCpwcYDG2dwY9ZnKKnbFSrdhARfSJR6Hmlt
XiR4ma+o2PBQazvfGISzqHdKvA9KPwDQGYc9gHiqTktAM5UcMq0h/oDSUDDm+2y4U16lcBGAyiGQ
bdtf2DHJuCLDFZaEV7iFtqSNkGAIApycKQFG/L+uIzQGUkG4Y1jYrBb+slgtU8YBOCCi5Zgnu7Qt
lSh0sXkQx7Y54ussA07oJN2Kg47YSuEH/h0XIoXBVnWrCm34EaNvlfvWSBHmnlHQtfePgP+mBzOM
wVe0246YqIAPBkKPft4Fv3sRtBJCoUQHYwBp9g1WoazYN7P0kC1oRbvlFGiUQKQkv0VV7YfcjmPY
7Hu0b0gp5B5MpiIia6SMUnKfZpRMrgWLfh4R9gkc8NsKKkO3qWr4KyFm0NvCQUlEQ9knmTx/6DaW
y6jWwIDnbSRgVO859YPi9risqzlm7bRAqSGorym5iEOneteGnu7EBRpVaUqx+KvplsjeOALhMeb7
p0CaipGJHQqzXlxO3O/EFJcrVbbPjxemKKF09qXTXzPyu1sKYIESleBeJyT3JRkPm8YTisK13llM
+xcpiQw1RMEbxm4lht+DC78Ak0HpjokDAEFKCqvoNt9z5WKSvQzWUDpPRRY58x672fhjTfuW4syb
Ar81Sqgxl6ANJt1bVgZESo4dSWM6eQQvopU+QE5J6LYVmahv/7Ecues2lAXkdYEtYuGWuk3SY27L
lvH55BBivKliJpPKY8VEH1MrmI7CpETX9Z+ZpqIE+dFSTgjKzWHRKaXVp0I9YMExv9+Y9CZs1ZjO
riYqLT8chZ5OjV2ED83p6NOz599k8XwRB2HoixMbiOW36N4RE/3RDk9ZgWHMUSjLxjLbSQhe+GzE
DK2MzvVA2fU9p3uaBPVen5xLVPW1Zlw8v0vU5tJCInf/HuVTFowqcgzDFP/L7SOFpuEMNGYdpE36
dOlyF7T43ScDrTX/LPHollvFAzQDsQlsHoz1E3dj5OTdbdk12mvNF4xSqGyoMdcqxPHJVlhh7ZFK
QxcMfo+oChv39P055kbwlrgAIeCpckSW6X+vS8dItmgitXE/m4/0tOILCFE17FEAbanlHNkIF44w
SesWYJdaumpMtLLhmTnvU5uE54Vf9e0lSaRuEo+33dsTUoKSxtZJ3o5QGGUfwYJ+oClxrKtvZjxR
ozKKBfBPDVNrJ9zSp1DiZ853hfQGSBNkZuGHq8hiW8Igv2SuZusdByJa3GwbLJPMffXEnwv9EReo
vdugrgCBVKiFNYs+s+6lAXOJhZN0MUMB4UawwR5eVYg8JIpP2iPXVRuns6pLkGjjfDEb5P4bS8fH
JaPSWIL5nBMD+7QdfW3e/GH1LrlAUIXVN06Vy6WE01bzL7AWPlefYzJ8I2Ok/EfRf07Z32T5NiZy
Ke35VuSHChmb+OKujoq6x0bnSD074s/UA51D41vi17j9wqH95BiLQZin1Xf4iTWiyBN3tfxvJkvK
YRgE+DG8g++eZQTMoBWzZpAYBUCAS/OKFCeNu/xTss7Co9rpYSh3Wq8NHXa9K74djYf0SFKhuv8V
s6pDopBNDGceWie2kDM4M331mwSN4pN5wGyw6VyNSLvbdyTWZFwV0EuQMvvmNzlP6TTMUDJAkx4U
IIRd9DeX8sHAoPooXgFCTtBhLzfBtLfsKrPrzrITx7PtzRrXIyXuGEzYAkUXTLT3h5ALJY4fNAUk
onr7vfw00ZSo/Uas0h92aWkio+AnniDyfYa6OCzC3JX5gFpLjCpaL+FmNVtwOe1mKBg2mj1LNtkl
mUY2rdCzZaCvPQxBHLT5XPk2yHlVwaWG/6uyfghRVzVOb/+iNvU/7T1dO7Q8/yfc0kpSYnxzEDLy
IM17mm4L00lEkaK9nZ0kjLYPO8mVW538r58wOxKp61WSCCWCNZgAshPDkhHWVuRCUOZ4t4W0msXl
fA2tNYW99d/ojGSubf3eaOgDdiMncK51Fuv0SHX/HwIGL83jSGjjFPTudacrtoEYu8hSMjEcPX4c
skWRK2yYXAuQNfAdBU9HKUSZ3mssAXj1+YITKNxv9nZhjjGgQEMkJwuq3IHyJ16FGMcyWYJLFwTv
CkM2WpVsQeVwIei6zDjquQHt3RqRYI1A8LNBasxn++jMS9Jofd1Rlhl3FZKRKm24SyVJJBsrZbxo
9PA1LbytQH0XrDUgvsmSJ3xIikUDgQWrXxgm/9cdgAFfGUkyPssFU34UO2X89qKuXvbqKc/wih0z
ZX+1EYoY5H0RzTOv1+pERkcxyO1mlNp9nqGvSS/AiwpbB+iACvTOmPGrAu6ZCNZ9aOrPmV+SccPv
naW3en6WL8hEUv8jiqhOwuLy9MebhqZLdNZ+AH/q21FcqvVmo1+0HaTRw+qfgVgeWPs8U5D0Cgi2
fmPdqjnewF7XiNRzOUrVlaGHJXfLUmMYE0vlQxiFbYAT5U/bTGIw4WZyxD5PbnuYHCd+HBM+nnw8
g0ZblPgWn6xw8MZpKmlfeVlFGNUncezemLPlkeR1VrWJuT3Pb0cBaS7pmaayeIPz+wcQEKdQAKOy
cZeUt2zZD+YF20+wDJMu01HY+MMgnQpv+BwFFf+MDzzM+GYQ8C+X0qvnASEXGLchT/uXmYN4objn
A8XWtZBEDcv2MCW3/tBhHw1uklDZxj73QiATWc4TD29hfZ6O9z9QjvMZZJvadT08s0MOMoFmmDb7
6OdraUjiXLXvWof0QhD9U/3YirMPKYaG/gUbOB/ftvX+ZBGHQMJFZ7YtcRAvUBBGunGCTdOKVPgO
VY1/D+IKSds8DUo+iiYXG1z804okGY19UeNU4nBZSo9p7z5/dFdl2aV1dPtQBbqsjY47l6No3Wsk
XuGspQ+ev4u7GLmUEC92MvSpHZuCjPJdJe3+Xo9oR2QJtT7FmVV6HSvfCvR0deGjevrwUAJbA6I6
gHFI8Bxo0dj2JeClOEUWIAmRVN7A2X8m5zq6RGscBCCqvOKPRAHkwCXIMzcJo5aiXzsOwUe2VyIv
urr5kYq+2GLR0Bhk+LfbjxNcn2WkUhg9dobmya5L00zMqw/VSkTbpjNgry424Ls2lKlEz1DKfnw9
Ctjl5FokAv9gTPmtFyVdsmGe/vjHEU9sEJ7z+PkN0YVtttHqInLwfawVAwsSun7dtatbwol9wt0T
l7fqDJ4/51SYbfB6kVutDk+1qyomyfHMmt5/hPkLgZhDBz/dsebh13CkFpWU5TFsidllUnntKb/k
OQ/GpFMX+IWlVsaEDN9VI9TUXvTVRkhVeh6CoPwbX2wpjjwBs4Ska9vef3dwOCkJQ8icdTABnDWg
m5IS+i3uOuKElmJj5j6cduQtLn0aOCt8AYcQHGWukldNe9Rri1eWkEvPMQQjtvRSNjVSXsqZCgqB
a1RtzP7BfEpXYqP3buhfRTV7AC/DAD+Oqaz/I7SeO8G06rTnGteHkU2/diFf/eyMjrPXff5lgRW7
erWBTV2WFb4HEkUwAuMEtAdjmCNEXl56SgTh4vjDUKbRrbmNJot0LfPv0sQrr3fSvfZwcmBF7UV7
Wvl7I1hjdzndnAkxu36JRx2IkzDXJSK+khUiFP0tPCj1lbvntkDiQPAoMZgKhgU5pMyw0+FbY9RT
rlYhnfhl3X40HTParDqakA7MZ080FodEutV/H3v9kM2OYoj+W0YjYOqiRQ0dI0nD+xIlQaNYx9jY
BZqZHF/IF6LlwuLnI7G6u4xiylTAhJQ5C0ENno3IAv1gCRshkkBau9w8YYOKXFj6vByB78Iww7ys
S1cHj0WO+D7L3TlUUeV9ZWujLbZjmc3hHBwgQgdRv0h+Rwh+MAC/o1uCoCmhtHGedD5EnBGLMUe7
vQaF+8eDPPY1IOX7fAy1px1y56t1yxvo20l21HHLX+xZG/iFte+iRqUmniBJEMVggOs3kjsuFeE4
9NuXF6W5KIh7GVX8QvO+0dWXQy5sYLRzNyB+KJLwYtQeiR3lF5mk6ne8aCKqEpTxxEAx38O5elfh
OLzPqsCWTS1O75gGlUwGlnbSjFME0JUvQnyrzUaP3lNWYwhym0wzrLJMffANC5bXK0Uxc3GVe24s
npb4zijZbxGkOq+vr/gbopfFuePyzHuxz5hPUKnaLteW2AM8OEbEoPpko7ewH1PdXu0QHCGHC7od
5xHNGeW0SsebzGWazlmC2hlzbZE9kC9cnj3PMo2AAaHHslSgOBaumdNpi2cYoJ4iHaSvgz7++GdF
hg95ftHLqy9Yt0ekwphU71bgmJ/D4h2wnNstdDNpEsyQUY1un5LCqI1XTkjjy26DuOe0ya13EvM+
Ha1YNSvVndiEuw+BtLOcRjbeoJAzNLUWqYYlYE5WzkPKWbXLkCAovv33xZ7ZSf4z1CGNCU/13Bhk
PwDch7qfMUwnAHBdmlOZZjcpfWcuTJyw+/lXf+DE35n3TH0YP1Enh66Qmwhs+25LbX5+DhfQLnHZ
E7YPgyVJA/Q5nYI9NnjhIQ18NtlmIsHnZgq+KPklNRm6g8qkhcJCtMyeBG9y40lbyNMAZ3ysav9N
niobM1XcVMKvG/S7ti3EPeeeEWDCqkbCCImNQjma/yFRp+AoQwxhSHpYCuWub76F3VmDGWeytgFd
lu3wEcVbn2m7Ts5Rbi9YIwvrw+wXKMWMvY6MaZ6kNRI6xH6lIsSda+0Z+XZ2rl+C5MRbBS+0qPcB
sglhW1wjRR4OVmyublchuG7xBjQ+Q+vKeX9jEj8BqxlupA8hj4VM5FGpAIM35St9yd7HshowSd7T
2DlRkNmd+NTP4H/URin01E+mQ26CbOg9F1cWVvhob4jCeezaguSkGz6FeAixSYLvjV7CGRe4YUV9
fDGwmf7Ev6QbuafnE02tF9y5anDrNjo1Smzb4LZBVlTUlbPNoSAcloFo1nffIsP74CJtlgsAfqBb
WufEle8Rcxhq+mMdtA5TIjr/HF+kdFf7KVpZiYULDqK81WH5ds+bdUt12SCHmHgkfdTYG9IBpBTg
nDg5LGJMj/7od7GbG6f4IJToucPZY9dMEhZt2AufvddT8Wcf8enFmkZQXorIqUv1z+V6neoYwS36
cz9hu6zDDXrbJldfpRTESbjyXDJjpuSvHt9opy4ohn+UnLGuA6wfahMD+LVseEAbXGkkSHUQnCDA
/7kZixuJ0IPxtVPZDVksC9zM6Jb05u/gtlxqzAyv84bsLLDNOEojz/tEO0yiJ+u5haUc99Gwwsd0
u/nuo9hYyhCF5JwB5ckaboFGNqnwwpCZku/ccY21UA56tCzmmw9tHV6gHdrDxaocHS1P7WeLCX++
ZjE9UjVOmUkFqG0llsIygvSy4bUQldhRJ0EdFMD1PsMNnmCi2fJGNrpaKrrEqVnjY+2QAch1QY+Q
j2Cs180MHEfRE7K8oETHEtH7r+I4UOFQd0E4IdusCXxh8cGIAyBmZDRHgcrxetgiquLvkON5vugK
x1jPXoOBuzbgGtwFD2EYRDZM52cA2XjMefP8lTZvRRxmBfSOsVvT1IXVWOCx4nVYsoVSR6CcQlOm
0DUMImavBAfUDNtLgC+4/P2KV+sbQDSJEQ6Htn5CaEC80WVSn8AqNacgZzKBBp2ZWlllg4SY+vIZ
UY231FbEUO/kqcfw5Ik9CesLtUZIArhIYsPKeZZCdO2gDe9Mr4Tua4AttcM2Xmy+VIJ28DyWFWrm
Dc/g41ju7DOXzP1VWg814ibAviGUuyU0KxdqnAE6bVzgCGDLEXhqjGP4/TqQMzi3ZbfZf4hYxh2F
fWNzpnucfPlc9tS83oN+NvWsjosIEvGd6MQbvft/ANk25mVkpKIip4sFLQpFFvrFZZXJFiEWCpUC
nYZzciIOplp8f2RHgGHuORUFqVC0kYFLS6Jb63e+QFmye1bYbDeukGd69wrDVaZP4Y4ShB8R4rzf
Qhicblhj+sXebmlsepUo2Dqmqb3GukEza6BlZRzv4cHgN6dOKOFemxw2ioXDoJPKwXq1JxCW7aRt
oinTYv/ZKS+6pKuENXH4iABO/R4rqv4OJJrTcBdhJCjb/1rn3VknpYUSsk238BsZRfmbAYerwv+i
z1JMoLo3cDV2mVaAcA5jl9kLXv7Eun0VN0kZPZgxM6gQrTjvwYAqIvcoRt1Vo8E1T3LEwS3fM8a0
l6QMaIzs7rXS4ux3Sbba3jhLYHH61heX4FPI9dgdO8qEv/iwptbNHPjtV4dqkNHYzF1tm0E12FKX
D+qya242QfNca+4X9Hg8tLU2L72qXBwT1tAAUoDSdoGIEbmAe/AbpgYmKfj6YTgJbNlNaY4iuQ8f
ZMghMT6Dtz47P6rSyqkerB0VsRxoHAxEnPzh4jEPOQ9ffVDBwDyEbNIgscDrO95LeOhRVtaEb6Ef
C9wVx/oyHH0Q5VdJHeqZaUyvTMbhDuk2IodRX+aD3pQxXzRJZguA069rQIem3Osojm8u7ITUe3dM
ZnRNUoTCoCSS0HCplt3lV4d41qw4NCqbuuTKVQCrxcxSS1MBlCPrKsMazQW4hJz42XXtCMQjvSxT
XNLn5rS5WOk12uepmLmiECziqHwK5/VDAe81iL+ByfwZdzo8bBHAbO5byzhTTMNidVI1MQF6I8SN
ZYb+Jn6tk28KoUkk5t5yF/TSb0uk09T3evdT+7lBgrQBaKbWRgeRW2Bhn7RgSTFK9EUCacPpwqXl
2M/iPzuu95SC/l7N+cLPPMhSMUUlTsRzGcHEYa/QXT56b0a0fgZBaqcoj3JD6AJDBKi0OHe1cwED
O15EFPZwp2KJIKc0xzuCFz6foFpjEM4OWvXm8hmsGrWytSHNK+GhMnIfnubneQK34ETroO6BejvC
Ua6DUQc+ogR3g7A2mWXGPsTS6mBnxAlRgnjTtFn8efrw5Dnk7f4FxgeBxdWBW8vghI7OtOGAB1o/
/0lOhtNDbxzrYdjKa7h/ZxYATYpgUGluiu7KXNgFxXq4vIVYqzCc5lggf0e7t/62p0HgvPxygdu7
A1HxoQw+kjEFZ7bAw2gOA7Gs7SXvFAzo6MSOrvVrWK+R/KhSEvE5hPj5JtlikoooaqraQKK/PU2H
YS5vTHjUrYHAI5D4E78Knfkq9Go4rn4mX3U5XfrCLF2AYcvpzXUBQ/TTDYcPhZG6EijsBxaRSeH/
CzV+W/gsRy5oe4k3hHSda/f41WqnMuptzv6RxRqamLu7xSuYBcRRwEsgImyO3dLvI3B94XsOww+U
G+rl5Q1Sw0Y8ywyiQvsjhYQM9DqDtQo9yOECFvZCaeWCaOdbQloj7UDLDcpezot7JyaXg0Bsb/Fe
azzjFlxMKcBq+9bUPxk0HN+JvpRzwdFzC20Yip7BOwXJXa/4rSKIKNJiBOZ0hKPoLHDR3mPYhAlC
Bcb0US9RhytBM4wG/5UWVSlM3YeOJY6xtr97D9RTkZlbr+iQMXotbDeYKOBqjOxqS5GREkcLciZZ
5y/iDmzWdD4SM1mZQZclNPuglO3zhQnpY2ymzIvCtIN8glT+Fg9eIedbc8l6w/OQMiKyR0zHTeYx
S4Wpp0ZMS6Cc5yBFpmUUasqqomSOob2Sl77cX/p1n8AqUSjmuMXIzV41dxK1ieE5xjd2mIPDsOar
t6jdZgW5oasI4qLszreVYNjDDpcs4ceSoS2IYCfawQQR1daKQMm6EKHGHRMejdLXH4llpSb3HlE/
bttoYod4iQgEiMUozDQSs5OyAMl4UbjiORj/voBA5J1FJEwWWi21DnKkMOeJkmXZm079obGJP2nP
Fc8zZtiEz5Sw3kMGEMWkgK5ufY7NgXEgGaL9LKzTd51erJEcl9NTiAHoDGOJgE7kVBtJyOiG6yss
WP7WeTzm++LixWedSDPdM0wF7hbTtO9swGbXXVmYuxRmV6DfbVOSUXfsF5ZXOItHcxUc3rdRk93/
3d+8qX1Wn3QSIggTq5C3QpsEhaieQIATDB4Tcdgk1mnyfoe07PnGfvQGRttMONil8eDsiYSwjqdH
bdII4O8/izSO9aV2aEAje5ueJmadACe/6q/C1gt6y2Je2aYNJTrIWWdy/mMJQemhJuXzJiBBz1Vp
zi3ySQJYSpgH+j54CkvfCvuFKw85ewlYu4koI9Q7VgPebcQ5OYidUqqWjd2eZMACNddTgxrUlGN6
//GEW8EkGvjbTE+l0etfS8+hSk2HMufxn/rP02XILFHLkollSs1KLaEn0PWc5jKDWdPMZ9s5kXFa
Lnf7p2KyesvvJo5sj/JaCorGkPWYZcqeBcW6IfcNHWdWSsfynb9/evtvj3YLc0LLQBDf3c88Xmvf
+T9o5okj27gbE72/V30fXHLqJ35ahW6RPey1y79RlDIBfL2kTpJbOHhYW8anTXRMARHKfB2lWcMi
9j14lCOK2CG725O6fWfDP63en0TSTI+oaEevZSspQ5a3kirFUL7b/tWC09v/AwGS17t59PeI7Qp5
N8bn3glKw69PXDA9R+VQiMeMq6XQABch7/6bFAGCBGIJpRpQ2wxhg05voB7YhkjsZPaLeTBIo3OE
JIfJuo5lrPFfsG+blAO9shkUpIZE4xc2ZQjFoUjKLJPZrFDGiZKfqgpTUjigt85BYzL2gdW1a11R
QFPcOTwJVQDHXoHOrNtV3+aENq0Ti0YB2RlMpjoOT5/0E3ALfEtR3ZyGlB2xeLzF+mx5s2bZKs/7
j7496isHbgqCASYakxnfTPDgJtIk/W1c3Ka0H6vBDU0bbcHQKMr9aNUWdQhBoehOtIzy11lFMBJw
N9YcIfBFdOb/tZu5KISXxviAP/QMIQGqxnGs8PfdMyjMHjhITangcs9RDSWzWRCJ4U0CwS0QSqcE
51maR2Te/dbyW+c4fag7p6Hqz1/744xWHmwWBJXTwiQr/hExjllsM6IFbrDFLn37duJeAIDecuMG
w9Tr4udG3ipIojMMsPwuDHh6E2Wyu/aNl4bbwCFSOjVyMlNOmd5d1u8rpbuvF8SWxJWTeyDuqAG9
P3kbF5UsC6q9Ti/9vrRX6LeSzJFdJjpe7FzQ+UR2c6IfdwRMg9RuJvVzbNp0GOBdztUXcJnBmK3O
G1fzn+LrbH+UxUvW96CTRjVNebsst0AWUXk6NyViVsyIfaaIBWK4kDS7laEfO3SL6IBYUQRI0Qp3
B3mxXPCW+fw5rWOjGobD3LPUQKir+d/M2XNEM7pIHCbUPf8IIU1rIBlT0Csenuy6pX5CmvZT2Zqo
VXBvVJUQckqMJHgov2guJdpI2fF3vpLj614cXNNxa9BgMGeCKwlhWIije9hp9W+RwasYoxbIjBEY
gau/EirYdy8/wVXuxf8FgyNTrYFuQuGEXhPBShKk24KBrjj+tLiJw6kq+76ggranF0uAhxcwyznG
T8E7zjR+09olciwWBYhtQmTw3o5TTqT5DniJ8Mv/mHl1A/rnolUO3pqTjB0XnzxuQzOH9d1by7A+
B2xAro1D11cEEJxutHW9IZN3Hl9ffM6i1v8LNykw9s630nR7Gvbtzm1Hxx/1kt468FC7s0RiNz0Z
FgYgc1jbeO/CudZFRpK0dj39IOWIpBREYWf2u3Gt6Hp/WoB6J7rmHILuDpS0V3dFMdoeE0KuTReR
0usYi8wMwbH5UFJekjVLytTwe4uOq9Xe70VZfQQnRfCrIowkXD4KK+2NaQDLUJ5xLDePb/s9OKVs
CujRPZA23eqHeJnFBpeiH5Wooorn8oKuY+GybktUwt/+q3BO8sl6nBqkN2RYeVvM6OiKo3LV/dRj
QSCn2+lld/OSIZeuI02+9+yuasj78fsdrzykw8QhDgSTdOIuy4mrLj8etIxJXmLf592oE5dUZodF
3w9qfoNeYM0UIq8RbLT18m8fFyy8YICmAQkVg4xp5l6a2RZouwR2TQKH2v2SlfTKhIX6cmV4cakC
E0XTQtf+sseDv+Q2ZrCQA9O/ikwb75eYza9ADKzsm/whcX8wlxq2RMTEMR60b5Q1U9Y7Q1SQKys1
UYO1vBufPaQVdNs3F/ltBjYT7FTBXoP96NOgjRhii9hF6KZc78ouzxlrKkPe0utFjo1G+rQyQj1u
/OIK6eUnM8qzxP2EVFLr+DTs0ERn3lhHRdsO9UnvrWPpWzy+cJVrDFISXID+xPQqrX0NYpOY4Lb/
p8N/5vTI/Q4mWsffqR+s5AV3uacLSYrP9Rmhv4dAKucKLUXyPbr4Br5sl5rqJlYRklQaG8nd9e87
JJbCSr+SEPjPTUpV63J7trCyvhyeUKcEwvYa2wS9MpOXK4QDes/EpJVF0LIcxmnayn/G3+29U+9M
FKK0V9SF/kcoF6kBOGk1V0KjsgovOWqVfQpaIK8D/IvL2ua+zH9IMnsytVfEP9ovfP/tXKiAZ/FZ
CCAmwi2VJxQ9hp1xK3XSU6Do8pA8pkMWiCd6y3MHTVp50MdL+MWnS6OIti3KhvKvR/fVteJbAJeP
5hZk/+HfvQEUol7dvVQinCrc0d6n3X19o+Z0gHgUZHI6I8qAQ4uYzvFREDRPfp4I6PaqMzgqS7is
MJolSfE4w4MK98qm02sagzPrxCm7xSxPUicoHw0sB0Lhxvlo9+X2kVzPYM1CSw17Go7fxzqWQrIO
hAMfrQxE1U1ShN1KVGa6vcu/qVIWkS/BV6QAIOTm8z3wzHx+6rCiBOxM1OPM+phyYwyFQCMlztQH
LPzO/Oj0Sfw9u0xDk9ihLk2lFvPzFWGmItVbyfuiL0JlBGBog8DF3sS+cSq9G++EgQUmyd6/WHqQ
TU6hu8bOgE3lx8WfPMUc8bXrjnKZz9wWJ1mLtJ8ZEzisrXdPH/bmFSh/sGYrd07o/Z+ea6O+6HN+
nbPSOAlkKiVc7DwTCnqFAkIY6THSAH5u+geeijHs4YWtmu01UoYg16QDdvhbfwaZlHAuXkVitPtV
4PKX+9jz5mo3ZhE1G/kqLAKLrnNR24UFCrGKkv3NgcQzZ8MfTEHCufRNsC7Zr9b+eeZciTeraIqm
2Ex37Q+wg3LaOC4kZK3VM8QfWC3q0+naKTbQ9ouxlm32gBLK6akFi/N8r30qvjUU4rwUh55lJwGj
io0gXl19OhACGcTlS0ENIQsblK6/WnqbqcpRyQshZMsuGJUdY3vsbaH60QU+PdaApEwxu5GM+DRE
lrBQ5jDofycMYZZ+e9nLL7g1Uha3WTGUBfHbJsGw8TtEIgO/wIlffRz0DZ+3brzdGwf5lfw43JvH
AhVmGw+3SzNNKeGNYcP56j8HrZYWMAita0vsdWL+O9g1yO8A6E5EJQZwqhQVeiq0kxSzgaq5i2dk
HyVolsGHwMkw4rQqZZVsy6S9aahe1nhyviBQaZZwulFKhYz1wHiMb9w7SIrTk2SdmpwYhIVrDl/8
jw1tb2dR5eVZlfBGVtbZ/ikA7oOwkZcbQF4Hayokr5RIoW4LRWX/LV6rApMOSpS/ZAttuqhSlxKK
EtuSxHs/1T+WCvL+O4up8VojMsfzvIJcdRa8XkyHxONyXNumjsNdO2DJ0sW7QXIu5EMh7chytQsz
oWSLBMxfZ9duRg5Sax+tccbnNETYWqKOJ+bCExsMbFWCeX0ySIdHbl8uzSBsASycBUefOGkG+8kg
NQg8Nh+adM2f/aaPq3cfupTULAl+rS+4db3EodwPNSlA4xCdgR8cktYfQqvQ7LdA5HRENhDZHLZ0
sK9i0b1Png+YoqVrcTpcfJVyO1vxL1l77VZ638YAM+F3A/BYz2e0g4Zi+DXoLtWeHEm5LSOWTpWm
aLqhSSCHy5uWY9VRa5thCzMwt/YUomuk94fYJWcw+E0LoRd7+AVqQhU88Jzh2JUIdMEd192UFI8s
LDnVe/FzFo/zVIB0f8ppQ6fDIQn0B4TTRmBLAeeV05UrW/aYyi1yMq4QJqBv2xjvMWYIQ5YlPGN3
twLC9bYGGr826v+461lpQGFIOcznKSWOcNdcl/+RDzI0dsPpqw8VTBIYklZ35RSXYLupY8rzareT
3amIesOSfrUlzHPG9bvLF3e0Ioxk0NBn99YTNNOskjBnAQ1QkJIDm1zHaf/Z6kmkQ6BM9DfFYi4B
GeReACwgselF8S5/Wub7lrvP278ZFT+RAHwbe8Pbt6QNpFsx4InLCHG22N7PQq8Li54jkbhDHLDb
qR++GmDNTzuUontGvZAsArigorSnAkrbx2g3ovGcXfBPhbk/JegrqSP7oJxpOwRXWMK4dirKO/yT
Y63/Sur9ebOGLW/V6Ekupg1EybuYxf/A6/oA9SNpOn44LFeOuEgIJubBNcXzncFciLs9yZPZYfuZ
l2W3mRt3cR7MOhpZ6zw/gRhRjA8KEtYzk+Fc6eY9nkPBcQ5MDxEf/FoEenbLckPtTQeGVYvDXDDO
3AgaH6yQVGIR52Dx7J7bTvAADJLMQhwA46YomxDRJvNyjzqS3A2XVBuYxS2efPQB3hFtrtX9uaf1
lj5ejK/3uCp5dbKpWdIiQASBRjbkqSMadEM6YJajSPaBdlIrE5IEnL3aXCcSd+7+xPEoi7iKgLej
628A9GSqDQHIviYD7/MqzX8lHRVi+pBgJR2LAQ6208eIDR83cQecnPloZTOATO6tsCETJMW5EkE5
NuoWR5s+zn4loaJt4+zh49IucQb8o0f0fYJtz6dInNm4YiFWmSaCKKYbceVHP6+DKPwelf8iosoc
YFiCBuXD0RXcP6d7KhLuDVlrUf08K1Yl+jAO6lIM/AFMBekQSqVYqd2q7p61kIGQu20KpxsQmWa7
pRaHSkkdcy+/mCl5rJkITVIgTPvzeizATmvbi+qvVPildGzcypd/YItF24rhVsXX4p1/F9Elo+yd
I9ubohJuKhFGGvxxc+zLoUgtcuPximmkBHNqzd333NAvKA+58c0wlVO4nX6nHhcMHG+yYoypGfL6
WFLcufGFXYbKZqQC+8GfJeGxvw2Dgi4z100Q23GIFMKi34Rhqzu+u08/rYcabxoctBoq+21SJ8iX
ig26uwrVv+yfcsLYZGDKqea2YhcndmeHeLSjTeuLNy1hMC6OxZXmqTIEXmL8J3y4SQGVYrJ75pO4
VBOmpal6n5YfWLcdKl7nr8YnDh+KoapR5EUVy58EhA8TSfE7zVuYPY7BzslbfbDhH1nkJEWkJhqd
27vgfXucUfYR2KcCnFtoi4KoVnfSSzNS0k/q3Z/eMKSJ9Bau7XYL5bBx0BULGi1IdoWO+xZEoate
SdMNW2xL6fBJ1edwfCO1lkM8aL5Yvb2lM7CHoUTt/GS0it/71NGVMTTBYTPNdMPmB5c2injigTFY
8IGjCrMnfmfBtc3QULx+yg25Z5vT0JQEAVgziSmWFyF8jHsqfM8M1H4k4NZRgDdMj3zHopmByL32
YCanViyI6DfLaKmGX1SrDtR+ga6YdfwMnjzQ3t0LTvG2lr3P5O0DTtTYQi8nmxWyMOctqUzYxJIc
qgd7GY9IEHzL8APkaHEZCpN41oSyEE4oMmvmRFDrBTtJDrgccQOsojVCKEGOHxCJhJ2DKYa0F7sk
1UvXS5kp2+Mzn7RXUtdQt8Y368MQkzmeyzb1MgkdPjlqmN+fvj3CG3zUgGvM4t6ErA9NVofNgCi6
p6fJ/Hc/n91KaguVHZbFr65oIEc+GNbuqldhSgSkqtoz9BWPYAGrTcRx/enhcMR+XZL4D2YqYno7
OMzO22LxXCG33xiqrHtSYdoS0RfLCfoVs/94sdcG1mbQ7rn0wlUN3HtieL0naaxAtl4ylxShEn5W
Sr5pZ7ZrvKUbnEkLRFxcHSdQpclHm7KPyNDgZO42QXZNb9qsLMEQYslA93y9aJlESY55hSLnHN+z
SSagROwYcPTWIeu5kMt/1DfZKmuiMjvouafd6AmFb4e5UXuIOUu6GhDG2k/9AQbzeXztlKG9NOUK
C2nECMgN5yW3zDO7h6PkoCs9/j0WXy9xVY03BfQdMftEFSkCsYiOY9E1icNC7zaaK9L5x3GblB4v
48JlEZuJqcwouzL6gFVu6o/s2XDx1UVzXhGWR8JZyi4p/Lg3sjgPUW3AI/JkwiBEhWJ/N6jGdWuv
NaErWH4z1Ao22FaO0r85cgRSavQfvABmzQeMAS/n3yfsSof527C5uAa1agArsE0NgvSkt6Isuv9n
m6mJ7l/KnTXrtTRxaOr245YuXCYNvrIi/wpO2lsxvtd8BZGIPC5ypw1pTeI3eNCKS53wDw/zRY9n
MOkaCtTBoYE0ek+PZOSrBZz9eX31U06CHWt7YSeomKnGpoJAjkkqkJShWH7MqiJe34M4hWB2Lx8i
yQ7B6pT7V2qCjh7egEU4duJFXZ+gp5fZaI76BiZP56TuluR19ov94gXUlDMTGMhtWGaPqvcxvNei
6DW6sUca8yN2cBt/O1sjIMcvLXE8iO/zPYMxZmXvQfHAgDwaZXcSaTrnqvpxzNZibohldE3+9msd
O4vqr8wnVO5GE42EVIFB1USvxtwXyVok9zAXnJ8fAgsddJmaPBwFx9NvFPoPuykfoxTTpukV8vVM
7DavJ25DDG9zNordUSsCKte4laXz10qWRivVJ1PkA/HB/+qRtd9gegDPYNLyeLoDjQnN4HJN+DTK
LpUFmmzGtVhR+I9laHguSTvjRQNQ491iljg6IcKx2u+YWEiszKHCm7iwKsubWvaEXMvclys0NZZp
isQPRs66BG1w99hvG7wIlPvIspx2jGuIf6E7iIolWWzDpT6a/ClPDCsLnfMNp8XYofz/yr0I/PJd
qPrd1YDCO90W12L1LYHGgdqdjEizrcvGKdp0qiFXnrHmKCC6pkhQxcWCKEIJkDAkcPjiZ5I40ftt
0CTU9RkSKTDcWxwYsvimliCBEmXi8RIZnR8O03kvCXG1dNaDUwwpCbGyyD3UmHNJIdIkYWlnCgW5
6YfgU349WRZigpw67Nr1RbFQ9x9B/NYyNx769ylIcGYJaUcql+dbaNwmiIPSEKTKsX3wi7XLEC/7
V5KaPR+tW11FQ/SEb6XB6rbLk6Z4RsRTORM/V2uEqdpuZJ1R3yPIN7xIAJ8eR03J6empdAghtrMu
oqaK9xbSszbRL7eVPlstbluT3dj8eJPNgbuaQhawKIKotKENKEKzOdM6rypimRF5zXY0mEzudqH5
gWSwrKAWwaYLAwsWxRx8mwJuYfY3lF/sajrQPFzX9MSTCXYCouYSqILmHvR287wbShepbLbMWdWd
XCc0/w5QIvHi/OIuTUbhWYKzU+JRuFdio/ej9VhEuVyYDdgk09Pe2ZRiH3ZmEVpAaf9luOci7C9G
P97toYamBBlKO8MNequAOU1Qw4PgxY2BaRT6ZhiiPhj1yyXGUDnUM3k9eibaf5F19VVh1lx4qZs9
aWJmGeAfa22i//YJxrPsu3xWG2DqaIpprC6Z456cQ6P64AWEBDSIeVUtu+PDm7Xxwu/vmmjuss7K
AppnEjLZNAPWvdNU9OFT5Uu1vl0SXM6okpzVS8npw/pl760f2wPGigbrqAmjVMLYYT2/sB759EcR
fYDXEUS34FjKL1erpaAPwOoeylt7xpShhcISdDbtLHvghUgX1zx+X2STUcxQkmClQwmXirY3bVqO
qKdxCI1jPtHuRG//jFn7WPJOmsavY9UsP8ePabweuo+cYQducwailWDpSaiIvInkKQ8lC8DYcJus
nAfKZx7XcJUu+tLqDFHwc4BCyDifKYsEqn27v8hmlgHOWbb1mqO9ihKbgnJO4yVtjeA8pl9hmzbQ
LWeTMNFa1OsWqXFU7aCryzjvuPC9Hm9sbR5uTBlTGT8Elp6X3al1fVrsTNfXEjWhnMXAc/lMFNBt
Wg9yjZan37fDzsm6y6ViMuEi8XrzR6IC+te/UTIne54pfHJSfpUTv0GD6D7ebdKdeq2PXh3oRflL
FOLGoPmiqVGNRFln5uzgqpmxkRLms74TMg+BOgeqjouaKOY1SGIiZjMG30G1cyoKAn9ktWFUpCOR
xJ9+e+0ad8GmBXmkhMvKGS4qNjauGtGBWU/pa2fLRx8KnQwW0Dho9WDHTMjD1kOZPcbgqKsuEg4e
L2PwpdvzIaJNo2CW1sRGpaJYP4kZ8iBzpqVD5bIL65o49GQax1uRD9gsXjmW28owTTS3EPemixxL
sJE5mmNkCXH8BvmbI+E4w426/U5DdXy3Qx4IK9STpwt4w59+XRJuWlMsYrbP4HyypP8oUmc/NnZn
KKK5awnkseITa/qtTVzvQxFMUXpp5d5SBpXbRGPeT0Yzjv0rio77lQ+WW7kMMQ8pL6kpNQCPZtje
rrv6+OlLKsjebS1UBix4O+MAGwFGkt3+wnN/yzzOk/AmRfBery7k5W6pU2kfyQavez81v5DZGyVp
N/tymaoTJhfkz4QJgu8W6HmYKosFGjz0K0EuWT5VsUJ3dc3dzMTeDjemenhGAWDIGo3ReZ0T23Ip
fQtxe4tQz4qyX4ml+5iR6xgivVgKv8DrYGOiepISZ1+xuMoC4ITuQBCF2tY9GPMHdLl/kzMP5R/w
2Oic7mYDwN1m9Tf+KX85avSmDSYAZwyBd6U6nQZ72QoJ67F/nId7+8Ap+hEfjsPS7pBmsLhmqVlx
w+XB6h2Hc6dst7MaSOpW2K5sFKemCGPEEa2jqDatU752oRU9dDaed4Z6yU9Evs/NOdJX8fED9AEd
qdg39tJ1NHbvkxnn8ZmrTbCjJTrgZahUUyjaDbldUI8ETaXLViX1YhFjXQdxIuePbnrVEvMzv/dt
jG7EB9fZ/2cFsZbGe80e+B58SReVKKLRximS5IApBF2FfEf8Br3G+u+2wLKPrH0lj8KnIkVlWTv6
F+ScHdzAkNMXuj2qFdkc8FfZrgObUooHumvyZorm7OBI/B16wlTdgdsK3tg3HqopJXQFzldS7o6E
2VBd2Ff1QS+XngzgILcGmpSSaRahrDqIFYIY9zCLnvJ4rfjypXbzwORv27BzxKCwHH3M0/8dbXcn
KjApfi/qSzjGLXTFmPe+CtoABf0Z8dXuPWbqHRG20we60U9KpaUGuu/6RwFE7iQhtfT7kGhUwUlH
qSxVfrAYB2JSswWUZPSScx7pstTVgPsHdFUgTKYwB9eSxuPhaDaYs6JMNPykIW0Tp7edUh7CC1ld
6pwYzEvmlt5CB25HyHP72lJwkcbqXwwnR8GomOiw/YMU/eLGvDgUgl3rmksKxLj7apGIqAzBfzMT
ulw+f9J+EGrhIfCU33cIO+eg3vA8IAIgyQJSkpxvcDY0cZp0BELHIYfK2Bi0bZRbix3GLjZ0cwL3
xrJDogDsjnsPjX3AbgUQB5YFJ1b8PK9TnOV2QbgYaB31Fyn+vfUzSEbejl+JRE55f/mZl31DL+6H
5vF4+AEoQ/OmkKz90046MwQZziC8p7kAR9ewjg1K9gpPK0K9XtVv8fNXvNWf/eS+MQ+qbbOtqQeo
yUZY14roEQYAgcmk7rHoXL2Vzt0y5OajKCwJbXk2YsovobigllFU691cLMYI1pDyOVB6oCBfLlUk
VuUtQUrQAFObmlWUdFbBcA98bgZmLEmpCdGtM0bcQ4kyvU1Vr/1OBRM6jXlzWolC7yO0Vrc6fkRm
XRKE2ef1eHh20sG7pMHsGIa2HnnV1JB2NA6+nnMZ/TVa9imU4WnFjCwpgaQyWanwrPpnsoOMw1yt
xP2GkKPAohEDbu/+RvQshendUPsOi/cARr0Fmsmo4LmVoCzk9vaqaEvL2K/QdTwfmmpmT25Th+oC
OFExlwwYaroAztSJ18ak5GWN7SmOXcIB663U3buZfJ7IMlcF9OIGjSrp2CMV5T9GoKfGpuyk4z2f
dqnYLtNPhAFWzAN2tzBshSnkCSAhruLdI3bIjW1QxlAJJWdv2iGOms8T5QG5rzBJdztj0ruDTKBk
AufNzmKFRWzEG83Na9sP0dscVcTTl+UZKXOto4G2kiqLRGAh/XUepOy+okBnXwunuh/54cbJszg/
REJ77fYVbwMTPv1d7UJ4Pvm9PqP+XgzNAWG4c4fioOl+5+ftiT2fsodHvQ3bJe0NS/luYoQSnI7Y
pY/DUrFpDukeqNVW6bd6Uc7iIQoo4moztFSG+TZAUo9ZY/QjgHog3vtZ8k6qP3JoPGbkWLaj6Ay7
d5aajlxsb08PxS1qBGCVQeNe8G5UHkoWTynoeWum0AgVyQg+XiW+oBMGSSvlxapaQSpAAUSJZtj4
SeohPxrfjmtViIixebJDk2Yx/FOyirQQl7+O2n3M/WXaIwkA5VZZDppRVL0itY0EDk/0wDy82fqg
8VmFYQjYDntL2lzDgDUsC4H/GtW3t3vWlhAN8uK24pw8aQjwMTJHkoQDY4s7EHmfnHnT0wT2HXMg
xxbNNoBMTvLvOCzV688AYrlqEelXyW1k4fIWey0a3X6D4+okyxPxRae/QzbJFL0z9TuMHWr6+Xxw
M2dBRML7/4afBvqep8ZdEv1MXg4yJS5BAyPkZmR8MMRHG5n9uZjWOal2otHzH+pSC2cFagnvnK4V
Y0ORu84tC7RgCJcPdcdXe7Kz0VgvABW4n3Ydj7+5UbYGvPnt0tIzChMIVFrVe9/N5fGiV5by3Lou
xQzNm26pfziWjiFOvKybtX2le+WhmAAkQogjBYD05gOHjGkm4W71EddR9Iq5TX8XNvOci0g1RNo6
9PfatcOqE2hj5TagokPSUa/yFG+xbYjzyRjuVT0nlnhyXBIsnbdoiTtPqpmQIHV4M/tx1kY/P3gT
ub2qSVRc95fdoPGoEwuG7tz82kDm52QL+9VMCmyEHRjPdn0oEPEiwHBOzjmRSmhCCyXc4sJ5CXWt
l2tP8eiiZlLJ77BHAjM+7hx62It0arTsbW4T86MZBUMyfLu7tKJiwpiiyAifjakhkZdishQhYhlY
8SdkMnns/SY6Eu3D38IYAYJLgbvEdKnxUbXzB8ejxASTXLJme8ae2eb6rXKhMNwihnQQe9bfNBxZ
qer0G2kIiFvTMDms9oYBSZK9+pv7yrX9S3fpZA7zzg/KHEIoVb3IpQw0/vcH2q0gQajiKdkjXVFX
ktH7MLP+XMVQF6kvTYp8fYmTZPS4uTH3EDKVmAwnrSs/bzT/Q0LpJbThrD5oKBqXyLh69KLMdOiy
SG0o0sOc33sfs1sYNVMMrXZ6m5Ej+fEjtD3crqTAnR3Uh9KFxrJUQSsXiICyVmRcKjmKPGQ/K0dC
F3yJsBJoNqAkNVrBThhUAGDBrgI08SaDzibJquYo0cExU11Ky6xjLD2DRiHi/VSSYzpL3A8M2TWy
arX1Rg4VXs8WNMEY+X+QYtJLKvYVEVrcLP/Mih9dqZrsF/B+dNQpFGit3ozO/Xzr6thWnJisYiUn
JiauIZHvZpTus5HSTItzFE+wP+Q8MI/4DI/+PyA69Bdc8S5Zuwvmzltvb+MTPqNtEKm+GlStf6nn
fmSznStE9kwTiJ7iKCcb1rQhKgRhdqxKmlkoi0pS2BaV5HXd6tKTuo5Ynjv7tepptfN7FRZLbgMC
DgAOm0dfOKlU56DIuS9Z9ctrAlD5W6u3ENmfM+6xMchd7JtaNx+538F3A8cfL5wG2X8SwSkRBhlW
Pto9erPxlzYlG4qn+8e7v58aOXvSD7sjCI9ryPaTE7+F0FIp3lZs2miRL/mO7s0AbVELctw+sw4l
dyiKlJ+xBlBBo8YFuNI3/ggjLkMiMjKijThmIC4ZntVzDP36QHe558PYZqRR2R/D9Kb+oadANl8p
HcMDSOz7h2yCVBqTLa1SJYJT2OY5VdQ6o0A866tD9nQK3JNGOCAnGOW6b1Wubzf3hE/2oKnFEOUi
HQMjI984Zag5pmuCT7Wx8AbOucFakNbgUcEPmPS923vpjqPeBdWg8lnEAEN5jq6e5HyiCcpCo8kK
06FGElGI5kFUtKDe6Dw9hCpjUM4pSu1QuUG0VADVJnsbsOzxKMEzpcSyQ6pcBotRxNX9lxsPzYYU
4yKa2Ep0Ohq2/2UgNSwadjIVqpNtXP3HgE/75LHybUnIGm2xlM8jBavzrlQzTdANP5LeIE6ygdBU
PvU4Y3sUsRLka0BbgvxPjpqOWqt0eUHEA8pULiGk+68IsIVjhbwhxymZDm7UyVwGZFwB9Fd18cuO
6mQ1njFyIbr+yuvemCqxiipk7vmGLv6ZyGqgmMHehDJTclOIJmMvqCib/i20fNSHBnp3624x4CWd
5XEp+MYJ5gsJzXmEO7UEOXlwrVZgdH3lJW9hsRu7AFa0kDCCLgvVbzOzqMcZcVK69v66A36N2cDV
nsfyE3hHnlNBghxgi+Tm4/I41r7g7DKrKIlymQ+4T7CaMfKvtYnEDuY/g3r3y5yS8qFeB1lVxnNd
ugtSHvgPp5d7tK9gBEtMe1SxCLS7IeAbHh1wogL/qAj+3bQrvFwQEessRPuyUSPfePDOSgwZGZW+
LzbW00nnepXdVEvphERX4pb3jXEPPiKQ/C2/gaANOY+XWqiIjQKmQsJTQVeYQye80jRFsrvIGp6E
1idARh8Q3IFJJPzDdNQwbua+aWCkLbsYx7wFyXWVOIswbzS/h746CMz+M8BfAXrVPwpLXE7ZpQkr
bRWAyuz5WUdRiRuDa4pbVskwqzdMsxqJ9bkc2XTE1kd0m0XvTtBIx7Ry0Me/RKReeZUdfcaPizDV
KFRYQhUlvwcAXDtD0f/diZH8VDLqQY8wr7AMUqUsyty10RY/2CuNGMANKH9Dha8Ug2uWWpHz6mgp
dvJ5v7cYg9TSrlutoMqEU1ocO//CibM3ZmNJ8BqVXbcJmuYSAEc8sSGN7RmTgAGtHmVvaD5Pr7f/
YF1XYn3FNCAY436LBY1kxXifLJTIg8aFkB5ruhDCPwG6D+ukGLMqrQKSv0b849/IHRm/rlNOWtJs
F7RLStPiJpUOQAo+swGB677sK4oBHUL6m1C5EK6UCw7e8Lx2Mh3e88xBjVOZnVUP5RKOLIIYcPGl
MlsFawtWpuw/jydcfN0S5js1oqZVRLAnvg8Br23tbNPpWlVE/vLqkIV0K+kTuh4QzGcLXlFNj7sQ
pe5OIcV6HmQK0bp1ueygj62/yHdDsgNjai3Ek2bundnRBMYRjsHDPQOomGAYZBz53iy/5pVdxQNN
Me+9P88u7n3DoJ6FlesQD+5PlB10I8+bftHo/xfcRC9maIm78eKPMvhXk372xZh7rp2U0sTqUkRB
Q6VCAIhUI+ihjNTEQ/Mxt4c8P0UCssl0sGnB7OJ2KPsK1Rq8Y1TI98jOR7FlR3rA6TpUIX8/s8gh
Fgc/jA6Yp/02BLpsj+ZlFdJWPqKwMrQL1N6EUVgUuK8gHsTsNIy3aRRlnUtyddbVLYZEIBXt9NYo
6GgdQ02WErqD5VyaYZXilTAIjZw0L1mM33am7bTDSGllsVX1tjDNH5rH+jH+ZuY8a3IGCAgQSYq8
igZbgPw9Si/uJzlkAo5Gyze5qWj1zl2cPGsqBDzrUGNQZkAqfM8NUP/IyGywHy8Thw8nPacGXaxa
3Jz7BUiEh+m2gFl+RIaD3Sd/ZaI8gXwAOfaOn2txW74mGLzEO4MfFFxxGF7Wi8FHbv9ebHWDa0wJ
fIrqpqHUyX7BndLHTEH3z8Xr90Z0hc7A9/edm8MDBzW/NZ2Y8TecGGtUKePpK0ZN3c/jhk9UdqQk
k+u/XdoRD9OiL+8jlDkiRnZBBahnmcq4wfSk4+LdR23dCXxNKu9Z35JWjib9JFnbpg0wQzwkbcpE
NLd6RKspxGbPi5MKvjSa/F2MAZOxt8KMHiPe90USSRUaQwrIK2ulmImg2LsTlRq/3yQUhRPFTzbd
fKeHVT1oz42HGs8Qvf2EHc2qZDYU4Qt0CGPd8+p0BFqP5A3CFJ+Xn10qY8Zgk+WE2QkK9z2yzxfS
/LPxNcmHxLhpBrt9rvcr2JIHMhtGJUKX3buFuixaSszgcayDtwIh0ed0c2M93dqZbEogVT6o1v+J
4vwwfrIvYu7tFXY6iY8xCoGOWaMnBd21xBBtpi76OH1LDtjTVVCfJyqMn2nXsMJzgF1Y0ffLKq4P
Hc3ztqHx4KYut3hCViszW4B95GpZNbWBobvVAb7YEfrn7w1QvkMlck84eIbA16ydppg7A4D7n40p
yyDenY58sem2R4kTVath10nwukWQw7iNMhKnaNYcJs/REwcbrFVdtX2k5hahcJrI5Evqd2CWYYSC
IAir4VVJQyomGZXWXA9JM1QqnbmV0mRYKe7g6QwHoqDjCslLpw4TlOweuc20EoR3cNfmtxpg5mRh
Z7oQvq+CdmejaNDUV0itqJmiL92d3dYh5Xa5/F/gAaI4+ANbiUn1iwCLIzlqTfsbcgWhX2/EbpNb
IhdQcEib8P4mXfLACVb05v4kmTIlQey20FN574A1q1/vXNEDwT8DAtamb0PetxJ6+1hAblXycXM7
iiTGjCdMdIlTFTsZ6/quh/suKzjK3ffZ6amo0XVacET5XpUvZlVMjqF/Qi3+LWn59uTEXIqyVhor
4izjDtGGRtGrmDyiy37Am1ifDEv12fgC6GHcYDG6QzfzFB4iZnVB5eJ+xOoIqgRx2pUBjGQViVEv
RrgDOz2mpYZep6pHoirIXcTDE0UsNfWFvEPGbvTcG6SQEmaPPnunzRDVoyIO03XxuNpA+YgZipOe
KXf+GrCH9Q+UZcRBentFyEX6gtxp3falo4tbfOpILwgW3qkDpMrHmSRVNOqbG50ue7u6Y/MdQuAN
znj04YghA2Owold2PUkw7tIrZnDD13ZYx78lO+jYE/ltI15QMypr25bhS4ZSk6WgVEmN4uYsWOUI
sOSoEKU+6Q+DYHoaTrz5fNQZI52ofWzaUsjRAexkHdHEuUJnhXe+3KxWLF7U4u81A+xYBbtoyMZ7
fl2OdAK4uluGgdpsNlcrVnqb1vwz0fEEOpkTcI/9E1Ka8gRlNPKPQvuuB3ducwgeUM7GHrBY35ff
J01z8Dn8+sB3WnxnAsT+6Q+qUzl1uSnfONXVJhp3JlXfOf7Xg1hml6zcUSym/hJZ9oXW7By/FHqO
J9IcJngDXrNz7XFbKn3YJCiMTBI5DkW1lpBgsy6kkxtHDYds3qYAvgch/jX5M2yslFoTICpEITDi
dtDKtVxzUkJNY2w7pZDF6jVgsrtx5A9uKP613r6MLspz9s8Dw2lvyoSp/9SsYG1LloPnKeERYV8x
rZMvNKAsJPGsHnFx5hbsxk1HutwCZCXL8XlZu5GJZBfj1j4ix5GcN9ehuXiKZellGlwAAQOGzoG6
5zc2/JUUPvixHFE4vkvdprxaEVf6KB482dOzC22fMvOi88+aUp/YS/vwRG/6FG+QkgZXdgsjuG18
gQoK71S3ib7PhJ0hlbNigVF6bl1oSphDH+FfDQtWCxe+WpqQ3pDYrlYs6TAOAOHAOPMC1+kMGyGO
ZM7+G64f0Vil/0bDKYSkVoLQLpZfO0T52+gLdBn46AIMQkRDq1JT9dqP2lmy4JHF9hwxjGTL5smk
Ppvl6+8biw0b3HuwbxZ3FmiRPZvTaXiqN2a2Q8EPrq97GIDw1wkrcYNrbLT0LCibM72o7x3lLy4W
Q7lnQhDbGbtavyOC8GIbaB5uiM7u8lcbka2/FMwNSIMNibuzFUzIiVJGLgZf+VPC8Rb5uPrlPpLy
P40vCI62LKJs/T7zfEJWSctIVKUrlMLtrP4BV8PrUr2dDZQh9N9ZEJ/dbfCwlGLnqkwLIV4CShyD
AmKG3+9pfO3jL7lSFUakPgIGRenXNDIOs+FX0tGFq8eUiNR9KdZmqqb/VO2lD2U+284M1Xm5J3Q4
+NVtadTpARuGnASCA+BRvNZKMfYV2sAiqhgPCVJPk2qfDuKbo4paqta4BZiTKksMZSim9dUq9An3
hOiGLiKMFgONGYWpOOWmkpxAvD7QPcTuv4rzrDna2ulklFNDZkznLRFkNVgmc1/6UGRDP+liDQdE
MFtvVLpjey4fer9u5owqaV6qXHzLXu756wVkyfLZ+G6XP2sHqMcfRffbZMq/jkOkzvjCOkbM2+xL
7rnrVXS/IODNs+rTfRnQZtgXcmEAzqHFDphuLXoFghd9A1ct5WLxRlhEfv0SJ6hFyLPwNSF5IvB4
G4tCL/bQu97xiWX1ag3R0g381kdyN+z+pjGCQQhkS6WnzPN4klY+BjhBTkcxmvy1/rWOezalTvYc
ormsdq0pcKJrm0bv4egMSValEb/yPxglgj30IrMuqXhHt1Sxi7DsHPOtJqyRrDYH27Ay/t+zIAb+
GJajSSdKYnllP4Fl0BJTL4/enTShNaxtSPWhDWbPAo+CRWhVdIc1+JSvJvqQa9jEc9z+l/BgMUCj
tZk3qLSySfao/S32IlcEvLlpRZbayaA6YIOy6u3uQ3pzvQ3vvfSuwczsIodzC707v0Va0WqAO+Xr
Z+g/9cWuVqIuljCH+NF9ROETNLF1YfrOih01m2Fj2U2DUjo7xc56vltOdVX30VlUeFoO3XjmPTFb
6Y/zDnW57pq7K3ao4Pu+Rx7emnAq2NcMja4IQubGZATRHNS6V5g7reki3949P9m+gN9jvckgYtaJ
nhP/xkX9I8Hd2YRMF4aX5mTsM+ZuPc8mWuk2SAUjyLTd/LMNSnl4nYdQSqAIzwFfSi8Or1veNkOA
mIDnz/Rgo1OjS1rYxZOzwrWg6ulTs7TZXIi5AKlSFP7sijRE5e+eIsx5ZGrSHmY94M1Kwyo0rAjX
6arxBS1hM7owZYoX/SVlhPIJBASNnlAkMcsolhKk0wZNzsjb6h1qYmrxyUZP3kX6LEDtRd40city
/AxWjHgYJoY86HgkGAvlOnaAc7uMJLR0BK22l2IeBo1yNAGJjSs7eulQFLRsUNgBdIZ674IPATdW
jOKYcX5cPksrcF5YDS2J4i6Hcw3oJOzm4pzMhz9g5IpE3vdWXWCmgbZPdid0lGvYfuzQFZy9ySBZ
UukoEr4ek8QOFKXOK04Y943EjsOkM9Wyj7lQX7ijZLhgFgaG0zn3JEryjCVOh4Ux+BGecshjyuEL
Q/sbEunHO6CT2/cnChEVvVhpoMGW5iBQ6YOawivKDVVxfX/5VMKwS4lGWg4RpkHXoO/zml6ptRAn
MsAmESwR9I0fMkSPG6HxUdYDI5cSxjIv124XYdLWiyKWqDIBf++JmJXpgc6RqppTci2uZzy0GEjV
E7cSiQOP6YhE/9A7vi6itu6ZKpAePVP7Nx5tVaYWPEjm3HnJya36czs+fHm0caBDkWHNRq4koDTo
D6cm0QoksroTkUwBYXPxahiXTvXPVW2hT2gjrOkPAIRR80NXdle85YWyz3tf0PiTLfLoeUppG2ur
25yidj5K+7G22iXzJPLGDF5tApi//tt4M8WW2BkYw4in/3ssGJOOqIubPJ6iaPGYVeAA7TrVsawq
s0Katc7PXSpL7b3A8VRx8hs2EVefifHiChj46ybU2vM/Nf9c3bQpkvgnH59yDbDm95frQ8bXEDBi
VeNyMEWnRbyssw+D1TOLOnAY+B8VFaTLQdsihR6RpXkA9H2NEY3zR89Z5RvzQoL1Q9yxCJ4UBExY
ac0pfN+rBDZwC5eJwv9/RKA1ZHDqdgCuR6Uft18XmPm+6Dk7IyuLRd31IuuPGUvky+RL/v9GhBiv
ssxAIzVkx8RRb/Oiq1MgIKwoPlMZRcchEvZv0PlDcQEIqOKLaAU/GO+rpqilQXpIs/RRux/8ZP3g
8B3vi6NyrF6LvKvxScTG8LpddJv3xqfPIG3PVdqL1CHuUSr8bH1F4KxHXod0bUfTrgt/Qk3TzXGq
j98IilAtZ4SGfyCgYD5IoPIiiSlBIhPr65ePIuiR2cQrxfdcoVtTAMMdvtcORBrkvPo0/8oOWWPA
ogz/8nxVrnWvBgQZpxq/l74ZzgvtYQ65vs/TgavYm8AUV4FymCeFnmyvgy7Z577Rn1WV3w8GG9lq
DGVEiTXeyM8rWXvoA+wlExHBrHZY7vngtVdub3lwdZarLuGeZ0kzFrvvPK6+BvDOWWp+ZlLLGwp0
cVTzt7TJyak10EdDfCfIs2LJTqdyiy9qqWf76A+ooIEDgzcvyJh0ihQpBJKrNPK6G5GefptmpRsA
PKqznB8skY0AwNeTBTqtMvaJPwzNKAKnoPZpf+grQDMr1tJF3jh5FfUGWgIW6jcNeQeT1bACidqp
nLFWrj8FeXfzHzNfchXBm9kJbQMg/Ss1i+rXofkpC5j6I+kQPZI1avDwPN+ej1WWdQg0bet9tPZa
MF5Nnurye0bx8/rqZO3HDcjYRQ/9+smvdu63dgv9J8cvXeqjZjS6IQyEyAFevNQyK2cw1MRHO09A
FsSSwF+O/qqxbSEX0MPkxNdIFn97AkvFKJmzVnmyAtB4iZahtKWBhd8AW3hcK4fB15kaq6WDFhjL
yvQdKI1EemdEQndjmBB/aKpCf6gW9TNJrY1IedKM/F4VmEkZKAKRnITNXyk09on60sDnHhRXlFEW
rHMdgh83hQVW7mR3w9OK+AivXzJUBiTQigPb7BKc9iV1S+zOXs5ORTMD2Mgxud8DoEC1LdMXoxzR
8xD8WF5y7Lmmi7EVKaTn9n7DorbsEwDplg8eVAhBhKFNMS3OT0OAXnUMJeHdGIF3RkikjNqfIOo+
hTHZa13vKym5rabbBpkWvcUchV4S3SFdZdbd8uosrbYHPoRJOwRGXOdwR0p6hn5fEQBgxEH0UEIN
oypddUGII0ftNWrdzoj0nu30NlBtGZcaJxVVFpEV0D5oxiw/urmZgAk062jN0MtOcNbioU4sRMAU
YtIUx3KKwb02VOX250jU2MXEvQerY8P4KeOjV0iM8bI86AtiYAxMP5TJ7hyJqQ+ekBJjtAd2RFED
H+pQxLdGjujAJgTQqGc4TVn6ary9JjgS7tGrSRbwQcJXs8de5/zoSoEgft6+HSjA4hp0rwp5Z5Lk
DyLsfK+DDTGxz2LJxr3HOuuL/zdnka11Hy2KaqphiGvywhP8ESSM1QXVnbT4PNgTZr7R6nzfE3E3
QvcEXcgghZhXE02gG4g/5rSTpKfy5qrptyusjfRNkVVVTnDZgj6zsbFQodmxrDIz/Njk8F2ceu/l
HEwXPf48xnmp0JXWtvxRMbr/S+lUKBWfugPOZX4FeNbO8T3lNKPJjG3Xvf11JgOos6Rz6ZmeYz1l
XlLESO5vOMwIuD2mJlm8oMcvX9LB5joRSUtKl0GDF5n+8ExjtCx3kCtuLAx6cViRUyk04qXxKaBw
iS7v89jS4iQvdxec/L5AyBusprb7UT8DDTM6QCjxGeo7lBISm8oyvkc9PrHAUcoRjr9qZdc7GAHa
vyxE1lSUjoBjDnrQ/jP3+Fvf6e5ESnqYU5GH/3PWnobgtgWNlTXoaldpPNDJ2QzVwLxDZRYRzHjI
e3fxsFqdMIHYX2Fn4fP0sRLkeQzi6yrUUKlj/bSJU5j3hfZJ4/krZCUlayj9uII8w6HL0yXqq6t0
6Dz6BYWX9WCseSmn5uCkLwhQdwCCqnJGeNhnjSCtbtPIg+qa0JreFKppQIqdKSUR4I4d7iebJTiZ
EkKKsg+e4x30p1MPUUbkM//teCyM5Dowvk92yiBROjLKstkbSVFxa5lzGijY3wjtrati6rjpjqK2
Ro84Vg94dF3LYAHj8t24SSxqB3gC3DB0s1qF3aBCXM89p9KTkhIYJTlIqT4/lJf9ixtisJqr80N7
tLyN/Fa7ev4Rm2Srth3LmSidOaiEfhgNqNDc5J0MW+mvL0Ul77YhNw0pmhJIWR/AbDXq8876z4ql
yGULfelIf4+WdSS/oz8q++zUfIu5SZabZJOj5yQ+n1lNlJ0toJ6hM6FH5v2njeKaI2AUkSq1qkLg
yLKnjSJIVP+eIJecdzc7zUMbnDGVr27vmhQ+59higopzNMJux66FCSOt37fZR+HcmSpsc6EwtEs8
+Nn1bo+83tPBBYIqEzo+sNh6ruHka9YDODjSpuRybZwa01AeNchRYAxUaxQ+0qF3CWL2cfqNZTWB
YrEUopJUgDWWTb3Wo12em9/Ou7iloLnUY0JWm5+CYAZ+/2Jmwac9ohaQeny+3sdFlGreWmTsBfiX
kSe3VDJUMBLSqL0tzNz+M/opTeICEkKgPNPoM5mB0SkInzuXAXNxbHOpfFv4WfYMUb3S8qYuOSyv
q07g6OOq7BXJsrTqjTd0u+Gio09DpXVoJKxYSzR771ApYXAVVX3JStJxwYEvrcH+D8fhrj523JN5
QEJPNCyXgFhIIODQ+lSg10NpZypn/M5RCFH8tdcB/hHm499+UVDWnIYzzdmYL2lZ2Mnv3odhK48e
pNt+vBfiRzGtzjyVxGLvGWiZ8KaJmvnOc2AdhgKfKc+/2uO51tIDb2ax5stLMYnwizr9GC8+bXNH
ohZGKm0AifeHXEp4Sh0EBi8bxJUC0G+mMGwIWAVhrpci8bXgMV9EfKaMmDZAhgOUR8Z7kEJjn8pO
hWjTcgktOeED62DZE5fu+R0rDoyZukIa6S1vrG6C1MOhZnk0XghWLjQ0wEhPzjwKrVL3HMvb6cIi
sEAyxQMxkl1WrQ8wxry00+Lx4wkz3XIcBikjhHOlJa5gcIEJAZn1oNQvoJiptaXZax5ns5lBRe9c
T2BMwXHTKCsAeMMYv0ytHXm6jktYIyuoa8WTt0MUMAj3IfXu1/gnE0cTg6lDiBfPZ3cuP0nXYXLW
cQSpwFNsPQNsGCJHN03icZrKNwly3UlpDhK06JJEW8IRAsGE400sd8hvRNr+EPgIuFtCE1dL4lwO
9AwFakR1WM3ekedcpwAxj7zk2zwbKJ7P63OMbx6XudbDWqgp+PYFnXG7HBUXLIxxd1zMlHfFOLp6
uMlscPKgn+lRYU13iq/HByhjRZF3QtKtl1cwLk9xzXguCczoc/MYmyRCefKJjoXor6AlRX2wy8R7
Z74qit1z2uHuKEGaHdQmhJ/frVEqLYO48znrrfiK5cJRaX/rQOQogW/+GQQzokHBPBdQQLNz3+Fb
/OaavRWtnoXYN94Ni678z/Ko7c0n46oOfGI7vLeMB9s2PAF4FNKror8UmOWGOSR7TtN1In+9amv4
L03uELMOZqWZJNj01uEhJZV8J4vIKS5Is+2482sWO43W0HpuT09rUZ4Pa0hxDuW2HymPZKKeDjPb
ZucMRp/NQAe89oHP478sl1arY2f5QvLiV7PqUXkRWlTSR5/pJfMdjwguCyZkY4lpQUnZ7+aeViBg
DJG0/AvxgfIsaEwXn/uSQJls48vSDdDyo+gNE/yq/kFKP4eU/ItKfXswnIlWNIRmHm84e2N1BO5t
MLfXbNA7vRl6Exy8Cswmfg+TE9uKYGI8OBLyYZBanRy3+7W5OPqYyJJCrMZwgiUNBjdA4Q/4dD+D
JzKJO1/GSDVg0mB/M3GhlP87KUNols4K1i/4pkY1pM6zi33zeUbWCrkSYGIeSwKZnb6O+wdO8yIk
b/uQwF2jZ+7ZbGthGP6OjS/NJEv69ir4GfuWuuHJu6A/jUacHd8BxhtNiCNu5WXLLP0L1aBtSN6X
XApTmDpjpOhjUqmsKFISBQ864fUyeEm1MIOPEgADobc+k9dM99CUBxBzm/z2VJW16p7V5Wa2pymN
HnjxYzfbrcRMQb0CDTt4Ri4pr299GMdxO0IZXaGngbGGKSGxqL3BD+q8buTx2MJQJ/ko6j9X+Zsq
VbuYPeguXWuB8+kaEBQflHmhOi3YQd8fSiyEEMy/FTZhhidWyBY8LHqGGmqlCln1Sz33W6nM+6PS
HdoV3BxXQKqRC5dxuU3lJQjisKfBNvrvySYdxVMFzD14HC4ps+1cfswHvt8W0EuvnLVwAinZj/E8
zV1wz3dHiabWtMtCeWoHBvpDXQrLTuAhfu3uog7pthB5qS8KJqcDhckLUBFmePNgv2rMfR3N+PnQ
jetplYh0L0w2QdcVT27H0Z2jVG7fWWqGdaT+MuJmYXxq70I0zGBC6ZJKtB/NXWA8nyQomHh7me2a
N+lkUTOQ+wvBIZ4lAdzM1m/JCjjU8Z2KNDLdFOf6pkyS4MLoyAJYi4RB4ZUb+4v5WojBFFUj6FH/
+uFYPWg6UPj78/MMFgEmcpP810oMx3pDX03wJEP4gw3MiCNkCzSZJyqazxislraNy+5jxsNuKO0c
SWlHRnXifDypzAsnvYVC86/YB9LoZe2xJG1RJO8iSDT2FDWFrcgN5zSdmlskzP6/KggwqvGkTcWl
vj2S/bxIklAYlIk1mjfx/j2EtAOSE8e6dBCsvr/y0/wHFD8bI+yZ5YEMSbSomK6cwfebczZDPQXg
ChTERemhKStAiCClaNp+oSt3+26d695xSeKGSN/sqwotYQQJ96heUcxhVMpi/24U+L85hKq3bofX
T+MDYgLutGsgapTJxmvxpjhWtos7Ft8LwqUyGCL6S4l/vMmPXq2MUHpiYPhDZxiANb4u1npgJplh
YfxHNk4v4gvPRMr9ie5wfjiFtcLP/ONIFmsF7UpCeUNbamu/2IjbQOzkGSZTbwm6zHMZZgEbHbez
pXl6VNKIYAItiKldOmcpwHF5D3Aa1OvNE1smZs5FtXKey4yY6A8ktDfSltGlxtmCbM97ZULWJ+Y/
jhRPmxgr+ryASoK33VKoAoF/XYDeOCNEzYTGmxhjnFVwIxsbQGC1jDXmzInCdIvw+Ahm+1zvGpBv
/FT2Ht9QBHTJ35v3tc26U1jDadtGrYmvE+bYhWgpXFNEkFrncWM4np0vj2ASLLMJ1wHQKJjrtPAi
Yy3KrzOqC+5o987XaHdpG59NRz77TovuTHVakJ9vMphB4DWn+bKadi4jUYVgTFfgSdqhXh9CpesZ
/q5cwh7c6/HdUDjSsO5ygeF32U61wMifzvSH4BIcdTDauxvij9i2KXkyDJJwKqTYXJfGIaXadugq
O/lv0Ar6U99M+yRAbxGzaukJiVzKNPm9DhjiQNxhapZeIf4xaXyCcNNIlDsNbINNKVdTWPqLHjLJ
oZWuyuCwFIZ7wsfxTnXtznYVQi+FLneGx2PxVYwSZENJZWtvkMooSVV8C5yGI4Gab06ngcAtIycS
jWzIKYTV0GRvSyOsh1nQBx7F55VYfVb7vpvunLX3pPmoddH+lQpDOSrFf5Dp/5bS5ZMEjX2fUPxm
VaKtMOmAbvbf24pp76EGNa3/JO6KG3f7uPskiT2me0RW7Mg4KOE03ivtynPr1FUzMbcyzEzr2L9J
OEJ9BRqHLxga/t88S0uBoI/o8ra8NKNk2kIQaFvVzO0gH0PEcJwSTVYSOtcc08CUON13m/diOO6p
edyfqj2VisYeU6ln3Ijp5SOL8hTNuHb1L8Je39SBhFOQGmDjWxuX5qHLnxLxiTWf9YmfVyN74pMV
zunhmvYHhKVEWCbbA9hEH5RxVVLidNhyXNI2BknK+CsX/yzJzvyQW5Mjjmw1f107N1MU/UwhzY/a
zR596YNCLIn5/iRqwchRuFSlZNSPAtU2aOFNOaJUo5wojVEN4ZOORnI5bwzfibeReFIBnt/NGU5s
UD5WNklYKbkGEaiUyFLq3QYRir9f0z8xJ3GWjKGqRROye8LeL0LI35pTquJgHsBpaADGfsTYvZkL
ZWoK4jGvK53nbqq2MkcwCUi8JyrVKaReqT1a3tKiA2MTFv/qU/MhRFbBmOIrCBPu2pSK68Er2Ks7
y0D8qeWFW5zD1Xl+YHiUv1x3NRo4BuRSwSbxMIJ+VK0SAhE9iDdK5nRNpPoHO+0IeVkmOKkCwEpt
zI3rF9ardkCo77x3q8oCXp11buJDOAAmcLyu+O8eggBfrB55UN0VOog6bcb8vOAxF+5OUU7KQHAA
R5kIdZ0XsHkGSuO9u2z1xngQlLPh3hegn3kPOURsUrSGydWvduSbYqAO8F+13vr6YAkg/B0admeT
OQ+9Cm4Sv/TeDvc6btJCeQTFLUhkfbJRt6ek1rwndeUTHNi4P5p7SOcKJj2WkM/SWEr7aN4s/cBA
hXysYSw50x5x3gQVbpOx49Tl/ZMK+4klemIkxoaQVQWO7L7wdf8X5312I6+GFcP+nfiJlvfwEgKk
5uWK5LLe4bR2VM4jrrY7aZPLZ8aXlw1Jv3NUtEFybnK4Q7SvP4Wj1xMOT494jC83tzuN0Y6RNmgp
ECn181iRQODp/6ufnkC2yuien+emN+Z6pk8sILuI2F9pCx9D+9u01zbOEJ0AfhEwo0/roXR+uwCw
0uj72Ft428cAd3X3dsOrXJZiHuKe34+GxvaxEESirPRln8s2BizwgSmszaPEF+dmkTKr9xetgZbn
HRsBbk/TdXRdWHkhLYCWgPD35DSX4vK/Aiyu/t5/1wahOPeZ5/JXbG/ltRIff2qkyTiDhBzOZpjP
VZ7HcVB7GPd4/BYNaY1dKfHgxZepdiOi/fQgfr7orpd8xBwlXtyoNLsPi5CmWXJZXH8y8/2TSRoh
qQzGfE9rWqr7VWev3QQHv+8Jm7YbXTYkapSvlaQfkBTyTCZOTcFihh6ZOBKsVY17OVR4XXzhAUbm
MmoXpPjsLE7MJWxEMSgHHcDSzXinVj8vL5/jDQPiSSVyCTxSHgXHNxrfpu7TUWXjGCnt4rPpw4kp
8dJdbkD5WHrA6DE+cMm751MLO0k8SeEiXw9+xwAgOuT4uVHVkN4rYso2+G4/H4p7U9zh0L2opw3i
gmj6NtNF2xcd+lrKB0PYqU/TaEYzjSUFPfPZZT/xnNPTjb7XPkyKY4ZcIKBVRT6UUdO1A+NiKpZn
h/XG7/puxNjlHVbjZUJNVHZ0UcHttCB1dgrYlbshYINiTo/qp9z5HZutBVUdU8eBmDXvyXIVZ4MH
a9SPZZWQgZz35ITmi8xhyNgexOKhQ3LQxDSNGndzkWogvjU0419nXpVUbW/Jzi3QNDqx4mYUKiam
/TFXvxDyyF/P2uxnBYv6+mMu5gM3Ozlygi0exHgYY5oPEAwcLD3F6yVNhPqF82ZBFsSyZhfZ1GqC
8JZsV4sHN3PXhJ6Q5iwmfYRBr60uT5BMhGvR1XvznWoSUDnxw4R5G/WKkBVYcFSyhg50dowHPsts
wvLx9Yg0ClgQYrDUf076OErGzV7efq/brTQl4bItCCSdJg3g06U1sVPv7kVhFxSJA8+FttgUkfeX
KjIYk1iIMLmUlqVs0IOJTO6DhlF7Bz5XYh1OGdyIRjdXZQLvS8EPm/RwIkoAk6y+pBCHiQmT9MRg
EK5uifb9HrFtm14bmGvJi7PjWY8zvjPqYLhDr8xvzA35a1EkAsO3XGkEgFLiF/9dfuX/HsuHuShX
rX6yXrTeEazwMfcb3gk7dfc0dCWKd6rbS2PKPGEL7ZZYByiyz7GuRAtY5hRKUFkANB4IWt5Db80A
rGWWPBl1pajqjcMbOjnSYHdTZiCdVmbIv6pb2P/ZirfjzRkfgxS6XmWM7ykrRBv+CM+jrt1jRIoG
dtV0+C70ZNSTa418m2QTm/MG+u0qqu+neTMRyYdfsz1NSTArbQyEy17mYn2XO8IMU6IWXaelPiWK
NA/DLgstTJgLPaSMC5ZAe6j+Rcs/ZsgJs4erLOSQ7eUoDltUb09/lPwU3PZ92tckiGs8rhLFQ1z8
K6kiR0BoBHrI3J0geBgPkQt+VDhLU0yfc7DrN6FHzdA1Zv5etq1VSNdLmJ5XP2X7QtoBW60MvAxU
NAbiobL1RlUMnqArRY7olk19uI3WslmkhUT3ojli6NjbWaRt+a9a4auRre/wN9MSj4c/cbkKEtRd
QHiynhoY2JCfiWUNEDHub6eqxZ4mr2kqKR/nWRCUjrYg/k4y+7svR+hPpLWChXXhi6CpXQ/9uhzp
JBWgCwPL/EDDqxtdvk8/A3rhoEfocEZs8a7ZHw6rTI1e1YhkeMwXPWCFS/qfifsbAGWEQJbiQ+2S
9QDFo4wpAdf90TxZYFs4eljYptbXIPzpnlt54GvzulR7nO04lilyxpzASv9encU0KsUcQnDlX8lH
ksRXsZ2voG/g6Sq6Y2ApGozpEF0TPdhBKlfcnJbys7BNrlcfI42vZ2yC+UNirp1wUOHwYOgSBXlF
POgZyFaTqH2zZwuLSetwK2cfOtnqnnjA2/NnSapp5n2s0+L5PlpfFEj9jwQ8rFDxX2hjQtIEOb30
bu29Rh67wtNwv38sVzQzGWwUaThj+os88acRxgScqW8EDiAEeqTp0UViOUihu1jHqTr/pyLV2b1y
c402WORPE4p0yG0JiMDipX90nLhIz7mbkKW8u9MKErBXR9gks3X9JALKliaVQG7Lgf2L71Lwa1Qh
Hf6AW5mP1989IQ0Y/FdrUQ2jPGTQrIk+jWGAliU8vkjieZHoJoa3c9X/Wy2V1FI4kdBpULTn25zB
mKgLdP2MLKSmhBlIU3+kLnRLTqLPxhKfXUPxDh3y5nHBAPbzbkdCy7jE7mSB0ULjeCkDOMICdpSi
uNIoiQBdF/1x+4Qyy2T9Tu9xqBsCCt7gq/n0E7d67BMSulbLT5u66JAcrvIzfUGqlYn5uwP2szW8
4MYOY9MwjIKQ6Zh+PHAF2tTs+ctgKP/eDcEUoQFyQ8w18UZmfcI2HqEpRzKqQmYuNljfSQ/odO4V
ZGq1z42Zf/OChnNbucLb6+jyWVW2hVCXcpStNt0TzMCHhjDw2fcLYdyhLtNAtFtCsfTY0HE7OGmq
OrqyuHf5luwn11GnOiyWg7PR0tNR42uzDmJScGRGuPTZYxOpPiekBU5drMf0d0hCjOVLH0eGrLW5
s8ZrvnzcxS6VkPhJfQ+ph2Ifu1DRxTtewAeFbkSyXX1I8AnSjUfSjG3JTxUpH1rnnu4Ppzv8z/+l
P/YmCTVzX/+zQ0sLZmy7s1biKsj13zJ1BMJdu+juhZyGXz0vCIh76IAELZDdsN3Z8SlaBH6SV7LH
20HdxVJBlhJPYPGndhPvXAWx+/C0VdBDSrcc792McU9AkE2m6B7fag9vLYG7IDsV4jTepZhsNDcm
81uAVvnEb90VaErxvxX6SNBk3Egpr9iBW+mUIUm2f9seD4nfiYBzfIWpMC+Vmsf+JQg4gZWMhGic
OChLR/PRH06p5PiITvueX04eYRfcPNlyX4cm87mwMYa+hDNEYr87+zlVZ91X95K8uyrgKLLB+8ON
K3qF4Ga9QLFroXeRvSS7XDTyEDtqcAdiEJOTpTWzhZsUaj/VbNlR8YRh07iglgjVWx2Vlo8yYrSv
qvpPtz6Lxe2yD1pxQzL7aDShGCHrngS5CVEZAZz18IrCITJg+ytsbBoafNmJRUCeXCRz021s2GKe
EvHc+YgzD7r7SH9hV8xtKfZCTZzUBL4stsh5c5tXYeJuTKry+jqT9WPNtJop7PRNCAMW8WHyH6wW
UUYE5V0xS+06WwGQW1u/1dV97fdSkP6QlQ79utS74ATnFo59zPiqJMpovwqaQtNqVPzDzZrqG17r
ZwKfBgphIY3AuDXXaX3m5fBBIG0oOv6ETER6lHATa34xMWwNrKJ+gaecn2GeNR6XJlz0TclqY6j/
ZngfrcJ/GUnfaTLISdEEtn9WFHpUv2GZrY4PU4cX0J7chvW/xVsxN8S9da4OjzKUHasWaDWYb+Or
O9qnVJ4R/494ySu5IC70sjeTl4wtLnHKmWlXrlBT3+1MPpgDwPcddflzHHOFR31aVKQi1TzMrLCf
PQcxJRGgxRpPJnPBtzAb+nRfFGS67LkJzgvvlqrB8ajkx4KmxRN37n6zO9nhJkAwtQ6QrtS4WIk2
/8EiqlFH7a2r4qEONaNATf00MEmVcXalJwcilYSM2WMum169A3m5Bd3HlNMRdoiCWBjDjoeWbDTh
6MpmHgnEDKlpjDqt5mx0OSNXxEWYV+IuIABjaf183XwOSSsYHEwIcQYec+kMaSZydP48OthN/Vlw
W6TbHtaE0u9CYUiuJrOyNbbffqQcDVYfNLo3ueqR8iJqMAK/PUGDSg1AV/3nZo94bnhZ960dgTn9
lO2B4vMm+r3pDdF5DB/hiDlkT5xqs7J9ensV8OC2zQ86dva1Snd4F+bdvgxjP6AJd+p6BtJ+zm6Q
OaHkWZVWGzUJsynKwS0K5nkuQX0nRCidSHJJseFSlnHp3kWNbBVgDUnpthwYPrP8tan8yM2v9yBH
/lulbUay4GFWQsJFxrXvzPxw26HapIONynnJTZu4MVchWIIZPrKJwYWV9z+naIZOFediCXaJ0Mgv
8uHiOUREx+wgtfA232G44iJQVEePCq2mf+bBfZuGoirrgV51DAF/D1sj4mHg0VVYAwisyd0V9pkL
1gujPIJRfTX3AAMx2flyj9njCdu7y3Bk0/dF2UssyuaFaQKZ12GS8+cMzZe1nsPTnngXFVN5OkNZ
7SeS4ykBdUa4op8oldyxR65Q/n5h3StGizfyKNDuyoNSwbfyMnIlAf04V6r5535OsSWS31f6qjAx
KztdtS9eXnK8c3Ol7J6uFkq60Sntrrogn/mDvpnkC90z6jGPdhme8d/8VuazW7SStTuYSVsBkJoT
cokvPhB7O671Xca1WX0P0KhwaYjycOPokR1g6jBtb4xIn4Px10JwaTYtttAJ08F5MfItRIYNWD3h
BinINfzk7hYKDgRi/go8aSQNC/CUWjgC7lB/wgGhdRDQDb2THEC/xK+/uLFvzZjBHEDVVGxWfP33
drOtbcqMVvueQIqHn1u/Hq3lRPSPzqVmtwEa+cAY3efc74dKkU/TckaUlecGJPlVQTmcPHhtWQTN
sgoacal6VJ/zPIgntZ0UFgNNFUD2BXYSRr/CUQ9YBskWCTdVAbcdc9aCbTgfVLI3MGuRrqcwfBMu
HUlN4HEa6HvIStkLZIkwD58A+lgBCoPm9QkKgFtk9l9rbJsIRnBtrbvVL4YokFHjFggtgyeVs/R7
7aeo0J3Z+vI6wVGpwmryfiugiIVJkEg8xCyu9Q6XhZivP4gAD4k6dLzEMahdLCK1OoWT3XeL36sN
HllN+7ASQ8TVEiO2Sfu2mBB33nvFILLUaktrSYNfjRLl4kZzpSuKz2mnJ+6DDyAibt/Utb623L/7
KgJ9xP4FdURxWZYKATN9J7TPKsMWss612xmUIKbeFEFZGK8juBfhVPy2IfxzHIrKZJiCUzeWnIm1
nIEcPnBFlCxIVwGsqx0K7t8YV5PNaaZ5s4qBVFsoLbFk+OxDEwrdD85nmd2yLLCYmfOk6at4T3pR
s11mOX8jMT1IiW9i4sksmM0BSqIUsNkN2C6m+JWzRuYQePgCBwwcPlwcvrAIIaJRQzIjwbTNxBTw
ciwS0BhZUuyA1WpNLCpOAT/73XgTfNsIgefDwtNP7Qt/eFd0rQYsbMzgCHqt8F4lWFd2ns59W5Be
t4Sev5dvcNOBrqFQDML4TciSEYGK9VKIbtJzR8igcGB5HeWPYfQi7H9emwL5UA4MfAdLJEb6fA5m
+d3QwMKIfaBJPZtFRxMVptlSodyDjPp0BuKe6C27MbUTkD//8HvSUXC7yqHe6PB2se5h7fhDyXjX
i8X6lk2babPmZq4LFa4PRxsqF50G/o1tTsxZ/tsqF8+xA/J/kN6mKq7jTSAKAddEfuH+OPnH09C7
H+uVdGlZw+/zS4B+Ddlw9YY696BGu3U4sicF0cKLlsGKQeFUEe/N3C+6dr6YUAYQ2VJd87OxUeeV
2UvGgZ2Irnche7nDQpE0GZsn/z2oVJjrG5cNXKfEJv4ixF/2WV3DdnfJvll46/okRcoaKtH/jbgW
H8kon9sZAhobujMEwnEmZF2Xr/LwFUtochtjjQZydNU8jfKAKFO8Fv8xfw0c+OX2Ry849phybd/i
WirwvooqmH138QbZQmOXYVhEVotSYuUIfLinMu3hXTA+FovnyS8jFNmM7cdk+8DZZWv3KsDJeUzc
om1Beynj54g8uEhZCp+nCN/p1Z7aAF3RR4SHcBqaYB4LFnwgQVYn0QEceqVuW2WHr983KPNkVwXM
kGDR2FMDtP4COqf7hJ7IpdbPMXii0DzzmOz0yNpj6uV03hthAltRD+cEizoJEltSRvrgiLZq+3kS
tikmiuIqB46AUb+hvoSF+uXmi+Cg/MZ/GBjqPQNmh8beLeAj/XXoWwkustH16FhX+xBJ1UYN6IpS
OQfMqPDDyuA5YBJ2m7BFgP8/TgRt0JoBfzwiW/zxno/qF/20ie+DAqLlVY3izlGkYDN7AOLLPuma
IuhQPLF/zDs+vupbunauABYV3ZQ3nJAQx6Hp/mxN20rCCZfBJjmB0r1UZfqkfEdmUbjmUu0xje2H
W2Z1Zvur0emJkHxebM+2z11abebVsXhS6Uf3ma6hmfCGA8FY+hWBM3f+B0wPUEk4+7hYie1FevDS
uNv0u7Dg0QK0kWqEYNF84aUOFRMyDUabljFu2t5DMNa6jTYGU9gpDXylp9TH6JwKcHT5kApqb3hZ
k5xLd0FD37LX/WW2JvGQ/vkQXLq6r+huA7Wa9xYmgI6J1lnJk0MsSR5yTvkq3ZQttov60waxG8a8
wAhJ4Iyc2ECIAfR//3266ZhY5BFcnAars1I0W3FvWZ5me63PoKDBUOIf1f1eMIYCIW1LE2aM9ubx
1Ov5dqcbkCvv2pvsnAQuGpyqxzm70gGHz/59J07kascktGQHkEQeNEdMfbaHiYo+fG+a/3N3Cy/Z
np832EA0jF5pquDgUjRktAes6G7Si9h1bUPIMWVC2VQKjgCl5ZWWlWRoFE1d7tMznGGoPFuw34lv
wQ+iPJ/VHHsxkFYQpRRF7ntGzr4y1Py86odYkr4ryp2h4InVIz9DssW2GhRAULQI2XhMIGR2Jn7n
ObjOYhkp1ERReq3/1JBOtQ06YrNLOMGrXu9aibE1z1lS2UOfX5q5p2YhtwMSiUhQ1xQZr++SYLjh
5ohMVOAJRPYoiPi0P85AIoNIA/7K+x6Qk5nWpjccBIR9VmRP7kKYCOcLI05T9Bu3rs9j79EUSWlU
GcQeTFumceeFnEga0tTLQRbsOBfxDY1OHRIfNCu9Y034xbmbcP+NAL+WnCzayAfNYwpaHUtcD5D1
lT537SpGaK+b+FePjNeUMFVjgap6C6tUUFRPbQ4TvIkjdtktm0OTQGGeKPFpkFcVUZ0pYIJjFW3s
sR639PTK5y9GX2NxdbEPsyGUhc55neLqcXLNEgUNlr41tw4UPrqI9QC7JYVD3DCUObjBHaBScVBz
iJKR4/tjFGjuyeG6vvnio6Os0wnDL5W28w/u5bFejLMgoq8vZ98FTgI2g41rw4FahgCi9HXvh/ld
EtlZqD6kqfzS0zkzV5aGqapP6IdYyh+YPZW5fQK0rqG4V/zhClG+u1JsuIEWFevd/btyGgoynlA2
qK0OiiEFugc7ztbnZCf27atpEtIeYCzJP2fdlIuBHfAMxWUE8Gy+lNlFRdLCObfOSyk4Or0XRV/S
uW87U7mZWXPPVza3VQyLAw7pHRetfPEAby+qhp8sNSmn5LB9DgknZtaijjyn7uIOLHCB979FIVOw
EKsmaEufht+QzS78mJB/6cjcYB0vtb8vchSYSxux+3UdWfuDoSWYQeNaakqJxCVfM92hucXmWB2P
lhv4/LiBCK8d5TzolzteDqpbPEeL3nQeAiWLZfNxsN6LY+tgzJeWZIzhcMvj9VhyuBWI2Yilog/t
rYVxC0J3l5Gh/AoLfQIyxe/mw9MYS3S1pRvy2iVifPXzocKIPut47mcn9FLBUqzt2BFzVqUvDRa1
8jEgJQEYCuWCFXGcFR7spKpZTFLZ/nAvAStN/aZu/BY4eTtRu+aWkRcp4aEesmxlwXunjDGf5eop
sX7G63OXc58JO29VAgD/pDrcfQq+7lEXvtSs8O6QRVgF6s4f8ze4HtAbOgIkx1eCi30OosCc1I50
lZS9eBSQah1cyDMGV8JI9sHmZ2ZvT5Y3QQlxcF5fLMkWVcNa4rRW3hL1TFyWOEgRS1ov8Sz+Ol6b
RUBqKZIakvxT3R7rEqiI/0OLBGnPbwEU9GedKDUaMeODOExLo+Ky+88ZjyMrcmEzrQbry51fBLRW
nSD7305kmpjC4FuDpDDU9Y96aNZxseKJypJeWh40Np8tF8ZwUgwQX9maxBSn27huaYGxi/WrsKUS
3vr/nQy9c+RPFfD0TKGvWXWfJSBbj7VdzYa8IbcVBdOuTkjfbm82CyJf2osgvTvyakyfny8rVP/l
InqFL8TLjXtmSztFI0Wosc62XynJf3GJCwzGFvq9XluMQBTJY8dqY0Z9eJXBCqOU2tqq+6rL9eTZ
8RCPJugdpaf2h4L8YdbGrPkeJANFx0Z6KmtVXHDJBqO+26NpeTs31upuTB6HMX+g1Q5UGpGDCYUI
NEozd26vl7FnYuxAXUkhgHPe/pTdJ5X5IA3uVFUkZRrLyUCOvIRdTuj65wPUPhSEuJ1miqP5pDok
+yBdz9H0S2ffCzlt9MYlGcqHxFi1h8HRRb0IV8+QEkksCDrB5+LlLur6tHv+svYeQ95YDLSWWsng
h1TRerQEji+bgYuxQwM67TFcbvS2ziSD/4+VB5eBgULinOMTrmMKe0e/aIMX47cVzuRMZBirpYMK
NV9woGD6Bv1Xh1X1ECHYb/WWOIrXHAmVxgd7oQf3Sn7DAo5Zm1ObRiHQim6LEgeq45tTyvpQWqGS
el5e+YQC4/JhdqtCHB6jpQO8f10JIRyQkYIjp1rzvIz6/MyN1O3DDXDzUqTo094DODwf/mUthCli
3oew/GILpUURSN886avghYmtcb2lERSnnyWvtafL/QKOvoNrG2g2Fe/4NXfWbPU8CNawfvJrioHQ
eFGhcz78t5UkNZgvJIPCRivb2gsE2Kl3jNtme8mvxyqJ0xkZQRSu+X6Xea9wxRyJR+Q+RgQc41i8
YRKDNdb3XNiR3DPtnMIlSxh507RX35+7xlAwxuMQ8PJkE20gZY1LaKuqN8dSWv42x9E40lUuI+T3
iPBkcvvNN25i307igBRvL4d5/fJ9NvWRvI1ZP35voUYjDQRu09oijtnFCHyDuw7/GPFaPCaqTv62
DUHXxJlPeJJ6lTYiG80rEu6maL7o0ze7szt1VocuH26wHFOLzOJWM9edls/T2PUAjIUlK15LfbEL
vpTBawHiwiroGoajUQ/Jsin/5t2IVWEeunq48TEtGaD6cY8v7bqIcsWZSmXdQFfCD2GY7aNDJdw9
Ls7O4xoVMoqCcfaOajn6OgGh6KJ/utl6FP0vHPBgJnGKgFBrzLg4UzoOgK9HdHvFk2VemHNxFxlk
dWPFtFy67lOmQdtE8tTiSGM0M//2u/cjIfSOwmcFknYEq5Otc+isT2CQxSphU/zOvWs5aoc0Sub7
DmJdmAoUn8rIHffpqnNq9Jo6Ft/1gNnta/UMk0EW2q5hIpzclDK0tP/MmdUKLojTNXnDRyqnqQdY
z2KHvqQeWVjoFUqAFK4qhraUyFQXYyCYFoETZHLesOT8pN/2PxT9l8FPBliZpdMkQvcokZdydSZT
mBLN1kaMC6xsx/nsnt5MuBe55E+gdE9OD5dmIUmoziG3JLU7sSj2mYwepPSpdFTBKUbaQsJjvhQR
3qneL+Trpt8fZ48b/X07PdGv38ksicw+buIjI2GFFx2iH01jqBnVed54LQNGtBA6VL6ZtR/sE5Xu
9yJ0K+YxOcnBnZ/7nffIeG1yabaVKbiVgrA5uMOxSskuiubG7/X/IHY8uGVte87WMPJkwmhuyVUY
3ppT9a4I7IEqpWpmr8sEBTQDJDyGgqFXIvaLtkcLvQ04Zm6NJxrcpIC5sebXCgJEcojbJRoAy7io
g/kvemXuuk3kHPq8mbRvysa42H3hY8xiin41NaM3IQU7EkAVcxHo+n7KMkRmSQNFtPXFM3fO62Id
5Tsh9Uv4TVbahFP0z7rSYa6ubrqTkRNZPG5F3drawOgTwW+Tz74h4cAnfkvqi5BRzNpEOhk9nOx7
w4/wh436j7RtMTt9PACKZdz0izRkvkbI3WEog6nBi0sxl5RlO67gaIk3A3Lh8g7+bbXDD/oYrzQQ
3fHyPc+heuHCL53lt7oACwDLPDfzu0hxrDgQaz44MRJ0BZM2VFsL6UegdwaPe9bDtT7SstuviNEy
7FL9TcwBxeDpsHvPwiNKOfdYnF1ECHIWhAmSCLoqsuRiot/q2Rli//slroD+fkfSddNMEQlXxuZD
jB5I/NPP3Wb2kiIt+qa0cPEtFIijBO/bBI5413w5DLm2RjC6rxGjZImVJUDYgHgscE9Q1/2/pKeC
tQ6HuBsLiwaIb7BLERbqvWpcE9hhtwNAXDVNUk0PAxPSuhKbh9MXK3J3x7hxnWcxODRYff5ca9+s
HZb4Btzi/HUbSN6xZMR3dmcmZkj2xD3u4n8raBmHYjCIxALEUVrbI+WCIVDSz/0iq0ymZT2/OT7D
RBl5sSLn4P/tFKxf+sdQhF2oCNEkCxaH8aY7XUdMaUibikPUpMfWPm/ymU/PvN98Wk+MCWSlL8zu
ZcjGRK+A5eAPZag03Cc0ujuK+nBG55Q3ZgAGTUY3NRFAsqoNS++zmUn5qv3f9RxWvnSoaoqhXRJX
bs59vJcs1MRgxr8v9MAHaav0q3UFXWa6hOWz6PEU14KlOlOunUbjUD4xqJO+MfsfNYPv/gmk4s0I
dwBQNPSpY/gFCaPyY2FJpDJzlj3/LL89I+SiyHKXP1l2aoITkEGKwNGjs+JMYIxyEg9tiFS/UYWx
e9ZDla6MFOKm1UASK1A0h66Ip6kzW9BdtRv1d4ye+64q0E23rTQfSqPn4xe1Ez3VFObBleKxQhRE
r6Kt842fw6swnvQFBkf1WDxza72gU2iU5BzixJN1BoTQl4y1uzaEFc25xnyqrNULhsThTKxbPMza
S67ksFZTFX5qpSy2qpd6YKQ6ReSAdoY0eo3Z66yfNBGrfprcCRCAxFyNQDC1NH7AbXjGiG7asVf+
yQvIwIGels5B2vHblCq/rRho6z1+WDCzkOmU6FU6nw4972O8CSapNcxPaAGuNUqdYa+pWqyt3DMr
ylEUkZ6BEsXfpMBIp3ryTdTeMDMLMXmjHImV2Jc0tvYz7ZdeMZOnEfbYe0h5tyIlv1kO1gnIVYPR
rTaT242SCKNBl8vRk+by5KzFCI/qy9F6J/BXjqOO4l+je8oamNu0iFBQ479aZQv/w7yl8SgTFbpa
JRXFG46112GFudMPjZ7s8k28ZVYlyG6ih5BIAHdvyYDjcfWLpU9VoeI87QvQ8oQssiBNUQLvPwga
w0dvAL+/+6Eb0up9orP5kkMjyeuWVNRB2L73WF7k45QPxOsqSNBIFkcCKR9kF6oHl3rbrxioIaYT
zjoYrc1JLlOfMVPIGvx1vUgGi/STTkoG+hQ20VAj7my4oPbmDQe/PMvcH1Cpd+HpM823TSrDgvHI
Ww1becHU3c0TS4MNMKtcW8fpGmPa1iRogfkYM1krvCZX/8Psc3Vtz0PoIfTpLpwLC0AWyfXLwPkv
/TTj2ij3al72aoBhD3Liu+0yI8ijnyD0TEupnrnZer5o8hKBgeZ2sgj9GuEH0gL/5/Y02gKWzhoo
MK9EZpF/nq2fsuvQl0EQe/CsIIu/Gdb2qjDVUO9CEaLEu43MxSzK7p8ofGW8fHxBcyQySjCDRtuH
Z6T23dENIHzJCLdpNqLyJbO1cWFvKHJV1mofDk0b3Qb/9w0NXc41QGn+mcD5YmF+ypzFhXbi48PP
EyYbgoYjbHKugrld30kvD/Y0pnIl1q3GJwjFce3fXUcTrouo11n6d29ta+HGR7UT+/UJKdPgApLJ
qbdPtAdFgc/fkQiVM7/uVw2aFijOVHKAM+dQnlpouezV1D1wjW1HuzcGAz22YvuGdmUBGM7tBVZe
TaR9jAUnR748/GnhBzD1rx8Vsm86qOBGLwdKD+vZlrJlY5w0qX+kTFeDoLhP8b6l4S66rmoz5Ytp
uEl0PoGEGevoJ+72+VVoUGzQ7mUxQu4UNcFCE4fUvCiEtBbkCnztPO/NtHrbsMpMK5UUucnQ0L+7
6euUEVgEq/gGSmVavuHw0xQnHncbKjwNmH4cTam1/kQIIWhnquJOreL1YogZn0R1I3d/+YI1HMu4
WATR2rWUHKtlnBjrEfig+6MXPBeO0OD/gD+N0xWTk+i5oxdvMuXaTwl1+c3DbflQtmT1Bqh9bBwZ
4qtKaxLieE2DuVZoriq+ITues0QiVtCw+7wI6PPKos+827qdfVUCb0I7V3g/0o/fPmWkY4HzQcuA
zfPkCrrq1AwsqdUiEC6fHemqZdvIq46rokfBiCgCsVFkQppcYtsn4SwQPdlX1ohn7xzd4ao6E0xB
WYXl5vjOw7u5uAlepVEvy9DJsfdeV+cigPvaQ9C309MggfA/xOz7Myk6K/bRrce2uf0Hpp+PKm+s
YaBZbC1SaCptKpvWbnw82Jk4g2HYWTtMkFiL2boqiV/eA+5ZT+KYiljSDiLikzL2HHGz3nqj3irC
w/A/lyZwZU35czafLuEiZJFg3tqcym/vnFOFA5CTRDLH4G16P4a3JHkaSVK/3xCO880Taow1SGCt
CzDmc+ZfQdQY7qDG5qePKk94NrFG7qyMJ+DjjxxvGE2nmwf40VP74bOexzqjpjyrqykkX1gBT0mo
JIFVPuSiTBKBL0Bo8z9JJADDvjebxZjqyNMZlnfmtcA/hnrpTLpAzFWjMAPYFps15XMe41aE3/Xj
0piUeZgt48IwOBa+d7rj3RZC3hpxmwn8ZNx4rp10REwFHCK1PaGPO/5Jpv9N8JEqGAW1tBF0U6UN
iNGsmIDO9YcCad4UjbXODB0mp5W8hYZjqJpYuseJU55DtwetjkAR/KXAYxQY0EoDdptHTFNQ4Jb+
tGqXA5ksdg/v2jMt+h9dr4YJs3brFb4hF08vdTmeahg8ZE/v5oQMs7fcTlsJamWCSy/JHwIBjelM
3nMZgahIrY1FWyZoqOg19dbnpI/x/TWxA7Z4EJdIzcMMxwFWgwGi0gDMc/k6W9w9MM6/UWeCxmyR
pQgHMQyMIKyHjUR7DUQdbxXQzdOrsY8aqObs8GQ9bXHIZeAjEt0yQ3kSvI8kBI+8umhOb4/Qkwpf
MZmu7NeZQ+pjlk+f01U1azX6ZWx22/Md3NR5U7y3I0j9BuXk8Xj2BcAP2tVDcdG1wBwPcwe6WgH3
prs0Ct1l1sGH3VR0xgA0VfExIdlAbhfGNGVFvoz3VNIeHAroaZ1+5K2tPWVSoG5mcbz+Tgfn4+cw
y0gvt0VLqsakOd6ULFxRV3iT9hZ+MSSU9M1KsNT+dvwV22zzaBGhLfRb/l1SxZS8D6KHh3UQtfRy
fgAS1cEnPo3xoxcpPzBGnXN/gOkjyiEaQsswQ4u9UGBUAvg0gfk09NjuP+rg8QPBnP2YqPOcAxBA
UOL3rrH/mPu+ckM+HSPLPqdQi48CylRR8k+yllx2NFtx6CMV6yNGhKxhdFaGY3lqHWD2Z5TmKWVc
7L81EWL8jZ8W+3tnQVW9YanvVYRVSrBcDgseiL/sPsKdU2RGjfVDCdLqHCBA/6J+jkwZwAYZcknq
v64BVFYuGhQncQt21s6L7YjDBdCEcy00Ga0YndRVSCyv/E2NVOvCn4IHbACjOGvLJYkqOrIrRNwB
LiTJbJrKa4bSOL2Cz3sxHxKHkZiTpBjXwuADRNYfZllKKf99PlAQkzVsDt0aujoHNR6Q1qetoE0G
rw/e3YrTwXlsny2Vc4lx/feJkJOQVkzir/TKuObfQANnYAMWBzgNfCY8cLAJtl7+ravyOR9y0BnB
fPX0g3M4xrwKYUiRqYoOGaDieIfrRyLJXvaYj0C6YlnT64ggz4rqSrH/AYgucfBsaN6x/eNl0E1B
S2x6A81ken9M94+CV9FUGIY6zbsDj0yHt4ucsTL1TliXn7JHnMIa8yTLcFMI9hT9U2bEDv3i6zCI
oDA74e0jBr2sod9/5r6Chl37os3DTWarvQYR1LjSF1MNcXgZDhJde91whkzSJV3Vj3yExAMAzRdD
ZECJmeTa6eyJnm2+5zuiRC/L3u01J9q71CiBu5/FPlk101yHmeHRxw6QQ3ROBFUffrAFc/qOfDTD
p6LfBJVav2KGj3GJ32GVs0EWK94kthElXoiPny+JyCHSqflyv70mXxo/Fllystv/W6+ju2MlGAgf
6ns/kiYP7nD5OFOvqJfoIJJgVsJ/8FTu4hevYWTGvOw6uli0EO/EO+ssoNHAerV1YpE2APYDLqkd
vLIk72jnunDgE6cP2DUHIZds/Rc23oWyFbN8Hiu6kSN3hVoJbKT+FF8BjioC22Dl92FhiV5fkWa9
zobX8xm7C+vKmuoCoNw73m61giHAgbfNygs0uaDXzzLk+q09WVdge6qpNh7No2/jRw+Li7bNUzXP
Na4URt2rOlRzScIgHDvo2V5O7zdQDGGo0qrpqg9my1+DLQEwgBuQM0X/X1jTZ1T/XbpoTeM2xpMy
DQYNlZwE/tNNQohrlzBi2PDyBqbLDQHPsM6ftZ81olDt+OwjjFmzolUTYoI2keTqPB6CPC+0Newt
1da6KlQtajUxeSF394uQGKU6M1YsXHG/yslRqaG1n2bytdTTE+gSz+PhuY8VndBs9zoVAaAAw/Qp
OcMQPXUeAy98gRydc8kiWHJe/HS0bfpOdSr+YbQ4U/MVCTWPxXgLDflk9Jruiussnzxs+RkszsEU
4WUwVxJOc1GcY/teoTS3tVM7y+Qk4JX7C5r+1SG72Q22V7T90DdutDzwxzH7FXmKaf+/xAME/YXY
kPGuxvBDrttcWAsJsycTHr5SqR3cs35OKRderX8lTSI1WRTLkz+yVtFc4Rbvl8tIdkXDdiNRaBJS
9iR504GMmB8HhrM2iUuZT8UBAFLPgYZpjA4/BMPLEMD3NFVTWF3vUoRluLV8VDDXLCvLv7X8RuMO
xwEnZb/eznWVYkVViH++XeZ8eI4cQ8L4tqO5+xFB3sPlCmiwPwiOPv94yh+H4+F1LrGIt1U0g/Kk
cl+BjPVLMQUEn8wUHGQhcgrphQelOqxWcSyCNm94M/2w8zicmY9JbGBwpjFNmAR53yDL9LWxrbFQ
r9peoFI40YpMwJZwhPFdM97+6XJidWYQyGp5VGC573w2hKR2yezyXvUNmFem3tvxsU4S6EYE9fJ3
cDpn2LdSrqI1wVRpj/bnw3L9XbjE+Kr/pJNWQJ1AfU7f+RWmBfhuwvUbLL14CjgXB0EbntDoTzMW
s+auvqOtlCi5PVRO0FM1bmRzZDppZ+WQdIybP4fVIuH14/CrXQ3QcOFS3RGQGksRUdT1Urg4e2zV
NwzSrpKow27YmivlnRLdCiLIAAcKLg9E46n/zlq32Hu7ulnC+EY9v1JkgvyIdjcDlSBb90bJEHkH
d5erEcygR8Zyso6A3jFCv0G3JCR1a8NEtp5u2VD9E/hFlZVADG8Wqe+Uaw84ij6AvbQNYAkZZYE3
kt68qrzt084RrMT3MB6ZH9cHogvdlAUP+N//WfPcw4kGWdMv0nxfK0cRt2VOU+5yWXE4IrX4EWPK
HShK68+Z/yomM7qyVlQGqq7jSI/OLnFWZcTm+LmFa78zKG4DAxc2RTenX3CVxOofpLbcd/vWb+i6
YTvuLRpICK9nsuzNg+f3Dvvwup1f0vnUxqsxyyCpl2CexmStTbFUt2l0JZcd4qenG45L2le2cSab
58JyyE8DpjEv6EF+2H6lSi467VIPNXTSbUv6sJAl80lFKcSbpMSZcCpfCheXXH4ooRxKadjI6+uv
XoCEjQGVUBIXqALqQHFEGCBHA5RbBtRADix4wx6wQd2CUDKukdEerPvzYVkB9/mFsFnwqZ0LXHUF
BZa7sfcqgPdqdP3ybH5XPB6S+eaZP6WQHsPlI5Io2/T+Ri7GdZrvv3r5Yf55CaKlme6ptXJckBl/
oL9G++09WEWXqyMUvQxZxpZckVJX6ZrwMneBa0yzWKlOifAoQjPhiS2r8swNetFRyHTcDVqT+hyp
gKzV6hWLVRn8FNhtgsbH/DriVlkLxQol+qXn2u4exfFmUxlcwVEFVEfRrM2w3QNirVEU3hwKQEEk
Ix1BtWamhLIcxb1uJ9VpUOPFCJRPUzi/BFhlWx+J769ukyGnWpBXrjwmcn31Shiwn4/aZd4xNviJ
tJWjUugEDxZamsbHFUwy76OGAhfmxZLsl9tTua875hwoLqShjIsJ9xUPz7yoUUp1sf0yQl8jMvgq
twHXqo1mkshW7bbcIRUtGdhsguUjab3bFXUCY9TyJp7qrA0HHVebRX7cv/4VLqwkCp+843Y2seMJ
EIjGDZMcWldCCJ05uAawyWiugWyJpHaHpMmamsgzn0Dfq3ZObLh/bTDyGJXs0Z1PcLcIoERBX6nJ
FWas9TumVKIE7oVQU+YrHLvJN9lo1OcjbyEITsxbVuzHQhFAvMyRSJ3iUDz3OrzDa0AykZMPhZZL
vEc4CB6OgEWM+DQbnbUo8aanoJ9FdGXoVB9JuerQyQyKjD+VcjDvB5CR3OrXWq3PTZran2n9jGAE
3BXOFgh7eNBfr7Fg2+Qe9KMEk/Mq9nWCBSjLqzBbBLyHgqPR+vldX06U4gEIZgZFrLTyIzOGRH1J
pOvJLnZIoZg5mmrloECQ9r8gPoeLjljB6My/QbhxC8Z2+ABp2K7wL3DIktfNstc/yLTpeWVfokZr
sHtCGvyPQhiphDruga+VnQcTmsDzbMWpqz1iuFRZsZbIEAzdNiBEQgwIPcdE/BuNF1WdhfNRLljP
viwigi8ZSKdtabw7p4Oe3uVlCjWrLHEW3Ey2tSUsF/0WWwiNTbpuw8RkwEjdK9/anpDYgXyn8rr6
AnU3WcxFUnMnAj5UwbplImUdnm4USM//tIQW/I+Cgf8qU6X31FDPI4e7kvAbbE2zxV/aM/NWh360
ML+PWhdW5gZObVPylA3xGINy7W7+vLyXuBwP0VDbV+lA4ukn7tvIHzcvwGkWiX+DOlQt3uHLV3ed
4geUv56Ep37eFRM7npjNMYzuIhkUihYzwhhamwH8/x4g4Uo0wCUAAjfRYiQpufU9+0SCntLyWE8+
szL6IIVyOV9F3YUQQX9vGV6+nXEGAxgoQdhiahXyiVZA46RBswKQD+rVMAiC9wUhFSGGBNdVuEQb
FvIswAFxU64cNmp5ULixASCj75wEWZ4avc6OmLOyHBgbUl3gJ+/8DaBMYpQ9pusVmrO1A5QKCVY4
XW67ZBXzps5oaJkhUaQJG4OM2WjoUVMK34NrQ/PciOa884BmS7JIuitDg4y4f7AOl2/bYK8rQlLP
qcB+79hsJ8wUGMihQknpA8YxLUyjBZGWlL70u0r7/9PKpQ9yL2eRcZgkd10YDB3Xs1bpk2OKuu5B
39/s53Io702ZnyvdcWzWr4nw0smY2OAxieF0Ji+03ECXDXZcpzFjHJjAFN2mry4cSpC73V50/ZO9
cUR57F2IU3NwlzzIXQCtot5OzNMLW86xa0JjV+fx2ihIjtBTuBpttD6Vhpu9T5dOphkK4ttAI28K
rL4nzOsACKWwDH8OLwHAFU6EyOWX8OjTEzXxzhiVeKlVp0GWb+oGeeV4QAWXxqoXYQnM7z9LVxhP
IvgXtGEk5Rqn9G7Su8lvhuz9E7teDZtgRNOOybnvO9huF6sqpprsJF5GXJokvcugoHz1wrvf7eEu
1O8yU82s1vPa05n1aVwFFGKOX6pDUJeoODQkfVRkP8KMCmDs881Ya2WUftksT4qB50RrzG41O4UZ
WkZddZWFiO1Qq0+0fn8MkvPRB2UU+A3x4SukRL5YNi2g7ooSUZy79yM/FuA/U9T9W0FfeHUV9Vni
cJHimTmNPe3UR27HW75d5h148R+XtLxSEyyjwhdAaodqVRVVuzuT5XNWzp6oJe/NdgfeemhsKpmE
RyDDuYr+WPl00fX+VQ/viRR3K1FGYab4QtOPzk9eEogsUGMaXQpUjZfUKX3AoPwVALm/uUzS5Fvy
qaCf5nD0aPVkyPTqeTooBkmT13qZ/K6zZOHtZHsoDCB2Cx0cZWho2PcAvZ/VTrWua/Y+PPAJfT/+
s2OEV9RUa0bWEpsxVN73yzwn0Ch2lMcglJ/n3sTENGbzDiuBKRL53AYEorq5fkvbXJYMepn80E9T
y8kWPAPO+PPXsxeHzHgzQ2rLIj23gAvGOag+e46VfOLGYrxTkDI3lCxaJw7UcrqIlybbu57GyjQB
ZATYQ4g7ZzF81dtyZIH57zmlWykrp7V5FbHhXFxcTnFqh0XepuX9xLU5Xxrcn8CF25hFvX7f4SwU
3o/3t727uUR9inzG+/k/Kas+ybQ0nqLffSCxufdaUa3iQF4FR0wYKGk9C62R9ml7MALBxYCGoKIQ
2VdkA0IuQbUg0/PyMDZ3a+EOlJKv4NaDOeRpxokw4syRHUgQzD2VUyYENl6j4ronrx6GCY4kGTQf
1eunxa5r/9osfFeNcTvufMpxTVZV2L/hOXHdUyuNWDhw7EKr8Ig6lnecnGHLNmM62ewdScoyGCVz
o/KmzyBrvJwSHy99gs4lvxFrv5ScHHv3hYfzVREZDU8147ucBDRdt5HLpolYW35WqVIxQaDwOnZ6
/wlgWnIq7X4y6eNhrVR5z0dtug9p4pbktWsUfWXzvjJl01ePdVzPcuw3tTM2CrdMVd7Ra1UBgtQ5
0E/W2dGwjCs/87D83Y+gBxXsnnaTEihFqqjakBU4c+42DHXZLE3ZYuNtly5IulEXMU5SgCibEECv
ci9mu9414H+r5OIvOq2uKLLTw26fto9oGp5HyN81h+LBf2xQmuPtFwc6GWgnFn4QBYtIeIgZOlBt
catZDlcznB8WwRaA4B8q2QfZCKsb1JDLwB/xnOie3ADvl1zweho/zIDL0EwfJEMiFI+thBSpxpz9
XbBaf3zHMjrOj3GYmu/XxatECPcfzIUCp5i027CBhQfUlIrnUtLX6Uj9iJ/FbJzD0icJhAsXQbss
U+x1GviBMLDIh+IepIASwJ+LUCcTTfnD3INcfeIS5XdRvapQToGYehQKm1NfN//fVKi+BTtbPRl0
9PTl+UsflzjjPQo/8IsWDX8WYi6uiHmdQQ6XnLQFNuq1q0URamfPXSQnHJRs9fxvsYK09LVVHEts
p2YRf1KiTKWlszFN7WycUM17SJbzZRRqpVyir0U6AVc++AFHFZ03K0XLQDEMvKrJO0LVbm1akJHC
oXndJZMoW3DhonMbWpPVPY81GBftSPVHtDIFm4Tejoxb2xV7qzjMfDVdpapBYQos3p8Q5h5SKT+w
vitZ8JxZjTFVvcNNq6E/6vgG4fPZM9Lmn8YQ0ED3EWaFD9zEOwYTcROG65VdnLDDuXa6CqkxQcFT
oPv6FVvSsh8a3dTccaPzD3XoYNsqGVmWTQrd4SP9jmfc1MD2QKmkb0IYSpcPSOhB0M1Kx7N0rYDs
81JMxSf4yxd5Vzp3Y9dxJYPA4cc+oi7D7VEoF7+byJH4Kk1hzRAyb3THSHo3iwI2mLypKBIFT4ml
k5Ayr2fKGqVdPJyobZJ/eCHVmeins9kbuP+lDQAPZ8FuXMqVkT159ySiWlodwp7tQGyIqKYg9oTH
9pOonutr+yb1h65qnoxZJ5lbaRH5JpFmnLUe04wz/Z4RusZUn8HxMKR1OydFiF6RKFah+Pk6yWBT
cr31fOm3ikz8nErt/3BnhVaJKh2waRBWXS7iwmzYvsZvpxDM3cJIsc9dih0ZX4PeRJ8rcVVXm5lu
1QINmtFl6kZ2sxXlDD9epQOhjPP+s42j3hnU7jcQYenrp+r2LAta/tdWZW1qpc8P2ZEPv8iCnGZ0
0bqLxKneNSAHweISQlbdNaM3kF/ql3MENIn9eiv1wv4otKhlZ623lWf/tCLIXjYCpK3Zl78DbSiP
ZCBK907LyYSPUcX9iuFShsqam2uoPl36i5EUwaSBiigvY0sFOWUIQ+OR4vgPW2FHNblsRYweIRgK
XpMbk7gKZ6T5CztIL4KV8lIvnTI1fBBbROglcmlYTiIIqTu54KYgq/EaJ9z6iAN00XtYdNFP8QRz
fr+trAGQCoVvEOwrN+dRXLghA7ZB71KiTMKGp4Tlf9OovY5LHur3fFjssSZ1tHH5DehIC6upHlHL
jjiBWP42qmJchzf033q0pTDiZbXUmm1fRZGv1YN/F0OGJ9mMRTkNVseE20+oXVbL256uyDC4RV++
IPXq6IVGq3oy7wriU4ekAtfUYp767l8W/Wc0LPu7pBxMK1FCDBV0qZEfhi8Iy1X87QQvjz7RpFZI
6uk1ULmUZVKh+3NT49YeiuJhbzBFFO/IfGix9qP0h6JwftRTlwxfn56Zg8+ijbqc1u9TRbp72Hm7
VjTYHhSU5p77vMszeF6vp+81Os+GvLV5eB/Upcv+mF7M9c6i0v2yC1LUoYUfZVvj4MFg+rPoKcOd
TFL2K89YhGTlp4auSSl05VeOc8GgjT/kCriMTvv8P3XvAmjkh9whzoXAL6W1w5FfNd31DegK5ZTf
5E1/bWHxKpqFYHouOmSyt2nwYsjWgEi9tBDxOhz/r2EvsUOWMpPMUqrGPuvn3wt+Sm1cCbXKRMdA
5dxh+OhJCRchMwVTzNdSChL2ICuKkomZGL82Q7xwRhtn2Bz9EKqcWVi4E6R7I0PFesiUPaVCcxLE
ZOMECEL6BtcvDsizE+PbFtGgnpHyJx9xqG5aPHadD2raw8firOVTBvDAGia4nfGyJn3wBn7dlKKZ
RynwHhvYfz6p6ZzvgYKqjWCnz+XgFOqO9ANuZUAGCmuJwLqM2J5tlggwzdLRa68mYLN4pqlpEaGl
ckr3hOeLLUI9TIuoA2yfOt+jL3h4B/yp/fk8gBL3W2Hb2vv+u4QqyTtJFPCiLFX70qwYmHYZWoWM
vAWPbWDHE+b3SkeuhYjYaU7is1qFdKlfQifiDU84GMyAw05Cyo4awQ0SzUE8d532YpO3DQgt0v/t
/wQyGEJZ89aDsB6kEDuATE0yOXus28T3bzjqzuLa9YR4i2930VOV4km6LgLNoSv1xjx3KQTfd3Uq
ZgJYTwRjaatBH6H12c0o8hdW2xU/+J+5VAFZL4Czn91W4W4+pNNKxjbNrTdaBT583cG4hOt+KXh3
+v+GECsDzRH5Uej2b071zefxXpSyP11pD6rMOChk+BvVrM+Z3GHkWLwlAz/STTxcMyfFWipE9MlX
iCvuXFIji55ukIcXDt1kLtvP3QEawwgPLDN8QX1Itlq8obZqT68akn6IRhZPEmzTk0yPMWYWhY/U
4Us3D8S8+79UD12dLr5Hj2RUmp3I6jyuYEGHBZchjP/6uururWofnK4Mh/y3sXwRzftdHFlsXFqV
f1Q7j1amNtS0FDaEh1uEpbUgCqxps5YntlpvIasdUgPFfxU/YA8wtB8HO4COCHjj/P/rH+vZZJER
W0FtmJ/AqmeitxMDnpPMySuPsVqn77SUKvJ6iz7T8Mf1l014N+hfCMM6XgPPDPtb+aKLN6lteKZb
J2dkEe9kbSKgpG8wFTpFxTEuvkIKzwXz3R/3hgONSotp+MKNf2XgLwhr5P0i9q5z4UuuP7I7C6Np
gAdBTsN+wJLdK2d9eW1a+oC86FQjv1o6sM+m/W+7shjesq+6hp11nocEvCSWdfb+uIzmWGeSQeHh
MNoG0tATK0OBFnZGLNPhamjHE3kvTx+7ky0Cq7HO+ArBwG385SYmIY2oe4Jqjq8eqSX6bhCB1QEa
U10TB2ZDqS1g/YpYUUc+RF48FCrZXd5hqMfqOySQ1ihZfKTigZ8Hk4qvyIge7eqwQvSchZIbibUX
THrxHQViu10V56yA0n4EiRTVAgD26GoWM+Ch1Red4ATD53FKcskwNnbgW0md48cZVrHLYFZILbJ0
e/HcFc/xa7o3XAZzPzsAZx9UKK94HODoSQuVylt5zyGardB7jj/7R2WqWe+JZtmcnEJ+J7/0e33A
lWaOcnI5lJqZKSNZpxV84eu+x+gtV9sGDz8LR9SGKPA7idc9JWpcmIKNIALAP9ocrWBAz6jXchmv
du6bVkAQQEFhrWrkyc9oTTdOhfzfyXteLZHMW6lUl60NMYejf7tEgrmH5Ze9/uE8slR46f0R5C9y
xHrw5HoHWG+an2vHiXRaKDNjZPcC6OjRvk0I8jwzpVRK08qDaecFvlo/2CiGx+bYw/9qR4i91GmB
+nNob15SAImAaSeRcB8kcHn1xL5Cz2iKTHqiDJHRREGFGk6pw3Rg/3tfVrPe2bvqmgMoV0dm7Ygy
HWM+cMjO9epSHLIfLT+9HPTUBTMZj+FHuxYYaAzFljvuxAbU0aYOMNDkWvCdXgxVi1inNiUZoe9g
iLm0Dls+rwkkCtPPVItcjAoRmxilUY+rA2tLMSIZO/jtVj6R0N9Ir31NFIU7jvpbvXwzNItH8yIe
J7dmq63BOKk7IE5z/pXcsKSFTU7VB1d/eTu+LbAwYCZyqz2AfIDb17loDlfsXIBcHbn49qpllyQu
3h6R5wMIQSbUnpKKwxv8l3/L8QHEmnwFP/owF+/d6dofblRchTnPHNhDsaiOwqbiezkg9KcLC68p
9whg7w6YLwpMxaJlcf3veXguPti45b3V/un+BoBtWmAv5PRIARf0FnGJ/0J29j7Y9rfkoDBcyycw
IUY4Rn8JaJQd4TcMSSJO43fwQv24evWP+IHN/C4GDZnLWOQHIz2jSTK9Hv77lDKB12faeljYQnHU
wLtp6dVlZWwUja7wf6SKlvt2gXnPsPMRDSfMIPstQh6XYvoIQqTN4K2l9TDC7LnyYl1YV9oXJuNy
15zuUXckZ7GpSdqUvC8Iav+f6L66al01B3rOGN2OInEYXzmKkssHQcGkmHLoXjsAMv7/7Lq0ty7B
4G7k3LA4HRH8YbsEHgKaJg8tQMViVC/9IwEUCNeg4r9fsjpheWm4/PpsgnrxbtC9BndwEyYis/kA
bYQSlPfEv9uDrxKfT1t0SwyuePjNeuzNPgNCsj4EHdWsHu5itrtJFHFMZNprb7+IGfcLYz0Q55An
ogxMCbdM+wvchazjKehRGZx7jmrd6gCDq7sjpBTVX4WWmPkDwZTmGfHbILMKF1/luj6Ds5I8/IQU
XUv7EYo5D6rzESFGaRztwtscDwj90SLX8zGSPhaDNz7b23fhwYk/f9AhZZ32nW5OLWKm1pbyDnq7
W4zDYUIYzRRTpaoorcZime4ejYSWfsELqGPPWQa1vikoWW1+lKrXloHFQ/+A2g5OgYwEcKb3t4fG
cFunoIb0X4FI2g/Mt55xhJo6p+hHGmUS+HHbNMmwGGvm9svy1Hw5jyDkMQsZY0aIh4H9wFOpw4qs
P9bcv5RvDHtUilqF9AHLsjOLh5oZ+l6PdyqCQvg6VPCyQCiqCmJOK3zMxZi0YS5UGNdbwf+c+l02
NLgZtVnmXK0gfyrP3XIZ2waYXfqzhUtZOpaKuRfevwZcjnQrtDDm+7UwH9TOe2dNcVTnVSPE0WoT
Bhgq/uAzUizxPI+aw7qzBHTki79EIzFMaylkmSxNzyMbeMov6o8/xz/e1miimKojJqml5ruwFf01
5qRPW028Ff2dkzV+wGkwnxynGZ5DcyQ7hhHjRWokpk+PiJExycVbpHyEMw0NBWwnecUnzaL+d0me
NgGFSjGdigaZqMf3NS2XanqjyHsCo7F785VMMedvnorYKNDxG2UPWmXQ1T8p81zzjFeQHQmm77ry
dYhSL4KgEYK7X0KCtVP0gVkmG1sTXbZCtdN95RDN+E5UlvhFUX2NZC3aZglvji71Wy7w0kBS9dxp
G4Tg08lP7TtKJaX7vDU6zHkqUSctvM0Whv4UxpHCL7dk18ch081cBEP95XJzGwRDZ1EJJQuowggJ
z6rHwalTKN25fTGouyd5p8LN9vMhmXvC02C9DOQqGgiL7xmBe8Mwzbtnhh9ixXcnG+u9dYNd2ZOe
hJZ+obzpbrJWWqRaJzSVeprPGEnHc9LzgTC3zNuVbrl5tfXxraFCLUpfUGgZPC/qACsfIBAoVaax
oNy8sgyhH2tGzj5Uj57bb94ZKe+N2ZEwntPizhRL62tczUwTb0h3PXbflsJPXKdTmdvuEkpKMuw+
bN6owzBT5JGsqoynhks0DIt64CYd6z4uHxkSnUAO8EEhaDnsiDtpup34VsMQvi9asy5dPetKxknt
pqkXan0av4Gc78ETnAgeuLBxoBWUP/dg09i2AfYc5crorHhEE3jdDXLvgvKpNcfW2z0lKMx1PC9D
97i5U+geyhp4IKv5BhPBwavIQjOmoRpLQ026Eb1paE0d5AhCtBFeXBLZxcjS4DG6roomRUY+Jf5C
WSnxPiB4XQnlDwxuCNnUKuueRX4Z6mCTm6nc+pDCUjaHUCcoTumgGUMxFJ+urCNMTJYxr12Q/6um
jvmIPwKA5n+lj7EciEMjk8+LDtmKsYX9LDQMo/3yuGcJN/X/q+BrKYNGLpYO1FOo4YDFtfJM5nal
CYhOKyZ29Ha+qn0vzf8avJ8vIkwoT0YP/c4K7jvf2mQhtJYohcNGvVigcjeAHcBd8Gj36pNc3o7Q
dPOieJ378arRMBhtZP+5orGA8Agm0TcPwTfLz0fyV5pYv6UE9ReV4Aw2wstCXqUpuz03PcITcsLf
FoW5eZzbo2nv59d/vnZtt1DqBgMIU7GLrlhBe4CFZPysnzF+jAPTxHJbl+7+wtVq9Hpy148/lYUQ
/SxdRTw1POgh65nyv7OQhxhQ5l6EOi+Ndkw3/gasVK8JlhymVdEiLT52nSzxYmjkvA++Wz0+Y2Zu
oVKw9S72zUFtXK/R65JSa7qeEsOCSVBellCQhq5ojvgMV1FtrBbRf70Jrw4sxSaXptTKRTE3dD8Z
J1C9rDv8e5Om6TdYxpHy3FBU9NdxXZOZn6/kiHdMVYOxRKh2XffVieSC9Zoo5R3kAVaTgAl8zMvG
U31P89dLaE/CuQ3LxBrvF1oWU3Ro93Gzs4Al3zTxnNHmRkgB4q6AbK0XkxiCCvqq6mzRemmJCQUa
EAs62wmOz2PZLHxD2K7sVWcIXxFquXUb2t4/G3eQaSzoSeuLxsK2fYvLjX88WfU8IWVy7c3UIXW+
jkeDsr79vaQmj2czy8pcb0h1SYcCgaidFMy1eyU3RazMF4Xw53k1wscYT55ONThP3bX1M8T/qRR+
7+YzKSExWUVCUm9fsS7ZOnzwCOJng2dDFLz+G061LZf7/0WWxCI6biFVFDCBgSDEbEFzMMyyCKHv
iMXWpEoGrblTztrYMj3/FxRHFYmtwNYuqcpYY/3IQ0jSa1eMh80Y8nQXrorbIOWlxXKnzeENsiB8
l6rG5mNq49WxLhlSWr7qWsC+emAVx6fxCZ13DqlVz/EpneNYNfHH8KHvqgqD1NqlmKy06Sm/flDG
3m1rDuCgPCBa72DBJ4XVyM6pPGfuwXfIMQ7JqxbMEIs+G+3Gw4s/16bigglCg88li9o4Wsqikzzc
8Zu6RcmvagnIB0VGV3U7uv+2nB1/PjQ8+tg7Zk1hlEcTyxFngFbVDQgQEpF/EVwKmXZPyEfdhtnc
PhYl2IWvnV2ULI/yR3JW90aB1hQd2epr0u8QYw2AmlZ31geAn1GoCRXhHic1+tk5hClJseWlkJlq
Q1cFc4vUWNBBcsJ+AwUndjkh99t+bv6OT2VBdtpkX9yprZMgVivbku0y30EkrrRpk3uPwqaVODhw
bUKyP/3UDSxHjIOZvBChxF6FOz+mNsYagOVbeJcknhOQITanOFh6S31TY2dhdBNLuayo+4fPYBUG
EwcZNEM9ywHv7TUmawPeWkRqY5fMEoXmBf7pQQgS+QiCiXYXANRpL3OxDvgQQyqd40zIjx/sUsvv
qaRG6R/WCe6TBfje5+i8tEUUcX39RWR48ptuefk60nK3FXF/LWVHMGXgzV29lmZSAzYooPjo6c81
9ub5OP6/sRcJa1MGb9EiK1avQHBi8Asp6V1S+N6Hfahuo+JY8rF8we+Xadbe37RwL+nvs962yx+o
HCV9Ib2Al1eC8+FQ82eqsGHaGJSCK/cZT4f/zmpPiU8S2OSN4h1rdAeSjrhqNScYkOeGnBeFeZ3v
0TpVLHIPiPnXbU5cjXfJGB0LJZUah7NMbeHryzDO20tso4EiQttAToj6NP5PJUgmTdpSnrvrfc7T
QKbRjVpBztx+5y2ccrdlZNAFR7qf+9o5/p8SxnqvPNNpa6aJyzd9+guxEpN6VF5Cfjs0ITj0V+oW
Jf96iNz4pGho8kF6w2JYK1zzVexY6vrAjMdHrm9so6m89ZA4v7N0sE0Ljn81j4RMaBR2XGRmcoOy
leTf8N2O/Ne/in1p2JOKBET2C284F8JQg23POIsqKkYWpNCG4ax24XCy53yyI5f5W/Mr861nK70B
Iyp+78/KH+DZ/GsE9iQ9ft+X66BNXRX4ODJhJBr/AOpKwr7ExYRDB0q6ggYqTtB9bKkJMfXSy8VU
p/7N30kpxaoieiAmcbufQRL8juxiLBB2r0tofnH3vJN8CISDLWrzD7LMOMsCiXMTn0S9yFTaW+ay
WMwfrsPu5Brf/3dzwtWEyBdUvVKFksDNtvGWZ2QF39VAUOtOn2C8tboV3LQYb2d5vIuLK0Lnhn1K
+FolPsj/FJ9NfaF8fDdnv+j3yY+oDu6ImNBkR769T6RlP1xDFMZHYONvLUemcku3nMeRc9pvzcbd
SCtV0Nlkp897BpO/W9DnG8/bqC6bk0djDgc4T5pkTb8P7BBvY1ZCUa+nsPIRJlmSzS+CEOVYBiPA
o7bqVzFM2118ioDUa6MfmYj6Km+1NA0Fmw5oGLoyZLkiRnVqiBZ4AS3/g0+PKm4P6tBRNokdW9Fa
HbNiYc0Sim5ONQXyYvxsjmarM0BcafsbcCxaY5oHjYpxHoWcSHShjLzQs7mZeR0WTAUQiFt0f6ee
owCOUFSnEwXm39tUh+Xjp0Us+dASMIHwadcvbHogyz65wFiuCKIekJD7fQNSbViE+LNeSrE/WP08
gnvvC4msqS38NjKOkcuGwWu7Wt0dM8kHX5bMSuc9ZoM5+Ri5n57FK0Swe8NAcsT9aakdwp5yQvBa
PexsH9KVQ2dOn7qAdlebhL5PNUYbQgAtNE7uNoCcSQfdjoPm98R6ellIytl5yeX5fOUYixPdJDAI
4/5HS8Oi5yLIIokpsmPlzJVQu8/pgbeKI7dMNsBtUJVBooacoZFxYI/P8sIQbgOJROTgS/H1BFr2
O7S0Sgtompb+lowjlwT0hXv29XskC7u+e32R21xQ4yHo2TjiSXoAK6sRaDqYIbRMr5/8y7pW10s6
FM2V74cjhwuoheSnk5UfU6HO5DutY8VEF04Fq8ABZHvRmmmbmwJELizFIxXqo4PNNMoJU4qYYfv6
IFrP75koLXUweX/XX0LxaRE1vdXmu1h0mavTdGes2QyL9QZERnjAfIOclt+6V8SImy2Yw+foY5zp
98vUGQSy85uU30P007qJalBOqJLrIW9HiXUUxgm/IkY1QPRwqnHtOW9k+MkyTTe732Fwplifwqxk
iZ+VXawVL2KSJbTZsJguq0yfaAcfWJdzEBIpp7K4S7NA/24D0mRUbIVcKxwWrjGySAYN0QamIRem
GHObLult1h0sdej/EQ3yfsseoB+wO9wJ6YUBsWDYm7AAjkspQDsKOg2qMcaBloskeIgLRIaEIwcf
D+5vMZmVqVsdgi7ED8IPWTy71mw7NqGCCke5j4gdXQVhE2wBmvEBU6WwQnn5lrPsLSEdE6r9E+gK
U627U+MoE9wSY4SEnw/yfQKuPp8obD+02VnH7+zpATjvlngmnmdwlQpldx8w2O37CeCbGyXvDozA
/T98BdpBZfz1XPBUb5rDJfyJO2cYi+pedZ0UJYLxfU4rERJX+yqa3AAj3UCu6FoTNNg3mpBhLXcG
jdDiAAmAnwUfT23VcuZdM81M7smc2Z4yaaRS2yptFd7rPFT71LCm+h/i9EfZHyvT5C7V7xzLdcQf
u4FvCPAo3d0uWyUUxyGGAeQIWMj5fIYG5KnR5N/qtSm7lWaaztFjdCHiOY1Q1+P6yV9BBa3dqxwY
Y4nGbqCviLHFKGr+WXzEQEWUmLvXDEq5mp+lJOdMrtJUJF1RtePASm7ZDHLaJJ5gVT9WfQQjN0vH
X3bjwpD5p33fHTTyCZld7OjFkIxSRL8JU2DX5RblzFC/TEDKNHbKfW0I8NkgR0JzXZqtEx6Vt8q3
AxWHy8DAvPsr3ks0N3YSsxpLQ8vEJ8WIxOd4wiqIT+Dq+a8ZyCY/bVaki/+OGV545MfO1AKTq2rd
afBtOclWSks3aQaJueTSjt369Bk2s5UFaOhGPWdNB2MkI3OgqVIkQfvtmqB+uVVAENjLCi2J60QS
QKhVp0Upb+j927IqhdWdhni0qe5VGx27DFy8HUhemHa0vQMwYUtqD8EFYv19ba3uWTiik+4kgSlX
A+DtN4I7HNGrnKpX/UMtJy2lcsq6xjA6K7Hh2XA4ymx6p14cBDpo1b4+CXlxRt+RPq+dHPm/Iznq
h/pp4cgjI/jbF1jQf2yHSda2SKr4U7kyz4uKovCSgLku4vDzPOWCoYgrVvddnfQZ/LSon4kJ5kwu
YZMB9PU9/rwpywYb3+FLBRnTI1n5QaRxRYRcvd9cNge8FZ2su+U/4LZ6lsqwVksESrWxgyRErjZJ
+CfWpyrm4YVQvd0wAixr6TYSRR4ZZmmdLDqAIyQ4xiB9VxTaQTQqJa9JC+8dAD002c/rE1gKvJto
1jzX7O2C9hlydKrzLb0n630UU3uGQ6wQNtOoN9TkPZ+qCj0TzwMivMwmuV6t1qJS1lmxuxgR59XM
JYE0V7DXwuqUBa8Oks/qMEiWPDAYR/naG+sUZITJWTh4LkeFnQTY/1xA31VjgQw6VRPBOpYOXT/y
xc4QWmCWyYrBwUEnvPBXhYoG6Dp7NASnYxUY+1ehSp5xo85kPy9CxHgw2TfoIpqGjZBY8Xp7C4aM
rT7a8GpHeDFiyK+U6egRIf2mydKNNg0Cpzv6V0jr/sjNf2+wdQbbGHXQPMldKYt3BWpSh2NqeqcA
a5GhZu8/8IwziLNe2yx+/gF1xuRl7VjQxGyoblqWMvclcTbPYRNR6YrREN7ZxrOByQjQWanH1JwN
LMu06/z0FlPY4KTb02EwUygvFHnfYp+m61rFC+VeleD0jTfsiie/OGnIJxWoG7jg4Vmj6r09gbfO
D8WKh5+Md/pg6QLyK/oG551TLZENtYEBA2OexEIoWCWoa5NuaPTZwhQBS90+NCSoZUf5H9YVnLc1
o8jefmBFgbD4CR+YezfyVygg1QsVT96x88RMC76ayziAisLAOWPLrDb3PKNtJY2DPVdA+ZgrpZat
cqU7jFeV4Wh9GIFk63s3naj5GZLcqZXqA6U3bzWVvh9paAKCU1Ptx9lv8qCDGtU+cg/1KzEvb2Uc
iKIrCWQuWMZsC2Kov2AL1fD//5gSGr6d7RH8mpEhyk7jUEFLDefg+IIAjga4AozIpjpziGJpZWlc
YfGWQoovQrgMLzIQSPB0rMN6fmWkzLKFDo0gt85TVQYQFlK1dwwp7NwqxjDosXSy7uPaFwIbL075
xJy30MQG4BFWfMgtQlBk7uzH02/ikIFOSIoOVmu9Ofkvmf/E1AaB1TTrKrkIA55KNvY2fn4vBosh
Msy0zA9F9V3DVD5hYgl0B/ELv9/FWsCPfkB23ToWQuK9GobPCJ98PIVyy+yMQmgcTY64kTdEM9OR
MNc1+5pAqYIP9hfHZLQyDKiQ4DI2TUp4xTxnbIQ2/uLHZkYuvJV8QThOAszi3un288fZ5clE3bfT
hmJB4rA/e2VMuqDezfs+/n0TBwkAuokBwULWXF2WSgifQiikkDczC2DUa/K1qkyhh6fY+HWsz5Tk
nIXr+SRchnsD4aq5mmUxb+x0wl6KChEnwpM39VnEQQ5wXae7XHD6gTM6s6n5GTvKdjL6jfn4u2To
438lZ1wz/qHnKU3d5mzQgXq/6KfsFU+0WhyRW1RR9J+Q+GIceTEGfuzF4X2iNFsOYWpbCa9HlqQD
VZLdIS8qzgazDSGom5/RohWVAOdVedGMw9dCkd2CcATvrwY1mzUxj7WxbSVMla98c7X8uaRZSk7v
V29VP7nzK82OezIpOyA2KSrjLwC544UzU1HZ4AV9mx8UYKK8XjREdPiJPHx/dXaD3IxFTGovuNqi
8DqUeVlAXt2jqRuHdWY+jLSAEBRdMszUybWN7aBNWcLztUGZwr9Fb/wdlBYmbTJC/ZjNUy+PhTzF
FcLzjrrlPZF+XL8DPeaa81CQAKVF/A2CEpojqIv/wnB624HFz2MpoY0yBrADDXnMpxUX4txrLGFC
l6LdB3S96ILMAlli0cw+B8uRTp3qTqmMBek82y8qnl+XwvYgPmwugFKxDN3VFoHP1OubkpJHXZVJ
J8NVfOyPIO5uCsHKyTsRBWgz3CWfhPa/Y7MbX2i5oEHJsyKYiP7QzkwCyaYhU1yIkmjm3IDEXCJ4
jUzPZTocERHFaflTENz8VM5YVXDIRoJA/P7sqU8ibDBn6vWwQ3GMrvZw2rczKkVnED7vRj0cKECY
doDh95Zj09bSmvEcNVVaYyEaAbJlfPBuFVRD6abZOghnJIhCKH6bj1fCRbRWMj07KrS5k+RHzj3I
2+PY4PYu/fsZorQda28BZsusMOjv1cSKcCdavE/Z+sv8ZoWeXbHZ258PPUXgAo8wFK+c+hHmfoTD
fzeRP2DRKY+UszkTD8DuAUNkdKhf1Qp74+th956MDD3Mo3tIyfevuyI/R6kIvFv1jSxLMJqMTYj5
V76wjI9UqCTZlXFcb7Vk+XOr5z6I3rELtTG/ptLFeDLQkSk9THTgcLUu7l1cI1x7/JtSe7rFveSe
ISBVMVRzw4eI4asy+/AC3GxDPQ3Ed8K25FUurbhMgghTkrhEcR4+fHzn41amd2jPIrsUMSLHyGUr
B2+bGc7KbE9iWzG2HyP4fZNUzzpfpD+2TF+CdQNVOgngQT7KVfSqT+ZvddIN++DwnDw0kZFxDlPJ
f167ZuyNHuT4KvRRBMEbp1UP3NnfuPW5BVt22ocnd/Zu1Yj66cC2XR1UMa1Fj5AsVvdgk0MX8NpT
mYdIP/bTdqEWEYHArnuF50eZcoN6DIN9G7dnVnpT3Xnxp/ccV8Np/XricnyaufbRK3EGebJEomW6
s6kgsPYKJm2FyzmaSZpTo5k/9w7HykF2z5tGLl6fqJTe0fVf3VcMTSY6OFsMwFoGGoE2v5G3dsAh
iolo4twUR1QBbtfPw7h5GuJyXbqZ5wL+SWVwLzwebZkCgA3MxC/TYiOE/PiM9nHsPPwZvxYp2SrH
f/sEaPl51PcbREYKC+pl3fIKC55fWxwQ2Yk5eS3BcOcRJnKDDo2lLdlfHSy5IjlyK22wKlhYrTGj
2IzSFVKqkxAbnsfLHEymPt4IrJXnRDZYxqtNi9Xd/mh8jCsKXIjNEdIo3vxd9DLTrETYsCK11Qfz
IzU51J+Wjiyz+tOkrIgTM8eJDTkAGUxhSyUhSH6P4B39fxuEt1Kdid0bvGSU/YXu4CJ+zZRL8N9j
MtVI1avRnzsCmw295v4WdDo0OLb+fdQcCnQiQ8tYShUAi469hdtlyIyR2agZmqn1kDUlcQwqIj6k
ioMpOJPXop9pNdfHfflE2rIItDtJ4Ynz4ZVeEIaKvj8q3xlVVbI5VhrFd5F/TdgwA2gDlPkcolwc
HFCCqx70PhV+eVWmCF7nW5UW/H5zsSROGwsXZv30Ko94nUUlo7LDAdiBRT04m49TNxYdTfV670gb
kb7wk8rmd3apfuj6bDWojqbR61COG9FrFUruOsTJRPF5NpvmTjLWcZTxqOQl07b+SIcdG6pjFLTp
d4KOFUF1vgGHb0xzxgRHyU8gAkUuJLu6cDI+AnpvLsZWpM/ogQ8nRxv8zddqtZeRf6CeZ5soRlNb
mjPKawJs9NGreqlqsvZRuS7WRD8KawJENc9JQurcVz74haYmiWChtxT9saXqvrH2ZrIrmVlYXyPR
o4naPJMUjEltd7I8twrbm5Wfrs9+aPgNqDue3BuA671XEncMrPQVZJsRthuAHZnMTsI3TQ0A9XC9
xBbvUgd/wHLYVfy6/UQ8Gg8lJVg79gVZja+i4g1sFhBa8y+GA7HKB7Ml4NZz4xein8xmeodgL8gX
BSgefCGi2GdnRaJ1mo9xjgPDfEUHjf001AUVBAKUZcI5M9xDWNXPQeR7SdjWg0op6AbqInlqjqsT
zRKpKi9+w2ec0FkWk90y1izqFApHSj+0ONqzDElghZliXLeTgZH0lMbAKCtR4KboKyfcExcQYG/6
rgaFid1LgYZVXxoW0URLOlB+d0ZyQltu8OuQqETuC5MM0bGSkN3TPITPe/VTM+RszZKM3NL+AKyw
oFwm8E4A6aQnFpsyq13ObWWHlhxGc50WliDRqEBnh8qIUTxeR76HQNH2VaS442PG8Ma81NDvd0rN
Mvtxwj4M5iefxXIzRJQ23geW3AiPiNr7m3a82m1OKBkdG3pAroZJV38YzWnHT4jtwqXi8waGoyCM
mHLRWc0SKg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is 1;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake : entity is "HANDSHAKE";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal \^dest_req\ : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
  dest_req <= \^dest_req\;
dest_hsdata_en_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => \^dest_req\,
      O => dest_hsdata_en
    );
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => \^dest_req\,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_ack
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__28\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is 1;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ : entity is "HANDSHAKE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal \^dest_req\ : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
  dest_req <= \^dest_req\;
dest_hsdata_en_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => \^dest_req\,
      O => dest_hsdata_en
    );
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => \^dest_req\,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__16\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_ack
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__15\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse : entity is "PULSE";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair264";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 4;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => dest_event_ff,
      I1 => dest_rst,
      I2 => dest_sync_out,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => src_in_ff,
      I1 => src_pulse,
      I2 => src_level_ff,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized1\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "16'b0000000000000010";
  attribute EN_AE : string;
  attribute EN_AE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 53248;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2045;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2041;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2045;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 3;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2041;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 26;
  attribute READ_MODE : integer;
  attribute READ_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "0002";
  attribute VERSION : integer;
  attribute VERSION of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 26;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base : entity is 1;
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i23_in : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wrpp1_inst_n_11 : STD_LOGIC;
  signal wrpp1_inst_n_12 : STD_LOGIC;
  signal wrpp1_inst_n_13 : STD_LOGIC;
  signal wrpp1_inst_n_14 : STD_LOGIC;
  signal wrpp1_inst_n_15 : STD_LOGIC;
  signal wrpp1_inst_n_16 : STD_LOGIC;
  signal wrpp1_inst_n_17 : STD_LOGIC;
  signal wrpp1_inst_n_18 : STD_LOGIC;
  signal wrpp1_inst_n_19 : STD_LOGIC;
  signal wrpp1_inst_n_20 : STD_LOGIC;
  signal wrpp1_inst_n_21 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 25;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 2047;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 53248;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 26;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 28;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 28;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \^prog_full\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_12,
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_11,
      Q => diff_pntr_pf_q(11),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_21,
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_20,
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_19,
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_18,
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_17,
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_16,
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_15,
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_14,
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_13,
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => diff_pntr_pf_q(1),
      I1 => diff_pntr_pf_q(10),
      I2 => diff_pntr_pf_q(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0\,
      O => prog_full_i23_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => diff_pntr_pf_q(9),
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(11),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => diff_pntr_pf_q(7),
      I1 => diff_pntr_pf_q(8),
      I2 => diff_pntr_pf_q(5),
      I3 => diff_pntr_pf_q(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_2
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(25 downto 0) => din(25 downto 0),
      dinb(25 downto 0) => B"00000000000000000000000000",
      douta(25 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(25 downto 0),
      doutb(25 downto 0) => dout(25 downto 0),
      ena => '0',
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_2,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
rdp_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn
     port map (
      Q(10 downto 0) => rd_pntr_ext(10 downto 0),
      \count_value_i_reg[10]_0\ => \^empty\,
      \count_value_i_reg[10]_1\(0) => xpm_fifo_rst_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0\(10 downto 0) => wr_pntr_ext(10 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(10 downto 0) => \count_value_i__0\(10 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_full_i0 => ram_full_i0,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_rd_en_pf,
      Q(10) => rdpp1_inst_n_0,
      Q(9) => rdpp1_inst_n_1,
      Q(8) => rdpp1_inst_n_2,
      Q(7) => rdpp1_inst_n_3,
      Q(6) => rdpp1_inst_n_4,
      Q(5) => rdpp1_inst_n_5,
      Q(4) => rdpp1_inst_n_6,
      Q(3) => rdpp1_inst_n_7,
      Q(2) => rdpp1_inst_n_8,
      Q(1) => rdpp1_inst_n_9,
      Q(0) => rdpp1_inst_n_10,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^empty\,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_12
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      d_out_reg_0 => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_0\ => \^empty\,
      rd_en => rd_en,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrp_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn_13
     port map (
      Q(10 downto 0) => wr_pntr_ext(10 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      empty_i0 => empty_i0,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => \^empty\,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(10) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(9) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(8) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(7) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_9,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_10,
      leaving_empty0 => leaving_empty0,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized0_14\
     port map (
      D(10) => wrpp1_inst_n_11,
      D(9) => wrpp1_inst_n_12,
      D(8) => wrpp1_inst_n_13,
      D(7) => wrpp1_inst_n_14,
      D(6) => wrpp1_inst_n_15,
      D(5) => wrpp1_inst_n_16,
      D(4) => wrpp1_inst_n_17,
      D(3) => wrpp1_inst_n_18,
      D(2) => wrpp1_inst_n_19,
      D(1) => wrpp1_inst_n_20,
      D(0) => wrpp1_inst_n_21,
      Q(10 downto 0) => \count_value_i__0\(10 downto 0),
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]\(10 downto 0) => rd_pntr_ext(10 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ => rst_d1_inst_n_1,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_15
     port map (
      Q(0) => xpm_fifo_rst_inst_n_2,
      \count_value_i_reg[10]\ => \^full\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      prog_full => \^prog_full\,
      prog_full_i23_in => prog_full_i23_in,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "16'b0000010000001000";
  attribute EN_AE : string;
  attribute EN_AE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 576;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 13;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 13;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 36;
  attribute READ_MODE : integer;
  attribute READ_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "0408";
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 36;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal leaving_empty0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 576;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
begin
  almost_empty <= \<const0>\;
  almost_full <= \^almost_full\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_0,
      Q => \^almost_full\,
      R => '0'
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(35 downto 0) => din(35 downto 0),
      dinb(35 downto 0) => B"000000000000000000000000000000000000",
      douta(35 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(35 downto 0),
      doutb(35 downto 0) => dout(35 downto 0),
      ena => ram_wr_en_i,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_11,
      Q => rd_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6\
     port map (
      D(3 downto 2) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      D(1) => \grdc.diff_wr_rd_pntr_rdc\(1),
      D(0) => rdp_inst_n_11,
      E(0) => ram_rd_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      almost_full => \^almost_full\,
      \count_value_i_reg[3]_0\(3 downto 0) => rd_pntr_ext(3 downto 0),
      full => \^full\,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(3) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(2) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(1) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\(0) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\(3 downto 0) => \count_value_i__0\(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^empty\,
      \grdc.rd_data_count_i_reg[4]\(4) => count_value_i(4),
      \grdc.rd_data_count_i_reg[4]\(3 downto 0) => wr_pntr_ext(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_full_i0 => ram_full_i0,
      ram_wr_en_i => ram_wr_en_i,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7\
     port map (
      E(0) => ram_rd_en_i,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_2
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized6_3\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      E(0) => ram_wr_en_i,
      Q(4) => count_value_i(4),
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_0\(0) => xpm_fifo_rst_inst_n_1,
      empty => \^empty\,
      empty_i0 => empty_i0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      \grdc.rd_data_count_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      leaving_empty0 => leaving_empty0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized7_4\
     port map (
      E(0) => ram_wr_en_i,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
wrpp2_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized8\
     port map (
      E(0) => ram_wr_en_i,
      Q(3) => wrpp2_inst_n_0,
      Q(2) => wrpp2_inst_n_1,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst_5
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "16'b0000010000000000";
  attribute EN_AE : string;
  attribute EN_AE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 768;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 24;
  attribute READ_MODE : integer;
  attribute READ_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "0400";
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 24;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal leaving_empty0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 768;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 24;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized2\
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(23 downto 0) => din(23 downto 0),
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(23 downto 0),
      doutb(23 downto 0) => dout(23 downto 0),
      ena => ram_wr_en_i,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => rd_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(5),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2\
     port map (
      E(0) => ram_wr_en_i,
      Q(5) => rdp_inst_n_2,
      Q(4 downto 0) => rd_pntr_ext(4 downto 0),
      \count_value_i_reg[5]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \^empty\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_2\(4 downto 0) => count_value_i(4 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => ram_rd_en_i,
      leaving_empty0 => leaving_empty0,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3\
     port map (
      E(0) => ram_rd_en_i,
      Q(4) => rdpp1_inst_n_0,
      Q(3) => rdpp1_inst_n_1,
      Q(2) => rdpp1_inst_n_2,
      Q(1) => rdpp1_inst_n_3,
      Q(0) => rdpp1_inst_n_4,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_0\
     port map (
      D(5 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(5 downto 0),
      E(0) => ram_wr_en_i,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      empty => \^empty\,
      empty_i0 => empty_i0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(4) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_4,
      \grdc.rd_data_count_i_reg[5]\(5) => rdp_inst_n_2,
      \grdc.rd_data_count_i_reg[5]\(4 downto 0) => rd_pntr_ext(4 downto 0),
      leaving_empty0 => leaving_empty0,
      rd_en => rd_en,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_1\
     port map (
      E(0) => ram_wr_en_i,
      Q(4 downto 0) => count_value_i(4 downto 0),
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[4]\ => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst__parameterized0\ : entity is "xpm_fifo_rst";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst__parameterized0\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair33";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair33";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
begin
  SR(0) <= \^sr\(0);
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^sr\(0),
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^sr\(0)
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_sync_rst__2\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf is
  port (
    ppi_clk : in STD_LOGIC;
    ppi_clk_rst_n : in STD_LOGIC;
    rst_4_ic_pc_ac_seq : in STD_LOGIC;
    send_periodic_patrn : in STD_LOGIC;
    cntlr_ready_indic : out STD_LOGIC;
    ldf_empty : in STD_LOGIC;
    ldf_rd_en : out STD_LOGIC;
    ldf_rd_data : in STD_LOGIC_VECTOR ( 35 downto 0 );
    strm_fifo_under_run : out STD_LOGIC;
    packet_tranfr_dn : out STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk_mode : in STD_LOGIC;
    cl_txclkactive : in STD_LOGIC;
    dphy_init_done : in STD_LOGIC;
    dl_tx_stop_st : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_txrequesths : out STD_LOGIC;
    dl0_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txrequesths : out STD_LOGIC;
    dl0_txreadyhs : in STD_LOGIC;
    dl0_forcetxstopmode : out STD_LOGIC;
    dl0_enable : out STD_LOGIC;
    dl0_txskewcalhs : out STD_LOGIC;
    dl1_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txrequesths : out STD_LOGIC;
    dl1_txreadyhs : in STD_LOGIC;
    dl1_forcetxstopmode : out STD_LOGIC;
    dl1_enable : out STD_LOGIC;
    dl1_txskewcalhs : out STD_LOGIC;
    dl2_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txrequesths : out STD_LOGIC;
    dl2_txreadyhs : in STD_LOGIC;
    dl2_forcetxstopmode : out STD_LOGIC;
    dl2_enable : out STD_LOGIC;
    dl2_txskewcalhs : out STD_LOGIC;
    dl3_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txrequesths : out STD_LOGIC;
    dl3_txreadyhs : in STD_LOGIC;
    dl3_forcetxstopmode : out STD_LOGIC;
    dl3_enable : out STD_LOGIC;
    dl3_txskewcalhs : out STD_LOGIC
  );
  attribute C_CSI_CLK_PRE : integer;
  attribute C_CSI_CLK_PRE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 1;
  attribute C_CSI_EN_ACTIVELANES : integer;
  attribute C_CSI_EN_ACTIVELANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 1;
  attribute C_CSI_INIT_DESKEW_PATRN_LEN : integer;
  attribute C_CSI_INIT_DESKEW_PATRN_LEN of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 4296;
  attribute C_CSI_LANES : integer;
  attribute C_CSI_LANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 3;
  attribute C_CSI_PERIODIC_PATRN_LEN : integer;
  attribute C_CSI_PERIODIC_PATRN_LEN of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 4096;
  attribute C_CSI_XMIT_ALT_DESKEW : integer;
  attribute C_CSI_XMIT_ALT_DESKEW of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 0;
  attribute C_CSI_XMIT_INIT_DESKEW : integer;
  attribute C_CSI_XMIT_INIT_DESKEW of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 0;
  attribute C_CSI_XMIT_PERIODIC_DESKEW : integer;
  attribute C_CSI_XMIT_PERIODIC_DESKEW of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf : entity is "yes";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf is
  signal \<const0>\ : STD_LOGIC;
  signal cl_requesths_r1 : STD_LOGIC;
  signal cl_txclkactive_r : STD_LOGIC;
  signal cl_txclkactive_r1 : STD_LOGIC;
  signal \^cl_txrequesths\ : STD_LOGIC;
  signal dfifo_buffr_cntrl_r : STD_LOGIC;
  signal dfifo_cut_thrgh_cntr_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dfifo_cut_thrgh_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \dfifo_cut_thrgh_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \dfifo_cut_thrgh_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \dfifo_cut_thrgh_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \dfifo_cut_thrgh_cntr_r[3]_i_2_n_0\ : STD_LOGIC;
  signal dl0_enable_r : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dl0_enable_r : signal is "true";
  signal dl0_enable_r1 : STD_LOGIC;
  attribute RTL_KEEP of dl0_enable_r1 : signal is "true";
  signal \^dl0_txrequesths\ : STD_LOGIC;
  signal dl0_txrequesths_one_lane_w : STD_LOGIC;
  signal dl0_txrequesths_r : STD_LOGIC;
  signal dl0_txrequesths_three_lanes_w : STD_LOGIC;
  signal dl0_txrequesths_two_lanes_w : STD_LOGIC;
  signal dl1_enable_r : STD_LOGIC;
  attribute RTL_KEEP of dl1_enable_r : signal is "true";
  signal dl1_enable_r1 : STD_LOGIC;
  attribute RTL_KEEP of dl1_enable_r1 : signal is "true";
  signal dl1_enable_s : STD_LOGIC;
  signal dl1_txrequesths_two_lanes_w : STD_LOGIC;
  signal dl2_enable_r : STD_LOGIC;
  attribute RTL_KEEP of dl2_enable_r : signal is "true";
  signal dl2_enable_r1 : STD_LOGIC;
  attribute RTL_KEEP of dl2_enable_r1 : signal is "true";
  signal dl2_enable_s : STD_LOGIC;
  signal dl3_enable_r : STD_LOGIC;
  attribute RTL_KEEP of dl3_enable_r : signal is "true";
  signal dl3_enable_r1 : STD_LOGIC;
  attribute RTL_KEEP of dl3_enable_r1 : signal is "true";
  signal dl3_enable_s : STD_LOGIC;
  signal dphy_init_done_r : STD_LOGIC;
  signal dsbl_rds_r : STD_LOGIC;
  signal dsbl_rds_r_i_1_n_0 : STD_LOGIC;
  signal ldf_empty_c : STD_LOGIC;
  signal ldf_empty_r : STD_LOGIC;
  signal ldf_rd_en_one_lane_w : STD_LOGIC;
  signal ldf_rd_en_three_lanes_w : STD_LOGIC;
  signal ldf_rd_en_two_lanes_w : STD_LOGIC;
  signal requesths_fall_edge_c : STD_LOGIC;
  signal strm_fifo_under_run_s : STD_LOGIC;
  signal tx_readyhs_r : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_10 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_11 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_12 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_2 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_9 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_11 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_12 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_13 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_14 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_15 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_16 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_17 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_18 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_19 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_20 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_21 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_22 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_23 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_9 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_19 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_20 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_21 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_22 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_23 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_24 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_25 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_26 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_27 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_28 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_7 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_8 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dfifo_cut_thrgh_cntr_r[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dfifo_cut_thrgh_cntr_r[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dfifo_cut_thrgh_cntr_r[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dfifo_cut_thrgh_cntr_r[3]_i_2\ : label is "soft_lutpair253";
  attribute KEEP : string;
  attribute KEEP of dl0_enable_r1_reg : label is "yes";
  attribute KEEP of dl0_enable_r_reg : label is "yes";
  attribute KEEP of dl1_enable_r1_reg : label is "yes";
  attribute KEEP of dl1_enable_r_reg : label is "yes";
  attribute KEEP of dl2_enable_r1_reg : label is "yes";
  attribute KEEP of dl2_enable_r_reg : label is "yes";
  attribute KEEP of dl3_enable_r1_reg : label is "yes";
  attribute KEEP of dl3_enable_r_reg : label is "yes";
begin
  cl_enable <= \<const0>\;
  cl_txrequesths <= \^cl_txrequesths\;
  cntlr_ready_indic <= \<const0>\;
  dl0_enable <= dl0_enable_r1;
  dl0_forcetxstopmode <= \<const0>\;
  dl0_txrequesths <= \^dl0_txrequesths\;
  dl0_txskewcalhs <= \<const0>\;
  dl1_enable <= dl1_enable_r1;
  dl1_forcetxstopmode <= \<const0>\;
  dl1_txskewcalhs <= \<const0>\;
  dl2_enable <= dl2_enable_r1;
  dl2_forcetxstopmode <= \<const0>\;
  dl2_txskewcalhs <= \<const0>\;
  dl3_enable <= dl3_enable_r1;
  dl3_forcetxstopmode <= \<const0>\;
  dl3_txdatahs(7) <= \<const0>\;
  dl3_txdatahs(6) <= \<const0>\;
  dl3_txdatahs(5) <= \<const0>\;
  dl3_txdatahs(4) <= \<const0>\;
  dl3_txdatahs(3) <= \<const0>\;
  dl3_txdatahs(2) <= \<const0>\;
  dl3_txdatahs(1) <= \<const0>\;
  dl3_txdatahs(0) <= \<const0>\;
  dl3_txrequesths <= \<const0>\;
  dl3_txskewcalhs <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
cl_requesths_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \^cl_txrequesths\,
      Q => cl_requesths_r1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
cl_requesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_8,
      Q => \^cl_txrequesths\,
      R => '0'
    );
cl_txclkactive_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => cl_txclkactive_r,
      Q => cl_txclkactive_r1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
cl_txclkactive_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => cl_txclkactive,
      Q => cl_txclkactive_r,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dfifo_buffr_cntrl_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_28,
      Q => dfifo_buffr_cntrl_r,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
\dfifo_cut_thrgh_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dfifo_cut_thrgh_cntr_r(0),
      O => \dfifo_cut_thrgh_cntr_r[0]_i_1_n_0\
    );
\dfifo_cut_thrgh_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dfifo_cut_thrgh_cntr_r(1),
      I1 => dfifo_cut_thrgh_cntr_r(0),
      O => \dfifo_cut_thrgh_cntr_r[1]_i_1_n_0\
    );
\dfifo_cut_thrgh_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dfifo_cut_thrgh_cntr_r(2),
      I1 => dfifo_cut_thrgh_cntr_r(0),
      I2 => dfifo_cut_thrgh_cntr_r(1),
      O => \dfifo_cut_thrgh_cntr_r[2]_i_1_n_0\
    );
\dfifo_cut_thrgh_cntr_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => dfifo_cut_thrgh_cntr_r(2),
      I1 => dfifo_cut_thrgh_cntr_r(0),
      I2 => dfifo_cut_thrgh_cntr_r(1),
      I3 => dfifo_cut_thrgh_cntr_r(3),
      I4 => ldf_empty,
      I5 => dfifo_buffr_cntrl_r,
      O => \dfifo_cut_thrgh_cntr_r[3]_i_1_n_0\
    );
\dfifo_cut_thrgh_cntr_r[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => dfifo_cut_thrgh_cntr_r(3),
      I1 => dfifo_cut_thrgh_cntr_r(1),
      I2 => dfifo_cut_thrgh_cntr_r(0),
      I3 => dfifo_cut_thrgh_cntr_r(2),
      O => \dfifo_cut_thrgh_cntr_r[3]_i_2_n_0\
    );
\dfifo_cut_thrgh_cntr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \dfifo_cut_thrgh_cntr_r[3]_i_1_n_0\,
      D => \dfifo_cut_thrgh_cntr_r[0]_i_1_n_0\,
      Q => dfifo_cut_thrgh_cntr_r(0),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
\dfifo_cut_thrgh_cntr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \dfifo_cut_thrgh_cntr_r[3]_i_1_n_0\,
      D => \dfifo_cut_thrgh_cntr_r[1]_i_1_n_0\,
      Q => dfifo_cut_thrgh_cntr_r(1),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
\dfifo_cut_thrgh_cntr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \dfifo_cut_thrgh_cntr_r[3]_i_1_n_0\,
      D => \dfifo_cut_thrgh_cntr_r[2]_i_1_n_0\,
      Q => dfifo_cut_thrgh_cntr_r(2),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
\dfifo_cut_thrgh_cntr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \dfifo_cut_thrgh_cntr_r[3]_i_1_n_0\,
      D => \dfifo_cut_thrgh_cntr_r[3]_i_2_n_0\,
      Q => dfifo_cut_thrgh_cntr_r(3),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dl0_enable_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dl0_enable_r,
      Q => dl0_enable_r1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dl0_enable_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ppi_clk_rst_n,
      Q => dl0_enable_r,
      R => '0'
    );
dl0_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \^dl0_txrequesths\,
      Q => dl0_txrequesths_r,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dl1_enable_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => dl1_enable_r,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      O => dl1_enable_s
    );
dl1_enable_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dl1_enable_s,
      Q => dl1_enable_r1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dl1_enable_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ppi_clk_rst_n,
      Q => dl1_enable_r,
      R => '0'
    );
dl2_enable_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dl2_enable_r,
      I1 => active_lanes(1),
      O => dl2_enable_s
    );
dl2_enable_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dl2_enable_s,
      Q => dl2_enable_r1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dl2_enable_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ppi_clk_rst_n,
      Q => dl2_enable_r,
      R => '0'
    );
dl3_enable_r1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => dl3_enable_r,
      I1 => active_lanes(0),
      I2 => active_lanes(1),
      O => dl3_enable_s
    );
dl3_enable_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dl3_enable_s,
      Q => dl3_enable_r1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dl3_enable_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ppi_clk_rst_n,
      Q => dl3_enable_r,
      R => '0'
    );
dphy_init_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dphy_init_done,
      Q => dphy_init_done_r,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
dsbl_rds_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FF4444"
    )
        port map (
      I0 => \^cl_txrequesths\,
      I1 => cl_requesths_r1,
      I2 => cl_txclkactive_r,
      I3 => cl_txclkactive_r1,
      I4 => dsbl_rds_r,
      O => dsbl_rds_r_i_1_n_0
    );
dsbl_rds_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => dsbl_rds_r_i_1_n_0,
      Q => dsbl_rds_r,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
requesths_fall_edge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => requesths_fall_edge_c,
      Q => packet_tranfr_dn,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
strm_fifo_under_run_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => strm_fifo_under_run_s,
      Q => strm_fifo_under_run,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0
    );
u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf
     port map (
      SR(0) => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6,
      active_lanes(1 downto 0) => active_lanes(1 downto 0),
      cl_requesths_r_reg => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_7,
      cl_txclkactive_r => cl_txclkactive_r,
      cl_txclkactive_r1 => cl_txclkactive_r1,
      disable_rd_en_r_reg_0 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0,
      dl0_txdatahs(4 downto 2) => dl0_txdatahs(7 downto 5),
      dl0_txdatahs(1 downto 0) => dl0_txdatahs(2 downto 1),
      \dl0_txdatahs[1]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_19,
      \dl0_txdatahs[2]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_20,
      \dl0_txdatahs[5]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_24,
      \dl0_txdatahs[5]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_21,
      \dl0_txdatahs[6]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_25,
      \dl0_txdatahs[6]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_22,
      \dl0_txdatahs[7]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_26,
      \dl0_txdatahs[7]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_23,
      dl0_txdatahs_1_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_20,
      dl0_txdatahs_2_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_21,
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txrequesths_one_lane_w => dl0_txrequesths_one_lane_w,
      \gen_rd_b.doutb_reg_reg[35]\ => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_2,
      last_transfr_en_r_reg_0 => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_9,
      ldf_empty_c => ldf_empty_c,
      ldf_empty_r => ldf_empty_r,
      ldf_rd_data(35 downto 0) => ldf_rd_data(35 downto 0),
      \ldf_rd_data_cr_reg[16]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_10,
      \ldf_rd_data_cr_reg[19]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_11,
      \ldf_rd_data_cr_reg[20]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_12,
      ldf_rd_en_one_lane_w => ldf_rd_en_one_lane_w,
      ldf_rd_en_r0_reg_0 => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10,
      ppi_clk => ppi_clk,
      ppi_clk_rst_n => ppi_clk_rst_n,
      requesths_fall_edge_c => requesths_fall_edge_c,
      strm_fifo_under_run_r_reg => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_9,
      strm_fifo_under_run_s => strm_fifo_under_run_s
    );
u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf
     port map (
      SR(0) => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6,
      active_lanes(1 downto 0) => active_lanes(1 downto 0),
      \arststages_ff_reg[1]\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0,
      cl_txclkactive_r => cl_txclkactive_r,
      cl_txclkactive_r1 => cl_txclkactive_r1,
      dl0_txdatahs(2 downto 1) => dl0_txdatahs(4 downto 3),
      dl0_txdatahs(0) => dl0_txdatahs(0),
      \dl0_txdatahs[0]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_10,
      \dl0_txdatahs[3]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_22,
      \dl0_txdatahs[3]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_11,
      \dl0_txdatahs[4]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_23,
      \dl0_txdatahs[4]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_12,
      dl0_txdatahs_0_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_19,
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txrequesths => \^dl0_txrequesths\,
      dl0_txrequesths_one_lane_w => dl0_txrequesths_one_lane_w,
      dl0_txrequesths_three_lanes_w => dl0_txrequesths_three_lanes_w,
      dl0_txrequesths_two_lanes_w => dl0_txrequesths_two_lanes_w,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txrequesths_two_lanes_w => dl1_txrequesths_two_lanes_w,
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txrequesths => dl2_txrequesths,
      last_transfr_en_r_reg_0 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_9,
      last_transfr_en_r_reg_1 => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_2,
      ldf_rd_data(35 downto 0) => ldf_rd_data(35 downto 0),
      ldf_rd_en => ldf_rd_en,
      ldf_rd_en_one_lane_w => ldf_rd_en_one_lane_w,
      ldf_rd_en_r0_reg_0 => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10,
      ldf_rd_en_three_lanes_w => ldf_rd_en_three_lanes_w,
      ldf_rd_en_two_lanes_w => ldf_rd_en_two_lanes_w,
      \load_data_1_reg[25]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_19,
      \load_data_1_reg[26]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_20,
      \load_data_1_reg[29]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_21,
      \load_data_1_reg[30]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_22,
      \load_data_1_reg[31]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_23,
      \load_data_2_reg[0]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_11,
      \load_data_2_reg[1]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_12,
      \load_data_2_reg[2]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_13,
      \load_data_2_reg[3]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_14,
      \load_data_2_reg[4]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_15,
      \load_data_2_reg[5]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_16,
      \load_data_2_reg[6]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_17,
      \load_data_2_reg[7]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_18,
      ppi_clk => ppi_clk,
      ppi_clk_rst_n => ppi_clk_rst_n,
      strm_fifo_under_run_r_reg => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_27,
      tx_readyhs_r => tx_readyhs_r
    );
u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf
     port map (
      Q(3 downto 0) => dfifo_cut_thrgh_cntr_r(3 downto 0),
      SR(0) => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_6,
      active_lanes(1 downto 0) => active_lanes(1 downto 0),
      cl_requesths_r1 => cl_requesths_r1,
      cl_requesths_r1_reg => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_10,
      cl_requesths_r_reg => u_mipi_csi2_tx_ctrl_v1_0_4_one_lane_ldf_n_9,
      cl_requesths_r_reg_0 => \^cl_txrequesths\,
      cl_txclkactive_r => cl_txclkactive_r,
      cl_txclkactive_r1 => cl_txclkactive_r1,
      clk_mode => clk_mode,
      \dest_hsdata_ff_reg[0]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_27,
      dfifo_buffr_cntrl_r => dfifo_buffr_cntrl_r,
      \dfifo_cut_thrgh_cntr_r_reg[2]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_28,
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txreadyhs_0 => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_7,
      dl0_txrequesths_one_lane_w => dl0_txrequesths_one_lane_w,
      dl0_txrequesths_r => dl0_txrequesths_r,
      dl0_txrequesths_three_lanes_w => dl0_txrequesths_three_lanes_w,
      dl0_txrequesths_two_lanes_w => dl0_txrequesths_two_lanes_w,
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txdatahs_0_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_11,
      dl1_txdatahs_1_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_12,
      dl1_txdatahs_2_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_13,
      dl1_txdatahs_3_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_14,
      dl1_txdatahs_4_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_15,
      dl1_txdatahs_5_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_16,
      dl1_txdatahs_6_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_17,
      dl1_txdatahs_7_sp_1 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_18,
      dl1_txrequesths_two_lanes_w => dl1_txrequesths_two_lanes_w,
      dphy_init_done_r => dphy_init_done_r,
      dsbl_rds_r => dsbl_rds_r,
      ldf_empty => ldf_empty,
      ldf_empty_c => ldf_empty_c,
      ldf_empty_r => ldf_empty_r,
      ldf_rd_data(35 downto 0) => ldf_rd_data(35 downto 0),
      \ldf_rd_data_cr_reg[0]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_19,
      \ldf_rd_data_cr_reg[1]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_20,
      \ldf_rd_data_cr_reg[2]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_21,
      \ldf_rd_data_cr_reg[3]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_22,
      \ldf_rd_data_cr_reg[4]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_23,
      \ldf_rd_data_cr_reg[5]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_24,
      \ldf_rd_data_cr_reg[6]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_25,
      \ldf_rd_data_cr_reg[7]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_26,
      ldf_rd_en_three_lanes_w => ldf_rd_en_three_lanes_w,
      ldf_rd_en_two_lanes_w => ldf_rd_en_two_lanes_w,
      ppi_clk => ppi_clk,
      ppi_clk_rst_n => ppi_clk_rst_n,
      requesths_fall_edge_c => requesths_fall_edge_c,
      \syncstages_ff_reg[1]\ => u_mipi_csi2_tx_ctrl_v1_0_4_two_lanes_ldf_n_8,
      trigger_en_r_reg_0 => u_mipi_csi2_tx_ctrl_v1_0_4_three_lanes_ldf_n_0,
      tx_readyhs_r => tx_readyhs_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer is
  port (
    ppi_clk : in STD_LOGIC;
    ppi_clk_rst_n : in STD_LOGIC;
    cdf_rd_data : in STD_LOGIC_VECTOR ( 33 downto 0 );
    cdf_empty : in STD_LOGIC;
    cdf_rd_en : out STD_LOGIC;
    ldf_fifo_full : in STD_LOGIC;
    ldf_data_count : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ldf_wr_data : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ldf_wr_en : out STD_LOGIC
  );
  attribute CRC_INS : string;
  attribute CRC_INS of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is "3'b011";
  attribute C_CSI_CRC_ENABLE : integer;
  attribute C_CSI_CRC_ENABLE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is 1;
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is "yes";
  attribute EXTRA_CHK : string;
  attribute EXTRA_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is "3'b100";
  attribute LP_END : string;
  attribute LP_END of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is "3'b010";
  attribute LP_IN_PRGS : string;
  attribute LP_IN_PRGS of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is "3'b001";
  attribute LP_WAIT : string;
  attribute LP_WAIT of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer : entity is "3'b000";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer is
  signal \FSM_onehot_packtzr_fsm_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[10]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[11]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[12]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[13]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[14]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[15]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[16]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[17]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[18]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[19]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[1]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[20]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[21]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[22]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[23]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[24]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[25]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[26]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[27]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[28]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[29]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[2]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[30]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[31]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[3]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[4]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[5]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[6]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[7]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[8]\ : STD_LOGIC;
  signal \cdf_rd_data_cr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cdf_rd_en\ : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_10_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_11_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_1_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_3_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_4_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_5_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_6_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_7_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_8_n_0 : STD_LOGIC;
  signal cdf_rd_en_INST_0_i_9_n_0 : STD_LOGIC;
  signal cdf_rd_en_r0 : STD_LOGIC;
  signal cdf_rd_en_r1 : STD_LOGIC;
  signal crc_en_c : STD_LOGIC_VECTOR ( 1 to 1 );
  signal crc_valid_c : STD_LOGIC;
  signal disable_rd_en_c19_out : STD_LOGIC;
  signal extra_valid_c : STD_LOGIC;
  signal extra_valid_r : STD_LOGIC;
  signal header_data1 : STD_LOGIC;
  signal ldf_wr_data_c : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \ldf_wr_data_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[24]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[24]_i_5_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[24]_i_6_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[25]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[25]_i_5_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[26]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[26]_i_5_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[27]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[28]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[29]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[29]_i_5_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[29]_i_6_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[33]_i_3_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[33]_i_4_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[33]_i_5_n_0\ : STD_LOGIC;
  signal \ldf_wr_data_r[33]_i_6_n_0\ : STD_LOGIC;
  signal ldf_wr_en_c : STD_LOGIC;
  signal ldf_wr_en_c2 : STD_LOGIC;
  signal ldf_wr_en_c3 : STD_LOGIC;
  signal ldf_wr_en_c30_in : STD_LOGIC;
  signal ldf_wr_en_r_i_5_n_0 : STD_LOGIC;
  signal ldf_wr_en_r_i_6_n_0 : STD_LOGIC;
  signal ldf_wr_en_r_i_7_n_0 : STD_LOGIC;
  signal ldf_wr_en_r_i_8_n_0 : STD_LOGIC;
  signal ldf_wr_en_r_i_9_n_0 : STD_LOGIC;
  signal lg_pkt_rem_wc_r013_out : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[10]_i_2_n_0\ : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[11]_i_2_n_0\ : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[12]_i_2_n_0\ : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[15]_i_1_n_0\ : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[15]_i_2_n_0\ : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[15]_i_5_n_0\ : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[6]_i_2_n_0\ : STD_LOGIC;
  signal \lg_pkt_rem_wc_r0[7]_i_2_n_0\ : STD_LOGIC;
  signal lg_pkt_rem_wc_r0_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lg_pkt_rem_wc_r1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in6_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal packtzr_fsm_r1 : STD_LOGIC;
  signal packtzr_fsm_r114_out : STD_LOGIC;
  signal packtzr_fsm_r116_out : STD_LOGIC;
  signal packtzr_fsm_r119_out : STD_LOGIC;
  signal packtzr_fsm_r121_out : STD_LOGIC;
  signal \packtzr_fsm_r1_reg_n_0_[1]\ : STD_LOGIC;
  signal \packtzr_fsm_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal packtzr_fsm_r217_in : STD_LOGIC;
  signal packtzr_fsm_r3 : STD_LOGIC;
  signal packtzr_fsm_r_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal u_mipi_csi_tx_ctrl_v1_0_crc_n_32 : STD_LOGIC;
  signal u_mipi_csi_tx_ctrl_v1_0_crc_n_33 : STD_LOGIC;
  signal u_mipi_csi_tx_ctrl_v1_0_crc_n_34 : STD_LOGIC;
  signal u_mipi_csi_tx_ctrl_v1_0_crc_n_35 : STD_LOGIC;
  signal zero_pkt_crc_valid_r_i_1_n_0 : STD_LOGIC;
  signal zero_pkt_crc_valid_r_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[2]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[3]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[3]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[3]_i_7\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[4]_i_13\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[4]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[4]_i_5\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[4]_i_7\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[4]_i_8\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \FSM_onehot_packtzr_fsm_r[4]_i_9\ : label is "soft_lutpair227";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_packtzr_fsm_r_reg[0]\ : label is "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_packtzr_fsm_r_reg[1]\ : label is "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_packtzr_fsm_r_reg[2]\ : label is "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_packtzr_fsm_r_reg[3]\ : label is "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_packtzr_fsm_r_reg[4]\ : label is "iSTATE:00010,iSTATE0:00100,iSTATE1:01000,iSTATE2:00001,iSTATE3:10000";
  attribute SOFT_HLUTNM of cdf_rd_en_INST_0_i_10 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of cdf_rd_en_INST_0_i_8 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of cdf_rd_en_INST_0_i_9 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of extra_valid_r_i_1 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[26]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[33]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[33]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ldf_wr_data_r[35]_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[11]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[12]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[15]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[6]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \lg_pkt_rem_wc_r0[7]_i_2\ : label is "soft_lutpair219";
begin
  cdf_rd_en <= \^cdf_rd_en\;
\FSM_onehot_packtzr_fsm_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0FFE0"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I2 => \FSM_onehot_packtzr_fsm_r[0]_i_2_n_0\,
      I3 => p_1_in2_in,
      I4 => extra_valid_c,
      O => \FSM_onehot_packtzr_fsm_r[0]_i_1_n_0\
    );
\FSM_onehot_packtzr_fsm_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => packtzr_fsm_r121_out,
      I1 => packtzr_fsm_r119_out,
      I2 => packtzr_fsm_r1,
      O => \FSM_onehot_packtzr_fsm_r[0]_i_2_n_0\
    );
\FSM_onehot_packtzr_fsm_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \packtzr_fsm_r1_reg_n_0_[1]\,
      I1 => \packtzr_fsm_r1_reg_n_0_[2]\,
      I2 => p_1_in2_in,
      I3 => cdf_rd_en_r1,
      O => \FSM_onehot_packtzr_fsm_r[1]_i_1_n_0\
    );
\FSM_onehot_packtzr_fsm_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAEA"
    )
        port map (
      I0 => \FSM_onehot_packtzr_fsm_r[2]_i_2_n_0\,
      I1 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I2 => packtzr_fsm_r1,
      I3 => p_0_in,
      O => \FSM_onehot_packtzr_fsm_r[2]_i_1_n_0\
    );
\FSM_onehot_packtzr_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => p_1_in6_in,
      I1 => packtzr_fsm_r116_out,
      I2 => p_0_in5_in,
      I3 => cdf_rd_en_r1,
      I4 => p_0_in4_in,
      O => \FSM_onehot_packtzr_fsm_r[2]_i_2_n_0\
    );
\FSM_onehot_packtzr_fsm_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0E0FFE0"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I2 => \FSM_onehot_packtzr_fsm_r[3]_i_2_n_0\,
      I3 => p_0_in5_in,
      I4 => packtzr_fsm_r114_out,
      I5 => packtzr_fsm_r116_out,
      O => \FSM_onehot_packtzr_fsm_r[3]_i_1_n_0\
    );
\FSM_onehot_packtzr_fsm_r[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => packtzr_fsm_r119_out,
      I1 => packtzr_fsm_r1,
      O => \FSM_onehot_packtzr_fsm_r[3]_i_2_n_0\
    );
\FSM_onehot_packtzr_fsm_r[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => p_1_in6_in,
      O => packtzr_fsm_r114_out
    );
\FSM_onehot_packtzr_fsm_r[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557000000000000"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(3),
      I1 => lg_pkt_rem_wc_r0_reg(2),
      I2 => lg_pkt_rem_wc_r0_reg(1),
      I3 => lg_pkt_rem_wc_r0_reg(0),
      I4 => cdf_rd_en_r1,
      I5 => packtzr_fsm_r3,
      O => packtzr_fsm_r116_out
    );
\FSM_onehot_packtzr_fsm_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(13),
      I1 => lg_pkt_rem_wc_r0_reg(12),
      I2 => lg_pkt_rem_wc_r0_reg(14),
      I3 => lg_pkt_rem_wc_r0_reg(15),
      I4 => \FSM_onehot_packtzr_fsm_r[3]_i_6_n_0\,
      I5 => \FSM_onehot_packtzr_fsm_r[3]_i_7_n_0\,
      O => packtzr_fsm_r3
    );
\FSM_onehot_packtzr_fsm_r[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(6),
      I1 => lg_pkt_rem_wc_r0_reg(7),
      I2 => lg_pkt_rem_wc_r0_reg(4),
      I3 => lg_pkt_rem_wc_r0_reg(5),
      O => \FSM_onehot_packtzr_fsm_r[3]_i_6_n_0\
    );
\FSM_onehot_packtzr_fsm_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(10),
      I1 => lg_pkt_rem_wc_r0_reg(11),
      I2 => lg_pkt_rem_wc_r0_reg(8),
      I3 => lg_pkt_rem_wc_r0_reg(9),
      O => \FSM_onehot_packtzr_fsm_r[3]_i_7_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF04FF04FF00"
    )
        port map (
      I0 => packtzr_fsm_r119_out,
      I1 => packtzr_fsm_r121_out,
      I2 => packtzr_fsm_r1,
      I3 => \FSM_onehot_packtzr_fsm_r[4]_i_5_n_0\,
      I4 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I5 => p_0_in,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_1_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[21]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[20]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[22]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[23]\,
      I4 => \FSM_onehot_packtzr_fsm_r[4]_i_13_n_0\,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_10_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[12]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[11]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[15]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[16]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[13]\,
      I5 => \cdf_rd_data_cr_reg_n_0_[14]\,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_11_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[22]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[21]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[10]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[9]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[8]\,
      I5 => \cdf_rd_data_cr_reg_n_0_[23]\,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_12_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[18]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[19]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[16]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[17]\,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_13_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => packtzr_fsm_r217_in,
      I1 => cdf_rd_en_r1,
      I2 => extra_valid_r,
      I3 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[30]\,
      O => packtzr_fsm_r119_out
    );
\FSM_onehot_packtzr_fsm_r[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => cdf_rd_en_INST_0_i_6_n_0,
      I1 => cdf_rd_en_r1,
      I2 => extra_valid_r,
      I3 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[30]\,
      O => packtzr_fsm_r121_out
    );
\FSM_onehot_packtzr_fsm_r[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => p_20_in,
      I1 => \FSM_onehot_packtzr_fsm_r[4]_i_8_n_0\,
      I2 => \FSM_onehot_packtzr_fsm_r[4]_i_9_n_0\,
      I3 => \cdf_rd_data_cr_reg_n_0_[11]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[10]\,
      I5 => \FSM_onehot_packtzr_fsm_r[4]_i_10_n_0\,
      O => packtzr_fsm_r1
    );
\FSM_onehot_packtzr_fsm_r[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => packtzr_fsm_r116_out,
      I1 => p_0_in5_in,
      I2 => cdf_rd_en_r1,
      I3 => p_0_in4_in,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_5_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_packtzr_fsm_r[4]_i_11_n_0\,
      I1 => \FSM_onehot_packtzr_fsm_r[4]_i_12_n_0\,
      I2 => \cdf_rd_data_cr_reg_n_0_[18]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[17]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[20]\,
      I5 => \cdf_rd_data_cr_reg_n_0_[19]\,
      O => packtzr_fsm_r217_in
    );
\FSM_onehot_packtzr_fsm_r[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I2 => extra_valid_r,
      I3 => cdf_rd_en_r1,
      O => p_20_in
    );
\FSM_onehot_packtzr_fsm_r[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[14]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[15]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[12]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[13]\,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_8_n_0\
    );
\FSM_onehot_packtzr_fsm_r[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[9]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[8]\,
      O => \FSM_onehot_packtzr_fsm_r[4]_i_9_n_0\
    );
\FSM_onehot_packtzr_fsm_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ppi_clk,
      CE => '1',
      D => \FSM_onehot_packtzr_fsm_r[0]_i_1_n_0\,
      Q => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      S => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\FSM_onehot_packtzr_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ppi_clk,
      CE => '1',
      D => \FSM_onehot_packtzr_fsm_r[1]_i_1_n_0\,
      Q => p_0_in,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\FSM_onehot_packtzr_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ppi_clk,
      CE => '1',
      D => \FSM_onehot_packtzr_fsm_r[2]_i_1_n_0\,
      Q => p_1_in2_in,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\FSM_onehot_packtzr_fsm_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ppi_clk,
      CE => '1',
      D => \FSM_onehot_packtzr_fsm_r[3]_i_1_n_0\,
      Q => p_0_in5_in,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\FSM_onehot_packtzr_fsm_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ppi_clk,
      CE => '1',
      D => \FSM_onehot_packtzr_fsm_r[4]_i_1_n_0\,
      Q => p_0_in4_in,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(0),
      Q => \cdf_rd_data_cr_reg_n_0_[0]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(10),
      Q => \cdf_rd_data_cr_reg_n_0_[10]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(11),
      Q => \cdf_rd_data_cr_reg_n_0_[11]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(12),
      Q => \cdf_rd_data_cr_reg_n_0_[12]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(13),
      Q => \cdf_rd_data_cr_reg_n_0_[13]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(14),
      Q => \cdf_rd_data_cr_reg_n_0_[14]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(15),
      Q => \cdf_rd_data_cr_reg_n_0_[15]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(16),
      Q => \cdf_rd_data_cr_reg_n_0_[16]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(17),
      Q => \cdf_rd_data_cr_reg_n_0_[17]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(18),
      Q => \cdf_rd_data_cr_reg_n_0_[18]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(19),
      Q => \cdf_rd_data_cr_reg_n_0_[19]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(1),
      Q => \cdf_rd_data_cr_reg_n_0_[1]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(20),
      Q => \cdf_rd_data_cr_reg_n_0_[20]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(21),
      Q => \cdf_rd_data_cr_reg_n_0_[21]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(22),
      Q => \cdf_rd_data_cr_reg_n_0_[22]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(23),
      Q => \cdf_rd_data_cr_reg_n_0_[23]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(24),
      Q => \cdf_rd_data_cr_reg_n_0_[24]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(25),
      Q => \cdf_rd_data_cr_reg_n_0_[25]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(26),
      Q => \cdf_rd_data_cr_reg_n_0_[26]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(27),
      Q => \cdf_rd_data_cr_reg_n_0_[27]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(28),
      Q => \cdf_rd_data_cr_reg_n_0_[28]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(29),
      Q => \cdf_rd_data_cr_reg_n_0_[29]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(2),
      Q => \cdf_rd_data_cr_reg_n_0_[2]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(30),
      Q => \cdf_rd_data_cr_reg_n_0_[30]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(31),
      Q => \cdf_rd_data_cr_reg_n_0_[31]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(32),
      Q => p_1_in6_in,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(3),
      Q => \cdf_rd_data_cr_reg_n_0_[3]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(4),
      Q => \cdf_rd_data_cr_reg_n_0_[4]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(5),
      Q => \cdf_rd_data_cr_reg_n_0_[5]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(6),
      Q => \cdf_rd_data_cr_reg_n_0_[6]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(7),
      Q => \cdf_rd_data_cr_reg_n_0_[7]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(8),
      Q => \cdf_rd_data_cr_reg_n_0_[8]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\cdf_rd_data_cr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => cdf_rd_en_r0,
      D => cdf_rd_data(9),
      Q => \cdf_rd_data_cr_reg_n_0_[9]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
cdf_rd_en_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => cdf_rd_en_INST_0_i_1_n_0,
      I1 => disable_rd_en_c19_out,
      I2 => cdf_rd_en_INST_0_i_3_n_0,
      I3 => ldf_fifo_full,
      I4 => cdf_empty,
      O => \^cdf_rd_en\
    );
cdf_rd_en_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => ldf_data_count(1),
      I1 => ldf_data_count(2),
      I2 => ldf_data_count(4),
      I3 => ldf_data_count(3),
      O => cdf_rd_en_INST_0_i_1_n_0
    );
cdf_rd_en_INST_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[13]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[14]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[11]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[12]\,
      O => cdf_rd_en_INST_0_i_10_n_0
    );
cdf_rd_en_INST_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[22]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[20]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[19]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[23]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[21]\,
      O => cdf_rd_en_INST_0_i_11_n_0
    );
cdf_rd_en_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAE0000000000"
    )
        port map (
      I0 => p_1_in6_in,
      I1 => cdf_rd_en_INST_0_i_4_n_0,
      I2 => cdf_rd_en_INST_0_i_5_n_0,
      I3 => p_0_in5_in,
      I4 => p_0_in4_in,
      I5 => cdf_rd_en_r0,
      O => disable_rd_en_c19_out
    );
cdf_rd_en_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I2 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I3 => cdf_rd_en_r1,
      I4 => cdf_rd_en_INST_0_i_6_n_0,
      I5 => p_1_in2_in,
      O => cdf_rd_en_INST_0_i_3_n_0
    );
cdf_rd_en_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(0),
      I1 => lg_pkt_rem_wc_r0_reg(1),
      I2 => lg_pkt_rem_wc_r0_reg(2),
      I3 => lg_pkt_rem_wc_r0_reg(3),
      O => cdf_rd_en_INST_0_i_4_n_0
    );
cdf_rd_en_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(6),
      I1 => lg_pkt_rem_wc_r0_reg(7),
      I2 => lg_pkt_rem_wc_r0_reg(4),
      I3 => lg_pkt_rem_wc_r0_reg(5),
      I4 => cdf_rd_en_INST_0_i_7_n_0,
      I5 => cdf_rd_en_INST_0_i_8_n_0,
      O => cdf_rd_en_INST_0_i_5_n_0
    );
cdf_rd_en_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[10]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[9]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[8]\,
      I3 => cdf_rd_en_INST_0_i_9_n_0,
      I4 => cdf_rd_en_INST_0_i_10_n_0,
      I5 => cdf_rd_en_INST_0_i_11_n_0,
      O => cdf_rd_en_INST_0_i_6_n_0
    );
cdf_rd_en_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(13),
      I1 => lg_pkt_rem_wc_r0_reg(12),
      I2 => lg_pkt_rem_wc_r0_reg(15),
      I3 => lg_pkt_rem_wc_r0_reg(14),
      O => cdf_rd_en_INST_0_i_7_n_0
    );
cdf_rd_en_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(9),
      I1 => lg_pkt_rem_wc_r0_reg(8),
      I2 => lg_pkt_rem_wc_r0_reg(11),
      I3 => lg_pkt_rem_wc_r0_reg(10),
      O => cdf_rd_en_INST_0_i_8_n_0
    );
cdf_rd_en_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[17]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[18]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[15]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[16]\,
      O => cdf_rd_en_INST_0_i_9_n_0
    );
cdf_rd_en_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => \^cdf_rd_en\,
      Q => cdf_rd_en_r0,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
cdf_rd_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => cdf_rd_en_r0,
      Q => cdf_rd_en_r1,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
extra_valid_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => cdf_rd_en_r1,
      I1 => p_1_in2_in,
      I2 => \packtzr_fsm_r1_reg_n_0_[2]\,
      I3 => \packtzr_fsm_r1_reg_n_0_[1]\,
      O => extra_valid_c
    );
extra_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => extra_valid_c,
      Q => extra_valid_r,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996F0F0F0F0"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[10]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[0]\,
      I2 => \ldf_wr_data_r[24]_i_5_n_0\,
      I3 => \cdf_rd_data_cr_reg_n_0_[11]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[5]\,
      I5 => p_1_in,
      O => \ldf_wr_data_r[24]_i_2_n_0\
    );
\ldf_wr_data_r[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F6F6F9F60909060"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[21]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[20]\,
      I2 => p_1_in,
      I3 => \cdf_rd_data_cr_reg_n_0_[23]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[22]\,
      I5 => \ldf_wr_data_r[24]_i_6_n_0\,
      O => \ldf_wr_data_r[24]_i_3_n_0\
    );
\ldf_wr_data_r[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666000"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[7]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[4]\,
      I2 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I3 => cdf_rd_en_r1,
      I4 => p_0_in,
      O => \ldf_wr_data_r[24]_i_5_n_0\
    );
\ldf_wr_data_r[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[13]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[2]\,
      I2 => p_1_in,
      I3 => \cdf_rd_data_cr_reg_n_0_[1]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[16]\,
      O => \ldf_wr_data_r[24]_i_6_n_0\
    );
\ldf_wr_data_r[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84487BB77BB78448"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[6]\,
      I1 => p_1_in,
      I2 => \cdf_rd_data_cr_reg_n_0_[8]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[12]\,
      I4 => \ldf_wr_data_r[25]_i_5_n_0\,
      I5 => \ldf_wr_data_r[29]_i_6_n_0\,
      O => \ldf_wr_data_r[25]_i_2_n_0\
    );
\ldf_wr_data_r[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696000000"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[20]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[21]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[3]\,
      I3 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I4 => cdf_rd_en_r1,
      I5 => p_0_in,
      O => \ldf_wr_data_r[25]_i_3_n_0\
    );
\ldf_wr_data_r[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[0]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => \cdf_rd_data_cr_reg_n_0_[4]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[10]\,
      O => \ldf_wr_data_r[25]_i_5_n_0\
    );
\ldf_wr_data_r[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28D7D728"
    )
        port map (
      I0 => p_1_in,
      I1 => \cdf_rd_data_cr_reg_n_0_[15]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[9]\,
      I3 => \ldf_wr_data_r[26]_i_4_n_0\,
      I4 => \ldf_wr_data_r[25]_i_3_n_0\,
      O => \ldf_wr_data_r[26]_i_2_n_0\
    );
\ldf_wr_data_r[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996F0F0F0F0"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[2]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[12]\,
      I2 => \ldf_wr_data_r[26]_i_5_n_0\,
      I3 => \cdf_rd_data_cr_reg_n_0_[22]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[0]\,
      I5 => p_1_in,
      O => \ldf_wr_data_r[26]_i_4_n_0\
    );
\ldf_wr_data_r[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666000"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[11]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[5]\,
      I2 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I3 => cdf_rd_en_r1,
      I4 => p_0_in,
      O => \ldf_wr_data_r[26]_i_5_n_0\
    );
\ldf_wr_data_r[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66A59955995A66A"
    )
        port map (
      I0 => \ldf_wr_data_r[29]_i_4_n_0\,
      I1 => p_1_in,
      I2 => \cdf_rd_data_cr_reg_n_0_[2]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[8]\,
      I4 => \ldf_wr_data_r[27]_i_4_n_0\,
      I5 => \ldf_wr_data_r[25]_i_3_n_0\,
      O => \ldf_wr_data_r[27]_i_2_n_0\
    );
\ldf_wr_data_r[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[23]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[13]\,
      I2 => p_1_in,
      I3 => \cdf_rd_data_cr_reg_n_0_[7]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[1]\,
      O => \ldf_wr_data_r[27]_i_4_n_0\
    );
\ldf_wr_data_r[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28D7D728"
    )
        port map (
      I0 => p_1_in,
      I1 => \cdf_rd_data_cr_reg_n_0_[19]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[9]\,
      I3 => \ldf_wr_data_r[28]_i_4_n_0\,
      I4 => \ldf_wr_data_r[29]_i_6_n_0\,
      O => \ldf_wr_data_r[28]_i_2_n_0\
    );
\ldf_wr_data_r[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96696996F0F0F0F0"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[16]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[8]\,
      I2 => \ldf_wr_data_r[24]_i_5_n_0\,
      I3 => \cdf_rd_data_cr_reg_n_0_[20]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[5]\,
      I5 => p_1_in,
      O => \ldf_wr_data_r[28]_i_4_n_0\
    );
\ldf_wr_data_r[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66A59955995A66A"
    )
        port map (
      I0 => \ldf_wr_data_r[29]_i_4_n_0\,
      I1 => p_1_in,
      I2 => \cdf_rd_data_cr_reg_n_0_[13]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[12]\,
      I4 => \ldf_wr_data_r[29]_i_5_n_0\,
      I5 => \ldf_wr_data_r[29]_i_6_n_0\,
      O => \ldf_wr_data_r[29]_i_2_n_0\
    );
\ldf_wr_data_r[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666000"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[15]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[19]\,
      I2 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I3 => cdf_rd_en_r1,
      I4 => p_0_in,
      O => \ldf_wr_data_r[29]_i_4_n_0\
    );
\ldf_wr_data_r[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60909060"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[21]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[16]\,
      I2 => p_1_in,
      I3 => \cdf_rd_data_cr_reg_n_0_[11]\,
      I4 => \cdf_rd_data_cr_reg_n_0_[10]\,
      O => \ldf_wr_data_r[29]_i_5_n_0\
    );
\ldf_wr_data_r[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696000000"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[22]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[23]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[17]\,
      I3 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I4 => cdf_rd_en_r1,
      I5 => p_0_in,
      O => \ldf_wr_data_r[29]_i_6_n_0\
    );
\ldf_wr_data_r[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F404F4F"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I2 => p_1_in,
      I3 => p_1_in2_in,
      I4 => crc_valid_c,
      I5 => u_mipi_csi_tx_ctrl_v1_0_crc_n_34,
      O => ldf_wr_data_c(32)
    );
\ldf_wr_data_r[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => header_data1,
      I1 => p_1_in,
      I2 => zero_pkt_crc_valid_r_reg_n_0,
      I3 => \ldf_wr_data_r[33]_i_3_n_0\,
      I4 => p_1_in2_in,
      I5 => \ldf_wr_data_r[33]_i_4_n_0\,
      O => ldf_wr_data_c(33)
    );
\ldf_wr_data_r[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I2 => p_0_in,
      I3 => cdf_rd_en_r1,
      I4 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      O => header_data1
    );
\ldf_wr_data_r[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \ldf_wr_data_r[33]_i_5_n_0\,
      I1 => lg_pkt_rem_wc_r1(0),
      I2 => lg_pkt_rem_wc_r1(1),
      I3 => lg_pkt_rem_wc_r1(12),
      I4 => lg_pkt_rem_wc_r1(14),
      I5 => \ldf_wr_data_r[33]_i_6_n_0\,
      O => \ldf_wr_data_r[33]_i_3_n_0\
    );
\ldf_wr_data_r[33]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => u_mipi_csi_tx_ctrl_v1_0_crc_n_34,
      I1 => cdf_rd_en_r1,
      I2 => p_0_in5_in,
      I3 => p_0_in4_in,
      O => \ldf_wr_data_r[33]_i_4_n_0\
    );
\ldf_wr_data_r[33]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r1(10),
      I1 => lg_pkt_rem_wc_r1(11),
      I2 => lg_pkt_rem_wc_r1(8),
      I3 => lg_pkt_rem_wc_r1(9),
      O => \ldf_wr_data_r[33]_i_5_n_0\
    );
\ldf_wr_data_r[33]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ldf_wr_en_r_i_9_n_0,
      I1 => lg_pkt_rem_wc_r1(13),
      I2 => lg_pkt_rem_wc_r1(15),
      I3 => lg_pkt_rem_wc_r1(3),
      I4 => lg_pkt_rem_wc_r1(2),
      O => \ldf_wr_data_r[33]_i_6_n_0\
    );
\ldf_wr_data_r[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040404F404040"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I2 => p_1_in,
      I3 => u_mipi_csi_tx_ctrl_v1_0_crc_n_34,
      I4 => crc_valid_c,
      I5 => p_1_in2_in,
      O => ldf_wr_data_c(34)
    );
\ldf_wr_data_r[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040404F404040"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I2 => p_1_in,
      I3 => crc_en_c(1),
      I4 => crc_valid_c,
      I5 => p_1_in2_in,
      O => ldf_wr_data_c(35)
    );
\ldf_wr_data_r[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I1 => cdf_rd_en_r1,
      I2 => p_0_in,
      O => p_1_in
    );
\ldf_wr_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(0),
      Q => ldf_wr_data(0),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(10),
      Q => ldf_wr_data(10),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(11),
      Q => ldf_wr_data(11),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(12),
      Q => ldf_wr_data(12),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(13),
      Q => ldf_wr_data(13),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(14),
      Q => ldf_wr_data(14),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(15),
      Q => ldf_wr_data(15),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(16),
      Q => ldf_wr_data(16),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(17),
      Q => ldf_wr_data(17),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(18),
      Q => ldf_wr_data(18),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(19),
      Q => ldf_wr_data(19),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(1),
      Q => ldf_wr_data(1),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(20),
      Q => ldf_wr_data(20),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(21),
      Q => ldf_wr_data(21),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(22),
      Q => ldf_wr_data(22),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(23),
      Q => ldf_wr_data(23),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(24),
      Q => ldf_wr_data(24),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(25),
      Q => ldf_wr_data(25),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(26),
      Q => ldf_wr_data(26),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(27),
      Q => ldf_wr_data(27),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(28),
      Q => ldf_wr_data(28),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(29),
      Q => ldf_wr_data(29),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(2),
      Q => ldf_wr_data(2),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => u_mipi_csi_tx_ctrl_v1_0_crc_n_32,
      Q => ldf_wr_data(30),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => u_mipi_csi_tx_ctrl_v1_0_crc_n_33,
      Q => ldf_wr_data(31),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(32),
      Q => ldf_wr_data(32),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(33),
      Q => ldf_wr_data(33),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(34),
      Q => ldf_wr_data(34),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(35),
      Q => ldf_wr_data(35),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(3),
      Q => ldf_wr_data(3),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(4),
      Q => ldf_wr_data(4),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(5),
      Q => ldf_wr_data(5),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(6),
      Q => ldf_wr_data(6),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(7),
      Q => ldf_wr_data(7),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(8),
      Q => ldf_wr_data(8),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\ldf_wr_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_data_c(9),
      Q => ldf_wr_data(9),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
ldf_wr_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAA8"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => ldf_wr_en_c2,
      I2 => ldf_wr_en_c3,
      I3 => ldf_wr_en_c30_in,
      I4 => crc_valid_c,
      I5 => ldf_wr_en_r_i_5_n_0,
      O => ldf_wr_en_c
    );
ldf_wr_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ldf_wr_en_r_i_6_n_0,
      I1 => ldf_wr_en_r_i_7_n_0,
      I2 => lg_pkt_rem_wc_r1(10),
      I3 => lg_pkt_rem_wc_r1(9),
      I4 => lg_pkt_rem_wc_r1(12),
      I5 => lg_pkt_rem_wc_r1(11),
      O => ldf_wr_en_c2
    );
ldf_wr_en_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => ldf_wr_en_r_i_8_n_0,
      I1 => lg_pkt_rem_wc_r1(2),
      I2 => lg_pkt_rem_wc_r1(3),
      I3 => lg_pkt_rem_wc_r1(0),
      I4 => lg_pkt_rem_wc_r1(1),
      I5 => ldf_wr_en_r_i_9_n_0,
      O => ldf_wr_en_c3
    );
ldf_wr_en_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ldf_wr_en_r_i_8_n_0,
      I1 => lg_pkt_rem_wc_r1(0),
      I2 => lg_pkt_rem_wc_r1(3),
      I3 => lg_pkt_rem_wc_r1(2),
      I4 => lg_pkt_rem_wc_r1(1),
      I5 => ldf_wr_en_r_i_9_n_0,
      O => ldf_wr_en_c30_in
    );
ldf_wr_en_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => zero_pkt_crc_valid_r_reg_n_0,
      I1 => p_0_in,
      I2 => cdf_rd_en_r1,
      I3 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      O => ldf_wr_en_r_i_5_n_0
    );
ldf_wr_en_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r1(4),
      I1 => lg_pkt_rem_wc_r1(3),
      I2 => lg_pkt_rem_wc_r1(7),
      I3 => lg_pkt_rem_wc_r1(8),
      I4 => lg_pkt_rem_wc_r1(5),
      I5 => lg_pkt_rem_wc_r1(6),
      O => ldf_wr_en_r_i_6_n_0
    );
ldf_wr_en_r_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEEE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r1(14),
      I1 => lg_pkt_rem_wc_r1(13),
      I2 => lg_pkt_rem_wc_r1(2),
      I3 => lg_pkt_rem_wc_r1(0),
      I4 => lg_pkt_rem_wc_r1(1),
      I5 => lg_pkt_rem_wc_r1(15),
      O => ldf_wr_en_r_i_7_n_0
    );
ldf_wr_en_r_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r1(13),
      I1 => lg_pkt_rem_wc_r1(12),
      I2 => lg_pkt_rem_wc_r1(14),
      I3 => lg_pkt_rem_wc_r1(15),
      I4 => \ldf_wr_data_r[33]_i_5_n_0\,
      O => ldf_wr_en_r_i_8_n_0
    );
ldf_wr_en_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r1(6),
      I1 => lg_pkt_rem_wc_r1(7),
      I2 => lg_pkt_rem_wc_r1(4),
      I3 => lg_pkt_rem_wc_r1(5),
      O => ldf_wr_en_r_i_9_n_0
    );
ldf_wr_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => ldf_wr_en_c,
      Q => ldf_wr_en,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[8]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(0),
      O => \p_0_in__0\(0)
    );
\lg_pkt_rem_wc_r0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[18]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(9),
      I3 => \lg_pkt_rem_wc_r0[10]_i_2_n_0\,
      I4 => lg_pkt_rem_wc_r0_reg(8),
      I5 => lg_pkt_rem_wc_r0_reg(10),
      O => \p_0_in__0\(10)
    );
\lg_pkt_rem_wc_r0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(6),
      I1 => lg_pkt_rem_wc_r0_reg(4),
      I2 => lg_pkt_rem_wc_r0_reg(2),
      I3 => lg_pkt_rem_wc_r0_reg(3),
      I4 => lg_pkt_rem_wc_r0_reg(5),
      I5 => lg_pkt_rem_wc_r0_reg(7),
      O => \lg_pkt_rem_wc_r0[10]_i_2_n_0\
    );
\lg_pkt_rem_wc_r0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[19]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => \lg_pkt_rem_wc_r0[11]_i_2_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(11),
      O => \p_0_in__0\(11)
    );
\lg_pkt_rem_wc_r0[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(9),
      I1 => \lg_pkt_rem_wc_r0[10]_i_2_n_0\,
      I2 => lg_pkt_rem_wc_r0_reg(8),
      I3 => lg_pkt_rem_wc_r0_reg(10),
      O => \lg_pkt_rem_wc_r0[11]_i_2_n_0\
    );
\lg_pkt_rem_wc_r0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[20]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => \lg_pkt_rem_wc_r0[12]_i_2_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(12),
      O => \p_0_in__0\(12)
    );
\lg_pkt_rem_wc_r0[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(10),
      I1 => lg_pkt_rem_wc_r0_reg(8),
      I2 => \lg_pkt_rem_wc_r0[10]_i_2_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(9),
      I4 => lg_pkt_rem_wc_r0_reg(11),
      O => \lg_pkt_rem_wc_r0[12]_i_2_n_0\
    );
\lg_pkt_rem_wc_r0[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[21]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => \lg_pkt_rem_wc_r0[15]_i_5_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(13),
      O => \p_0_in__0\(13)
    );
\lg_pkt_rem_wc_r0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[22]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(13),
      I3 => \lg_pkt_rem_wc_r0[15]_i_5_n_0\,
      I4 => lg_pkt_rem_wc_r0_reg(14),
      O => \p_0_in__0\(14)
    );
\lg_pkt_rem_wc_r0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5540FFFF"
    )
        port map (
      I0 => lg_pkt_rem_wc_r013_out,
      I1 => p_0_in4_in,
      I2 => cdf_rd_en_r1,
      I3 => p_1_in2_in,
      I4 => ppi_clk_rst_n,
      O => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAAAAAAAAAA"
    )
        port map (
      I0 => p_0_in,
      I1 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I2 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I3 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I4 => p_0_in5_in,
      I5 => cdf_rd_en_r1,
      O => \lg_pkt_rem_wc_r0[15]_i_2_n_0\
    );
\lg_pkt_rem_wc_r0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[23]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(14),
      I3 => \lg_pkt_rem_wc_r0[15]_i_5_n_0\,
      I4 => lg_pkt_rem_wc_r0_reg(13),
      I5 => lg_pkt_rem_wc_r0_reg(15),
      O => \p_0_in__0\(15)
    );
\lg_pkt_rem_wc_r0[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[31]\,
      I1 => \cdf_rd_data_cr_reg_n_0_[30]\,
      I2 => cdf_rd_en_r1,
      I3 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I4 => p_0_in,
      O => lg_pkt_rem_wc_r013_out
    );
\lg_pkt_rem_wc_r0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(11),
      I1 => lg_pkt_rem_wc_r0_reg(9),
      I2 => \lg_pkt_rem_wc_r0[10]_i_2_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(8),
      I4 => lg_pkt_rem_wc_r0_reg(10),
      I5 => lg_pkt_rem_wc_r0_reg(12),
      O => \lg_pkt_rem_wc_r0[15]_i_5_n_0\
    );
\lg_pkt_rem_wc_r0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[9]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(1),
      O => \p_0_in__0\(1)
    );
\lg_pkt_rem_wc_r0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[10]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(2),
      O => \p_0_in__0\(2)
    );
\lg_pkt_rem_wc_r0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[11]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(2),
      I3 => lg_pkt_rem_wc_r0_reg(3),
      O => \p_0_in__0\(3)
    );
\lg_pkt_rem_wc_r0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[12]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(3),
      I3 => lg_pkt_rem_wc_r0_reg(2),
      I4 => lg_pkt_rem_wc_r0_reg(4),
      O => \p_0_in__0\(4)
    );
\lg_pkt_rem_wc_r0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[13]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(4),
      I3 => lg_pkt_rem_wc_r0_reg(2),
      I4 => lg_pkt_rem_wc_r0_reg(3),
      I5 => lg_pkt_rem_wc_r0_reg(5),
      O => \p_0_in__0\(5)
    );
\lg_pkt_rem_wc_r0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[14]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => \lg_pkt_rem_wc_r0[6]_i_2_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(6),
      O => \p_0_in__0\(6)
    );
\lg_pkt_rem_wc_r0[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(4),
      I1 => lg_pkt_rem_wc_r0_reg(2),
      I2 => lg_pkt_rem_wc_r0_reg(3),
      I3 => lg_pkt_rem_wc_r0_reg(5),
      O => \lg_pkt_rem_wc_r0[6]_i_2_n_0\
    );
\lg_pkt_rem_wc_r0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[15]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => \lg_pkt_rem_wc_r0[7]_i_2_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(7),
      O => \p_0_in__0\(7)
    );
\lg_pkt_rem_wc_r0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => lg_pkt_rem_wc_r0_reg(5),
      I1 => lg_pkt_rem_wc_r0_reg(3),
      I2 => lg_pkt_rem_wc_r0_reg(2),
      I3 => lg_pkt_rem_wc_r0_reg(4),
      I4 => lg_pkt_rem_wc_r0_reg(6),
      O => \lg_pkt_rem_wc_r0[7]_i_2_n_0\
    );
\lg_pkt_rem_wc_r0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[16]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => \lg_pkt_rem_wc_r0[10]_i_2_n_0\,
      I3 => lg_pkt_rem_wc_r0_reg(8),
      O => \p_0_in__0\(8)
    );
\lg_pkt_rem_wc_r0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \cdf_rd_data_cr_reg_n_0_[17]\,
      I1 => lg_pkt_rem_wc_r013_out,
      I2 => lg_pkt_rem_wc_r0_reg(8),
      I3 => \lg_pkt_rem_wc_r0[10]_i_2_n_0\,
      I4 => lg_pkt_rem_wc_r0_reg(9),
      O => \p_0_in__0\(9)
    );
\lg_pkt_rem_wc_r0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => lg_pkt_rem_wc_r0_reg(0),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(10),
      Q => lg_pkt_rem_wc_r0_reg(10),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(11),
      Q => lg_pkt_rem_wc_r0_reg(11),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(12),
      Q => lg_pkt_rem_wc_r0_reg(12),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(13),
      Q => lg_pkt_rem_wc_r0_reg(13),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(14),
      Q => lg_pkt_rem_wc_r0_reg(14),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(15),
      Q => lg_pkt_rem_wc_r0_reg(15),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => lg_pkt_rem_wc_r0_reg(1),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => lg_pkt_rem_wc_r0_reg(2),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => lg_pkt_rem_wc_r0_reg(3),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => lg_pkt_rem_wc_r0_reg(4),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => lg_pkt_rem_wc_r0_reg(5),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => lg_pkt_rem_wc_r0_reg(6),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => lg_pkt_rem_wc_r0_reg(7),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(8),
      Q => lg_pkt_rem_wc_r0_reg(8),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => \lg_pkt_rem_wc_r0[15]_i_2_n_0\,
      D => \p_0_in__0\(9),
      Q => lg_pkt_rem_wc_r0_reg(9),
      R => \lg_pkt_rem_wc_r0[15]_i_1_n_0\
    );
\lg_pkt_rem_wc_r1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(0),
      Q => lg_pkt_rem_wc_r1(0),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(10),
      Q => lg_pkt_rem_wc_r1(10),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(11),
      Q => lg_pkt_rem_wc_r1(11),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(12),
      Q => lg_pkt_rem_wc_r1(12),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(13),
      Q => lg_pkt_rem_wc_r1(13),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(14),
      Q => lg_pkt_rem_wc_r1(14),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(15),
      Q => lg_pkt_rem_wc_r1(15),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(1),
      Q => lg_pkt_rem_wc_r1(1),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(2),
      Q => lg_pkt_rem_wc_r1(2),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(3),
      Q => lg_pkt_rem_wc_r1(3),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(4),
      Q => lg_pkt_rem_wc_r1(4),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(5),
      Q => lg_pkt_rem_wc_r1(5),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(6),
      Q => lg_pkt_rem_wc_r1(6),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(7),
      Q => lg_pkt_rem_wc_r1(7),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(8),
      Q => lg_pkt_rem_wc_r1(8),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\lg_pkt_rem_wc_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => lg_pkt_rem_wc_r0_reg(9),
      Q => lg_pkt_rem_wc_r1(9),
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\packtzr_fsm_r1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in4_in,
      O => packtzr_fsm_r_reg(1)
    );
\packtzr_fsm_r1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => packtzr_fsm_r_reg(1),
      Q => \packtzr_fsm_r1_reg_n_0_[1]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
\packtzr_fsm_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => p_0_in,
      Q => \packtzr_fsm_r1_reg_n_0_[2]\,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
u_mipi_csi_tx_ctrl_v1_0_crc: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_crc
     port map (
      \FSM_onehot_packtzr_fsm_r_reg[2]\ => u_mipi_csi_tx_ctrl_v1_0_crc_n_32,
      \FSM_onehot_packtzr_fsm_r_reg[2]_0\ => u_mipi_csi_tx_ctrl_v1_0_crc_n_33,
      Q(31) => \cdf_rd_data_cr_reg_n_0_[31]\,
      Q(30) => \cdf_rd_data_cr_reg_n_0_[30]\,
      Q(29) => \cdf_rd_data_cr_reg_n_0_[29]\,
      Q(28) => \cdf_rd_data_cr_reg_n_0_[28]\,
      Q(27) => \cdf_rd_data_cr_reg_n_0_[27]\,
      Q(26) => \cdf_rd_data_cr_reg_n_0_[26]\,
      Q(25) => \cdf_rd_data_cr_reg_n_0_[25]\,
      Q(24) => \cdf_rd_data_cr_reg_n_0_[24]\,
      Q(23) => \cdf_rd_data_cr_reg_n_0_[23]\,
      Q(22) => \cdf_rd_data_cr_reg_n_0_[22]\,
      Q(21) => \cdf_rd_data_cr_reg_n_0_[21]\,
      Q(20) => \cdf_rd_data_cr_reg_n_0_[20]\,
      Q(19) => \cdf_rd_data_cr_reg_n_0_[19]\,
      Q(18) => \cdf_rd_data_cr_reg_n_0_[18]\,
      Q(17) => \cdf_rd_data_cr_reg_n_0_[17]\,
      Q(16) => \cdf_rd_data_cr_reg_n_0_[16]\,
      Q(15) => \cdf_rd_data_cr_reg_n_0_[15]\,
      Q(14) => \cdf_rd_data_cr_reg_n_0_[14]\,
      Q(13) => \cdf_rd_data_cr_reg_n_0_[13]\,
      Q(12) => \cdf_rd_data_cr_reg_n_0_[12]\,
      Q(11) => \cdf_rd_data_cr_reg_n_0_[11]\,
      Q(10) => \cdf_rd_data_cr_reg_n_0_[10]\,
      Q(9) => \cdf_rd_data_cr_reg_n_0_[9]\,
      Q(8) => \cdf_rd_data_cr_reg_n_0_[8]\,
      Q(7) => \cdf_rd_data_cr_reg_n_0_[7]\,
      Q(6) => \cdf_rd_data_cr_reg_n_0_[6]\,
      Q(5) => \cdf_rd_data_cr_reg_n_0_[5]\,
      Q(4) => \cdf_rd_data_cr_reg_n_0_[4]\,
      Q(3) => \cdf_rd_data_cr_reg_n_0_[3]\,
      Q(2) => \cdf_rd_data_cr_reg_n_0_[2]\,
      Q(1) => \cdf_rd_data_cr_reg_n_0_[1]\,
      Q(0) => \cdf_rd_data_cr_reg_n_0_[0]\,
      \arststages_ff_reg[1]\ => u_mipi_csi_tx_ctrl_v1_0_crc_n_35,
      cdf_rd_en_r1 => cdf_rd_en_r1,
      crc_valid_c => crc_valid_c,
      ldf_wr_data_c(29 downto 0) => ldf_wr_data_c(29 downto 0),
      \ldf_wr_data_r[34]_i_2_0\(15 downto 0) => lg_pkt_rem_wc_r0_reg(15 downto 0),
      \ldf_wr_data_r_reg[24]\ => \ldf_wr_data_r[24]_i_2_n_0\,
      \ldf_wr_data_r_reg[24]_0\ => \ldf_wr_data_r[24]_i_3_n_0\,
      \ldf_wr_data_r_reg[25]\ => \ldf_wr_data_r[25]_i_2_n_0\,
      \ldf_wr_data_r_reg[25]_0\ => \ldf_wr_data_r[25]_i_3_n_0\,
      \ldf_wr_data_r_reg[26]\ => \ldf_wr_data_r[26]_i_2_n_0\,
      \ldf_wr_data_r_reg[27]\ => \ldf_wr_data_r[27]_i_2_n_0\,
      \ldf_wr_data_r_reg[28]\ => \ldf_wr_data_r[28]_i_2_n_0\,
      \ldf_wr_data_r_reg[29]\ => \ldf_wr_data_r[29]_i_2_n_0\,
      \ldf_wr_data_r_reg[8]\ => zero_pkt_crc_valid_r_reg_n_0,
      \ldf_wr_data_r_reg[8]_0\ => \ldf_wr_data_r[33]_i_3_n_0\,
      ldf_wr_en_c3 => ldf_wr_en_c3,
      \lg_pkt_rem_wc_r0_reg[0]\(0) => crc_en_c(1),
      \lg_pkt_rem_wc_r0_reg[0]_0\ => u_mipi_csi_tx_ctrl_v1_0_crc_n_34,
      p_1_in => p_1_in,
      ppi_clk => ppi_clk,
      ppi_clk_rst_n => ppi_clk_rst_n,
      \prv_crc_cr1_reg[0]_0\(4) => p_0_in4_in,
      \prv_crc_cr1_reg[0]_0\(3) => p_0_in5_in,
      \prv_crc_cr1_reg[0]_0\(2) => p_1_in2_in,
      \prv_crc_cr1_reg[0]_0\(1) => p_0_in,
      \prv_crc_cr1_reg[0]_0\(0) => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\
    );
zero_pkt_crc_valid_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB3AAA0"
    )
        port map (
      I0 => packtzr_fsm_r1,
      I1 => p_1_in2_in,
      I2 => \FSM_onehot_packtzr_fsm_r_reg_n_0_[0]\,
      I3 => p_0_in,
      I4 => zero_pkt_crc_valid_r_reg_n_0,
      O => zero_pkt_crc_valid_r_i_1_n_0
    );
zero_pkt_crc_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => ppi_clk,
      CE => '1',
      D => zero_pkt_crc_valid_r_i_1_n_0,
      Q => zero_pkt_crc_valid_r_reg_n_0,
      R => u_mipi_csi_tx_ctrl_v1_0_crc_n_35
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk is
  port (
    sensr_clk : in STD_LOGIC;
    sensr_rst_n : in STD_LOGIC;
    sync_fifo_rd_data : in STD_LOGIC_VECTOR ( 25 downto 0 );
    sync_fifo_empty : in STD_LOGIC;
    sync_fifo_rd_en : out STD_LOGIC;
    cdf_fifo_full : in STD_LOGIC;
    fifo_dc : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cdf_wr_data : out STD_LOGIC_VECTOR ( 33 downto 0 );
    cdf_wr_en : out STD_LOGIC
  );
  attribute C_CSI_PIXEL_MODE : integer;
  attribute C_CSI_PIXEL_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk : entity is "yes";
  attribute SF_WIDTH : integer;
  attribute SF_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk : entity is 26;
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk is
  signal \<const0>\ : STD_LOGIC;
  signal \^cdf_wr_data\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal cdf_wr_data_c : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \cdf_wr_data_r[0]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[10]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[11]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[12]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[13]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[14]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[15]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[16]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[17]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[18]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_18_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_19_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[19]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[20]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[21]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[22]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[23]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[24]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[25]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[26]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[27]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[28]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[28]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[28]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[28]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[28]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[29]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[29]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[29]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[29]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[29]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[29]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[29]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_19_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[30]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[31]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_18_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_19_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_20_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_21_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_22_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_23_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_24_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_25_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_26_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[32]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_18_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_17_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_12_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[8]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_10_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_11_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_14_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_15_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_16_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_6_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_8_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r[9]_i_9_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \cdf_wr_data_r_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal cdf_wr_en_c : STD_LOGIC;
  signal comb_data_en_c : STD_LOGIC;
  signal comb_data_en_r : STD_LOGIC;
  signal lsb_vld_c : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pixel_dn_1 : STD_LOGIC;
  signal pixel_dn_2 : STD_LOGIC;
  signal pixel_dn_c : STD_LOGIC;
  signal pixel_valid_c : STD_LOGIC;
  signal \pxl_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \pxl_cntr[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \pxl_cntr[0]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \pxl_cntr[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \pxl_cntr[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \pxl_cntr[1]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \pxl_cntr[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \pxl_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal pxl_cntr_1 : STD_LOGIC;
  signal \pxl_cntr_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \pxl_cntr_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \pxl_cntr_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \pxl_cntr_1_reg_n_0_[3]\ : STD_LOGIC;
  signal pxl_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pxl_cntr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \pxl_cntr_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \pxl_cntr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \pxl_cntr_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \pxl_cntr_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \pxl_cntr_reg[1]_rep_n_0\ : STD_LOGIC;
  signal raw10_en_r : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of raw10_en_r : signal is "20";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of raw10_en_r : signal is "found";
  signal raw10_en_r_i_1_n_0 : STD_LOGIC;
  signal raw10_en_r_i_2_n_0 : STD_LOGIC;
  signal \raw10_en_r_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \raw10_en_r_reg_rep__0_n_0\ : signal is "20";
  attribute RTL_MAX_FANOUT of \raw10_en_r_reg_rep__0_n_0\ : signal is "found";
  signal raw10_en_r_reg_rep_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of raw10_en_r_reg_rep_n_0 : signal is "20";
  attribute RTL_MAX_FANOUT of raw10_en_r_reg_rep_n_0 : signal is "found";
  signal raw12_en_r : STD_LOGIC;
  attribute MAX_FANOUT of raw12_en_r : signal is "20";
  attribute RTL_MAX_FANOUT of raw12_en_r : signal is "found";
  signal raw12_en_r_i_1_n_0 : STD_LOGIC;
  signal raw12_en_r_i_2_n_0 : STD_LOGIC;
  signal raw12_en_r_reg_rep_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of raw12_en_r_reg_rep_n_0 : signal is "20";
  attribute RTL_MAX_FANOUT of raw12_en_r_reg_rep_n_0 : signal is "found";
  signal raw14_en_r : STD_LOGIC;
  attribute MAX_FANOUT of raw14_en_r : signal is "20";
  attribute RTL_MAX_FANOUT of raw14_en_r : signal is "found";
  signal raw14_en_r_i_1_n_0 : STD_LOGIC;
  signal raw14_en_r_i_2_n_0 : STD_LOGIC;
  signal raw14_en_r_i_3_n_0 : STD_LOGIC;
  signal raw14_en_r_i_4_n_0 : STD_LOGIC;
  signal \raw14_en_r_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \raw14_en_r_reg_rep__0_n_0\ : signal is "20";
  attribute RTL_MAX_FANOUT of \raw14_en_r_reg_rep__0_n_0\ : signal is "found";
  signal raw14_en_r_reg_rep_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of raw14_en_r_reg_rep_n_0 : signal is "20";
  attribute RTL_MAX_FANOUT of raw14_en_r_reg_rep_n_0 : signal is "found";
  signal raw8_data_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal raw8_data_in_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal raw8_data_in_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal raw8_data_in_3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal raw8_en_r : STD_LOGIC;
  attribute MAX_FANOUT of raw8_en_r : signal is "20";
  attribute RTL_MAX_FANOUT of raw8_en_r : signal is "found";
  signal raw8_en_r_i_1_n_0 : STD_LOGIC;
  signal raw8_en_r_i_2_n_0 : STD_LOGIC;
  signal raw8_en_r_reg_rep_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of raw8_en_r_reg_rep_n_0 : signal is "20";
  attribute RTL_MAX_FANOUT of raw8_en_r_reg_rep_n_0 : signal is "found";
  signal rgb565_en_r : STD_LOGIC;
  attribute MAX_FANOUT of rgb565_en_r : signal is "20";
  attribute RTL_MAX_FANOUT of rgb565_en_r : signal is "found";
  signal rgb565_en_r_i_1_n_0 : STD_LOGIC;
  signal rgb565_en_r_i_2_n_0 : STD_LOGIC;
  signal rgb565_en_r_i_3_n_0 : STD_LOGIC;
  signal \rgb565_en_r_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \rgb565_en_r_reg_rep__0_n_0\ : signal is "20";
  attribute RTL_MAX_FANOUT of \rgb565_en_r_reg_rep__0_n_0\ : signal is "found";
  signal rgb565_en_r_reg_rep_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of rgb565_en_r_reg_rep_n_0 : signal is "20";
  attribute RTL_MAX_FANOUT of rgb565_en_r_reg_rep_n_0 : signal is "found";
  signal rgb888_en_r : STD_LOGIC;
  attribute MAX_FANOUT of rgb888_en_r : signal is "20";
  attribute RTL_MAX_FANOUT of rgb888_en_r : signal is "found";
  signal rgb888_en_r_i_1_n_0 : STD_LOGIC;
  signal \rgb888_en_r_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \rgb888_en_r_reg_rep__0_n_0\ : signal is "20";
  attribute RTL_MAX_FANOUT of \rgb888_en_r_reg_rep__0_n_0\ : signal is "found";
  signal rgb888_en_r_reg_rep_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of rgb888_en_r_reg_rep_n_0 : signal is "20";
  attribute RTL_MAX_FANOUT of rgb888_en_r_reg_rep_n_0 : signal is "found";
  signal \sync_fifo_rd_data_cr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[16]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[17]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_cr_reg_n_0_[9]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[10]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[11]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[12]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[13]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[14]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[15]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[16]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[17]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[2]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[3]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[4]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[5]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[6]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[7]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[8]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r1_reg_n_0_[9]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r2_reg_n_0_[12]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r2_reg_n_0_[13]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r2_reg_n_0_[14]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r2_reg_n_0_[15]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r2_reg_n_0_[16]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r2_reg_n_0_[17]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r3_reg_n_0_[15]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r3_reg_n_0_[16]\ : STD_LOGIC;
  signal \sync_fifo_rd_data_r3_reg_n_0_[17]\ : STD_LOGIC;
  signal \^sync_fifo_rd_en\ : STD_LOGIC;
  signal sync_fifo_rd_en_INST_0_i_1_n_0 : STD_LOGIC;
  signal sync_fifo_rd_en_INST_0_i_3_n_0 : STD_LOGIC;
  signal sync_fifo_rd_en_INST_0_i_4_n_0 : STD_LOGIC;
  signal sync_fifo_rd_en_INST_0_i_5_n_0 : STD_LOGIC;
  signal sync_fifo_rd_en_r0 : STD_LOGIC;
  signal sync_fifo_rd_en_r1 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_20 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_21 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_22 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_23 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_24 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_25 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_26 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_27 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_28 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_29 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_30 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_0 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_1 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_10 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_11 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_12 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_13 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_14 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_15 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_16 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_17 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_18 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_19 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_2 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_20 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_21 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_22 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_23 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_3 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_4 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_5 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_6 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_7 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_8 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_9 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_10 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_11 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_12 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_13 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_14 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_15 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_16 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_18 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_19 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_20 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_21 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_22 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_23 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_5 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_6 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_7 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8 : STD_LOGIC;
  signal u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_9 : STD_LOGIC;
  signal \unalgnd_pxl_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \unalgnd_pxl_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal yuv_422_8b_en_r : STD_LOGIC;
  attribute MAX_FANOUT of yuv_422_8b_en_r : signal is "20";
  attribute RTL_MAX_FANOUT of yuv_422_8b_en_r : signal is "found";
  signal yuv_422_8b_en_r_i_1_n_0 : STD_LOGIC;
  signal yuv_422_8b_en_r_i_2_n_0 : STD_LOGIC;
  signal \yuv_422_8b_en_r_reg_rep__0_n_0\ : STD_LOGIC;
  attribute MAX_FANOUT of \yuv_422_8b_en_r_reg_rep__0_n_0\ : signal is "20";
  attribute RTL_MAX_FANOUT of \yuv_422_8b_en_r_reg_rep__0_n_0\ : signal is "found";
  signal yuv_422_8b_en_r_reg_rep_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of yuv_422_8b_en_r_reg_rep_n_0 : signal is "20";
  attribute RTL_MAX_FANOUT of yuv_422_8b_en_r_reg_rep_n_0 : signal is "found";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdf_wr_data_r[0]_i_12\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[0]_i_5\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[10]_i_13\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[10]_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[10]_i_9\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[11]_i_13\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[11]_i_17\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[11]_i_8\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[12]_i_13\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[12]_i_14\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[12]_i_16\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[12]_i_8\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[13]_i_8\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[14]_i_10\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[14]_i_13\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[14]_i_8\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[15]_i_8\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[16]_i_11\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[16]_i_13\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[16]_i_17\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[16]_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[16]_i_9\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[17]_i_12\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[17]_i_13\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[17]_i_15\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[17]_i_17\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[17]_i_8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[18]_i_10\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[18]_i_11\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[18]_i_12\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[18]_i_16\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[18]_i_8\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[19]_i_10\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[19]_i_15\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[19]_i_16\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[19]_i_17\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[19]_i_18\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[19]_i_19\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[19]_i_9\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[1]_i_16\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[20]_i_10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[20]_i_12\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[20]_i_14\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[20]_i_15\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[20]_i_8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[20]_i_9\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[21]_i_12\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[21]_i_13\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[21]_i_15\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[21]_i_16\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[21]_i_9\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_11\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_12\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_15\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_16\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_17\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_8\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[22]_i_9\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[23]_i_10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[23]_i_12\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[23]_i_14\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[23]_i_15\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[23]_i_17\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[23]_i_8\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[24]_i_10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[24]_i_11\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[24]_i_9\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[25]_i_10\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[25]_i_11\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[25]_i_9\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[26]_i_10\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[26]_i_11\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[26]_i_8\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[26]_i_9\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[27]_i_10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[27]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[27]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[2]_i_10\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[2]_i_12\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[2]_i_19\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[2]_i_6\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[30]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[31]_i_10\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_11\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_17\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_18\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_19\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_20\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_24\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[32]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[3]_i_12\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[3]_i_13\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[3]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[4]_i_12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[5]_i_10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[5]_i_16\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[5]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[6]_i_15\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[6]_i_16\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[6]_i_4\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[7]_i_10\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[7]_i_11\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[7]_i_12\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[7]_i_14\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[7]_i_16\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[7]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[7]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[8]_i_11\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[8]_i_8\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[8]_i_9\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[9]_i_14\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[9]_i_15\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[9]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \cdf_wr_data_r[9]_i_9\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of pixel_dn_1_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pxl_cntr[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pxl_cntr[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \pxl_cntr[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \pxl_cntr[3]_i_1\ : label is "soft_lutpair161";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[0]\ : label is "pxl_cntr_reg[0]";
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[0]_rep\ : label is "pxl_cntr_reg[0]";
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[0]_rep__0\ : label is "pxl_cntr_reg[0]";
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[0]_rep__1\ : label is "pxl_cntr_reg[0]";
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[1]\ : label is "pxl_cntr_reg[1]";
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[1]_rep\ : label is "pxl_cntr_reg[1]";
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[1]_rep__0\ : label is "pxl_cntr_reg[1]";
  attribute ORIG_CELL_NAME of \pxl_cntr_reg[1]_rep__1\ : label is "pxl_cntr_reg[1]";
  attribute ORIG_CELL_NAME of raw10_en_r_reg : label is "raw10_en_r_reg";
  attribute RTL_MAX_FANOUT of raw10_en_r_reg : label is "found";
  attribute IS_FANOUT_CONSTRAINED : integer;
  attribute IS_FANOUT_CONSTRAINED of raw10_en_r_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of raw10_en_r_reg_rep : label is "raw10_en_r_reg";
  attribute RTL_MAX_FANOUT of raw10_en_r_reg_rep : label is "found";
  attribute IS_FANOUT_CONSTRAINED of \raw10_en_r_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \raw10_en_r_reg_rep__0\ : label is "raw10_en_r_reg";
  attribute RTL_MAX_FANOUT of \raw10_en_r_reg_rep__0\ : label is "found";
  attribute SOFT_HLUTNM of raw12_en_r_i_2 : label is "soft_lutpair136";
  attribute ORIG_CELL_NAME of raw12_en_r_reg : label is "raw12_en_r_reg";
  attribute RTL_MAX_FANOUT of raw12_en_r_reg : label is "found";
  attribute IS_FANOUT_CONSTRAINED of raw12_en_r_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of raw12_en_r_reg_rep : label is "raw12_en_r_reg";
  attribute RTL_MAX_FANOUT of raw12_en_r_reg_rep : label is "found";
  attribute SOFT_HLUTNM of raw14_en_r_i_3 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of raw14_en_r_i_4 : label is "soft_lutpair136";
  attribute ORIG_CELL_NAME of raw14_en_r_reg : label is "raw14_en_r_reg";
  attribute RTL_MAX_FANOUT of raw14_en_r_reg : label is "found";
  attribute IS_FANOUT_CONSTRAINED of raw14_en_r_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of raw14_en_r_reg_rep : label is "raw14_en_r_reg";
  attribute RTL_MAX_FANOUT of raw14_en_r_reg_rep : label is "found";
  attribute IS_FANOUT_CONSTRAINED of \raw14_en_r_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \raw14_en_r_reg_rep__0\ : label is "raw14_en_r_reg";
  attribute RTL_MAX_FANOUT of \raw14_en_r_reg_rep__0\ : label is "found";
  attribute ORIG_CELL_NAME of raw8_en_r_reg : label is "raw8_en_r_reg";
  attribute RTL_MAX_FANOUT of raw8_en_r_reg : label is "found";
  attribute IS_FANOUT_CONSTRAINED of raw8_en_r_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of raw8_en_r_reg_rep : label is "raw8_en_r_reg";
  attribute RTL_MAX_FANOUT of raw8_en_r_reg_rep : label is "found";
  attribute SOFT_HLUTNM of rgb565_en_r_i_2 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of rgb565_en_r_i_3 : label is "soft_lutpair173";
  attribute ORIG_CELL_NAME of rgb565_en_r_reg : label is "rgb565_en_r_reg";
  attribute RTL_MAX_FANOUT of rgb565_en_r_reg : label is "found";
  attribute IS_FANOUT_CONSTRAINED of rgb565_en_r_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of rgb565_en_r_reg_rep : label is "rgb565_en_r_reg";
  attribute RTL_MAX_FANOUT of rgb565_en_r_reg_rep : label is "found";
  attribute IS_FANOUT_CONSTRAINED of \rgb565_en_r_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \rgb565_en_r_reg_rep__0\ : label is "rgb565_en_r_reg";
  attribute RTL_MAX_FANOUT of \rgb565_en_r_reg_rep__0\ : label is "found";
  attribute ORIG_CELL_NAME of rgb888_en_r_reg : label is "rgb888_en_r_reg";
  attribute RTL_MAX_FANOUT of rgb888_en_r_reg : label is "found";
  attribute IS_FANOUT_CONSTRAINED of rgb888_en_r_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of rgb888_en_r_reg_rep : label is "rgb888_en_r_reg";
  attribute RTL_MAX_FANOUT of rgb888_en_r_reg_rep : label is "found";
  attribute IS_FANOUT_CONSTRAINED of \rgb888_en_r_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \rgb888_en_r_reg_rep__0\ : label is "rgb888_en_r_reg";
  attribute RTL_MAX_FANOUT of \rgb888_en_r_reg_rep__0\ : label is "found";
  attribute SOFT_HLUTNM of sync_fifo_rd_en_INST_0_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of sync_fifo_rd_en_INST_0_i_3 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of sync_fifo_rd_en_INST_0_i_5 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[11]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[15]_i_4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[6]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \unalgnd_pxl_cntr[7]_i_2\ : label is "soft_lutpair142";
  attribute ORIG_CELL_NAME of yuv_422_8b_en_r_reg : label is "yuv_422_8b_en_r_reg";
  attribute RTL_MAX_FANOUT of yuv_422_8b_en_r_reg : label is "found";
  attribute IS_FANOUT_CONSTRAINED of yuv_422_8b_en_r_reg_rep : label is 1;
  attribute ORIG_CELL_NAME of yuv_422_8b_en_r_reg_rep : label is "yuv_422_8b_en_r_reg";
  attribute RTL_MAX_FANOUT of yuv_422_8b_en_r_reg_rep : label is "found";
  attribute IS_FANOUT_CONSTRAINED of \yuv_422_8b_en_r_reg_rep__0\ : label is 1;
  attribute ORIG_CELL_NAME of \yuv_422_8b_en_r_reg_rep__0\ : label is "yuv_422_8b_en_r_reg";
  attribute RTL_MAX_FANOUT of \yuv_422_8b_en_r_reg_rep__0\ : label is "found";
begin
  cdf_wr_data(33) <= \<const0>\;
  cdf_wr_data(32 downto 0) <= \^cdf_wr_data\(32 downto 0);
  sync_fifo_rd_en <= \^sync_fifo_rd_en\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\cdf_wr_data_r[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000000"
    )
        port map (
      I0 => raw8_data_in_2(0),
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => pxl_cntr_reg(2),
      I4 => pxl_cntr_reg(3),
      O => \cdf_wr_data_r[0]_i_12_n_0\
    );
\cdf_wr_data_r[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0ACAC"
    )
        port map (
      I0 => raw8_data_in_2(0),
      I1 => raw8_data_in_1(0),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_0(0),
      I4 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[0]_i_13_n_0\
    );
\cdf_wr_data_r[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_2(0),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => raw8_data_in_1(0),
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[0]_i_15_n_0\
    );
\cdf_wr_data_r[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054555455545554"
    )
        port map (
      I0 => \cdf_wr_data_r[0]_i_4_n_0\,
      I1 => \cdf_wr_data_r[0]_i_5_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[0]_i_6_n_0\,
      I5 => sync_fifo_rd_en_INST_0_i_5_n_0,
      O => \cdf_wr_data_r[0]_i_2_n_0\
    );
\cdf_wr_data_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040440000400000"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => \sync_fifo_rd_data_r1_reg_n_0_[5]\,
      I3 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I4 => \rgb565_en_r_reg_rep__0_n_0\,
      I5 => \sync_fifo_rd_data_r1_reg_n_0_[10]\,
      O => \cdf_wr_data_r[0]_i_4_n_0\
    );
\cdf_wr_data_r[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I1 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I2 => \rgb565_en_r_reg_rep__0_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      O => \cdf_wr_data_r[0]_i_5_n_0\
    );
\cdf_wr_data_r[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_1(0),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[2]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \sync_fifo_rd_data_r1_reg_n_0_[10]\,
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      O => \cdf_wr_data_r[0]_i_6_n_0\
    );
\cdf_wr_data_r[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_3(0),
      I1 => raw8_data_in_1(0),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_2(0),
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[0]_i_8_n_0\
    );
\cdf_wr_data_r[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FACACF000ACAC"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[12]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => raw8_data_in_1(2),
      O => \cdf_wr_data_r[10]_i_10_n_0\
    );
\cdf_wr_data_r[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      I1 => raw8_data_in_2(2),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(2),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[10]_i_11_n_0\
    );
\cdf_wr_data_r[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I1 => raw8_data_in_1(2),
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[10]_i_13_n_0\
    );
\cdf_wr_data_r[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => raw8_data_in_0(2),
      I1 => raw8_data_in_1(2),
      I2 => \sync_fifo_rd_data_r3_reg_n_0_[14]\,
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I5 => raw8_data_in_2(2),
      O => \cdf_wr_data_r[10]_i_14_n_0\
    );
\cdf_wr_data_r[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3F3F5F50FFF"
    )
        port map (
      I0 => \cdf_wr_data_r[10]_i_8_n_0\,
      I1 => \cdf_wr_data_r[10]_i_9_n_0\,
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[10]_i_10_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[10]_i_3_n_0\
    );
\cdf_wr_data_r[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => raw8_data_in_1(2),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => raw8_data_in_0(2),
      I4 => raw8_data_in_2(2),
      I5 => raw8_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[10]_i_5_n_0\
    );
\cdf_wr_data_r[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      O => \cdf_wr_data_r[10]_i_8_n_0\
    );
\cdf_wr_data_r[10]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(2),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[10]_i_9_n_0\
    );
\cdf_wr_data_r[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => raw8_data_in_1(3),
      I1 => raw8_data_in_0(3),
      I2 => raw8_data_in_2(3),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      O => \cdf_wr_data_r[11]_i_10_n_0\
    );
\cdf_wr_data_r[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FF7F7FFFFF7F"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_1(3),
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => \pxl_cntr_reg[1]_rep_n_0\,
      I5 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[11]_i_11_n_0\
    );
\cdf_wr_data_r[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => raw8_data_in_1(3),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_2(3),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[11]_i_13_n_0\
    );
\cdf_wr_data_r[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I1 => raw8_data_in_1(3),
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[11]_i_14_n_0\
    );
\cdf_wr_data_r[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => pxl_cntr_reg(3),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_2(3),
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[11]_i_17_n_0\
    );
\cdf_wr_data_r[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDDD3F"
    )
        port map (
      I0 => \cdf_wr_data_r[11]_i_8_n_0\,
      I1 => rgb888_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[11]_i_9_n_0\,
      I3 => rgb565_en_r_reg_rep_n_0,
      I4 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[11]_i_3_n_0\
    );
\cdf_wr_data_r[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFE00000000"
    )
        port map (
      I0 => raw8_en_r,
      I1 => raw14_en_r,
      I2 => raw10_en_r,
      I3 => pxl_cntr_reg(3),
      I4 => pxl_cntr_reg(2),
      I5 => \cdf_wr_data_r[11]_i_13_n_0\,
      O => \cdf_wr_data_r[11]_i_5_n_0\
    );
\cdf_wr_data_r[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(3),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[11]_i_8_n_0\
    );
\cdf_wr_data_r[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FACACF000ACAC"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I4 => pxl_cntr_reg(1),
      I5 => raw8_data_in_1(3),
      O => \cdf_wr_data_r[11]_i_9_n_0\
    );
\cdf_wr_data_r[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => raw8_data_in_1(4),
      I1 => raw8_data_in_0(4),
      I2 => raw8_data_in_2(4),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => pxl_cntr_reg(0),
      I5 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      O => \cdf_wr_data_r[12]_i_10_n_0\
    );
\cdf_wr_data_r[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D484000000000000"
    )
        port map (
      I0 => pxl_cntr_reg(0),
      I1 => raw8_data_in_1(4),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_0(4),
      I4 => pxl_cntr_reg(3),
      I5 => pxl_cntr_reg(2),
      O => \cdf_wr_data_r[12]_i_12_n_0\
    );
\cdf_wr_data_r[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => raw8_data_in_1(4),
      I1 => raw8_data_in_0(4),
      I2 => raw8_data_in_2(4),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      O => \cdf_wr_data_r[12]_i_13_n_0\
    );
\cdf_wr_data_r[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => raw8_data_in_1(4),
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[12]_i_14_n_0\
    );
\cdf_wr_data_r[12]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => raw8_data_in_2(4),
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      O => \cdf_wr_data_r[12]_i_16_n_0\
    );
\cdf_wr_data_r[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDDD3F"
    )
        port map (
      I0 => \cdf_wr_data_r[12]_i_8_n_0\,
      I1 => rgb888_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[12]_i_9_n_0\,
      I3 => rgb565_en_r_reg_rep_n_0,
      I4 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[12]_i_3_n_0\
    );
\cdf_wr_data_r[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFE00000000"
    )
        port map (
      I0 => raw8_en_r,
      I1 => raw14_en_r,
      I2 => raw10_en_r,
      I3 => pxl_cntr_reg(3),
      I4 => pxl_cntr_reg(2),
      I5 => \cdf_wr_data_r[12]_i_13_n_0\,
      O => \cdf_wr_data_r[12]_i_5_n_0\
    );
\cdf_wr_data_r[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(4),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[12]_i_8_n_0\
    );
\cdf_wr_data_r[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => pxl_cntr_reg(1),
      I5 => raw8_data_in_1(4),
      O => \cdf_wr_data_r[12]_i_9_n_0\
    );
\cdf_wr_data_r[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => raw8_data_in_2(5),
      I1 => raw8_data_in_0(5),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => raw8_data_in_1(5),
      O => \cdf_wr_data_r[13]_i_10_n_0\
    );
\cdf_wr_data_r[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I1 => raw8_data_in_2(5),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(5),
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[13]_i_11_n_0\
    );
\cdf_wr_data_r[13]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => raw8_data_in_1(5),
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[13]_i_13_n_0\
    );
\cdf_wr_data_r[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      I1 => raw8_data_in_2(5),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(5),
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[13]_i_14_n_0\
    );
\cdf_wr_data_r[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDDD3F"
    )
        port map (
      I0 => \cdf_wr_data_r[13]_i_8_n_0\,
      I1 => rgb888_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[13]_i_9_n_0\,
      I3 => rgb565_en_r_reg_rep_n_0,
      I4 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[13]_i_3_n_0\
    );
\cdf_wr_data_r[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => raw8_data_in_1(5),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => raw8_data_in_0(5),
      I4 => raw8_data_in_2(5),
      I5 => raw8_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[13]_i_6_n_0\
    );
\cdf_wr_data_r[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(5),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[13]_i_8_n_0\
    );
\cdf_wr_data_r[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_1(5),
      O => \cdf_wr_data_r[13]_i_9_n_0\
    );
\cdf_wr_data_r[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => raw8_data_in_2(6),
      I1 => raw8_data_in_0(6),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => raw8_data_in_1(6),
      O => \cdf_wr_data_r[14]_i_10_n_0\
    );
\cdf_wr_data_r[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I1 => raw8_data_in_2(6),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(6),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[14]_i_11_n_0\
    );
\cdf_wr_data_r[14]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I1 => raw8_data_in_1(6),
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[14]_i_13_n_0\
    );
\cdf_wr_data_r[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[12]\,
      I1 => raw8_data_in_2(6),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(6),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[14]_i_14_n_0\
    );
\cdf_wr_data_r[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDDD3F"
    )
        port map (
      I0 => \cdf_wr_data_r[14]_i_8_n_0\,
      I1 => rgb888_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[14]_i_9_n_0\,
      I3 => rgb565_en_r_reg_rep_n_0,
      I4 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[14]_i_3_n_0\
    );
\cdf_wr_data_r[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => raw8_data_in_1(6),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_0(6),
      I4 => raw8_data_in_2(6),
      I5 => raw8_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[14]_i_6_n_0\
    );
\cdf_wr_data_r[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(6),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[14]_i_8_n_0\
    );
\cdf_wr_data_r[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_1(6),
      O => \cdf_wr_data_r[14]_i_9_n_0\
    );
\cdf_wr_data_r[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I1 => raw8_data_in_2(7),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_1(7),
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[15]_i_10_n_0\
    );
\cdf_wr_data_r[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => raw8_data_in_1(7),
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[15]_i_12_n_0\
    );
\cdf_wr_data_r[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[13]\,
      I1 => raw8_data_in_2(7),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_1(7),
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[15]_i_13_n_0\
    );
\cdf_wr_data_r[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDDD3F"
    )
        port map (
      I0 => \cdf_wr_data_r[15]_i_8_n_0\,
      I1 => rgb888_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[15]_i_9_n_0\,
      I3 => rgb565_en_r_reg_rep_n_0,
      I4 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[15]_i_3_n_0\
    );
\cdf_wr_data_r[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => raw8_data_in_1(7),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_0(7),
      I4 => raw8_data_in_2(7),
      I5 => raw8_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[15]_i_6_n_0\
    );
\cdf_wr_data_r[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(7),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[15]_i_8_n_0\
    );
\cdf_wr_data_r[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_1(7),
      O => \cdf_wr_data_r[15]_i_9_n_0\
    );
\cdf_wr_data_r[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => raw8_data_in_0(0),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => raw8_data_in_1(0),
      O => \cdf_wr_data_r[16]_i_11_n_0\
    );
\cdf_wr_data_r[16]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BB33F3"
    )
        port map (
      I0 => raw8_data_in_1(0),
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_0(0),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[16]_i_13_n_0\
    );
\cdf_wr_data_r[16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47CC47FF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[12]\,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_1(0),
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[16]_i_14_n_0\
    );
\cdf_wr_data_r[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088800000008000"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_1(0),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[16]_i_16_n_0\
    );
\cdf_wr_data_r[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[16]_i_17_n_0\
    );
\cdf_wr_data_r[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F5F7777FF00"
    )
        port map (
      I0 => \cdf_wr_data_r[17]_i_8_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      I3 => \cdf_wr_data_r[16]_i_7_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[16]_i_3_n_0\
    );
\cdf_wr_data_r[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F757F75757F7F7"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => \cdf_wr_data_r[8]_i_9_n_0\,
      I2 => pxl_cntr_reg(1),
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      I5 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[16]_i_7_n_0\
    );
\cdf_wr_data_r[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[16]\,
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      O => \cdf_wr_data_r[16]_i_8_n_0\
    );
\cdf_wr_data_r[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_0(0),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_1(0),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      O => \cdf_wr_data_r[16]_i_9_n_0\
    );
\cdf_wr_data_r[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044400000004000"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_1(1),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[17]_i_10_n_0\
    );
\cdf_wr_data_r[17]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_0(1),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_1(1),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[17]_i_12_n_0\
    );
\cdf_wr_data_r[17]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[17]_i_13_n_0\
    );
\cdf_wr_data_r[17]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep_n_0\,
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[17]_i_15_n_0\
    );
\cdf_wr_data_r[17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => raw8_data_in_0(1),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_1(1),
      O => \cdf_wr_data_r[17]_i_17_n_0\
    );
\cdf_wr_data_r[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F5F7777FF00"
    )
        port map (
      I0 => \cdf_wr_data_r[17]_i_8_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      I3 => \cdf_wr_data_r[17]_i_9_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[17]_i_3_n_0\
    );
\cdf_wr_data_r[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"331DFF1DFFFFFFFF"
    )
        port map (
      I0 => raw8_data_in_0(1),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_1(1),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \sync_fifo_rd_data_r3_reg_n_0_[13]\,
      I5 => \cdf_wr_data_r[31]_i_10_n_0\,
      O => \cdf_wr_data_r[17]_i_7_n_0\
    );
\cdf_wr_data_r[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pxl_cntr_reg(0),
      I1 => \rgb888_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[17]_i_8_n_0\
    );
\cdf_wr_data_r[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F757F75757F7F7"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => \cdf_wr_data_r[9]_i_9_n_0\,
      I2 => pxl_cntr_reg(1),
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I5 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[17]_i_9_n_0\
    );
\cdf_wr_data_r[18]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[18]_i_10_n_0\
    );
\cdf_wr_data_r[18]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_0(2),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => raw8_data_in_1(2),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[18]_i_11_n_0\
    );
\cdf_wr_data_r[18]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5E048080"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => raw8_data_in_0(2),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => raw8_data_in_1(2),
      I4 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[18]_i_12_n_0\
    );
\cdf_wr_data_r[18]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[14]\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => raw8_data_in_1(2),
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[18]_i_15_n_0\
    );
\cdf_wr_data_r[18]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      I1 => raw8_data_in_1(2),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[18]_i_16_n_0\
    );
\cdf_wr_data_r[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDCFFDF3FDC3"
    )
        port map (
      I0 => \cdf_wr_data_r[18]_i_7_n_0\,
      I1 => yuv_422_8b_en_r,
      I2 => rgb565_en_r,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[18]_i_8_n_0\,
      I5 => \cdf_wr_data_r[21]_i_9_n_0\,
      O => \cdf_wr_data_r[18]_i_3_n_0\
    );
\cdf_wr_data_r[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      I2 => pxl_cntr_reg(1),
      I3 => raw8_data_in_1(2),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[18]_i_7_n_0\
    );
\cdf_wr_data_r[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      O => \cdf_wr_data_r[18]_i_8_n_0\
    );
\cdf_wr_data_r[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      O => \cdf_wr_data_r[19]_i_10_n_0\
    );
\cdf_wr_data_r[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      I1 => raw8_data_in_1(3),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[19]_i_12_n_0\
    );
\cdf_wr_data_r[19]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[15]\,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_1(3),
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[19]_i_13_n_0\
    );
\cdf_wr_data_r[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[19]_i_15_n_0\
    );
\cdf_wr_data_r[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => raw8_data_in_0(3),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[19]_i_16_n_0\
    );
\cdf_wr_data_r[19]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => raw8_data_in_1(3),
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      O => \cdf_wr_data_r[19]_i_17_n_0\
    );
\cdf_wr_data_r[19]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[19]_i_18_n_0\
    );
\cdf_wr_data_r[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_0(3),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => raw8_data_in_1(3),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[19]_i_19_n_0\
    );
\cdf_wr_data_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDCFFDF3FDC3"
    )
        port map (
      I0 => \cdf_wr_data_r[19]_i_8_n_0\,
      I1 => yuv_422_8b_en_r,
      I2 => rgb565_en_r,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[19]_i_9_n_0\,
      I5 => \cdf_wr_data_r[19]_i_10_n_0\,
      O => \cdf_wr_data_r[19]_i_3_n_0\
    );
\cdf_wr_data_r[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF00EF00EF00E00"
    )
        port map (
      I0 => \cdf_wr_data_r[19]_i_16_n_0\,
      I1 => \cdf_wr_data_r[19]_i_17_n_0\,
      I2 => pxl_cntr_reg(3),
      I3 => pxl_cntr_reg(2),
      I4 => \cdf_wr_data_r[19]_i_18_n_0\,
      I5 => \cdf_wr_data_r[19]_i_19_n_0\,
      O => \cdf_wr_data_r[19]_i_6_n_0\
    );
\cdf_wr_data_r[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I2 => pxl_cntr_reg(1),
      I3 => raw8_data_in_1(3),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[19]_i_8_n_0\
    );
\cdf_wr_data_r[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      O => \cdf_wr_data_r[19]_i_9_n_0\
    );
\cdf_wr_data_r[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_3(1),
      I1 => raw8_data_in_1(1),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => raw8_data_in_2(1),
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[1]_i_12_n_0\
    );
\cdf_wr_data_r[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD58EFE5AD084A40"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => raw8_data_in_0(1),
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => raw8_data_in_2(1),
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_1(1),
      O => \cdf_wr_data_r[1]_i_14_n_0\
    );
\cdf_wr_data_r[1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_2(1),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => raw8_data_in_1(1),
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[1]_i_16_n_0\
    );
\cdf_wr_data_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2F202F2"
    )
        port map (
      I0 => \cdf_wr_data_r[1]_i_4_n_0\,
      I1 => \cdf_wr_data_r[1]_i_5_n_0\,
      I2 => rgb888_en_r,
      I3 => \cdf_wr_data_r[1]_i_6_n_0\,
      I4 => rgb565_en_r,
      I5 => yuv_422_8b_en_r,
      O => \cdf_wr_data_r[1]_i_2_n_0\
    );
\cdf_wr_data_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \rgb565_en_r_reg_rep__0_n_0\,
      I1 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[11]\,
      O => \cdf_wr_data_r[1]_i_4_n_0\
    );
\cdf_wr_data_r[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[6]\,
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      I3 => \rgb565_en_r_reg_rep__0_n_0\,
      I4 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[1]_i_5_n_0\
    );
\cdf_wr_data_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_1(1),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[3]\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \sync_fifo_rd_data_r1_reg_n_0_[11]\,
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      O => \cdf_wr_data_r[1]_i_6_n_0\
    );
\cdf_wr_data_r[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_0(4),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_1(4),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[20]_i_10_n_0\
    );
\cdf_wr_data_r[20]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => raw8_data_in_0(4),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_1(4),
      O => \cdf_wr_data_r[20]_i_12_n_0\
    );
\cdf_wr_data_r[20]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[20]_i_14_n_0\
    );
\cdf_wr_data_r[20]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[16]\,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_1(4),
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[20]_i_15_n_0\
    );
\cdf_wr_data_r[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDCFFDF3FDC3"
    )
        port map (
      I0 => \cdf_wr_data_r[20]_i_7_n_0\,
      I1 => yuv_422_8b_en_r,
      I2 => rgb565_en_r,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[20]_i_8_n_0\,
      I5 => \cdf_wr_data_r[23]_i_8_n_0\,
      O => \cdf_wr_data_r[20]_i_3_n_0\
    );
\cdf_wr_data_r[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0ACAC0F00ACAC"
    )
        port map (
      I0 => raw8_data_in_1(4),
      I1 => raw8_data_in_0(4),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      O => \cdf_wr_data_r[20]_i_7_n_0\
    );
\cdf_wr_data_r[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      O => \cdf_wr_data_r[20]_i_8_n_0\
    );
\cdf_wr_data_r[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \pxl_cntr_reg[1]_rep_n_0\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      O => \cdf_wr_data_r[20]_i_9_n_0\
    );
\cdf_wr_data_r[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044400000004000"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_1(5),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[21]_i_10_n_0\
    );
\cdf_wr_data_r[21]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_0(5),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_1(5),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[21]_i_12_n_0\
    );
\cdf_wr_data_r[21]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \pxl_cntr_reg[1]_rep_n_0\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[21]_i_13_n_0\
    );
\cdf_wr_data_r[21]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[21]_i_15_n_0\
    );
\cdf_wr_data_r[21]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2CCE200"
    )
        port map (
      I0 => raw8_data_in_1(5),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[21]_i_16_n_0\
    );
\cdf_wr_data_r[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDCFFDF3FDC3"
    )
        port map (
      I0 => \cdf_wr_data_r[21]_i_8_n_0\,
      I1 => yuv_422_8b_en_r,
      I2 => rgb565_en_r,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[21]_i_9_n_0\,
      I5 => \cdf_wr_data_r[24]_i_11_n_0\,
      O => \cdf_wr_data_r[21]_i_3_n_0\
    );
\cdf_wr_data_r[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F57F7FFFF57F7"
    )
        port map (
      I0 => \cdf_wr_data_r[31]_i_10_n_0\,
      I1 => raw8_data_in_0(5),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => raw8_data_in_1(5),
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      O => \cdf_wr_data_r[21]_i_7_n_0\
    );
\cdf_wr_data_r[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => raw8_data_in_1(5),
      I1 => raw8_data_in_0(5),
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I3 => pxl_cntr_reg(1),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      O => \cdf_wr_data_r[21]_i_8_n_0\
    );
\cdf_wr_data_r[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      O => \cdf_wr_data_r[21]_i_9_n_0\
    );
\cdf_wr_data_r[22]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAF0CA00"
    )
        port map (
      I0 => raw8_data_in_1(6),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[22]_i_10_n_0\
    );
\cdf_wr_data_r[22]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_0(6),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => raw8_data_in_1(6),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[22]_i_11_n_0\
    );
\cdf_wr_data_r[22]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_r2_reg_n_0_[12]\,
      O => \cdf_wr_data_r[22]_i_12_n_0\
    );
\cdf_wr_data_r[22]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep_n_0\,
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[22]_i_15_n_0\
    );
\cdf_wr_data_r[22]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABAA"
    )
        port map (
      I0 => raw8_en_r,
      I1 => pxl_cntr_reg(2),
      I2 => pxl_cntr_reg(3),
      I3 => raw10_en_r,
      I4 => raw14_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[22]_i_16_n_0\
    );
\cdf_wr_data_r[22]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => raw8_data_in_0(6),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(6),
      O => \cdf_wr_data_r[22]_i_17_n_0\
    );
\cdf_wr_data_r[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353535373735373"
    )
        port map (
      I0 => rgb888_en_r_reg_rep_n_0,
      I1 => \cdf_wr_data_r[22]_i_7_n_0\,
      I2 => sync_fifo_rd_en_INST_0_i_5_n_0,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      I4 => \cdf_wr_data_r[22]_i_8_n_0\,
      I5 => \cdf_wr_data_r[22]_i_9_n_0\,
      O => \cdf_wr_data_r[22]_i_3_n_0\
    );
\cdf_wr_data_r[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000550010001000"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => \rgb565_en_r_reg_rep__0_n_0\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      O => \cdf_wr_data_r[22]_i_7_n_0\
    );
\cdf_wr_data_r[22]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[22]_i_8_n_0\
    );
\cdf_wr_data_r[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => raw8_data_in_1(6),
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[22]_i_9_n_0\
    );
\cdf_wr_data_r[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => raw8_data_in_0(7),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(7),
      O => \cdf_wr_data_r[23]_i_10_n_0\
    );
\cdf_wr_data_r[23]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => raw8_data_in_1(7),
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[23]_i_12_n_0\
    );
\cdf_wr_data_r[23]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BB33F3"
    )
        port map (
      I0 => raw8_data_in_1(7),
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_0(7),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[23]_i_14_n_0\
    );
\cdf_wr_data_r[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => raw14_en_r_reg_rep_n_0,
      I1 => raw10_en_r,
      I2 => pxl_cntr_reg(3),
      I3 => pxl_cntr_reg(2),
      O => \cdf_wr_data_r[23]_i_15_n_0\
    );
\cdf_wr_data_r[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => pxl_cntr_reg(3),
      O => \cdf_wr_data_r[23]_i_17_n_0\
    );
\cdf_wr_data_r[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDDFE99FEFFFEBB"
    )
        port map (
      I0 => rgb888_en_r_reg_rep_n_0,
      I1 => yuv_422_8b_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[23]_i_8_n_0\,
      I3 => rgb565_en_r_reg_rep_n_0,
      I4 => \cdf_wr_data_r[26]_i_11_n_0\,
      I5 => \cdf_wr_data_r[23]_i_9_n_0\,
      O => \cdf_wr_data_r[23]_i_3_n_0\
    );
\cdf_wr_data_r[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"331DFF1DFFFFFFFF"
    )
        port map (
      I0 => raw8_data_in_0(7),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_1(7),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \sync_fifo_rd_data_r2_reg_n_0_[13]\,
      I5 => \cdf_wr_data_r[31]_i_10_n_0\,
      O => \cdf_wr_data_r[23]_i_7_n_0\
    );
\cdf_wr_data_r[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      O => \cdf_wr_data_r[23]_i_8_n_0\
    );
\cdf_wr_data_r[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFCCAAF000CCAA"
    )
        port map (
      I0 => raw8_data_in_0(7),
      I1 => raw8_data_in_1(7),
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      O => \cdf_wr_data_r[23]_i_9_n_0\
    );
\cdf_wr_data_r[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[32]_i_5_n_0\,
      I2 => \cdf_wr_data_r[24]_i_2_n_0\,
      I3 => \cdf_wr_data_r_reg[24]_i_3_n_0\,
      I4 => raw14_en_r,
      I5 => \cdf_wr_data_r[24]_i_4_n_0\,
      O => cdf_wr_data_c(24)
    );
\cdf_wr_data_r[24]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[24]_i_10_n_0\
    );
\cdf_wr_data_r[24]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      O => \cdf_wr_data_r[24]_i_11_n_0\
    );
\cdf_wr_data_r[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => \cdf_wr_data_r[24]_i_5_n_0\,
      I1 => raw10_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[24]_i_6_n_0\,
      I3 => raw8_en_r_reg_rep_n_0,
      I4 => raw8_data_in_0(0),
      I5 => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8,
      O => \cdf_wr_data_r[24]_i_2_n_0\
    );
\cdf_wr_data_r[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDF3FDCFFDC3"
    )
        port map (
      I0 => \cdf_wr_data_r[24]_i_9_n_0\,
      I1 => yuv_422_8b_en_r,
      I2 => rgb565_en_r,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[24]_i_10_n_0\,
      I5 => \cdf_wr_data_r[24]_i_11_n_0\,
      O => \cdf_wr_data_r[24]_i_4_n_0\
    );
\cdf_wr_data_r[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FFCF3FCF3FFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[16]\,
      I1 => pxl_cntr_reg(3),
      I2 => raw8_data_in_0(0),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => pxl_cntr_reg(2),
      I5 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[24]_i_5_n_0\
    );
\cdf_wr_data_r[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080080020000800"
    )
        port map (
      I0 => raw12_en_r_reg_rep_n_0,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_0(0),
      I4 => pxl_cntr_reg(2),
      I5 => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      O => \cdf_wr_data_r[24]_i_6_n_0\
    );
\cdf_wr_data_r[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FF37FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[12]\,
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[24]_i_7_n_0\
    );
\cdf_wr_data_r[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CC33FF47FFFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I1 => pxl_cntr_reg(2),
      I2 => \sync_fifo_rd_data_r2_reg_n_0_[14]\,
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[24]_i_8_n_0\
    );
\cdf_wr_data_r[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      I1 => raw8_data_in_0(0),
      I2 => pxl_cntr_reg(1),
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      O => \cdf_wr_data_r[24]_i_9_n_0\
    );
\cdf_wr_data_r[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[32]_i_5_n_0\,
      I2 => \cdf_wr_data_r[25]_i_2_n_0\,
      I3 => \cdf_wr_data_r_reg[25]_i_3_n_0\,
      I4 => raw14_en_r,
      I5 => \cdf_wr_data_r[25]_i_4_n_0\,
      O => cdf_wr_data_c(25)
    );
\cdf_wr_data_r[25]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[25]_i_10_n_0\
    );
\cdf_wr_data_r[25]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      O => \cdf_wr_data_r[25]_i_11_n_0\
    );
\cdf_wr_data_r[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => \cdf_wr_data_r[25]_i_5_n_0\,
      I1 => raw10_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[25]_i_6_n_0\,
      I3 => raw8_en_r_reg_rep_n_0,
      I4 => raw8_data_in_0(1),
      I5 => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8,
      O => \cdf_wr_data_r[25]_i_2_n_0\
    );
\cdf_wr_data_r[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF3FDFFFDC3FDCF"
    )
        port map (
      I0 => \cdf_wr_data_r[25]_i_9_n_0\,
      I1 => yuv_422_8b_en_r,
      I2 => rgb565_en_r,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[25]_i_10_n_0\,
      I5 => \cdf_wr_data_r[25]_i_11_n_0\,
      O => \cdf_wr_data_r[25]_i_4_n_0\
    );
\cdf_wr_data_r[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FFCF3FCF3FFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      I1 => pxl_cntr_reg(3),
      I2 => raw8_data_in_0(1),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => pxl_cntr_reg(2),
      I5 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[25]_i_5_n_0\
    );
\cdf_wr_data_r[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080080020000800"
    )
        port map (
      I0 => raw12_en_r_reg_rep_n_0,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_0(1),
      I4 => pxl_cntr_reg(2),
      I5 => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      O => \cdf_wr_data_r[25]_i_6_n_0\
    );
\cdf_wr_data_r[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FF37FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[13]\,
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[25]_i_7_n_0\
    );
\cdf_wr_data_r[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"443F773FCFFFCFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_0(1),
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => \sync_fifo_rd_data_r2_reg_n_0_[15]\,
      I5 => \pxl_cntr_reg[1]_rep__1_n_0\,
      O => \cdf_wr_data_r[25]_i_8_n_0\
    );
\cdf_wr_data_r[25]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => raw8_data_in_0(1),
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => pxl_cntr_reg(1),
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      O => \cdf_wr_data_r[25]_i_9_n_0\
    );
\cdf_wr_data_r[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[32]_i_5_n_0\,
      I2 => \cdf_wr_data_r[26]_i_2_n_0\,
      I3 => \cdf_wr_data_r[26]_i_3_n_0\,
      I4 => raw10_en_r,
      I5 => \cdf_wr_data_r[26]_i_4_n_0\,
      O => cdf_wr_data_c(26)
    );
\cdf_wr_data_r[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[26]_i_10_n_0\
    );
\cdf_wr_data_r[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      O => \cdf_wr_data_r[26]_i_11_n_0\
    );
\cdf_wr_data_r[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380C00000000000"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      I1 => pxl_cntr_reg(2),
      I2 => pxl_cntr_reg(3),
      I3 => raw8_data_in_0(2),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[26]_i_12_n_0\
    );
\cdf_wr_data_r[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD0FFD0FFD0"
    )
        port map (
      I0 => \cdf_wr_data_r[26]_i_5_n_0\,
      I1 => \cdf_wr_data_r[26]_i_6_n_0\,
      I2 => \raw14_en_r_reg_rep__0_n_0\,
      I3 => \cdf_wr_data_r[26]_i_7_n_0\,
      I4 => \cdf_wr_data_r[26]_i_8_n_0\,
      I5 => raw8_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[26]_i_2_n_0\
    );
\cdf_wr_data_r[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CCF7FFFF33FFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      I1 => pxl_cntr_reg(3),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => pxl_cntr_reg(2),
      I4 => raw8_data_in_0(2),
      I5 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[26]_i_3_n_0\
    );
\cdf_wr_data_r[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF3FDFFFDC3FDCF"
    )
        port map (
      I0 => \cdf_wr_data_r[26]_i_9_n_0\,
      I1 => yuv_422_8b_en_r,
      I2 => rgb565_en_r,
      I3 => rgb888_en_r,
      I4 => \cdf_wr_data_r[26]_i_10_n_0\,
      I5 => \cdf_wr_data_r[26]_i_11_n_0\,
      O => \cdf_wr_data_r[26]_i_4_n_0\
    );
\cdf_wr_data_r[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF37F7FFFFFFFF"
    )
        port map (
      I0 => raw8_data_in_0(2),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      I4 => pxl_cntr_reg(2),
      I5 => pxl_cntr_reg(3),
      O => \cdf_wr_data_r[26]_i_5_n_0\
    );
\cdf_wr_data_r[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC2020000"
    )
        port map (
      I0 => raw8_data_in_0(2),
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \sync_fifo_rd_data_r3_reg_n_0_[14]\,
      I4 => \cdf_wr_data_r[7]_i_10_n_0\,
      I5 => \cdf_wr_data_r[26]_i_12_n_0\,
      O => \cdf_wr_data_r[26]_i_6_n_0\
    );
\cdf_wr_data_r[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A840204000000000"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => raw8_data_in_0(2),
      I3 => pxl_cntr_reg(2),
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I5 => raw12_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[26]_i_7_n_0\
    );
\cdf_wr_data_r[26]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => raw8_data_in_0(2),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[26]_i_8_n_0\
    );
\cdf_wr_data_r[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      I1 => raw8_data_in_0(2),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      O => \cdf_wr_data_r[26]_i_9_n_0\
    );
\cdf_wr_data_r[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[27]_i_2_n_0\,
      I2 => \cdf_wr_data_r[27]_i_3_n_0\,
      I3 => \cdf_wr_data_r[27]_i_4_n_0\,
      I4 => \cdf_wr_data_r[27]_i_5_n_0\,
      I5 => sync_fifo_rd_en_INST_0_i_5_n_0,
      O => cdf_wr_data_c(27)
    );
\cdf_wr_data_r[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[27]_i_10_n_0\
    );
\cdf_wr_data_r[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8300C00080000000"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      I1 => pxl_cntr_reg(3),
      I2 => pxl_cntr_reg(2),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[27]_i_11_n_0\
    );
\cdf_wr_data_r[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7C7FFFFFFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[15]\,
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_0(3),
      I4 => pxl_cntr_reg(3),
      I5 => pxl_cntr_reg(2),
      O => \cdf_wr_data_r[27]_i_12_n_0\
    );
\cdf_wr_data_r[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA20AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_5_n_0\,
      I1 => \cdf_wr_data_r[27]_i_6_n_0\,
      I2 => raw10_en_r,
      I3 => \cdf_wr_data_r[27]_i_7_n_0\,
      I4 => \cdf_wr_data_r[27]_i_8_n_0\,
      I5 => \cdf_wr_data_r[27]_i_9_n_0\,
      O => \cdf_wr_data_r[27]_i_2_n_0\
    );
\cdf_wr_data_r[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[27]_i_3_n_0\
    );
\cdf_wr_data_r[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I1 => \rgb565_en_r_reg_rep__0_n_0\,
      I2 => \rgb888_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[27]_i_4_n_0\
    );
\cdf_wr_data_r[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557FF57F5F7FFF7F"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      I2 => pxl_cntr_reg(1),
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => raw8_data_in_0(3),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      O => \cdf_wr_data_r[27]_i_5_n_0\
    );
\cdf_wr_data_r[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3DFDFFFFF7F77F7F"
    )
        port map (
      I0 => raw8_data_in_0(3),
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      I4 => pxl_cntr_reg(2),
      I5 => pxl_cntr_reg(3),
      O => \cdf_wr_data_r[27]_i_6_n_0\
    );
\cdf_wr_data_r[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080C08000"
    )
        port map (
      I0 => raw8_en_r,
      I1 => raw8_data_in_0(3),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => \cdf_wr_data_r[31]_i_10_n_0\,
      I5 => \cdf_wr_data_r[32]_i_13_n_0\,
      O => \cdf_wr_data_r[27]_i_7_n_0\
    );
\cdf_wr_data_r[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080080000800800"
    )
        port map (
      I0 => raw12_en_r_reg_rep_n_0,
      I1 => raw8_data_in_0(3),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => pxl_cntr_reg(2),
      I5 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      O => \cdf_wr_data_r[27]_i_8_n_0\
    );
\cdf_wr_data_r[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF0000FFFFFFFF"
    )
        port map (
      I0 => \cdf_wr_data_r[27]_i_10_n_0\,
      I1 => pxl_cntr_reg(3),
      I2 => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      I3 => \cdf_wr_data_r[27]_i_11_n_0\,
      I4 => \cdf_wr_data_r[27]_i_12_n_0\,
      I5 => \raw14_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[27]_i_9_n_0\
    );
\cdf_wr_data_r[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[32]_i_5_n_0\,
      I2 => \cdf_wr_data_r[28]_i_2_n_0\,
      I3 => \cdf_wr_data_r[28]_i_3_n_0\,
      I4 => raw10_en_r,
      I5 => \cdf_wr_data_r[28]_i_4_n_0\,
      O => cdf_wr_data_c(28)
    );
\cdf_wr_data_r[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[28]_i_5_n_0\,
      I1 => \raw14_en_r_reg_rep__0_n_0\,
      I2 => \cdf_wr_data_r[28]_i_6_n_0\,
      I3 => raw8_en_r_reg_rep_n_0,
      I4 => raw8_data_in_0(4),
      I5 => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8,
      O => \cdf_wr_data_r[28]_i_2_n_0\
    );
\cdf_wr_data_r[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DEDB7B77FFFFFFF"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[28]_i_3_n_0\
    );
\cdf_wr_data_r[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F7F7F7FF00"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep_n_0\,
      I1 => raw8_data_in_0(4),
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[28]_i_7_n_0\,
      I4 => \rgb565_en_r_reg_rep__0_n_0\,
      I5 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[28]_i_4_n_0\
    );
\cdf_wr_data_r[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080080000800800"
    )
        port map (
      I0 => raw12_en_r,
      I1 => raw8_data_in_0(4),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => pxl_cntr_reg(2),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      O => \cdf_wr_data_r[28]_i_6_n_0\
    );
\cdf_wr_data_r[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755F7F5F75FF7FFF"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => raw8_data_in_0(4),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      O => \cdf_wr_data_r[28]_i_7_n_0\
    );
\cdf_wr_data_r[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FF37FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[16]\,
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[28]_i_8_n_0\
    );
\cdf_wr_data_r[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"443FCFFF773FCFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_0(4),
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => \sync_fifo_rd_data_r1_reg_n_0_[12]\,
      O => \cdf_wr_data_r[28]_i_9_n_0\
    );
\cdf_wr_data_r[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[32]_i_5_n_0\,
      I2 => \cdf_wr_data_r[29]_i_2_n_0\,
      I3 => \cdf_wr_data_r_reg[29]_i_3_n_0\,
      I4 => raw14_en_r,
      I5 => \cdf_wr_data_r[29]_i_4_n_0\,
      O => cdf_wr_data_c(29)
    );
\cdf_wr_data_r[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4FFF4F4F4"
    )
        port map (
      I0 => \cdf_wr_data_r[29]_i_5_n_0\,
      I1 => \raw10_en_r_reg_rep__0_n_0\,
      I2 => \cdf_wr_data_r[29]_i_6_n_0\,
      I3 => raw8_en_r_reg_rep_n_0,
      I4 => raw8_data_in_0(5),
      I5 => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8,
      O => \cdf_wr_data_r[29]_i_2_n_0\
    );
\cdf_wr_data_r[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F7F7F7FF00"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => raw8_data_in_0(5),
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[29]_i_9_n_0\,
      I4 => \rgb565_en_r_reg_rep__0_n_0\,
      I5 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[29]_i_4_n_0\
    );
\cdf_wr_data_r[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CCF7FFFF33FFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I1 => pxl_cntr_reg(3),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => pxl_cntr_reg(2),
      I4 => raw8_data_in_0(5),
      I5 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[29]_i_5_n_0\
    );
\cdf_wr_data_r[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080080000800800"
    )
        port map (
      I0 => raw12_en_r,
      I1 => raw8_data_in_0(5),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => pxl_cntr_reg(2),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      O => \cdf_wr_data_r[29]_i_6_n_0\
    );
\cdf_wr_data_r[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FF37FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[29]_i_7_n_0\
    );
\cdf_wr_data_r[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44CF77CF3FFF3FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_0(5),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      I5 => \pxl_cntr_reg[0]_rep__1_n_0\,
      O => \cdf_wr_data_r[29]_i_8_n_0\
    );
\cdf_wr_data_r[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575FF75F57FFF7FF"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => pxl_cntr_reg(1),
      I4 => raw8_data_in_0(5),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      O => \cdf_wr_data_r[29]_i_9_n_0\
    );
\cdf_wr_data_r[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => raw8_data_in_0(2),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => raw8_data_in_1(2),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[2]_i_10_n_0\
    );
\cdf_wr_data_r[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => pxl_cntr_reg(3),
      I3 => pxl_cntr_reg(2),
      O => \cdf_wr_data_r[2]_i_12_n_0\
    );
\cdf_wr_data_r[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACF0AC0"
    )
        port map (
      I0 => raw8_data_in_1(2),
      I1 => raw8_data_in_2(2),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(2),
      O => \cdf_wr_data_r[2]_i_15_n_0\
    );
\cdf_wr_data_r[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AACC00F0AACC"
    )
        port map (
      I0 => raw8_data_in_2(2),
      I1 => raw8_data_in_0(2),
      I2 => raw8_data_in_1(2),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      I5 => raw8_data_in_3(2),
      O => \cdf_wr_data_r[2]_i_16_n_0\
    );
\cdf_wr_data_r[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C008080C0000000"
    )
        port map (
      I0 => raw8_data_in_1(2),
      I1 => pxl_cntr_reg(2),
      I2 => pxl_cntr_reg(3),
      I3 => raw8_data_in_0(2),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[2]_i_17_n_0\
    );
\cdf_wr_data_r[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_1(2),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => raw8_data_in_2(2),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[2]_i_19_n_0\
    );
\cdf_wr_data_r[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAF2F2FAFA0AFA"
    )
        port map (
      I0 => \cdf_wr_data_r[2]_i_4_n_0\,
      I1 => \cdf_wr_data_r[5]_i_4_n_0\,
      I2 => rgb888_en_r,
      I3 => \cdf_wr_data_r[2]_i_5_n_0\,
      I4 => rgb565_en_r,
      I5 => yuv_422_8b_en_r,
      O => \cdf_wr_data_r[2]_i_2_n_0\
    );
\cdf_wr_data_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I1 => \rgb565_en_r_reg_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[7]\,
      O => \cdf_wr_data_r[2]_i_4_n_0\
    );
\cdf_wr_data_r[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => raw8_data_in_1(2),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[4]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[12]\,
      I5 => pxl_cntr_reg(1),
      O => \cdf_wr_data_r[2]_i_5_n_0\
    );
\cdf_wr_data_r[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => raw8_data_in_2(2),
      I1 => raw8_data_in_0(2),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => raw8_data_in_1(2),
      O => \cdf_wr_data_r[2]_i_6_n_0\
    );
\cdf_wr_data_r[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[30]_i_2_n_0\,
      I1 => \cdf_wr_data_r[30]_i_3_n_0\,
      I2 => \cdf_wr_data_r[30]_i_4_n_0\,
      I3 => \cdf_wr_data_r[30]_i_5_n_0\,
      I4 => \cdf_wr_data_r[32]_i_3_n_0\,
      O => cdf_wr_data_c(30)
    );
\cdf_wr_data_r[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44CF3FFF77CF3FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_0(6),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      O => \cdf_wr_data_r[30]_i_10_n_0\
    );
\cdf_wr_data_r[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080080000800800"
    )
        port map (
      I0 => raw12_en_r,
      I1 => raw8_data_in_0(6),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => pxl_cntr_reg(2),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      O => \cdf_wr_data_r[30]_i_11_n_0\
    );
\cdf_wr_data_r[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => comb_data_en_r,
      I1 => sync_fifo_rd_en_r1,
      I2 => comb_data_en_c,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I4 => p_0_in17_in,
      O => \cdf_wr_data_r[30]_i_2_n_0\
    );
\cdf_wr_data_r[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000B0BFFFFFFFF"
    )
        port map (
      I0 => \cdf_wr_data_r_reg[30]_i_6_n_0\,
      I1 => raw14_en_r_reg_rep_n_0,
      I2 => \cdf_wr_data_r[30]_i_7_n_0\,
      I3 => \cdf_wr_data_r[30]_i_8_n_0\,
      I4 => raw10_en_r_reg_rep_n_0,
      I5 => \cdf_wr_data_r[32]_i_5_n_0\,
      O => \cdf_wr_data_r[30]_i_3_n_0\
    );
\cdf_wr_data_r[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444444FFF4444"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => sync_fifo_rd_en_INST_0_i_5_n_0,
      I2 => pxl_cntr_reg(0),
      I3 => raw8_data_in_0(6),
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      O => \cdf_wr_data_r[30]_i_4_n_0\
    );
\cdf_wr_data_r[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F0F0F8880000"
    )
        port map (
      I0 => raw8_data_in_0(6),
      I1 => \cdf_wr_data_r[27]_i_4_n_0\,
      I2 => sync_fifo_rd_en_INST_0_i_5_n_0,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      I4 => pxl_cntr_reg(0),
      I5 => pxl_cntr_reg(1),
      O => \cdf_wr_data_r[30]_i_5_n_0\
    );
\cdf_wr_data_r[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep_n_0\,
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_0(6),
      I3 => raw8_en_r_reg_rep_n_0,
      I4 => \cdf_wr_data_r[30]_i_11_n_0\,
      O => \cdf_wr_data_r[30]_i_7_n_0\
    );
\cdf_wr_data_r[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6EBBDD777FFFFFFF"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I5 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[30]_i_8_n_0\
    );
\cdf_wr_data_r[30]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FF37FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_r2_reg_n_0_[12]\,
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[30]_i_9_n_0\
    );
\cdf_wr_data_r[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I1 => \cdf_wr_data_r[31]_i_2_n_0\,
      I2 => \cdf_wr_data_r[31]_i_3_n_0\,
      I3 => \cdf_wr_data_r[32]_i_5_n_0\,
      I4 => \cdf_wr_data_r[32]_i_3_n_0\,
      O => cdf_wr_data_c(31)
    );
\cdf_wr_data_r[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      O => \cdf_wr_data_r[31]_i_10_n_0\
    );
\cdf_wr_data_r[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => raw8_data_in_0(7),
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I5 => \sync_fifo_rd_data_r2_reg_n_0_[13]\,
      O => \cdf_wr_data_r[31]_i_11_n_0\
    );
\cdf_wr_data_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7F7F7F7FF00"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I1 => raw8_data_in_0(7),
      I2 => \rgb888_en_r_reg_rep__0_n_0\,
      I3 => \cdf_wr_data_r[31]_i_4_n_0\,
      I4 => \rgb565_en_r_reg_rep__0_n_0\,
      I5 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[31]_i_2_n_0\
    );
\cdf_wr_data_r[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D0000000D"
    )
        port map (
      I0 => raw14_en_r_reg_rep_n_0,
      I1 => \cdf_wr_data_r[31]_i_5_n_0\,
      I2 => \cdf_wr_data_r[31]_i_6_n_0\,
      I3 => \cdf_wr_data_r[31]_i_7_n_0\,
      I4 => raw10_en_r_reg_rep_n_0,
      I5 => \cdf_wr_data_r[31]_i_8_n_0\,
      O => \cdf_wr_data_r[31]_i_3_n_0\
    );
\cdf_wr_data_r[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575FF75F57FFF7FF"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => pxl_cntr_reg(1),
      I4 => raw8_data_in_0(7),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      O => \cdf_wr_data_r[31]_i_4_n_0\
    );
\cdf_wr_data_r[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[31]_i_9_n_0\,
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => \cdf_wr_data_r[31]_i_10_n_0\,
      I5 => \cdf_wr_data_r[31]_i_11_n_0\,
      O => \cdf_wr_data_r[31]_i_5_n_0\
    );
\cdf_wr_data_r[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080080000800800"
    )
        port map (
      I0 => raw12_en_r,
      I1 => raw8_data_in_0(7),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => pxl_cntr_reg(2),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      O => \cdf_wr_data_r[31]_i_6_n_0\
    );
\cdf_wr_data_r[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000000C000000"
    )
        port map (
      I0 => raw8_en_r,
      I1 => \cdf_wr_data_r[31]_i_10_n_0\,
      I2 => \cdf_wr_data_r[32]_i_13_n_0\,
      I3 => raw8_data_in_0(7),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[31]_i_7_n_0\
    );
\cdf_wr_data_r[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7C7FFFFFF3FF3FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => raw8_data_in_0(7),
      I4 => pxl_cntr_reg(2),
      I5 => pxl_cntr_reg(3),
      O => \cdf_wr_data_r[31]_i_8_n_0\
    );
\cdf_wr_data_r[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFF3F7FFFFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => pxl_cntr_reg(3),
      I4 => pxl_cntr_reg(2),
      I5 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[31]_i_9_n_0\
    );
\cdf_wr_data_r[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I1 => p_0_in17_in,
      I2 => sync_fifo_rd_en_r1,
      I3 => \unalgnd_pxl_cntr[15]_i_7_n_0\,
      O => \cdf_wr_data_r[32]_i_10_n_0\
    );
\cdf_wr_data_r[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[1]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[0]\,
      O => \cdf_wr_data_r[32]_i_11_n_0\
    );
\cdf_wr_data_r[32]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[8]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[15]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[4]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[9]\,
      I4 => \cdf_wr_data_r[32]_i_25_n_0\,
      I5 => \cdf_wr_data_r[32]_i_26_n_0\,
      O => \cdf_wr_data_r[32]_i_12_n_0\
    );
\cdf_wr_data_r[32]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raw10_en_r_reg_rep_n_0,
      I1 => raw14_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[32]_i_13_n_0\
    );
\cdf_wr_data_r[32]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555155555"
    )
        port map (
      I0 => pixel_dn_1,
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => p_0_in17_in,
      I4 => sync_fifo_rd_en_r1,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      O => \cdf_wr_data_r[32]_i_14_n_0\
    );
\cdf_wr_data_r[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => raw8_en_r,
      I1 => raw10_en_r,
      I2 => raw12_en_r,
      I3 => raw14_en_r,
      O => \cdf_wr_data_r[32]_i_15_n_0\
    );
\cdf_wr_data_r[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFDF"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => pxl_cntr_reg(2),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[32]_i_17_n_0\
    );
\cdf_wr_data_r[32]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \pxl_cntr_1_reg_n_0_[2]\,
      I1 => \pxl_cntr_1_reg_n_0_[1]\,
      I2 => \pxl_cntr_1_reg_n_0_[0]\,
      O => \cdf_wr_data_r[32]_i_18_n_0\
    );
\cdf_wr_data_r[32]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \pxl_cntr_1_reg_n_0_[0]\,
      I1 => \pxl_cntr_1_reg_n_0_[1]\,
      I2 => \pxl_cntr_1_reg_n_0_[2]\,
      I3 => pixel_dn_1,
      I4 => raw12_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[32]_i_19_n_0\
    );
\cdf_wr_data_r[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8880000AAAAAAAA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[32]_i_4_n_0\,
      I2 => pixel_dn_c,
      I3 => raw8_en_r,
      I4 => \cdf_wr_data_r[32]_i_5_n_0\,
      I5 => \cdf_wr_data_r[32]_i_6_n_0\,
      O => cdf_wr_data_c(32)
    );
\cdf_wr_data_r[32]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I1 => pxl_cntr_reg(2),
      O => \cdf_wr_data_r[32]_i_20_n_0\
    );
\cdf_wr_data_r[32]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F6F6FFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I1 => p_0_in17_in,
      I2 => sync_fifo_rd_en_r1,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[32]_i_21_n_0\
    );
\cdf_wr_data_r[32]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8030803080300000"
    )
        port map (
      I0 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I2 => sync_fifo_rd_en_r1,
      I3 => p_0_in17_in,
      I4 => rgb565_en_r,
      I5 => yuv_422_8b_en_r,
      O => \cdf_wr_data_r[32]_i_22_n_0\
    );
\cdf_wr_data_r[32]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9010101000000000"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I1 => p_0_in17_in,
      I2 => sync_fifo_rd_en_r1,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => \pxl_cntr_reg[1]_rep_n_0\,
      I5 => raw8_en_r,
      O => \cdf_wr_data_r[32]_i_23_n_0\
    );
\cdf_wr_data_r[32]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      O => \cdf_wr_data_r[32]_i_24_n_0\
    );
\cdf_wr_data_r[32]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[12]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[11]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[14]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[13]\,
      O => \cdf_wr_data_r[32]_i_25_n_0\
    );
\cdf_wr_data_r[32]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[6]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[5]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[10]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[7]\,
      O => \cdf_wr_data_r[32]_i_26_n_0\
    );
\cdf_wr_data_r[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_7_n_0\,
      I1 => \cdf_wr_data_r[32]_i_8_n_0\,
      I2 => \cdf_wr_data_r[32]_i_9_n_0\,
      I3 => \cdf_wr_data_r[32]_i_10_n_0\,
      I4 => \cdf_wr_data_r[32]_i_11_n_0\,
      I5 => \cdf_wr_data_r[32]_i_12_n_0\,
      O => \cdf_wr_data_r[32]_i_3_n_0\
    );
\cdf_wr_data_r[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCFC5444"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_13_n_0\,
      I1 => pixel_dn_1,
      I2 => pxl_cntr_reg(2),
      I3 => pxl_cntr_reg(3),
      I4 => raw12_en_r,
      I5 => \cdf_wr_data_r[32]_i_14_n_0\,
      O => \cdf_wr_data_r[32]_i_4_n_0\
    );
\cdf_wr_data_r[32]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_15_n_0\,
      I1 => \rgb888_en_r_reg_rep__0_n_0\,
      I2 => \rgb565_en_r_reg_rep__0_n_0\,
      I3 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      O => \cdf_wr_data_r[32]_i_5_n_0\
    );
\cdf_wr_data_r[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0DFF5555FF"
    )
        port map (
      I0 => pixel_dn_c,
      I1 => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8,
      I2 => pixel_dn_1,
      I3 => yuv_422_8b_en_r,
      I4 => rgb565_en_r,
      I5 => rgb888_en_r,
      O => \cdf_wr_data_r[32]_i_6_n_0\
    );
\cdf_wr_data_r[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504555504040404"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_13_n_0\,
      I1 => pixel_valid_c,
      I2 => \cdf_wr_data_r[32]_i_17_n_0\,
      I3 => \cdf_wr_data_r[32]_i_18_n_0\,
      I4 => \pxl_cntr_1_reg_n_0_[3]\,
      I5 => pixel_dn_1,
      O => \cdf_wr_data_r[32]_i_7_n_0\
    );
\cdf_wr_data_r[32]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAABA"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_19_n_0\,
      I1 => \cdf_wr_data_r[32]_i_20_n_0\,
      I2 => raw12_en_r,
      I3 => \cdf_wr_data_r[32]_i_21_n_0\,
      I4 => \cdf_wr_data_r[32]_i_22_n_0\,
      I5 => \cdf_wr_data_r[32]_i_23_n_0\,
      O => \cdf_wr_data_r[32]_i_8_n_0\
    );
\cdf_wr_data_r[32]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA088808880888"
    )
        port map (
      I0 => \rgb888_en_r_reg_rep__0_n_0\,
      I1 => pixel_dn_1,
      I2 => \pxl_cntr_1_reg_n_0_[1]\,
      I3 => \pxl_cntr_1_reg_n_0_[0]\,
      I4 => pixel_valid_c,
      I5 => \cdf_wr_data_r[32]_i_24_n_0\,
      O => \cdf_wr_data_r[32]_i_9_n_0\
    );
\cdf_wr_data_r[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD58EFE5AD084A40"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => raw8_data_in_0(3),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      I3 => raw8_data_in_2(3),
      I4 => pxl_cntr_reg(0),
      I5 => raw8_data_in_1(3),
      O => \cdf_wr_data_r[3]_i_11_n_0\
    );
\cdf_wr_data_r[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_2(3),
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_1(3),
      I3 => pxl_cntr_reg(0),
      I4 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[3]_i_12_n_0\
    );
\cdf_wr_data_r[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_2(3),
      I1 => pxl_cntr_reg(0),
      I2 => raw8_data_in_1(3),
      O => \cdf_wr_data_r[3]_i_13_n_0\
    );
\cdf_wr_data_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAF2F2FAFA0AFA"
    )
        port map (
      I0 => \cdf_wr_data_r[3]_i_4_n_0\,
      I1 => \cdf_wr_data_r[6]_i_4_n_0\,
      I2 => rgb888_en_r,
      I3 => \cdf_wr_data_r[3]_i_5_n_0\,
      I4 => rgb565_en_r,
      I5 => yuv_422_8b_en_r,
      O => \cdf_wr_data_r[3]_i_2_n_0\
    );
\cdf_wr_data_r[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I1 => \rgb565_en_r_reg_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[8]\,
      O => \cdf_wr_data_r[3]_i_4_n_0\
    );
\cdf_wr_data_r[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => raw8_data_in_1(3),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[5]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      I5 => pxl_cntr_reg(1),
      O => \cdf_wr_data_r[3]_i_5_n_0\
    );
\cdf_wr_data_r[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_3(3),
      I1 => raw8_data_in_1(3),
      I2 => pxl_cntr_reg(0),
      I3 => raw8_data_in_2(3),
      I4 => \pxl_cntr_reg[1]_rep_n_0\,
      I5 => raw8_data_in_0(3),
      O => \cdf_wr_data_r[3]_i_7_n_0\
    );
\cdf_wr_data_r[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => raw8_data_in_0(4),
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => raw8_data_in_1(4),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      O => \cdf_wr_data_r[4]_i_12_n_0\
    );
\cdf_wr_data_r[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAACCF0AA"
    )
        port map (
      I0 => raw8_data_in_0(4),
      I1 => raw8_data_in_1(4),
      I2 => raw8_data_in_2(4),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => pxl_cntr_reg(2),
      O => \cdf_wr_data_r[4]_i_15_n_0\
    );
\cdf_wr_data_r[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_3(4),
      I1 => raw8_data_in_2(4),
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => raw8_data_in_1(4),
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[4]_i_16_n_0\
    );
\cdf_wr_data_r[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAF2F2FAFA0AFA"
    )
        port map (
      I0 => \cdf_wr_data_r[4]_i_4_n_0\,
      I1 => \cdf_wr_data_r[7]_i_5_n_0\,
      I2 => rgb888_en_r,
      I3 => \cdf_wr_data_r[4]_i_5_n_0\,
      I4 => rgb565_en_r,
      I5 => yuv_422_8b_en_r,
      O => \cdf_wr_data_r[4]_i_2_n_0\
    );
\cdf_wr_data_r[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      I1 => \rgb565_en_r_reg_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => \sync_fifo_rd_data_r1_reg_n_0_[9]\,
      O => \cdf_wr_data_r[4]_i_4_n_0\
    );
\cdf_wr_data_r[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_1(4),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[6]\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      O => \cdf_wr_data_r[4]_i_5_n_0\
    );
\cdf_wr_data_r[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757557F77F7F57F7"
    )
        port map (
      I0 => \cdf_wr_data_r[31]_i_10_n_0\,
      I1 => raw8_data_in_1(4),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => raw8_data_in_2(4),
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => raw8_data_in_0(4),
      O => \cdf_wr_data_r[4]_i_9_n_0\
    );
\cdf_wr_data_r[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => raw8_data_in_0(5),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_1(5),
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \cdf_wr_data_r[5]_i_10_n_0\
    );
\cdf_wr_data_r[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_3(5),
      I1 => raw8_data_in_1(5),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => raw8_data_in_2(5),
      I4 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I5 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[5]_i_12_n_0\
    );
\cdf_wr_data_r[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD58EFE5AD084A40"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => raw8_data_in_0(5),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_2(5),
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_1(5),
      O => \cdf_wr_data_r[5]_i_14_n_0\
    );
\cdf_wr_data_r[5]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_2(5),
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => raw8_data_in_1(5),
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(5),
      O => \cdf_wr_data_r[5]_i_16_n_0\
    );
\cdf_wr_data_r[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3F3F5F50FFF"
    )
        port map (
      I0 => \cdf_wr_data_r[5]_i_4_n_0\,
      I1 => \cdf_wr_data_r[8]_i_8_n_0\,
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[5]_i_5_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[5]_i_2_n_0\
    );
\cdf_wr_data_r[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[12]\,
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      O => \cdf_wr_data_r[5]_i_4_n_0\
    );
\cdf_wr_data_r[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_1(5),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[7]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      O => \cdf_wr_data_r[5]_i_5_n_0\
    );
\cdf_wr_data_r[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505003F35F5F03F3"
    )
        port map (
      I0 => raw8_data_in_3(6),
      I1 => raw8_data_in_0(6),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => raw8_data_in_1(6),
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => raw8_data_in_2(6),
      O => \cdf_wr_data_r[6]_i_12_n_0\
    );
\cdf_wr_data_r[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_2(6),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => raw8_data_in_1(6),
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(6),
      O => \cdf_wr_data_r[6]_i_14_n_0\
    );
\cdf_wr_data_r[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => raw8_data_in_0(6),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => raw8_data_in_1(6),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[6]_i_15_n_0\
    );
\cdf_wr_data_r[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => raw8_data_in_1(6),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I2 => raw8_data_in_2(6),
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      O => \cdf_wr_data_r[6]_i_16_n_0\
    );
\cdf_wr_data_r[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBBFC8830BB3088"
    )
        port map (
      I0 => raw8_data_in_2(6),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => raw8_data_in_1(6),
      I3 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I4 => raw8_data_in_0(6),
      I5 => raw8_data_in_3(6),
      O => \cdf_wr_data_r[6]_i_18_n_0\
    );
\cdf_wr_data_r[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3F3F5F50FFF"
    )
        port map (
      I0 => \cdf_wr_data_r[6]_i_4_n_0\,
      I1 => \cdf_wr_data_r[9]_i_8_n_0\,
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[6]_i_5_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[6]_i_2_n_0\
    );
\cdf_wr_data_r[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      O => \cdf_wr_data_r[6]_i_4_n_0\
    );
\cdf_wr_data_r[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_1(6),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[8]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      O => \cdf_wr_data_r[6]_i_5_n_0\
    );
\cdf_wr_data_r[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0005555"
    )
        port map (
      I0 => \cdf_wr_data_r[6]_i_12_n_0\,
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => raw8_data_in_0(6),
      I4 => pxl_cntr_reg(2),
      I5 => pxl_cntr_reg(3),
      O => \cdf_wr_data_r[6]_i_9_n_0\
    );
\cdf_wr_data_r[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => pxl_cntr_reg(3),
      O => \cdf_wr_data_r[7]_i_10_n_0\
    );
\cdf_wr_data_r[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => raw8_data_in_2(7),
      I1 => raw8_data_in_0(7),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => \pxl_cntr_reg[1]_rep_n_0\,
      I4 => raw8_data_in_1(7),
      O => \cdf_wr_data_r[7]_i_11_n_0\
    );
\cdf_wr_data_r[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_0(7),
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_2(7),
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_1(7),
      O => \cdf_wr_data_r[7]_i_12_n_0\
    );
\cdf_wr_data_r[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_1(7),
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_0(7),
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_2(7),
      O => \cdf_wr_data_r[7]_i_14_n_0\
    );
\cdf_wr_data_r[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => raw8_data_in_2(7),
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => raw8_data_in_1(7),
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[7]_i_16_n_0\
    );
\cdf_wr_data_r[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_3(7),
      I1 => raw8_data_in_1(7),
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_2(7),
      I4 => \pxl_cntr_reg[1]_rep_n_0\,
      I5 => raw8_data_in_0(7),
      O => \cdf_wr_data_r[7]_i_17_n_0\
    );
\cdf_wr_data_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3F3F5F50FFF"
    )
        port map (
      I0 => \cdf_wr_data_r[7]_i_5_n_0\,
      I1 => \cdf_wr_data_r[10]_i_8_n_0\,
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[7]_i_6_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[7]_i_2_n_0\
    );
\cdf_wr_data_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F9FF"
    )
        port map (
      I0 => p_0_in17_in,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I2 => comb_data_en_c,
      I3 => sync_fifo_rd_en_r1,
      I4 => comb_data_en_r,
      O => \cdf_wr_data_r[7]_i_4_n_0\
    );
\cdf_wr_data_r[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      I1 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      O => \cdf_wr_data_r[7]_i_5_n_0\
    );
\cdf_wr_data_r[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => raw8_data_in_1(7),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[9]\,
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      I4 => pxl_cntr_reg(1),
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      O => \cdf_wr_data_r[7]_i_6_n_0\
    );
\cdf_wr_data_r[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[10]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_1(0),
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      O => \cdf_wr_data_r[8]_i_10_n_0\
    );
\cdf_wr_data_r[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => raw8_data_in_2(0),
      I1 => raw8_data_in_0(0),
      I2 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I4 => raw8_data_in_1(0),
      O => \cdf_wr_data_r[8]_i_11_n_0\
    );
\cdf_wr_data_r[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[16]\,
      I1 => raw8_data_in_2(0),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(0),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[8]_i_12_n_0\
    );
\cdf_wr_data_r[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0A0A0"
    )
        port map (
      I0 => raw8_data_in_1(0),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => raw8_data_in_0(0),
      I4 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[8]_i_14_n_0\
    );
\cdf_wr_data_r[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[12]\,
      I1 => raw8_data_in_2(0),
      I2 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I3 => raw8_data_in_1(0),
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[8]_i_15_n_0\
    );
\cdf_wr_data_r[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3F3F5F50FFF"
    )
        port map (
      I0 => \cdf_wr_data_r[8]_i_8_n_0\,
      I1 => \cdf_wr_data_r[8]_i_9_n_0\,
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[8]_i_10_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[8]_i_3_n_0\
    );
\cdf_wr_data_r[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => raw8_data_in_1(0),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_0(0),
      I4 => raw8_data_in_2(0),
      I5 => raw8_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[8]_i_6_n_0\
    );
\cdf_wr_data_r[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[8]_i_8_n_0\
    );
\cdf_wr_data_r[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(0),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_0(0),
      O => \cdf_wr_data_r[8]_i_9_n_0\
    );
\cdf_wr_data_r[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[11]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_1(1),
      I4 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      O => \cdf_wr_data_r[9]_i_10_n_0\
    );
\cdf_wr_data_r[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sync_fifo_rd_data_r3_reg_n_0_[13]\,
      I1 => raw8_data_in_2(1),
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => raw8_data_in_1(1),
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[9]_i_11_n_0\
    );
\cdf_wr_data_r[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => raw8_data_in_2(1),
      I1 => raw8_data_in_0(1),
      I2 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => raw8_data_in_1(1),
      O => \cdf_wr_data_r[9]_i_14_n_0\
    );
\cdf_wr_data_r[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFA0C0A0"
    )
        port map (
      I0 => raw8_data_in_1(1),
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      I2 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I3 => \pxl_cntr_reg[0]_rep_n_0\,
      I4 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[9]_i_15_n_0\
    );
\cdf_wr_data_r[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0CC00AAF0CC"
    )
        port map (
      I0 => raw8_data_in_1(1),
      I1 => raw8_data_in_0(1),
      I2 => raw8_data_in_2(1),
      I3 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[0]_rep__0_n_0\,
      I5 => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      O => \cdf_wr_data_r[9]_i_16_n_0\
    );
\cdf_wr_data_r[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3F3F5F50FFF"
    )
        port map (
      I0 => \cdf_wr_data_r[9]_i_8_n_0\,
      I1 => \cdf_wr_data_r[9]_i_9_n_0\,
      I2 => rgb888_en_r_reg_rep_n_0,
      I3 => \cdf_wr_data_r[9]_i_10_n_0\,
      I4 => rgb565_en_r_reg_rep_n_0,
      I5 => yuv_422_8b_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[9]_i_3_n_0\
    );
\cdf_wr_data_r[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => raw8_data_in_1(1),
      I1 => \pxl_cntr_reg[1]_rep__1_n_0\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      I3 => raw8_data_in_0(1),
      I4 => raw8_data_in_2(1),
      I5 => raw8_en_r_reg_rep_n_0,
      O => \cdf_wr_data_r[9]_i_6_n_0\
    );
\cdf_wr_data_r[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I1 => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      I2 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \cdf_wr_data_r[9]_i_8_n_0\
    );
\cdf_wr_data_r[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => raw8_data_in_1(1),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      I2 => raw8_data_in_0(1),
      O => \cdf_wr_data_r[9]_i_9_n_0\
    );
\cdf_wr_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(0),
      Q => \^cdf_wr_data\(0),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(10),
      Q => \^cdf_wr_data\(10),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(11),
      Q => \^cdf_wr_data\(11),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(12),
      Q => \^cdf_wr_data\(12),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(13),
      Q => \^cdf_wr_data\(13),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(14),
      Q => \^cdf_wr_data\(14),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(15),
      Q => \^cdf_wr_data\(15),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(16),
      Q => \^cdf_wr_data\(16),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(17),
      Q => \^cdf_wr_data\(17),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(18),
      Q => \^cdf_wr_data\(18),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(19),
      Q => \^cdf_wr_data\(19),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(1),
      Q => \^cdf_wr_data\(1),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(20),
      Q => \^cdf_wr_data\(20),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(21),
      Q => \^cdf_wr_data\(21),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(22),
      Q => \^cdf_wr_data\(22),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(23),
      Q => \^cdf_wr_data\(23),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(24),
      Q => \^cdf_wr_data\(24),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdf_wr_data_r[24]_i_7_n_0\,
      I1 => \cdf_wr_data_r[24]_i_8_n_0\,
      O => \cdf_wr_data_r_reg[24]_i_3_n_0\,
      S => pxl_cntr_reg(3)
    );
\cdf_wr_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(25),
      Q => \^cdf_wr_data\(25),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdf_wr_data_r[25]_i_7_n_0\,
      I1 => \cdf_wr_data_r[25]_i_8_n_0\,
      O => \cdf_wr_data_r_reg[25]_i_3_n_0\,
      S => pxl_cntr_reg(3)
    );
\cdf_wr_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(26),
      Q => \^cdf_wr_data\(26),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(27),
      Q => \^cdf_wr_data\(27),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(28),
      Q => \^cdf_wr_data\(28),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdf_wr_data_r[28]_i_8_n_0\,
      I1 => \cdf_wr_data_r[28]_i_9_n_0\,
      O => \cdf_wr_data_r_reg[28]_i_5_n_0\,
      S => pxl_cntr_reg(3)
    );
\cdf_wr_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(29),
      Q => \^cdf_wr_data\(29),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdf_wr_data_r[29]_i_7_n_0\,
      I1 => \cdf_wr_data_r[29]_i_8_n_0\,
      O => \cdf_wr_data_r_reg[29]_i_3_n_0\,
      S => pxl_cntr_reg(3)
    );
\cdf_wr_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(2),
      Q => \^cdf_wr_data\(2),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(30),
      Q => \^cdf_wr_data\(30),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[30]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdf_wr_data_r[30]_i_9_n_0\,
      I1 => \cdf_wr_data_r[30]_i_10_n_0\,
      O => \cdf_wr_data_r_reg[30]_i_6_n_0\,
      S => pxl_cntr_reg(3)
    );
\cdf_wr_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(31),
      Q => \^cdf_wr_data\(31),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(32),
      Q => \^cdf_wr_data\(32),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(3),
      Q => \^cdf_wr_data\(3),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(4),
      Q => \^cdf_wr_data\(4),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(5),
      Q => \^cdf_wr_data\(5),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(6),
      Q => \^cdf_wr_data\(6),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(7),
      Q => \^cdf_wr_data\(7),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(8),
      Q => \^cdf_wr_data\(8),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\cdf_wr_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_data_c(9),
      Q => \^cdf_wr_data\(9),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
cdf_wr_en_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_3_n_0\,
      I1 => \cdf_wr_data_r[30]_i_2_n_0\,
      I2 => sync_fifo_rd_en_INST_0_i_1_n_0,
      O => cdf_wr_en_c
    );
cdf_wr_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => cdf_wr_en_c,
      Q => cdf_wr_en,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
comb_data_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => comb_data_en_c,
      Q => comb_data_en_r,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
pixel_dn_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in17_in,
      I1 => sync_fifo_rd_en_r1,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      O => pixel_dn_c
    );
pixel_dn_1_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => pixel_dn_c,
      Q => pixel_dn_1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
pixel_dn_2_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => pixel_dn_1,
      Q => pixel_dn_2,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\pxl_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pxl_cntr_reg(0),
      O => \pxl_cntr[0]_i_1_n_0\
    );
\pxl_cntr[0]_rep__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pxl_cntr_reg(0),
      O => \pxl_cntr[0]_rep__0_i_1_n_0\
    );
\pxl_cntr[0]_rep__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pxl_cntr_reg(0),
      O => \pxl_cntr[0]_rep__1_i_1_n_0\
    );
\pxl_cntr[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pxl_cntr_reg(0),
      O => \pxl_cntr[0]_rep_i_1_n_0\
    );
\pxl_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pxl_cntr_reg(1),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \p_0_in__0\(1)
    );
\pxl_cntr[1]_rep__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pxl_cntr_reg(1),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \pxl_cntr[1]_rep__0_i_1_n_0\
    );
\pxl_cntr[1]_rep__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pxl_cntr_reg(1),
      I1 => \pxl_cntr_reg[0]_rep_n_0\,
      O => \pxl_cntr[1]_rep__1_i_1_n_0\
    );
\pxl_cntr[1]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pxl_cntr_reg(1),
      I1 => \pxl_cntr_reg[0]_rep__1_n_0\,
      O => \pxl_cntr[1]_rep_i_1_n_0\
    );
\pxl_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pxl_cntr_reg(2),
      I1 => pxl_cntr_reg(0),
      I2 => \pxl_cntr_reg[1]_rep_n_0\,
      O => \pxl_cntr[2]_i_1_n_0\
    );
\pxl_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pxl_cntr_reg(3),
      I1 => \pxl_cntr_reg[1]_rep_n_0\,
      I2 => pxl_cntr_reg(0),
      I3 => pxl_cntr_reg(2),
      O => \p_0_in__0\(3)
    );
\pxl_cntr_1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pixel_dn_2,
      I1 => sensr_rst_n,
      O => pxl_cntr_1
    );
\pxl_cntr_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr_reg[0]_rep__0_n_0\,
      Q => \pxl_cntr_1_reg_n_0_[0]\,
      R => pxl_cntr_1
    );
\pxl_cntr_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr_reg[1]_rep__0_n_0\,
      Q => \pxl_cntr_1_reg_n_0_[1]\,
      R => pxl_cntr_1
    );
\pxl_cntr_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => pxl_cntr_reg(2),
      Q => \pxl_cntr_1_reg_n_0_[2]\,
      R => pxl_cntr_1
    );
\pxl_cntr_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => pxl_cntr_reg(3),
      Q => \pxl_cntr_1_reg_n_0_[3]\,
      R => pxl_cntr_1
    );
\pxl_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[0]_i_1_n_0\,
      Q => pxl_cntr_reg(0),
      R => pxl_cntr_1
    );
\pxl_cntr_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[0]_rep_i_1_n_0\,
      Q => \pxl_cntr_reg[0]_rep_n_0\,
      R => pxl_cntr_1
    );
\pxl_cntr_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[0]_rep__0_i_1_n_0\,
      Q => \pxl_cntr_reg[0]_rep__0_n_0\,
      R => pxl_cntr_1
    );
\pxl_cntr_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[0]_rep__1_i_1_n_0\,
      Q => \pxl_cntr_reg[0]_rep__1_n_0\,
      R => pxl_cntr_1
    );
\pxl_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \p_0_in__0\(1),
      Q => pxl_cntr_reg(1),
      R => pxl_cntr_1
    );
\pxl_cntr_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[1]_rep_i_1_n_0\,
      Q => \pxl_cntr_reg[1]_rep_n_0\,
      R => pxl_cntr_1
    );
\pxl_cntr_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[1]_rep__0_i_1_n_0\,
      Q => \pxl_cntr_reg[1]_rep__0_n_0\,
      R => pxl_cntr_1
    );
\pxl_cntr_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[1]_rep__1_i_1_n_0\,
      Q => \pxl_cntr_reg[1]_rep__1_n_0\,
      R => pxl_cntr_1
    );
\pxl_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \pxl_cntr[2]_i_1_n_0\,
      Q => pxl_cntr_reg(2),
      R => pxl_cntr_1
    );
\pxl_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \p_0_in__0\(3),
      Q => pxl_cntr_reg(3),
      R => pxl_cntr_1
    );
raw10_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444744400000000"
    )
        port map (
      I0 => pixel_dn_1,
      I1 => raw10_en_r,
      I2 => raw10_en_r_i_2_n_0,
      I3 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I4 => rgb565_en_r_i_2_n_0,
      I5 => sensr_rst_n,
      O => raw10_en_r_i_1_n_0
    );
raw10_en_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      O => raw10_en_r_i_2_n_0
    );
raw10_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw10_en_r_i_1_n_0,
      Q => raw10_en_r,
      R => '0'
    );
raw10_en_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw10_en_r_i_1_n_0,
      Q => raw10_en_r_reg_rep_n_0,
      R => '0'
    );
\raw10_en_r_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw10_en_r_i_1_n_0,
      Q => \raw10_en_r_reg_rep__0_n_0\,
      R => '0'
    );
raw12_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444474400000000"
    )
        port map (
      I0 => pixel_dn_1,
      I1 => raw12_en_r,
      I2 => raw12_en_r_i_2_n_0,
      I3 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I5 => sensr_rst_n,
      O => raw12_en_r_i_1_n_0
    );
raw12_en_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      O => raw12_en_r_i_2_n_0
    );
raw12_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw12_en_r_i_1_n_0,
      Q => raw12_en_r,
      R => '0'
    );
raw12_en_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw12_en_r_i_1_n_0,
      Q => raw12_en_r_reg_rep_n_0,
      R => '0'
    );
raw14_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744444400000000"
    )
        port map (
      I0 => pixel_dn_2,
      I1 => raw14_en_r,
      I2 => raw14_en_r_i_2_n_0,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      I5 => sensr_rst_n,
      O => raw14_en_r_i_1_n_0
    );
raw14_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I2 => p_0_in17_in,
      I3 => raw14_en_r_i_3_n_0,
      I4 => comb_data_en_c,
      I5 => raw14_en_r_i_4_n_0,
      O => raw14_en_r_i_2_n_0
    );
raw14_en_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => comb_data_en_r,
      I1 => sync_fifo_rd_en_r1,
      O => raw14_en_r_i_3_n_0
    );
raw14_en_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      O => raw14_en_r_i_4_n_0
    );
raw14_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw14_en_r_i_1_n_0,
      Q => raw14_en_r,
      R => '0'
    );
raw14_en_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw14_en_r_i_1_n_0,
      Q => raw14_en_r_reg_rep_n_0,
      R => '0'
    );
\raw14_en_r_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw14_en_r_i_1_n_0,
      Q => \raw14_en_r_reg_rep__0_n_0\,
      R => '0'
    );
raw8_en_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47440000"
    )
        port map (
      I0 => pixel_dn_1,
      I1 => raw8_en_r,
      I2 => raw8_en_r_i_2_n_0,
      I3 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I4 => sensr_rst_n,
      O => raw8_en_r_i_1_n_0
    );
raw8_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFFFCEBFCCFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      O => raw8_en_r_i_2_n_0
    );
raw8_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw8_en_r_i_1_n_0,
      Q => raw8_en_r,
      R => '0'
    );
raw8_en_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => raw8_en_r_i_1_n_0,
      Q => raw8_en_r_reg_rep_n_0,
      R => '0'
    );
rgb565_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4474444400000000"
    )
        port map (
      I0 => pixel_dn_2,
      I1 => rgb565_en_r,
      I2 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I3 => rgb565_en_r_i_2_n_0,
      I4 => rgb565_en_r_i_3_n_0,
      I5 => sensr_rst_n,
      O => rgb565_en_r_i_1_n_0
    );
rgb565_en_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      O => rgb565_en_r_i_2_n_0
    );
rgb565_en_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      O => rgb565_en_r_i_3_n_0
    );
rgb565_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => rgb565_en_r_i_1_n_0,
      Q => rgb565_en_r,
      R => '0'
    );
rgb565_en_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => rgb565_en_r_i_1_n_0,
      Q => rgb565_en_r_reg_rep_n_0,
      R => '0'
    );
\rgb565_en_r_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => rgb565_en_r_i_1_n_0,
      Q => \rgb565_en_r_reg_rep__0_n_0\,
      R => '0'
    );
rgb888_en_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444700000000"
    )
        port map (
      I0 => pixel_dn_2,
      I1 => rgb888_en_r,
      I2 => raw14_en_r_i_2_n_0,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      I5 => sensr_rst_n,
      O => rgb888_en_r_i_1_n_0
    );
rgb888_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => rgb888_en_r_i_1_n_0,
      Q => rgb888_en_r,
      R => '0'
    );
rgb888_en_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => rgb888_en_r_i_1_n_0,
      Q => rgb888_en_r_reg_rep_n_0,
      R => '0'
    );
\rgb888_en_r_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => rgb888_en_r_i_1_n_0,
      Q => \rgb888_en_r_reg_rep__0_n_0\,
      R => '0'
    );
\sync_fifo_rd_data_cr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(0),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(10),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(11),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(12),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(13),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(14),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(15),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(16),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(17),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(18),
      Q => raw8_data_in_0(0),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(19),
      Q => raw8_data_in_0(1),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(1),
      Q => p_0_in17_in,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(20),
      Q => raw8_data_in_0(2),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(21),
      Q => raw8_data_in_0(3),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(22),
      Q => raw8_data_in_0(4),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(23),
      Q => raw8_data_in_0(5),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(24),
      Q => raw8_data_in_0(6),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(25),
      Q => raw8_data_in_0(7),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(2),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(3),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(4),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(5),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(6),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(7),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(8),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_cr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => sync_fifo_rd_en_r0,
      D => sync_fifo_rd_data(9),
      Q => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => sync_fifo_rd_en_r1,
      I1 => p_0_in17_in,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      O => pixel_valid_c
    );
\sync_fifo_rd_data_r1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[10]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[11]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[12]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(0),
      Q => raw8_data_in_1(0),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(1),
      Q => raw8_data_in_1(1),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(2),
      Q => raw8_data_in_1(2),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(3),
      Q => raw8_data_in_1(3),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(4),
      Q => raw8_data_in_1(4),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(5),
      Q => raw8_data_in_1(5),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(6),
      Q => raw8_data_in_1(6),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_0(7),
      Q => raw8_data_in_1(7),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[2]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[3]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[4]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[5]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[6]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[7]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[8]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      Q => \sync_fifo_rd_data_r1_reg_n_0_[9]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r1_reg_n_0_[12]\,
      Q => \sync_fifo_rd_data_r2_reg_n_0_[12]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      Q => \sync_fifo_rd_data_r2_reg_n_0_[13]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      Q => \sync_fifo_rd_data_r2_reg_n_0_[14]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      Q => \sync_fifo_rd_data_r2_reg_n_0_[15]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      Q => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      Q => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(0),
      Q => raw8_data_in_2(0),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(1),
      Q => raw8_data_in_2(1),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(2),
      Q => raw8_data_in_2(2),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(3),
      Q => raw8_data_in_2(3),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(4),
      Q => raw8_data_in_2(4),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(5),
      Q => raw8_data_in_2(5),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(6),
      Q => raw8_data_in_2(6),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_1(7),
      Q => raw8_data_in_2(7),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r2_reg_n_0_[12]\,
      Q => \sync_fifo_rd_data_r3_reg_n_0_[12]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r2_reg_n_0_[13]\,
      Q => \sync_fifo_rd_data_r3_reg_n_0_[13]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r2_reg_n_0_[14]\,
      Q => \sync_fifo_rd_data_r3_reg_n_0_[14]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r2_reg_n_0_[15]\,
      Q => \sync_fifo_rd_data_r3_reg_n_0_[15]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      Q => \sync_fifo_rd_data_r3_reg_n_0_[16]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      Q => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(0),
      Q => raw8_data_in_3(0),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(1),
      Q => raw8_data_in_3(1),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(2),
      Q => raw8_data_in_3(2),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(3),
      Q => raw8_data_in_3(3),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(4),
      Q => raw8_data_in_3(4),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(5),
      Q => raw8_data_in_3(5),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(6),
      Q => raw8_data_in_3(6),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
\sync_fifo_rd_data_r3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => pixel_valid_c,
      D => raw8_data_in_2(7),
      Q => raw8_data_in_3(7),
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
sync_fifo_rd_en_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005101"
    )
        port map (
      I0 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I1 => comb_data_en_r,
      I2 => comb_data_en_c,
      I3 => sync_fifo_rd_en_INST_0_i_3_n_0,
      I4 => sync_fifo_rd_en_INST_0_i_4_n_0,
      O => \^sync_fifo_rd_en\
    );
sync_fifo_rd_en_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004440"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I1 => p_0_in17_in,
      I2 => comb_data_en_r,
      I3 => sync_fifo_rd_en_r1,
      I4 => comb_data_en_c,
      O => sync_fifo_rd_en_INST_0_i_1_n_0
    );
sync_fifo_rd_en_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => rgb888_en_r,
      I1 => sync_fifo_rd_en_INST_0_i_5_n_0,
      I2 => raw12_en_r,
      I3 => raw8_en_r,
      I4 => raw10_en_r,
      I5 => raw14_en_r,
      O => comb_data_en_c
    );
sync_fifo_rd_en_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111011"
    )
        port map (
      I0 => pixel_dn_1,
      I1 => pixel_dn_2,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      I3 => sync_fifo_rd_en_r1,
      I4 => p_0_in17_in,
      O => sync_fifo_rd_en_INST_0_i_3_n_0
    );
sync_fifo_rd_en_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAAAAA"
    )
        port map (
      I0 => sync_fifo_empty,
      I1 => fifo_dc(5),
      I2 => fifo_dc(4),
      I3 => fifo_dc(3),
      I4 => fifo_dc(1),
      I5 => fifo_dc(2),
      O => sync_fifo_rd_en_INST_0_i_4_n_0
    );
sync_fifo_rd_en_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb565_en_r_reg_rep__0_n_0\,
      I1 => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      O => sync_fifo_rd_en_INST_0_i_5_n_0
    );
sync_fifo_rd_en_r0_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => \^sync_fifo_rd_en\,
      Q => sync_fifo_rd_en_r0,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
sync_fifo_rd_en_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => sync_fifo_rd_en_r0,
      Q => sync_fifo_rd_en_r1,
      R => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17
    );
u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk
     port map (
      D(19 downto 16) => cdf_wr_data_c(23 downto 20),
      D(15 downto 4) => cdf_wr_data_c(18 downto 7),
      D(3) => cdf_wr_data_c(5),
      D(2) => cdf_wr_data_c(3),
      D(1 downto 0) => cdf_wr_data_c(1 downto 0),
      E(0) => lsb_vld_c,
      Q(1) => \sync_fifo_rd_data_r3_reg_n_0_[17]\,
      Q(0) => \sync_fifo_rd_data_r3_reg_n_0_[16]\,
      SR(0) => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17,
      \cdf_wr_data_r[0]_i_3_0\ => \cdf_wr_data_r[0]_i_12_n_0\,
      \cdf_wr_data_r[0]_i_3_1\ => \cdf_wr_data_r[0]_i_13_n_0\,
      \cdf_wr_data_r[10]_i_2_0\ => \cdf_wr_data_r[2]_i_6_n_0\,
      \cdf_wr_data_r[10]_i_2_1\ => \cdf_wr_data_r[10]_i_11_n_0\,
      \cdf_wr_data_r[11]_i_2_0\ => \cdf_wr_data_r[11]_i_10_n_0\,
      \cdf_wr_data_r[11]_i_2_1\ => \cdf_wr_data_r[11]_i_11_n_0\,
      \cdf_wr_data_r[11]_i_2_2\ => \cdf_wr_data_r[19]_i_13_n_0\,
      \cdf_wr_data_r[11]_i_2_3\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_10,
      \cdf_wr_data_r[11]_i_2_4\ => \cdf_wr_data_r[11]_i_17_n_0\,
      \cdf_wr_data_r[12]_i_2_0\ => \cdf_wr_data_r[12]_i_10_n_0\,
      \cdf_wr_data_r[12]_i_2_1\ => \cdf_wr_data_r[12]_i_12_n_0\,
      \cdf_wr_data_r[13]_i_2_0\ => \cdf_wr_data_r[13]_i_11_n_0\,
      \cdf_wr_data_r[13]_i_4_0\ => \pxl_cntr_reg[0]_rep__0_n_0\,
      \cdf_wr_data_r[13]_i_4_1\ => \pxl_cntr_reg[1]_rep__0_n_0\,
      \cdf_wr_data_r[14]_i_2_0\ => \cdf_wr_data_r[14]_i_14_n_0\,
      \cdf_wr_data_r[14]_i_2_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_19,
      \cdf_wr_data_r[14]_i_2_2\ => \cdf_wr_data_r[14]_i_10_n_0\,
      \cdf_wr_data_r[14]_i_2_3\ => \cdf_wr_data_r[14]_i_11_n_0\,
      \cdf_wr_data_r[15]_i_2_0\ => \cdf_wr_data_r[15]_i_13_n_0\,
      \cdf_wr_data_r[15]_i_2_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_18,
      \cdf_wr_data_r[15]_i_2_2\ => \cdf_wr_data_r[15]_i_10_n_0\,
      \cdf_wr_data_r[15]_i_4_0\(10 downto 3) => raw8_data_in_1(7 downto 0),
      \cdf_wr_data_r[15]_i_4_0\(2) => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      \cdf_wr_data_r[15]_i_4_0\(1) => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      \cdf_wr_data_r[15]_i_4_0\(0) => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      \cdf_wr_data_r[16]_i_2_0\ => \cdf_wr_data_r[16]_i_14_n_0\,
      \cdf_wr_data_r[16]_i_2_1\ => \cdf_wr_data_r[16]_i_16_n_0\,
      \cdf_wr_data_r[16]_i_2_2\ => \cdf_wr_data_r[16]_i_17_n_0\,
      \cdf_wr_data_r[16]_i_2_3\ => \cdf_wr_data_r[16]_i_8_n_0\,
      \cdf_wr_data_r[16]_i_2_4\ => \cdf_wr_data_r[16]_i_9_n_0\,
      \cdf_wr_data_r[16]_i_2_5\ => \cdf_wr_data_r[16]_i_11_n_0\,
      \cdf_wr_data_r[17]_i_2_0\ => \cdf_wr_data_r[17]_i_10_n_0\,
      \cdf_wr_data_r[17]_i_2_1\ => \cdf_wr_data_r[17]_i_12_n_0\,
      \cdf_wr_data_r[17]_i_2_2\ => \cdf_wr_data_r[17]_i_13_n_0\,
      \cdf_wr_data_r[17]_i_2_3\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8,
      \cdf_wr_data_r[17]_i_2_4\ => \cdf_wr_data_r[17]_i_17_n_0\,
      \cdf_wr_data_r[18]_i_2_0\ => \cdf_wr_data_r[18]_i_10_n_0\,
      \cdf_wr_data_r[18]_i_2_1\ => \cdf_wr_data_r[18]_i_11_n_0\,
      \cdf_wr_data_r[18]_i_2_2\ => \cdf_wr_data_r[18]_i_12_n_0\,
      \cdf_wr_data_r[1]_i_3_0\ => \pxl_cntr_reg[1]_rep__1_n_0\,
      \cdf_wr_data_r[1]_i_3_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_20,
      \cdf_wr_data_r[1]_i_3_2\ => \cdf_wr_data_r[1]_i_12_n_0\,
      \cdf_wr_data_r[1]_i_3_3\ => \cdf_wr_data_r[1]_i_14_n_0\,
      \cdf_wr_data_r[20]_i_2_0\ => \cdf_wr_data_r[20]_i_12_n_0\,
      \cdf_wr_data_r[20]_i_2_1\ => \cdf_wr_data_r[20]_i_9_n_0\,
      \cdf_wr_data_r[20]_i_2_2\ => \cdf_wr_data_r[20]_i_10_n_0\,
      \cdf_wr_data_r[21]_i_2_0\ => \cdf_wr_data_r[31]_i_10_n_0\,
      \cdf_wr_data_r[21]_i_2_1\ => \cdf_wr_data_r[21]_i_10_n_0\,
      \cdf_wr_data_r[21]_i_2_2\ => \cdf_wr_data_r[21]_i_12_n_0\,
      \cdf_wr_data_r[21]_i_2_3\ => \cdf_wr_data_r[21]_i_13_n_0\,
      \cdf_wr_data_r[21]_i_4_0\ => \pxl_cntr_reg[0]_rep_n_0\,
      \cdf_wr_data_r[22]_i_2_0\ => \cdf_wr_data_r[22]_i_17_n_0\,
      \cdf_wr_data_r[22]_i_2_1\ => \cdf_wr_data_r[22]_i_10_n_0\,
      \cdf_wr_data_r[22]_i_2_2\ => \cdf_wr_data_r[22]_i_11_n_0\,
      \cdf_wr_data_r[22]_i_2_3\ => \cdf_wr_data_r[22]_i_12_n_0\,
      \cdf_wr_data_r[22]_i_2_4\ => \cdf_wr_data_r[22]_i_9_n_0\,
      \cdf_wr_data_r[23]_i_2_0\ => \cdf_wr_data_r[23]_i_17_n_0\,
      \cdf_wr_data_r[23]_i_2_1\ => \cdf_wr_data_r[23]_i_10_n_0\,
      \cdf_wr_data_r[23]_i_2_2\ => \cdf_wr_data_r[23]_i_12_n_0\,
      \cdf_wr_data_r[2]_i_3\ => \cdf_wr_data_r[2]_i_17_n_0\,
      \cdf_wr_data_r[2]_i_3_0\ => \cdf_wr_data_r[2]_i_19_n_0\,
      \cdf_wr_data_r[2]_i_3_1\ => \cdf_wr_data_r[2]_i_10_n_0\,
      \cdf_wr_data_r[2]_i_9_0\ => \pxl_cntr_reg[1]_rep_n_0\,
      \cdf_wr_data_r[2]_i_9_1\ => \pxl_cntr_reg[0]_rep__1_n_0\,
      \cdf_wr_data_r[3]_i_3_0\ => \raw10_en_r_reg_rep__0_n_0\,
      \cdf_wr_data_r[3]_i_3_1\ => \cdf_wr_data_r[3]_i_11_n_0\,
      \cdf_wr_data_r[5]_i_3_0\ => \cdf_wr_data_r[5]_i_12_n_0\,
      \cdf_wr_data_r[5]_i_3_1\ => \cdf_wr_data_r[5]_i_14_n_0\,
      \cdf_wr_data_r[5]_i_3_2\ => \cdf_wr_data_r[13]_i_10_n_0\,
      \cdf_wr_data_r[6]_i_3\ => \cdf_wr_data_r[6]_i_15_n_0\,
      \cdf_wr_data_r[6]_i_3_0\ => \cdf_wr_data_r[6]_i_16_n_0\,
      \cdf_wr_data_r[6]_i_8_0\(6) => raw8_data_in_2(6),
      \cdf_wr_data_r[6]_i_8_0\(5) => raw8_data_in_2(4),
      \cdf_wr_data_r[6]_i_8_0\(4) => raw8_data_in_2(2),
      \cdf_wr_data_r[6]_i_8_0\(3) => \sync_fifo_rd_data_r2_reg_n_0_[17]\,
      \cdf_wr_data_r[6]_i_8_0\(2) => \sync_fifo_rd_data_r2_reg_n_0_[16]\,
      \cdf_wr_data_r[6]_i_8_0\(1) => \sync_fifo_rd_data_r2_reg_n_0_[15]\,
      \cdf_wr_data_r[6]_i_8_0\(0) => \sync_fifo_rd_data_r2_reg_n_0_[14]\,
      \cdf_wr_data_r[7]_i_3_0\ => \cdf_wr_data_r[7]_i_12_n_0\,
      \cdf_wr_data_r[7]_i_3_1\ => \cdf_wr_data_r[7]_i_14_n_0\,
      \cdf_wr_data_r[8]_i_2_0\ => \cdf_wr_data_r[8]_i_15_n_0\,
      \cdf_wr_data_r[8]_i_2_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_22,
      \cdf_wr_data_r[8]_i_2_2\ => \cdf_wr_data_r[8]_i_11_n_0\,
      \cdf_wr_data_r[8]_i_2_3\ => \cdf_wr_data_r[8]_i_12_n_0\,
      \cdf_wr_data_r[9]_i_2_0\ => \cdf_wr_data_r[9]_i_11_n_0\,
      \cdf_wr_data_r[9]_i_2_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_21,
      \cdf_wr_data_r[9]_i_2_2\ => \cdf_wr_data_r[9]_i_14_n_0\,
      \cdf_wr_data_r[9]_i_2_3\ => \cdf_wr_data_r[9]_i_16_n_0\,
      \cdf_wr_data_r_reg[0]\ => \cdf_wr_data_r[0]_i_2_n_0\,
      \cdf_wr_data_r_reg[0]_0\ => \cdf_wr_data_r[32]_i_5_n_0\,
      \cdf_wr_data_r_reg[0]_1\ => \cdf_wr_data_r[32]_i_3_n_0\,
      \cdf_wr_data_r_reg[0]_2\ => \cdf_wr_data_r[7]_i_4_n_0\,
      \cdf_wr_data_r_reg[0]_3\ => \cdf_wr_data_r[0]_i_8_n_0\,
      \cdf_wr_data_r_reg[0]_4\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_1,
      \cdf_wr_data_r_reg[0]_5\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_5,
      \cdf_wr_data_r_reg[10]\ => \cdf_wr_data_r[10]_i_3_n_0\,
      \cdf_wr_data_r_reg[10]_0\ => \cdf_wr_data_r[10]_i_5_n_0\,
      \cdf_wr_data_r_reg[10]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_23,
      \cdf_wr_data_r_reg[10]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_15,
      \cdf_wr_data_r_reg[11]\ => \cdf_wr_data_r[11]_i_3_n_0\,
      \cdf_wr_data_r_reg[11]_0\ => \cdf_wr_data_r[11]_i_5_n_0\,
      \cdf_wr_data_r_reg[11]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_21,
      \cdf_wr_data_r_reg[12]\ => \cdf_wr_data_r[12]_i_3_n_0\,
      \cdf_wr_data_r_reg[12]_0\ => \cdf_wr_data_r[12]_i_5_n_0\,
      \cdf_wr_data_r_reg[12]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_20,
      \cdf_wr_data_r_reg[12]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_11,
      \cdf_wr_data_r_reg[13]\ => \cdf_wr_data_r[13]_i_3_n_0\,
      \cdf_wr_data_r_reg[13]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_19,
      \cdf_wr_data_r_reg[13]_1\ => \cdf_wr_data_r[13]_i_6_n_0\,
      \cdf_wr_data_r_reg[13]_2\ => \raw14_en_r_reg_rep__0_n_0\,
      \cdf_wr_data_r_reg[13]_3\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_13,
      \cdf_wr_data_r_reg[14]\ => \cdf_wr_data_r[14]_i_3_n_0\,
      \cdf_wr_data_r_reg[14]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_17,
      \cdf_wr_data_r_reg[14]_1\ => \cdf_wr_data_r[14]_i_6_n_0\,
      \cdf_wr_data_r_reg[15]\ => \cdf_wr_data_r[15]_i_3_n_0\,
      \cdf_wr_data_r_reg[15]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_16,
      \cdf_wr_data_r_reg[15]_1\ => \cdf_wr_data_r[15]_i_6_n_0\,
      \cdf_wr_data_r_reg[16]\ => \cdf_wr_data_r[16]_i_3_n_0\,
      \cdf_wr_data_r_reg[16]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_2,
      \cdf_wr_data_r_reg[17]\ => \cdf_wr_data_r[17]_i_3_n_0\,
      \cdf_wr_data_r_reg[17]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_5,
      \cdf_wr_data_r_reg[17]_1\ => \cdf_wr_data_r[17]_i_7_n_0\,
      \cdf_wr_data_r_reg[18]\ => \cdf_wr_data_r[18]_i_3_n_0\,
      \cdf_wr_data_r_reg[18]_0\ => raw10_en_r_reg_rep_n_0,
      \cdf_wr_data_r_reg[18]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_12,
      \cdf_wr_data_r_reg[18]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_23,
      \cdf_wr_data_r_reg[1]\ => \cdf_wr_data_r[1]_i_2_n_0\,
      \cdf_wr_data_r_reg[1]_0\(2 downto 1) => pxl_cntr_reg(3 downto 2),
      \cdf_wr_data_r_reg[1]_0\(0) => pxl_cntr_reg(0),
      \cdf_wr_data_r_reg[1]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_16,
      \cdf_wr_data_r_reg[1]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_14,
      \cdf_wr_data_r_reg[20]\ => \cdf_wr_data_r[20]_i_3_n_0\,
      \cdf_wr_data_r_reg[20]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_7,
      \cdf_wr_data_r_reg[20]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_12,
      \cdf_wr_data_r_reg[21]\ => \cdf_wr_data_r[21]_i_3_n_0\,
      \cdf_wr_data_r_reg[21]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_8,
      \cdf_wr_data_r_reg[21]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_14,
      \cdf_wr_data_r_reg[21]_2\ => \cdf_wr_data_r[21]_i_7_n_0\,
      \cdf_wr_data_r_reg[22]\ => \cdf_wr_data_r[22]_i_3_n_0\,
      \cdf_wr_data_r_reg[22]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_9,
      \cdf_wr_data_r_reg[23]\(20 downto 13) => raw8_data_in_0(7 downto 0),
      \cdf_wr_data_r_reg[23]\(12) => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      \cdf_wr_data_r_reg[23]\(11) => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      \cdf_wr_data_r_reg[23]\(10) => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      \cdf_wr_data_r_reg[23]\(9) => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      \cdf_wr_data_r_reg[23]\(8) => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      \cdf_wr_data_r_reg[23]\(7) => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      \cdf_wr_data_r_reg[23]\(6) => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      \cdf_wr_data_r_reg[23]\(5) => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      \cdf_wr_data_r_reg[23]\(4) => \sync_fifo_rd_data_cr_reg_n_0_[9]\,
      \cdf_wr_data_r_reg[23]\(3) => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      \cdf_wr_data_r_reg[23]\(2) => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      \cdf_wr_data_r_reg[23]\(1) => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      \cdf_wr_data_r_reg[23]\(0) => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      \cdf_wr_data_r_reg[23]_0\ => \cdf_wr_data_r[23]_i_3_n_0\,
      \cdf_wr_data_r_reg[23]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_10,
      \cdf_wr_data_r_reg[23]_2\ => \cdf_wr_data_r[23]_i_7_n_0\,
      \cdf_wr_data_r_reg[3]\ => \cdf_wr_data_r[3]_i_2_n_0\,
      \cdf_wr_data_r_reg[3]_0\ => \cdf_wr_data_r[3]_i_7_n_0\,
      \cdf_wr_data_r_reg[3]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_22,
      \cdf_wr_data_r_reg[3]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_6,
      \cdf_wr_data_r_reg[5]\ => \cdf_wr_data_r[5]_i_2_n_0\,
      \cdf_wr_data_r_reg[5]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_7,
      \cdf_wr_data_r_reg[5]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_13,
      \cdf_wr_data_r_reg[7]\ => \cdf_wr_data_r[7]_i_2_n_0\,
      \cdf_wr_data_r_reg[7]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_4,
      \cdf_wr_data_r_reg[7]_1\ => raw14_en_r_reg_rep_n_0,
      \cdf_wr_data_r_reg[7]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_9,
      \cdf_wr_data_r_reg[7]_3\ => \cdf_wr_data_r[7]_i_10_n_0\,
      \cdf_wr_data_r_reg[7]_4\ => \cdf_wr_data_r[7]_i_11_n_0\,
      \cdf_wr_data_r_reg[8]\ => \cdf_wr_data_r[8]_i_3_n_0\,
      \cdf_wr_data_r_reg[8]_0\ => sync_fifo_rd_en_INST_0_i_1_n_0,
      \cdf_wr_data_r_reg[8]_1\ => \cdf_wr_data_r[30]_i_2_n_0\,
      \cdf_wr_data_r_reg[8]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_18,
      \cdf_wr_data_r_reg[8]_3\ => \cdf_wr_data_r[8]_i_6_n_0\,
      \cdf_wr_data_r_reg[9]\ => \cdf_wr_data_r[9]_i_3_n_0\,
      \cdf_wr_data_r_reg[9]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_15,
      \cdf_wr_data_r_reg[9]_1\ => \cdf_wr_data_r[9]_i_6_n_0\,
      \lsb_pxl_data_r_reg[2]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_30,
      \lsb_pxl_data_r_reg[6]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_24,
      \pxl_cntr_reg[0]_rep__0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_21,
      \pxl_cntr_reg[3]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_22,
      \pxl_cntr_reg[3]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_27,
      raw10_en_r => raw10_en_r,
      raw10_en_r_reg_rep => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_20,
      raw14_en_r => raw14_en_r,
      raw8_en_r => raw8_en_r,
      sensr_clk => sensr_clk,
      \sync_fifo_rd_data_cr_reg[18]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_23,
      \sync_fifo_rd_data_cr_reg[25]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_25,
      \sync_fifo_rd_data_r1_reg[20]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_29,
      \sync_fifo_rd_data_r1_reg[21]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_28,
      \sync_fifo_rd_data_r2_reg[22]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_26
    );
u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk
     port map (
      Q(0) => pxl_cntr_reg(2),
      SR(0) => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17,
      \cdf_wr_data_r[0]_i_3\ => \cdf_wr_data_r[0]_i_15_n_0\,
      \cdf_wr_data_r[0]_i_3_0\ => \cdf_wr_data_r[0]_i_8_n_0\,
      \cdf_wr_data_r[0]_i_9_0\ => \pxl_cntr_reg[1]_rep__1_n_0\,
      \cdf_wr_data_r[10]_i_2\ => \cdf_wr_data_r[10]_i_9_n_0\,
      \cdf_wr_data_r[10]_i_2_0\ => \cdf_wr_data_r[10]_i_13_n_0\,
      \cdf_wr_data_r[11]_i_2\ => \cdf_wr_data_r[11]_i_8_n_0\,
      \cdf_wr_data_r[11]_i_2_0\ => \cdf_wr_data_r[11]_i_14_n_0\,
      \cdf_wr_data_r[12]_i_2\ => \cdf_wr_data_r[12]_i_8_n_0\,
      \cdf_wr_data_r[12]_i_2_0\ => \cdf_wr_data_r[12]_i_14_n_0\,
      \cdf_wr_data_r[13]_i_2\ => \cdf_wr_data_r[13]_i_8_n_0\,
      \cdf_wr_data_r[13]_i_2_0\ => \cdf_wr_data_r[13]_i_13_n_0\,
      \cdf_wr_data_r[14]_i_2\ => \cdf_wr_data_r[14]_i_8_n_0\,
      \cdf_wr_data_r[14]_i_2_0\ => \cdf_wr_data_r[14]_i_13_n_0\,
      \cdf_wr_data_r[15]_i_2\ => \cdf_wr_data_r[15]_i_8_n_0\,
      \cdf_wr_data_r[15]_i_2_0\ => \cdf_wr_data_r[15]_i_12_n_0\,
      \cdf_wr_data_r[16]_i_2\ => \cdf_wr_data_r[16]_i_13_n_0\,
      \cdf_wr_data_r[17]_i_2\ => \cdf_wr_data_r[17]_i_15_n_0\,
      \cdf_wr_data_r[18]_i_2\ => \cdf_wr_data_r[26]_i_8_n_0\,
      \cdf_wr_data_r[19]_i_2\ => \cdf_wr_data_r[19]_i_15_n_0\,
      \cdf_wr_data_r[1]_i_3\ => raw8_en_r_reg_rep_n_0,
      \cdf_wr_data_r[1]_i_3_0\ => raw12_en_r_reg_rep_n_0,
      \cdf_wr_data_r[1]_i_3_1\ => \cdf_wr_data_r[1]_i_12_n_0\,
      \cdf_wr_data_r[1]_i_3_2\ => \cdf_wr_data_r[1]_i_16_n_0\,
      \cdf_wr_data_r[20]_i_2\ => \pxl_cntr_reg[1]_rep_n_0\,
      \cdf_wr_data_r[20]_i_2_0\ => \cdf_wr_data_r[20]_i_14_n_0\,
      \cdf_wr_data_r[21]_i_2\ => \cdf_wr_data_r[21]_i_15_n_0\,
      \cdf_wr_data_r[22]_i_2\ => \cdf_wr_data_r[22]_i_16_n_0\,
      \cdf_wr_data_r[22]_i_2_0\ => \cdf_wr_data_r[22]_i_15_n_0\,
      \cdf_wr_data_r[23]_i_2\ => \cdf_wr_data_r[23]_i_15_n_0\,
      \cdf_wr_data_r[23]_i_2_0\ => \cdf_wr_data_r[23]_i_14_n_0\,
      \cdf_wr_data_r[23]_i_5_0\ => \pxl_cntr_reg[0]_rep_n_0\,
      \cdf_wr_data_r[2]_i_3\ => \cdf_wr_data_r[2]_i_15_n_0\,
      \cdf_wr_data_r[2]_i_3_0\ => \cdf_wr_data_r[2]_i_16_n_0\,
      \cdf_wr_data_r[3]_i_3\ => \cdf_wr_data_r[3]_i_12_n_0\,
      \cdf_wr_data_r[3]_i_3_0\ => \cdf_wr_data_r[3]_i_13_n_0\,
      \cdf_wr_data_r[4]_i_3\ => \cdf_wr_data_r[4]_i_15_n_0\,
      \cdf_wr_data_r[4]_i_3_0\ => \cdf_wr_data_r[4]_i_16_n_0\,
      \cdf_wr_data_r[5]_i_3\ => \cdf_wr_data_r[5]_i_12_n_0\,
      \cdf_wr_data_r[5]_i_3_0\ => \cdf_wr_data_r[5]_i_16_n_0\,
      \cdf_wr_data_r[6]_i_3\ => \cdf_wr_data_r[6]_i_12_n_0\,
      \cdf_wr_data_r[6]_i_3_0\ => \cdf_wr_data_r[6]_i_14_n_0\,
      \cdf_wr_data_r[7]_i_3\ => \cdf_wr_data_r[7]_i_16_n_0\,
      \cdf_wr_data_r[7]_i_3_0\ => \cdf_wr_data_r[7]_i_17_n_0\,
      \cdf_wr_data_r[7]_i_8_0\(10 downto 7) => raw8_data_in_1(7 downto 4),
      \cdf_wr_data_r[7]_i_8_0\(6 downto 4) => raw8_data_in_1(2 downto 0),
      \cdf_wr_data_r[7]_i_8_0\(3) => \sync_fifo_rd_data_r1_reg_n_0_[17]\,
      \cdf_wr_data_r[7]_i_8_0\(2) => \sync_fifo_rd_data_r1_reg_n_0_[16]\,
      \cdf_wr_data_r[7]_i_8_0\(1) => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      \cdf_wr_data_r[7]_i_8_0\(0) => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      \cdf_wr_data_r[7]_i_8_1\(6 downto 3) => raw8_data_in_2(7 downto 4),
      \cdf_wr_data_r[7]_i_8_1\(2 downto 0) => raw8_data_in_2(2 downto 0),
      \cdf_wr_data_r[8]_i_2\ => \cdf_wr_data_r[8]_i_9_n_0\,
      \cdf_wr_data_r[8]_i_2_0\ => \cdf_wr_data_r[8]_i_14_n_0\,
      \cdf_wr_data_r[9]_i_2\ => \cdf_wr_data_r[9]_i_9_n_0\,
      \cdf_wr_data_r[9]_i_2_0\ => \cdf_wr_data_r[9]_i_15_n_0\,
      \lsb_pxl_data_r_reg[0]_0\ => \pxl_cntr_reg[1]_rep__0_n_0\,
      \lsb_pxl_data_r_reg[0]_1\ => \pxl_cntr_reg[0]_rep__0_n_0\,
      \lsb_pxl_data_r_reg[0]_2\(2) => \pxl_cntr_1_reg_n_0_[2]\,
      \lsb_pxl_data_r_reg[0]_2\(1) => \pxl_cntr_1_reg_n_0_[1]\,
      \lsb_pxl_data_r_reg[0]_2\(0) => \pxl_cntr_1_reg_n_0_[0]\,
      \lsb_pxl_data_r_reg[7]_0\(5) => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      \lsb_pxl_data_r_reg[7]_0\(4) => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      \lsb_pxl_data_r_reg[7]_0\(3) => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      \lsb_pxl_data_r_reg[7]_0\(2) => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      \lsb_pxl_data_r_reg[7]_0\(1) => p_0_in17_in,
      \lsb_pxl_data_r_reg[7]_0\(0) => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      \pxl_cntr_reg[1]_rep__1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_2,
      \pxl_cntr_reg[1]_rep__1_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_10,
      \pxl_cntr_reg[2]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_5,
      \pxl_cntr_reg[2]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_6,
      \pxl_cntr_reg[2]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_7,
      \pxl_cntr_reg[2]_10\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_21,
      \pxl_cntr_reg[2]_11\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_22,
      \pxl_cntr_reg[2]_12\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_23,
      \pxl_cntr_reg[2]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_8,
      \pxl_cntr_reg[2]_3\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_9,
      \pxl_cntr_reg[2]_4\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_15,
      \pxl_cntr_reg[2]_5\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_16,
      \pxl_cntr_reg[2]_6\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_17,
      \pxl_cntr_reg[2]_7\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_18,
      \pxl_cntr_reg[2]_8\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_19,
      \pxl_cntr_reg[2]_9\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_20,
      raw12_en_r => raw12_en_r,
      raw12_en_r_reg => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_0,
      raw12_en_r_reg_0 => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_1,
      raw12_en_r_reg_1 => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_3,
      raw12_en_r_reg_2 => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_4,
      raw8_en_r => raw8_en_r,
      raw8_en_r_reg_rep => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_11,
      raw8_en_r_reg_rep_0 => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_12,
      raw8_en_r_reg_rep_1 => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_13,
      raw8_en_r_reg_rep_2 => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_14,
      sensr_clk => sensr_clk,
      sync_fifo_rd_en_r1 => sync_fifo_rd_en_r1
    );
u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk
     port map (
      D(3) => cdf_wr_data_c(19),
      D(2) => cdf_wr_data_c(6),
      D(1) => cdf_wr_data_c(4),
      D(0) => cdf_wr_data_c(2),
      E(0) => lsb_vld_c,
      Q(16 downto 9) => raw8_data_in_0(7 downto 0),
      Q(8) => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      Q(7) => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      Q(6) => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      Q(5) => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      Q(4) => \sync_fifo_rd_data_cr_reg_n_0_[8]\,
      Q(3) => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      Q(2) => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      Q(1) => p_0_in17_in,
      Q(0) => \sync_fifo_rd_data_cr_reg_n_0_[0]\,
      SR(0) => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_17,
      \cdf_wr_data_r[0]_i_3\ => \cdf_wr_data_r[8]_i_11_n_0\,
      \cdf_wr_data_r[0]_i_3_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_23,
      \cdf_wr_data_r[10]_i_2\ => \cdf_wr_data_r[10]_i_14_n_0\,
      \cdf_wr_data_r[10]_i_2_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_29,
      \cdf_wr_data_r[11]_i_7\ => \pxl_cntr_reg[0]_rep_n_0\,
      \cdf_wr_data_r[12]_i_2\ => \cdf_wr_data_r[12]_i_16_n_0\,
      \cdf_wr_data_r[13]_i_2\ => \cdf_wr_data_r[13]_i_14_n_0\,
      \cdf_wr_data_r[13]_i_2_0\ => \cdf_wr_data_r[13]_i_10_n_0\,
      \cdf_wr_data_r[13]_i_7_0\ => \pxl_cntr_reg[0]_rep__0_n_0\,
      \cdf_wr_data_r[13]_i_7_1\ => \pxl_cntr_reg[1]_rep__0_n_0\,
      \cdf_wr_data_r[15]_i_7\(11 downto 4) => raw8_data_in_1(7 downto 0),
      \cdf_wr_data_r[15]_i_7\(3) => \sync_fifo_rd_data_r1_reg_n_0_[15]\,
      \cdf_wr_data_r[15]_i_7\(2) => \sync_fifo_rd_data_r1_reg_n_0_[14]\,
      \cdf_wr_data_r[15]_i_7\(1) => \sync_fifo_rd_data_r1_reg_n_0_[13]\,
      \cdf_wr_data_r[15]_i_7\(0) => \sync_fifo_rd_data_r1_reg_n_0_[12]\,
      \cdf_wr_data_r[18]_i_2\ => \cdf_wr_data_r[18]_i_15_n_0\,
      \cdf_wr_data_r[18]_i_2_0\ => \cdf_wr_data_r[18]_i_16_n_0\,
      \cdf_wr_data_r[19]_i_2_0\ => \cdf_wr_data_r[19]_i_12_n_0\,
      \cdf_wr_data_r[19]_i_2_1\ => \cdf_wr_data_r[19]_i_13_n_0\,
      \cdf_wr_data_r[1]_i_3\ => \cdf_wr_data_r[9]_i_14_n_0\,
      \cdf_wr_data_r[1]_i_3_0\ => \cdf_wr_data_r[1]_i_12_n_0\,
      \cdf_wr_data_r[1]_i_7\ => \pxl_cntr_reg[1]_rep__1_n_0\,
      \cdf_wr_data_r[20]_i_2\ => \cdf_wr_data_r[20]_i_15_n_0\,
      \cdf_wr_data_r[20]_i_2_0\ => \cdf_wr_data_r[20]_i_14_n_0\,
      \cdf_wr_data_r[20]_i_2_1\ => \cdf_wr_data_r[20]_i_12_n_0\,
      \cdf_wr_data_r[21]_i_2\ => \cdf_wr_data_r[32]_i_24_n_0\,
      \cdf_wr_data_r[21]_i_2_0\ => \cdf_wr_data_r[21]_i_15_n_0\,
      \cdf_wr_data_r[21]_i_2_1\ => \cdf_wr_data_r[21]_i_16_n_0\,
      \cdf_wr_data_r[2]_i_3_0\ => \cdf_wr_data_r[31]_i_10_n_0\,
      \cdf_wr_data_r[2]_i_3_1\ => \cdf_wr_data_r[2]_i_10_n_0\,
      \cdf_wr_data_r[2]_i_3_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_30,
      \cdf_wr_data_r[2]_i_3_3\ => \cdf_wr_data_r[2]_i_12_n_0\,
      \cdf_wr_data_r[2]_i_7_0\ => \pxl_cntr_reg[0]_rep__1_n_0\,
      \cdf_wr_data_r[2]_i_7_1\ => \pxl_cntr_reg[1]_rep_n_0\,
      \cdf_wr_data_r[3]_i_3\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_28,
      \cdf_wr_data_r[3]_i_3_0\ => \cdf_wr_data_r[3]_i_7_n_0\,
      \cdf_wr_data_r[4]_i_3_0\ => \cdf_wr_data_r[4]_i_12_n_0\,
      \cdf_wr_data_r[4]_i_3_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_26,
      \cdf_wr_data_r[5]_i_3\ => \cdf_wr_data_r[5]_i_10_n_0\,
      \cdf_wr_data_r[7]_i_3\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_25,
      \cdf_wr_data_r_reg[19]\ => \cdf_wr_data_r[19]_i_3_n_0\,
      \cdf_wr_data_r_reg[19]_0\ => sync_fifo_rd_en_INST_0_i_1_n_0,
      \cdf_wr_data_r_reg[19]_1\ => \cdf_wr_data_r[30]_i_2_n_0\,
      \cdf_wr_data_r_reg[19]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_6,
      \cdf_wr_data_r_reg[19]_3\ => \cdf_wr_data_r[19]_i_6_n_0\,
      \cdf_wr_data_r_reg[19]_4\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_27,
      \cdf_wr_data_r_reg[2]\ => \cdf_wr_data_r[2]_i_2_n_0\,
      \cdf_wr_data_r_reg[2]_0\ => \cdf_wr_data_r[32]_i_5_n_0\,
      \cdf_wr_data_r_reg[2]_1\ => \cdf_wr_data_r[32]_i_3_n_0\,
      \cdf_wr_data_r_reg[2]_2\ => \cdf_wr_data_r[7]_i_4_n_0\,
      \cdf_wr_data_r_reg[2]_3\ => \cdf_wr_data_r[2]_i_6_n_0\,
      \cdf_wr_data_r_reg[2]_4\ => \cdf_wr_data_r[7]_i_10_n_0\,
      \cdf_wr_data_r_reg[2]_5\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_3,
      \cdf_wr_data_r_reg[2]_6\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_20,
      \cdf_wr_data_r_reg[4]\ => \cdf_wr_data_r[4]_i_2_n_0\,
      \cdf_wr_data_r_reg[4]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_0,
      \cdf_wr_data_r_reg[4]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_21,
      \cdf_wr_data_r_reg[4]_2\ => \cdf_wr_data_r[4]_i_9_n_0\,
      \cdf_wr_data_r_reg[6]\ => \cdf_wr_data_r[6]_i_2_n_0\,
      \cdf_wr_data_r_reg[6]_0\ => \raw14_en_r_reg_rep__0_n_0\,
      \cdf_wr_data_r_reg[6]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw12_p2b_blk_n_11,
      \cdf_wr_data_r_reg[6]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_22,
      \cdf_wr_data_r_reg[6]_3\ => \cdf_wr_data_r[6]_i_9_n_0\,
      \cdf_wr_data_r_reg[6]_4\ => raw10_en_r_reg_rep_n_0,
      \cdf_wr_data_r_reg[6]_i_10_0\(5) => raw8_data_in_2(6),
      \cdf_wr_data_r_reg[6]_i_10_0\(4) => raw8_data_in_2(3),
      \cdf_wr_data_r_reg[6]_i_10_0\(3) => \sync_fifo_rd_data_r2_reg_n_0_[15]\,
      \cdf_wr_data_r_reg[6]_i_10_0\(2) => \sync_fifo_rd_data_r2_reg_n_0_[14]\,
      \cdf_wr_data_r_reg[6]_i_10_0\(1) => \sync_fifo_rd_data_r2_reg_n_0_[13]\,
      \cdf_wr_data_r_reg[6]_i_10_0\(0) => \sync_fifo_rd_data_r2_reg_n_0_[12]\,
      \cdf_wr_data_r_reg[6]_i_6_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw10_p2b_blk_n_24,
      \cdf_wr_data_r_reg[6]_i_6_1\ => \cdf_wr_data_r[6]_i_18_n_0\,
      \lsb_pxl_data_r_reg[0]_0\(2 downto 1) => pxl_cntr_reg(3 downto 2),
      \lsb_pxl_data_r_reg[0]_0\(0) => pxl_cntr_reg(0),
      \lsb_pxl_data_r_reg[0]_1\(3) => \pxl_cntr_1_reg_n_0_[3]\,
      \lsb_pxl_data_r_reg[0]_1\(2) => \pxl_cntr_1_reg_n_0_[2]\,
      \lsb_pxl_data_r_reg[0]_1\(1) => \pxl_cntr_1_reg_n_0_[1]\,
      \lsb_pxl_data_r_reg[0]_1\(0) => \pxl_cntr_1_reg_n_0_[0]\,
      \lsb_pxl_data_r_reg[21]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_7,
      \lsb_pxl_data_r_reg[21]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_14,
      \lsb_pxl_data_r_reg[3]_0\(3) => \sync_fifo_rd_data_r3_reg_n_0_[15]\,
      \lsb_pxl_data_r_reg[3]_0\(2) => \sync_fifo_rd_data_r3_reg_n_0_[14]\,
      \lsb_pxl_data_r_reg[3]_0\(1) => \sync_fifo_rd_data_r3_reg_n_0_[13]\,
      \lsb_pxl_data_r_reg[3]_0\(0) => \sync_fifo_rd_data_r3_reg_n_0_[12]\,
      \lsb_pxl_data_r_reg[7]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_9,
      \pxl_cntr_reg[1]_rep\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_8,
      \pxl_cntr_reg[1]_rep__1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_16,
      \pxl_cntr_reg[2]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_5,
      \pxl_cntr_reg[2]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_10,
      \pxl_cntr_reg[2]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_11,
      \pxl_cntr_reg[2]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_12,
      \pxl_cntr_reg[3]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_6,
      \pxl_cntr_reg[3]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_13,
      \pxl_cntr_reg[3]_1\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_15,
      \pxl_cntr_reg[3]_2\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_23,
      raw10_en_r => raw10_en_r,
      raw14_en_r => raw14_en_r,
      sensr_clk => sensr_clk,
      sensr_rst_n => sensr_rst_n,
      \sync_fifo_rd_data_r1_reg[18]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_22,
      \sync_fifo_rd_data_r1_reg[19]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_20,
      \sync_fifo_rd_data_r1_reg[19]_0\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_21,
      \sync_fifo_rd_data_r1_reg[24]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_19,
      \sync_fifo_rd_data_r1_reg[25]\ => u_mipi_csi2_tx_ctrl_v1_0_4_raw14_p2b_blk_n_18,
      sync_fifo_rd_en_r1 => sync_fifo_rd_en_r1
    );
\unalgnd_pxl_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[10]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\unalgnd_pxl_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB88888B88"
    )
        port map (
      I0 => raw8_data_in_0(2),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[9]\,
      I3 => \unalgnd_pxl_cntr[10]_i_2_n_0\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[8]\,
      I5 => \unalgnd_pxl_cntr_reg_n_0_[10]\,
      O => p_2_in(10)
    );
\unalgnd_pxl_cntr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[7]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[5]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[4]\,
      I5 => \unalgnd_pxl_cntr_reg_n_0_[6]\,
      O => \unalgnd_pxl_cntr[10]_i_2_n_0\
    );
\unalgnd_pxl_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => raw8_data_in_0(3),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[11]\,
      I3 => \unalgnd_pxl_cntr[13]_i_2_n_0\,
      O => p_2_in(11)
    );
\unalgnd_pxl_cntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => raw8_data_in_0(4),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[12]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[11]\,
      I4 => \unalgnd_pxl_cntr[13]_i_2_n_0\,
      O => p_2_in(12)
    );
\unalgnd_pxl_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B88BB8"
    )
        port map (
      I0 => raw8_data_in_0(5),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[13]\,
      I3 => \unalgnd_pxl_cntr[13]_i_2_n_0\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[11]\,
      I5 => \unalgnd_pxl_cntr_reg_n_0_[12]\,
      O => p_2_in(13)
    );
\unalgnd_pxl_cntr[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[10]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[8]\,
      I2 => \unalgnd_pxl_cntr[10]_i_2_n_0\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[9]\,
      O => \unalgnd_pxl_cntr[13]_i_2_n_0\
    );
\unalgnd_pxl_cntr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => raw8_data_in_0(6),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[14]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[13]\,
      I4 => \unalgnd_pxl_cntr[15]_i_6_n_0\,
      O => p_2_in(14)
    );
\unalgnd_pxl_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1055FFFF"
    )
        port map (
      I0 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I1 => \unalgnd_pxl_cntr[15]_i_4_n_0\,
      I2 => \unalgnd_pxl_cntr[15]_i_5_n_0\,
      I3 => comb_data_en_c,
      I4 => sensr_rst_n,
      O => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I1 => \unalgnd_pxl_cntr[15]_i_5_n_0\,
      O => \unalgnd_pxl_cntr[15]_i_2_n_0\
    );
\unalgnd_pxl_cntr[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B88BB8"
    )
        port map (
      I0 => raw8_data_in_0(7),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[15]\,
      I3 => \unalgnd_pxl_cntr[15]_i_6_n_0\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[13]\,
      I5 => \unalgnd_pxl_cntr_reg_n_0_[14]\,
      O => p_2_in(15)
    );
\unalgnd_pxl_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDD5"
    )
        port map (
      I0 => \cdf_wr_data_r[32]_i_12_n_0\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[1]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[0]\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      O => \unalgnd_pxl_cntr[15]_i_4_n_0\
    );
\unalgnd_pxl_cntr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \unalgnd_pxl_cntr[15]_i_7_n_0\,
      I1 => pixel_valid_c,
      I2 => \cdf_wr_data_r[32]_i_9_n_0\,
      I3 => \unalgnd_pxl_cntr[15]_i_8_n_0\,
      I4 => \unalgnd_pxl_cntr[15]_i_9_n_0\,
      I5 => \cdf_wr_data_r[32]_i_7_n_0\,
      O => \unalgnd_pxl_cntr[15]_i_5_n_0\
    );
\unalgnd_pxl_cntr[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[12]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[11]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[9]\,
      I3 => \unalgnd_pxl_cntr[10]_i_2_n_0\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[8]\,
      I5 => \unalgnd_pxl_cntr_reg_n_0_[10]\,
      O => \unalgnd_pxl_cntr[15]_i_6_n_0\
    );
\unalgnd_pxl_cntr[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"031FFF4F7FDFFF7F"
    )
        port map (
      I0 => \raw10_en_r_reg_rep__0_n_0\,
      I1 => pxl_cntr_reg(3),
      I2 => pxl_cntr_reg(2),
      I3 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I4 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I5 => \raw14_en_r_reg_rep__0_n_0\,
      O => \unalgnd_pxl_cntr[15]_i_7_n_0\
    );
\unalgnd_pxl_cntr[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF8FAF002200AF00"
    )
        port map (
      I0 => raw8_en_r,
      I1 => \pxl_cntr_reg[1]_rep__0_n_0\,
      I2 => sync_fifo_rd_en_INST_0_i_5_n_0,
      I3 => pixel_dn_c,
      I4 => \pxl_cntr_reg[0]_rep__1_n_0\,
      I5 => pixel_valid_c,
      O => \unalgnd_pxl_cntr[15]_i_8_n_0\
    );
\unalgnd_pxl_cntr[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00080008000800"
    )
        port map (
      I0 => pixel_valid_c,
      I1 => \cdf_wr_data_r[32]_i_24_n_0\,
      I2 => \cdf_wr_data_r[32]_i_20_n_0\,
      I3 => raw12_en_r,
      I4 => pixel_dn_1,
      I5 => \cdf_wr_data_r[32]_i_18_n_0\,
      O => \unalgnd_pxl_cntr[15]_i_9_n_0\
    );
\unalgnd_pxl_cntr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[11]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[1]\,
      O => p_2_in(1)
    );
\unalgnd_pxl_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[12]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      O => p_2_in(2)
    );
\unalgnd_pxl_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[13]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      O => p_2_in(3)
    );
\unalgnd_pxl_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[14]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[4]\,
      O => p_2_in(4)
    );
\unalgnd_pxl_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[15]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[4]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      I5 => \unalgnd_pxl_cntr_reg_n_0_[5]\,
      O => p_2_in(5)
    );
\unalgnd_pxl_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[16]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr[6]_i_2_n_0\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[6]\,
      O => p_2_in(6)
    );
\unalgnd_pxl_cntr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[5]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[4]\,
      O => \unalgnd_pxl_cntr[6]_i_2_n_0\
    );
\unalgnd_pxl_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[17]\,
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr[7]_i_2_n_0\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[7]\,
      O => p_2_in(7)
    );
\unalgnd_pxl_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \unalgnd_pxl_cntr_reg_n_0_[6]\,
      I1 => \unalgnd_pxl_cntr_reg_n_0_[4]\,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      I3 => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[5]\,
      O => \unalgnd_pxl_cntr[7]_i_2_n_0\
    );
\unalgnd_pxl_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => raw8_data_in_0(0),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[8]\,
      I3 => \unalgnd_pxl_cntr[10]_i_2_n_0\,
      O => p_2_in(8)
    );
\unalgnd_pxl_cntr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => raw8_data_in_0(1),
      I1 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I2 => \unalgnd_pxl_cntr_reg_n_0_[8]\,
      I3 => \unalgnd_pxl_cntr[10]_i_2_n_0\,
      I4 => \unalgnd_pxl_cntr_reg_n_0_[9]\,
      O => p_2_in(9)
    );
\unalgnd_pxl_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(0),
      Q => \unalgnd_pxl_cntr_reg_n_0_[0]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(10),
      Q => \unalgnd_pxl_cntr_reg_n_0_[10]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(11),
      Q => \unalgnd_pxl_cntr_reg_n_0_[11]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(12),
      Q => \unalgnd_pxl_cntr_reg_n_0_[12]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(13),
      Q => \unalgnd_pxl_cntr_reg_n_0_[13]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(14),
      Q => \unalgnd_pxl_cntr_reg_n_0_[14]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(15),
      Q => \unalgnd_pxl_cntr_reg_n_0_[15]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(1),
      Q => \unalgnd_pxl_cntr_reg_n_0_[1]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(2),
      Q => \unalgnd_pxl_cntr_reg_n_0_[2]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(3),
      Q => \unalgnd_pxl_cntr_reg_n_0_[3]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(4),
      Q => \unalgnd_pxl_cntr_reg_n_0_[4]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(5),
      Q => \unalgnd_pxl_cntr_reg_n_0_[5]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(6),
      Q => \unalgnd_pxl_cntr_reg_n_0_[6]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(7),
      Q => \unalgnd_pxl_cntr_reg_n_0_[7]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(8),
      Q => \unalgnd_pxl_cntr_reg_n_0_[8]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
\unalgnd_pxl_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => \unalgnd_pxl_cntr[15]_i_2_n_0\,
      D => p_2_in(9),
      Q => \unalgnd_pxl_cntr_reg_n_0_[9]\,
      R => \unalgnd_pxl_cntr[15]_i_1_n_0\
    );
yuv_422_8b_en_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47440000"
    )
        port map (
      I0 => pixel_dn_2,
      I1 => yuv_422_8b_en_r,
      I2 => yuv_422_8b_en_r_i_2_n_0,
      I3 => sync_fifo_rd_en_INST_0_i_1_n_0,
      I4 => sensr_rst_n,
      O => yuv_422_8b_en_r_i_1_n_0
    );
yuv_422_8b_en_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \sync_fifo_rd_data_cr_reg_n_0_[5]\,
      I1 => \sync_fifo_rd_data_cr_reg_n_0_[4]\,
      I2 => \sync_fifo_rd_data_cr_reg_n_0_[7]\,
      I3 => \sync_fifo_rd_data_cr_reg_n_0_[3]\,
      I4 => \sync_fifo_rd_data_cr_reg_n_0_[2]\,
      I5 => \sync_fifo_rd_data_cr_reg_n_0_[6]\,
      O => yuv_422_8b_en_r_i_2_n_0
    );
yuv_422_8b_en_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => yuv_422_8b_en_r_i_1_n_0,
      Q => yuv_422_8b_en_r,
      R => '0'
    );
yuv_422_8b_en_r_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => yuv_422_8b_en_r_i_1_n_0,
      Q => yuv_422_8b_en_r_reg_rep_n_0,
      R => '0'
    );
\yuv_422_8b_en_r_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => yuv_422_8b_en_r_i_1_n_0,
      Q => \yuv_422_8b_en_r_reg_rep__0_n_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reset_sync_blk is
  port (
    ppi_clk : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    core_clk_in : in STD_LOGIC;
    txclkesc : in STD_LOGIC;
    master_resetn : in STD_LOGIC;
    rst_4_ic_pc_ac_seq_in : in STD_LOGIC;
    sensr_rst_n : out STD_LOGIC;
    txesc_clk_rst_n : out STD_LOGIC;
    ppi_clk_rst_n : out STD_LOGIC;
    rst_4_ic_pc_ac_seq_out : out STD_LOGIC;
    core_clk_rst_n : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reset_sync_blk : entity is "yes";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reset_sync_blk;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reset_sync_blk is
  signal \<const0>\ : STD_LOGIC;
  signal u_reset_sych_core_clk_n_0 : STD_LOGIC;
  signal u_reset_sych_ic_pc_ac_n_0 : STD_LOGIC;
  attribute DEF_VAL : string;
  attribute DEF_VAL of u_reset_sych_axis : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_reset_sych_axis : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_reset_sych_axis : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of u_reset_sych_axis : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of u_reset_sych_axis : label is 0;
  attribute VERSION : integer;
  attribute VERSION of u_reset_sych_axis : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_reset_sych_axis : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_reset_sych_axis : label is "TRUE";
  attribute DEF_VAL of u_reset_sych_core_clk : label is "1'b1";
  attribute DEST_SYNC_FF of u_reset_sych_core_clk : label is 2;
  attribute INIT_SYNC_FF of u_reset_sych_core_clk : label is 0;
  attribute INV_DEF_VAL of u_reset_sych_core_clk : label is "1'b0";
  attribute RST_ACTIVE_HIGH of u_reset_sych_core_clk : label is 0;
  attribute VERSION of u_reset_sych_core_clk : label is 0;
  attribute XPM_CDC of u_reset_sych_core_clk : label is "ASYNC_RST";
  attribute XPM_MODULE of u_reset_sych_core_clk : label is "TRUE";
  attribute DEF_VAL of u_reset_sych_esc_clk : label is "1'b1";
  attribute DEST_SYNC_FF of u_reset_sych_esc_clk : label is 2;
  attribute INIT_SYNC_FF of u_reset_sych_esc_clk : label is 0;
  attribute INV_DEF_VAL of u_reset_sych_esc_clk : label is "1'b0";
  attribute RST_ACTIVE_HIGH of u_reset_sych_esc_clk : label is 0;
  attribute VERSION of u_reset_sych_esc_clk : label is 0;
  attribute XPM_CDC of u_reset_sych_esc_clk : label is "ASYNC_RST";
  attribute XPM_MODULE of u_reset_sych_esc_clk : label is "TRUE";
  attribute DEF_VAL of u_reset_sych_ic_pc_ac : label is "1'b1";
  attribute DEST_SYNC_FF of u_reset_sych_ic_pc_ac : label is 2;
  attribute INIT_SYNC_FF of u_reset_sych_ic_pc_ac : label is 0;
  attribute INV_DEF_VAL of u_reset_sych_ic_pc_ac : label is "1'b0";
  attribute RST_ACTIVE_HIGH of u_reset_sych_ic_pc_ac : label is 0;
  attribute VERSION of u_reset_sych_ic_pc_ac : label is 0;
  attribute XPM_CDC of u_reset_sych_ic_pc_ac : label is "ASYNC_RST";
  attribute XPM_MODULE of u_reset_sych_ic_pc_ac : label is "TRUE";
  attribute DEF_VAL of u_reset_sych_ppi_clk : label is "1'b1";
  attribute DEST_SYNC_FF of u_reset_sych_ppi_clk : label is 2;
  attribute INIT_SYNC_FF of u_reset_sych_ppi_clk : label is 0;
  attribute INV_DEF_VAL of u_reset_sych_ppi_clk : label is "1'b0";
  attribute RST_ACTIVE_HIGH of u_reset_sych_ppi_clk : label is 0;
  attribute VERSION of u_reset_sych_ppi_clk : label is 0;
  attribute XPM_CDC of u_reset_sych_ppi_clk : label is "ASYNC_RST";
  attribute XPM_MODULE of u_reset_sych_ppi_clk : label is "TRUE";
begin
  core_clk_rst_n <= \<const0>\;
  rst_4_ic_pc_ac_seq_out <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
u_reset_sych_axis: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__2\
     port map (
      dest_arst => sensr_rst_n,
      dest_clk => s_axis_aclk,
      src_arst => master_resetn
    );
u_reset_sych_core_clk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst
     port map (
      dest_arst => u_reset_sych_core_clk_n_0,
      dest_clk => core_clk_in,
      src_arst => master_resetn
    );
u_reset_sych_esc_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__4\
     port map (
      dest_arst => txesc_clk_rst_n,
      dest_clk => txclkesc,
      src_arst => master_resetn
    );
u_reset_sych_ic_pc_ac: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__1\
     port map (
      dest_arst => u_reset_sych_ic_pc_ac_n_0,
      dest_clk => ppi_clk,
      src_arst => rst_4_ic_pc_ac_seq_in
    );
u_reset_sych_ppi_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_async_rst__3\
     port map (
      dest_arst => ppi_clk_rst_n,
      dest_clk => ppi_clk,
      src_arst => master_resetn
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
ks7LCeNbTGYKxvGERkuRn/kgOGeZjE9CO59tkTiX5yL5/GG3v+/Uq55560TjIdAA26vD1HgtuISA
nJHw9l/abA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
DqrovSRJk/VcirDhNt45vZmkehPY/pK0R7/taf6lcRhZKyz03P+ScC8fZ/GhmSREJiuOxDMbXEjH
Du9RnVYYhulgw9thkUInLkN1C5JEEF8GIVsukc+LNqYQ/eGAmY9PyFH0nH6nTjwpAYhq+nsuCC2j
4TsA/bSWHit+THjXOGo=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
S0+ncPFDdfunHVwbMKO+AG9vJB+FUvoPot88lJ+cnj6k2WPn9kWnO41scA3AxQGgVbOzlnYcZ2+K
azc/Why75/XRT763z7cKaOmcKAg8bPIvJ9XZ4vLM9PY4vmiMsAYMEdkG8Y/wsvMcoWxrAXfP/ZYX
fFxWMXfrin0hvKSXPUx3rHesfbey4ntaZ42YSufRJT/WDeVfEGComnEHZMn5NDSlxOZGEk6Cbsw7
HnD7h3+TagYG7dhmpv/LWw012bynz2mgq/CyUptce2j3kdI/CJkFIk9jjBlJjmzBGLFz41l4XNYV
N1R7uOxCqH74rjOUtEkXWAWiwl6zqafww+DQYA==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
uku/NS1/XvWFnz9DsLkYMqJBildhOI5uKdLMHab8Imcpp3HUGWRRtYTVsD568zUEVqGb0LEemWnF
1BiMFIx5K/U0mKNQlzSEwoQFPjRoWtTkWLSgZ1sbS0zk7srjr0rRyYCvSSZOe2BSZapPjDG+XWuH
x8OSVh9NKdcExHOr7pYSV7uwWYFLO3WdlWRadFTl+824TPzeASGfStE/q6WwqBxVWHU8muhi620w
jb/XUenp5iorq/R7kXQXP/pioDeP7Z9UXnvpA6lYrkAG+ElRVCOgJ65UZjkJ5xHTb2M6+lGVHFQw
er0R0hsm5XKMxqdhiTtWz4LPAjdK6D0W/4sZhw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fo4I65SOl3gXLgCteynQjYhvAsjlTHd1Qej64vK26RwWZLP8c+yEimSeqMaRRNNhyZ5js9S/mWHt
8WXZ808SVng0UcOnTBu1F7ihEdkJn6xJ1CQzChhh9KXjJWLNxWTiCBIYNHgCpfM5Cegnbq7GKHiM
IsbCiH1nQqIh5pX/lws+PSrY6CMpJgCsMoE4AcXvO1BwVqdXV6YDvpztVUUes5FW346EjurBryMH
3nJNVy1E5NOIl78mMr4ABVINgrY+5z+XdBffEhBOLc7FElWQ+0eWpnyxkQ/mmEVDuHklWCuqWPwP
dPpmE+tMmXKUC9S/SxVN6OAzQCbZf6NF/Q/c1g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FeMaqaveI9n40KaSWGV+sD8x9nhUmB/mijG78Frr1Qc+0hrRAjJ/2VOicQp4OFiJDgQWRkLyxl1B
rsPcu0q5LaSSZpi5oDjVdpV5b7+NsdCsgdbmQjMYD4VQhFReb6RtpIhSiZySDM7ibFgZarQfzTPW
siL1V0Iaiu3WAa2f90M=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BVrvRDsE9s4j+KPLLMw2GTx4ciIqjzp/2TQbp15m6dqaH5yQFyfvoT+tBTjWvZjOB/1loUH26x97
O/eXTJ0bDUnVRUax4MyqSPaTDXlNSPvbV9w2Uu1wl4CBuwjFWWC6aF//78KA8dtUl8h9DZP7b9Yq
09yYHSwtupAflyzZy22pQpAm03VM92j9q2we/0vCk2e0k6Q9EgDtwF7Q8hhLR1UwDWpsIFoaq+Gq
JvIjKAAauDDbN/l1XUDGvNVp/fRk/gVjwzszQfFvito04kBonUkquj7rX61Q0AjPPHzOGVrlK1XA
mmml3t50lI0paCvLwF2CUAgAiLRT362o0+97qw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
q5tH1RFwULdUBTpZvaSABnDaAiopTQCFhOWVk1J6jm7b1LkP08ssLUTJi1Y3Of84YV0WSLQtnCkD
o0BQAg+dM/fP5N1tIv6r8MCqBiCxe6SUthQFtakX/xI3isOPsnlhxxLDF0kQACQa7KkJNaBPsM5T
lrd8mXIsBBYhF7YpYAGeBRI44VV8zqo72NlI06GToN+qHx0j3M7KtX5NihOLM5suZfyotMbnG/hl
I9XHS1NaapVyJkRUW8US2pLuGhdikICqCtFkZr8+1ngfct+Lex1q/oLT8YV8vO4Kd80KNVKoTXhI
70ID1Y2+02EI0Qott3D29RBCfAARU3Ay++mLzg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dcSSF6a38FrDHtI7qtQPddznwYI7USskEWzORfI/Z4VLskqxyZBoiS94twhYupnYPC57GqoqsuAq
tJ9Iwhc005LJdq2GitP4RMjANb+h1Ag6z5W5dngIIo5hP+z943eU1cAehTJWqTi4lTp8S+m/ml6P
5ODDa/pdi/Sc/TblA2AGXn50Xm6KdWVjw5maN1Gk5QwM8Y7/BfxTd1ePi2EcumexE+WE8SEFP62v
wn035EwzjKV1Ef8pwg4gPtIVqhCSyF3yts/WFPBJ82+b+ueWnGRFll8qGqIVxJIA3nJqqQ0BMr9X
TJjDt+7Tep6x+sF4UsPAU+t0OqWzGlCmpsRNsQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qx+oBBmbLrnUbO6VRs++arxcVuzAH06I/hqHUFhFkuWqvi8MS18nGhFk5eP/w5DncHQ3Z/t8IpkI
RHsHxHBHMxYKKTE/nCunKPT8z4lORytIyVXWzxC8gJA8Krqe8X4JvePgWpE96+FZY9kG6HRMlAwI
W29vJZ+XE8GGnguYVXq7rCIq2J/KE6TF1DR+kg1HY+eHjYCs0+Knf4YHA/5ce1+l1ul8TcRXwJO3
cj2EVqQlz91atgFZujT8sPXMH2uri6exlHOKUW9rBqxEanIYSm2pyuzpNTCcFclSJbm/TzggSxbn
CwZgQ+05mvdT2PK15fCtKi7f8U+/FXmSKhndpA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 13968)
`protect data_block
B1zT372HeG65DVH+MpGElpmFBnK5Mi7WOjUndpLhqOX8KV/KevxbwgkZS7G2eMZtLv5tBMviAZhD
A7ogYuiGKsGPlposIM8ICsNGpZ3bbnBkbgI1PwM01JzkaCmKl/AhkOvKpSpoYBh76B2yvuz/HKXa
/uVimaczguEvYaesjtPP/ZsJY097ObLQ8OnRWL9fund6QE4wRHf4P93yRveiSja+3ap4/4rk71jX
ks1/mW6ZpGVnJX7sQscLZQ2c8YTax69JWJMR4FrEnHfgVW206564+oR0NdZOBuHq/1F0LBv36X7c
2F9skMNNiWZy/LP8twSsx+VngJFPYX5PYIybs04775g9fwn4lYEzWw5CfKfOJUtlOBKPcmL8dSYB
s6B2QHcerZRU8A/iAcl4UaRKDCFLTJdPfZFvvExPKzVS6MkP3jNP8wVYsvlYHA+OKQIb6+cN6gVf
kq2BP53HvRGpMsjCnOkF5IjHYbirqwF8W8P8h12mRNKpzG1GwTqAC8Bjp4TTs0sQOHmU9TCOxJG9
uCj5KFO2vgHqv82CydVcCUxUBx81g6NviyE+iyAPtBwOvcyUHQq9pG8l2095CioDa6k4bLj0B/7c
YDhHTm2iabpW/wj94xJ4xNFg58bgBJtCCftotjYXnR7C6GydkSWFeJCJTbdKKidt97LxtGhrs7fz
OUhaKFXhLMkFNRfSGb9lEZaK1ZBfftDydYznbLb05/kNchxRAKZG3SH814IPzFIdu29Rtqs8cql6
NYAfE5l2xBUtsCwDBpbQoisbDNmjPU0wlv1Cm44yRY+fC2+4vDydQn9C4bap+DSE2pDsPDJ/UQbK
+0G1162584cUNOGeJRD8i3bg3hS1Kll960KV8cHjME9qMhxmTqLhJDft1DwHNYM7+SY2cJtiVkWc
D9ISyvlGWeMyznyeh0vQOi1u5xaMsI1dMm88L0Xfq0xIcBTn3Y2K5PxeiMFZ1gaXrF2GeJJXSlBM
fC05NqX7H+suSbvU3K19LJN8GVBSbAousfYZhCSVQTxI32MKENL/T0OMr84daBJtFUuhS0PKthFm
kOlGKC9eWyNJrKQmGQbDg2ASwAE7MZFxXF8cliB7QCtLSJAwNK99blvy/j/MMT57gSssnTRQcJmc
l78mMhsfOVBCe21tFpaNyKIBkVV33ladjt2JNdMELT36jhUKlKdnjfDuIPAAQK9Jrsd9HfhMSAtj
P7eas/gU2MrVqaKdXMwq178R1oTkTwa9nw+UO3SSoGD1znziBpqr5TVLUqJFIdJFBbscJgbklls8
RaZlIq0Ab/r8O+bldeuVRN5turKdUsXrmV4VL86hX4+chKhutQsLmx//6qA6SmZG+4JZZY69Y+pX
QOfJT4w/sj2b71PYR74SCuKaUKZ9sjK4n7/5G0aIoG99lghj04GSqdHOdp7FfGA6j8+DeR8lxM8i
25H8Vm/1zS2s0nkrTDH3QvDgjyjABgKOOOR+ZLybNrZ+sNGlC2DPs7PQSdEjGsb+IlzYTtFF8CRw
w3xU0dQkg6TPyTpH/bBuiJIDc3f05TxupesA4/+q/ekOYeTVtp/OuW4SpCFmdaykXAWRSkCRjM4X
w7SjOWxN2juEV5Ov8tflilAR9gAEAEPwjMoTLGKxyLROD6ENU+HbPlud+Ia7k5365i9Wep/XL1Mx
WpoS2+IczexgkGoP1nMNG7TImwqFAdxZsPeA+9osX+9L4t8tvqMWnZOeVDlPWWRgBaGbw0b4diBY
sEVC0uaHcKmbmtRVXvDx3yxdx4P6pSutKzb90Ft5kYLwc/Dop/v1JYLfp8wDsOIuWhUXz+cjjujZ
kZD/SwTQE1erMorg7FZ8IVCdXaSMY/BXjUSqqwBoe/XLrRM8zOfBVSPk02kYTgaPrIjyX3TfDqhk
paToKft+HlQXUOhGWIg00nhu+yaOBe9fQX8XqcLCSxbpvmJwe+12XqnzaHjerLC13kb5K2brO2GY
gPtlgkGBmwZgiAR6ifccrRQeLQPFn8WqEtIQVh1db1Q2J0+nyWs4QJVHNNt3EwlooeupJMzYJ6Lz
01TOZGGfIkYG40PYSyJPEa1tR+omPZ8gqCj3TC+MVpXuQcphnDJ3GYfqrgU+nOd/zuNrRHS3k52R
bm8ANzDqqcMMMbVnuSs294LpVIC2MU0iVkUadYDELWJYsyqYNIri5sH7qyttb0Vbz2Gov3ZYmOJB
ZFsQw1nv4NNpAqbArjvDI+b4Awa+wTKlZbfxGU1nM0IE8AwLP6ozYa3jcIGm9ZQVZPDLwNrM7KgA
hM32m3GFB12zMyX5bwVg0tQiiQ+9MVVDEN5qATEajcsVLTRHqf05dYaORqEzn6fSp5AjGqIlLrql
7jA+ieOhT3lwmkRJcLyNxSF+ntwLcTMCJ8+Dh9ma2RzwRPpzL7fdpqHwUf3n7GZmoeui7tC/5Kup
jG/OprY8uvT5lBX9HDLFPbrUHX2JyYOZLYtBXmZHcDC2iMKyMEhE5yjiDbLdc7ulEr0nFmCiZYIZ
MVLt3pG93kBmUBrBllbQrBfU7CJlTlbG2jnJI+Tfijb8KJsoC0VLJaRyGTe3uG+SrvhP4JlQTSqx
ngGhmPHBH6qq20VCjRoKqQ+2dOtuv/q0F5C9eYhOiS6PHWxu2bMORTxnx/QwxtSOrjgsGm9ktXCd
OFJ70BDGAHJhzWnrxyx/ULoNopRwoIwtr3+Q2uCGnkB7CwrJV6TltI7K9Lr3okkm+WfB7Xh2BqSj
mfqoK3ikElbeNq6rxGONByvIi+ksrBRb8sjI5NUsaXZ8BsGJO+o4X1x2vrSDyFazLTREsLcxcoIT
HWEnFbZrFA5EfVZubuVUybl2+jNZTp5FFzmVofq4yeZl68yAG2nZeDcfMe0J8W8D+e9EACa1XSjN
xvC0WW4wiwqNV0OXYMHeL9tY0fg6ZCycpvOZswS2MYhIDMt5fvVvDFflaZEi1sf6K12GuCA58RoZ
qvpqeMXPgSB7OEEcnVzluX+LPS4qPv73TZFhZXWcQheB52TxmiXPkaP+Yewb1aaZVpq75x9DMdo2
xSuTT3PIhvw5RYxrIQx160o5uDbXxMewo66N2m/m6ZwxlIX68UjT2l4S02n1TIaDRv+bv98d6D3+
IIXK7CqgdOyZue3DG0uUN7+DxFey91esFpo3ctlg2tvOMZhbXukxe2sPNTAeHlSRFIPRza+TY/Aq
F0mYqsAtXyiRumLfSTPdUhhaFm7gKKMxngueoIe+Rp0skP8xQm0KGgMakM5HofBxy1jj0LRTH8XG
QHdmwQRikziYMcn9waMkV/DYDt1O1Kpo6Vo2zWIHrbZIv9gcDWlLMLJpdRKKhAnalEpX1Niwfdca
VASqzPpB4NpySf9oIrNNAxfqmOr6H59zIMXiMjppRB5uD2B2TEIC1Rhy16mzi5bKPS75i/0LI9BN
Fa2jdm7iMo+iFxLCFLOR7OTn+gb5BRm7SWEf0SMHZHxQP4bS2HqTugnbqZrOEPgNYTNCKKZF+wwB
B01EuPLnSNWzEAIBGmo2sqQCApw7xopwWAlHAEOc7N9euF69aFrhGCf210COVAP5zce/1sRhhB90
FxZyC9A2G57/FocbVtLJwye6nWfL+vzMdnoj5JPvy7loObIOOQ5BXCpXlqMjI3bk9X3o+1Hzf6tn
jwGoMiR4w+hNtVmfYd2sqZMyvCKFJq0HFDh++bp5tG3NXtQ+WNxEt3qqRngFv/nD8pw9cFH+FAYc
yskzx1ZFsftd7fY3AedTqVBQwiV6LQGCUWao2DZDaJ2sfmSCZ0IH+sIxmZ2OL198vxyYTCDCx70J
6NyPuvyj/YlWddW/ENw02+d4vV2VwZP8w8oUE9VRMoG8aYJkYxlNvPYfTVC4N48PW01poJ1ts5/C
NoYb7sCazLboGzqQ7e+wNP5qvssNSRrEhQTr+DOSYSsz3NcjAPK84lOs9c9JN64UtY3jTd7jmjDn
2xOQstJhXmyjqgReDJRfGRAv0QjIkpYQsvK7TqArnxiq3tRC05li36Tcn0QTJn114+tMqokJnJwM
tW8o0QNgRHHjOroKEf5ffreVHEy/MvgRBgBeR5WwDFKysew/V7FzKCyxUiaxGVjMzKR8U1qqWdHI
bMSfH73u0aLK4RNr5k0pKs+y/m3ISqJy3hOQtPXxsJ37MyVgb45cNGBKsmIPWolQp9PvbA776kND
wrE3wbZhUBsndgNRmYnEAl8fDFz/eCYYNVbXGHV7UZSEhWWhxdjlh1gVbqNUUMVYefMRYcp7VyOY
51nNicxriCRkRNC8Kfk986ahYF2eZtXsHCbcoLlRMEWZHP5SDHf5sHRwZYSTsShi/i55BpN6B3+f
Nqr/+xs51QYK6aF/+czQTuzZ+dOUOJ1aecN2ruKMxLxiZZRZ6TVgE8UAWtqVZ9fcdNqqVCbdQs2u
74FK9AWIJs5H1GqntTJ4nvL7gEGv2uF3C0p6egC0wMB8qWDo0U2VTl1v5Kg1Qql+fRGzFribUSO4
uEi5Nib74JREt+QxinFYV+URJo0v59L0cuQEZr2s9hSxxD8Uxz9F9AobGIbVXCp2INIEcscP+zyw
uxnXFgXiaMoAF7Ac792MPgx6TLK+XTRN2XejJc71QqN282sj1TCFasOfP/7PkFpGJaDS0q/Ca4Fq
TAcY6ghbx2CqDsll98AHmGR5UFwYAuWs5Z/762P3TQy3yhk+QWvYlBjqFO/J0PWqMiwoDoG4CwmN
evDAnnAaL5yAz99KPjdel8ltlAfUoyQPrn4hofJjXSIsG/j17ohPJ/sMCIJ8doAZkWKsm8ckpMdv
kcMbRQCUgYeBONrs1Up9fwH10S9/D2wsni1T1X/0YjwuvAzl2msqhR2nPPEYZQwDyXspY2cYE4+G
5gsQ2jrvNa+7QBSsJZ/WLMG9Z2ndsOmcnTUtUF0PX5fJEcQCGmPVPdGLXW45XARQO+XAM4tGsOnJ
YkEP9YA6q/wAHKu1CitAynVDT7FOJGQQGJRm9TV/riy8D9M/xFsG38ywY6g4+GYtVR7xMXKztI3k
VXE0ZtBts1lGA2164rx2N/7irglkz+vh8B+CXPx3VyUtVJWywGLBQr9Ng6lFDVToHu/aR6ziUgnD
Qi/Nem6RvYp5RutgWTnfTmO0VWJXJmhQlvhJTYI/KsysSXk53WYe9mks9slcxgR/nWbpzM/G3FeL
5EjKhMMXc5hTlT2Zxrl9FcvdmtDz+gupXNP0WAsUHgh/s3USAhCZjLPTaMDUgvBfje0tGUckZU1U
9qb3zICd/Kt6oH4x8TVyYugzhHyT/wDUkz9lvPsMnXjwtBI1AfQaNm8i75YqBeIKMNTloT/Itw5u
uelFf864Eyl6WLuzlc8Ol0w5N7V4kQf5jp7atGDvxHiat92i1NNem3PPOrbIm1zJb7PPH/fsEW/P
vbBT4r0ziuDS9wekFZbM8WQZAPaFBGoZSvy7Oq1QvbrwtDyQBYGAsdZx25ATZnMEoFeSdMjEIO66
PFpfJwjxSUQiiuhnixHyhqsVdHlmtfqep5YN1jDeE0SqwtoDO0pJRREimjpm8td06Z9oakcS8mIL
4I/+CBSqPKj9+QGpQrR+lDYwVtdVMgW6oibNTd9yJdPB5WZjufQobfCncSGDBoLQ3WfQHbisAs24
VHpVTJXFtQwyBF3Iqrpp+6iTlIEannMdSeIzI3xAhfm7dO9a1Yfuh9kwISW0dFspZy+HOsrTpmRy
1KyhoEfbzcA8dAnAVqvGhBegWFk8TEHFWxIuyuhMcZI2OM9l4ug8X8NpU1ELmAYc/nAJrUEbsphx
ZKzcRD8AYBsIeUSQARssZmVhABWt2Hsow6G4tLYufI1slnZu7xRAItR0Sgabu1CkJ9ePP7HQWTYE
I6M6c2zRKvG3VvYzXdYkxkOZ6pmgvgt+WArlX6LJgo82phFwd5Q39RW4WaEOcpjgbPHBAUAtNMLv
wm2RUu+kUCO9/1/Yelw8fdozBDiyf8qgdBUZwAYc/qONd1jIam0FE5MtRa8UMbsafFKmIIDKdY/o
vqiqRQenYn08AJeNcTxuYK3OMbnpWgkjoRxiVgwo1FNQnbMXjrhaN0i6Qbn0Ach9wdDuKe/nxx9w
lerbTL4x1MPTs35eaXnUJDKG6jgm5VQN+v7QX6JmGiSpRTki9Vg+paoiN4qjb3J68kkb6H/kAFYL
PEiEYENABFi7D7DL43ipLzE6P3XH4q5MskObFmmZPfLixGoZhbhEe2WwIHv4OT48o2FlM3SZgnX6
GPzC/mO0WUXjOayKX8tsCxq26e1IZ/jghRlm4xhP4Gu2mMTuXdyAfc0bIWRcRQAPmqqjNd0Iky5s
b4QwPYuPTPZDZp1oz57OxIKAo1erhN3Dj3DgCLG9TIpG1yhgsXGgMaXEHU5VoXTdAuvT7rsOSmz9
1k6Uh1JQnLa3d+GWqwGEJ7JRtigHUbkxs5lVEBDMVemDgewghoavFenoTqQpk/R7xImT90Vf+pFr
rZ6xfKo0s2UuTY9k2lLHdFL62pMUmjB4vM6Q98Lgg2BsARYQ2W8I3kC+rR9oDWILCdpwlFyBbL67
MxnAdrI+/XWqsPvDBf93CfoHYSxOV0ynQLYL7og3nym0GSq/E8FhzYThTIdPqVI6Ikc+xNRbpFLo
DXobwL3lFl8zKokUEDoJ0cHjg62jL5OZKg91DGYq9jwlYSK2c19dMhWnksUCGZWgiSFTLzlu+pm0
FyXw+aBl2CEzOm7k0A0HtMqcv4RE/b3BSW0JLQy7cgqG6ry7y6sGEPF5nZBJDtJEd0K3G9bT0sEo
zx64RJ10DRoJROvFpQm7nKrq/InfbP0zwpZFtdinNRm1TNJ09feBDWcFZ8oGdZ78grVkY61hfbwm
dIq0x4L+v8pOoUrP8nLlzL1le8vapsTAMQ9RnylPzzk6/K0ELq4DSbSQieFr80dM8SS2MBFukn93
wLGxQM28Y6xHy0sRJCnDF+n6hH+aLXOKBl90/BXs4IAJzP13z0bucE2XvY/AD5Im2kaLuMHbvaB7
lhQuB60LXwJIsUcufm3EHDJwJLBI+8rU/fi43ixTT+/0uaI8WBHBEIMmJ9bVfFu3wCLo7JxtWIMz
ieQ5qW99oMGalzQ1Ov6GUn6mswyfvppTq951XuJgsMhZ2QHI8M+eTGA7HL7B1dxNARTu/bnH4BXP
8TwZJAlGirCRM0PA4RTh73+9OM19VB8PXaoOTS+ZgerNPxJDSjT00ENl/C3wdAa3qHJI/thZpKbV
NmexdyuNCWV5lM0bBYUu1CDxyFC+ZwtvS6YbS93U07SkRO9RU8MdcOqsLqMc/8UnTz7AJ9Y7/9PC
GpGYweT+z7fcLrVgUmLaudUsYn4gf3/xW5jwOwT/xvflDEaOoPOkJro/Rfad/ad0NU/pHmNbbRzv
fn3SrMUx+rxIiGdlgf/8PRa2KOv1m6zZ2GwCENjGkXEt+t7yRFiAeqaC19NVwp8fXJNk6iJjg74w
e++5K9LmsJl8cPVLMO3tLWhXZ6dP4NnGZYKBwMgVwNdvaRW32eyjtGO168eLH05VA9dNMfbJyXxx
Pa67MXFNXvoLing7jznEYofnwf3OLIfeRJglRx6jBtkKdE57M4q85l/GDlQLJWEaVrTY1212fmGZ
mEAi0NI7wJSiYzgazP6+hLC8FXYe+TKk5H+TbFgGjp1+WV7OaUMSWTDW3kpVDRpWBZxRVaB/hbTJ
cLjCc0M/PepLb3uDfa9118GlTy+0S7o6D5S5BAQczqrvwkYYs43ZGCkNjpZ8+4m54+b/W/v+lXnO
KTEN0YQCjyx+NvLpVRl0+pMU821KIO9lRRi3Mm5fQLdMf3o8+MXH6x9qhMCbjW0pHSEyK1qaOoka
YqbvNZmPntl5Iuyvn0J4r0kJxgk9LRVTTATI0PdMfdxmWxI/SyqORliMzWNXN/LwnXajBz8zUIvy
uKaSCe4ZlJ+0OsUjV9pL+u51rKvYe5xCCu8MpYBqTbiFIY13gGJ4uRi7nfQFz313KykgA3m/GlCF
VVsTrCnNW8WN8ssyr8s0x1Tjl6MM3VFnYGfKYheGAwscPSYa1gAjZ81QzhjetcR88Q3NEDtcwHoJ
gFXsPTGZ62bof4SqIb12q/yCmCk7xERLgclss6QYMc2E2ovHeI8Zfh1gCXQ8t2VZVdIhHwSj5LHk
fkwravWxLqY2FY9YVHFc/PyH/2dDAzSCBp6H/pf6jKyRw/uT3NTS8vvi4C/pP6/kNytv/RnYUHrt
Y+jHnzSCAQ8u3/mkNz8RShjzssQz6aOqAaSMkggNJ4Vb0BkEEhY4N6nuXhsnzOz4m6Yt6ghApHWs
VkSzasELU6KChzuKhkkdYMpaayGl1RIWI4a5qb/wA90T0JRi2RxEIBAX9Kh1EZSzSzMQwfcJ30xz
RDBWk6KVQVx4r8A+PCfxGpq+b1THREscW9cKvQLbVLzTX7cxDDr/tIZW7lu0YAfLpO0+zPEPl8lF
gtL55l4C3sI5YvgbcdMsgLxWvEd5TpGHFkJzEwifUcXOr6IrGWlf00TgrG3RF4YlfJOrtzQUCVl5
BvROFlSsAAsdRJHLbjOngo0oQzFvSauHJ9T7TtSnuiIorkGesHtj1VEjAelVtQYOHtalKHH5zRgf
d/xvx8tTo8e0/cMxVQo/r5aiCp+Rj2sD5kERLZaHCqWMwwY9iRwuvKiZS+41pofeLX+nZ+nFpH7U
yG2OlKruW0tjgq65OfXOm3RXm9zeGkjm7E5/H7ApLJ8qqb83Js19yAtGFtA8m42q77SAs7tmw5Em
VkDD+LazJrAPQyVROd28ox5ryrrb3EBUHZNQVTI1suSKgxEdLKMtb0IJDvTK3vFCC8UdwOYDOPVY
4nZFTXjeBkDZ0zkKXNK/as22DWzcaVN40Ucytw+lSfmOnzaKq5X8H9+oqNsrx60bll6TDAF/8yDl
HaI+K5dmCmVk+nNKNbkstOmHIYXO46Ap2/huPIUaer45sQS2g49GrGuh1zqjji2s+XczvfF4WgK5
AgjJdwbZxCvbAZ7EWur7YjFzmkrQQCDULsRWNIo5Z94dElXT5xli2cbEM3BEzv/r3kmN8fsLKb/I
nhS2tVp1vGI0kc4QiKvTAHfSWyRBxpQyZ39OQwVkPuhmAs2CfiHT6tbGLsuJNJGisNP43udab2/f
O0eNKcbVSdGoKA4WbMzDa6Mf4s+pP/M1OWjExEC9cHVJbWIvwDLB/UlONMkLB/Tap4L5XVjX2T+b
LSvatpp3+oskwoJdILOtyAp63TG4SJszmuc9zPa137burbJiY06iJS/DIJLmtxcMMD9DNHCQ0zce
lnN8pd+WJh49SCsvoZpqqjS7eBApb73W0/cmlkjL0Q6IBRohRnnYqHo8bPx4uypCg4bd50lRk7CR
XQJKsyKBTE9zZgPrWmY+55R6gAwJUi4qG83OejfB4wN2hsNQgVZMmey2khR7M8xTN7gicGbJq+kw
h3Qye1sajq4HsL56YYGwqqdRxV/yn3vfftvYPRImM31CniQz00aZUaLBAjgUCvdwsygqvCEuZcpz
VN/tMCV3vBYVK2HJajKm6MZ/YDUrDhodC8OskHL0bhE9T3lX15NUiO6PvwCvMmUnxzDTWCJ04XPV
I8YFlhP8dBYqV/ZvPCVS2aCTy6216mjcV/EJSPNqMQYLPpPPTipwXemf5Fn+9h2sCUNoCDb81mg1
59mBvuaIoljK63m9lshHxsVq/CjWnyBid24z2LFedB+5s4/aOltMVXDTB1X/8Pvz5du8xcKrXp3H
ZgPI/RxlMvs8vjFMkSDDTgu3Usev8qaUpUvJDMn3HnSZyxWAs1v/DL630wwieUeYuNKcxKhr3zpv
36aBDm3OIVXKPMgbZ5PzjPheCRUHH1GMItYk9wI8DWljQW8/1RjVssmIHUbzrBaWY8bKQ7N/pJFC
dUrT1yvStQ7aA2XMhK18cguoROd7twXwCK3V9X+0bKGrTL2z/7pKIei8IWHP8Wh1qGmpyA221C5E
xzQZgr2JfKsCNvNUJa6xIK5j77j4QwWWii89l7h4evpqCMKWSMMzfE7g+8Zly77B3btQR1MIs7ev
dMh7bJ3exZJHYddCFgMhL0rim47njldPiDifgmLwwKZhF59vLAOQ1LGTkjXQjhYOtD90eNDBTR+q
lw60mLugU8V9C+VEr5rvHUVBmcPUdUEpGefZrYfg3rjFRrp2YqMEJU3KvMmwFChlT7AbXpQck01G
StT09DWyT00ig7g8RkkK5Po+/GzvPC8Oqx2/NNzbWyHzygB+bQUd1el3IUqy4Yg9SmrCWAyB/tXG
72zKfRAnz61HsIo3CtVhqeEfV0vh4Klp7N0jaaW5woXrDCqsCvQe6jq5qymlFxL85ZDZBQvcRNla
U9h6jejVIV+q0mqQNzO+71sYckopoOoChgnFlqdOJPEECiVPej2OnOU9jlbRoEgqdVd50Nagnv9U
fYq58ufoGNailVzA0x2dQEQbRPQ/bEhxHuL7UBFESnr3/lXI6JJ18f6Wk8xw/4aLpSX4ufcFOvjS
n6JaQoO+G98dpKtcwRRnEKO3xNvwPqLHq/y9Zh5F533lIQ3W61C8fK6kIxnC1+CGYZBO9rKZH+fY
XDeJBc5D4CBmchDu9W+a49BAeZszodH+EtZ//PDonN+qGdeBvdmGcnKbiR9Dx75KeXXlxbKOsXeB
u8qHYIgsvIo9fyNbjYUy7+TB4jMml1iMOHw67O2wt7OfD7VK0WJ//aAsuWz9EZUQguTGNJ2/fu55
2xQHfvIvBRGk4Z5PKykW09bMQ5FYs0Ee0daVhUM81Dktpm2fRJvi2THQyeA8GzaqMYD0fQNm5teF
4BDZHpfyrIvs13P0B+8GrQBqMvUp7OlJcBaUbiI1eIvqXJmVqcZkXFe6WVFzBdCv5Q8QZ8cuI3ho
u6T+3ALcnhC3Qz7lOuF5lSyg5gqVv+YKTht5jFXqJXYa0RsKvyC5oJdbjybT+HjaGdD23grLEDdg
bIz/oHiDaBlY7B4LHLIaXXW9YgxmoFHjh2YeXcBD9W23FrtWRPvpH44xTH70vq4W3GUKMKgnM5Ei
sHWnBPEGRI8uM0bcuBUAHMT2zywqi0GU5jSIFYzS1/LSn4NkHrvQ+Cqz/WoZIuLDlbDIJqbR9x31
BC2PnNGnLileQMy3d2lZReAv4oy5Q05obMZp9Z5xlISkcPWsQdqcGoG92TswYakXvq0M1a1EWX6J
lMbVSOjT6KQ5sq8hhcLnZROw43mWXpjdhIT8yn+yuuinbtV8KMAHtsWnuhgCP7CuqeeMXj2imuhc
BOGQ99/k9dDAdboFf6D7em1Fsys3pY2XAOdBGAzbc/QaipPY/vl/oRte4A8aBZcdvuGmQPZ+vOGC
vKYy7l2KVIbf5D1nDRNqpf8YmFgdrBlP8WlN0Y9OSwmvuntZQtTZjN5waHkBCBwD1c8gUOj8qOdo
4SX6xaRul4iQOQqNdhz6s1l366gwu0TC5VMCDF+XIxcxxNyT30rnx0m2w7AC3AWUF8jQ7FQPb477
SC1y58trs0cuCwzBiCU7uvCXL4qVn+vMbkMXsEjJnh+N6cwUbD+1b4sel1ZbzP4LuBZ+Xl1PBgsL
HHVwPfXjPa7/+xKNZrK4/th+X8R4v9pkDBVmqD6YvamelqG9TclRditQo9wMhgR6TsUtUIKqCO5u
JbYMqcxKvZKrPB2fhiBxzeA00I2KINvMvaYptyBP13f5wk6er9Ud9ORmMcbzwxhfKLLs8tlSIqI1
P0KQGzewgWN2N2q61TuHpFAnN4yh6vrlJuv8+6ahvIfFPzlW+YiKjNQN7y6MyDigGmjCA58pMpDY
QreguJr4prxKH9QQ2J5SarHGwB5EnQVQA0Cs4EGw1tngePQXYsWvu1HA0fBd9x9tsvyVHs2Ilg5F
RlkmJfTn9Epxj7TDIGnwQ4Yy7yIn2eN09iaTCm1nh6ycZEqGNXcw/FMh1H51M0vf17B8x2O08kRM
CaJAYuUf6pozIF6JbRLhtMEhhLR3Rvys7ws8x57lUeLlHMMbhjuzafwAkLrOQOAL8DypczUMJDSM
eHfn7gLkr+jv9Xf9cbTz2nreSQIon+hBqb8F9sawUcDPFKeBabJBIbd5N0CxL8SQWJJuP6M3GMkD
SAMLVOlLOJJLwD1+bstiQT97X6di75SF22HeyGb2528WfzsF7q/MmGCnxUHXHHqIWb5cKeiLujOz
nc0u0zu+nZysfAyfyQiIiOvnF2biL70xFNzNdm04zbNWig9KC0mrGbchFGld/SF5WrG1Wt5TZ9bl
UOaPHkgdple++7eEKWLcipTD/5f1Fqr/2VIiPII2G9t64WHn+s8m0gUGDiVRxWANH4QoVZbkHlOf
+ro2mnNQdQviNcV0YGij6Qan3yFV5Q6iy9sYuHgH4QxnlaldZF+dRxivtG57DOC/P76rZslCmIBu
6nJoO8/ATR6/0+VtB4MU5/+/oYBinsxiqh5y29tvD7CQ2pw5VhJlGJIHcNwWTDLj8+ad5O0z2G69
qVeLqz5fQD3UASd5usvhoI5idZ2QbXQUSb5KmJ/v8LDziVJvciJKZfkz+KJiR5zDTwx0cZ1LXqrS
ifypJ41olEoBMmFr4q6cAJMLej6INNHd6goLVfzEwzIFZz3Pwa7FZ789ez8xlm0XTBfZ/ytw3rdp
h9YKJyi+kpMz1hJsex4DAJ8HbTggqf9eOJfLwewFYLcsO4G+WhhB4BYi/EvNlo1VBcbJbs6wx7/M
FFouh4yg0hkeaDvec5VWstUU2zoXQGlheoRznJ+o6DdG020QZReQz5t+4ehhupGURYJ+cSXZPzng
uPuP7AMqaGGrKVBqSOOuxOgk2htFto6probwQUE3IHW/UBm9HYbxk1cxF/7l4F3+47yyPjhqv7Q9
go47pql4GHwSJbsTNi7EC5z4fBl71XrkqxI/a+AfJwykrcI26yg/sPd8q2PBG7v2V2mR9sAZemTQ
NCHxFQ1+uJD12QGDx4Mw8iBWtuT+vkhmbLGYKtbV69Hi0eB4NK/MLpmXaXpvyoueVOkGgDH3BgUV
PUCGUuhsN9blP+wFOBpRjqM1dUStT8MjzYPfKfVVvvxEIfPV9Jl+i0ZVMH0gNmbALkkUCbtoMRmz
Nh2VGQtAXX4uKG7LXScVKkP/fYR3vY3hx+pvsLrXmdRNir1jbc4KGYPDdD81IqN6huhUM3ULNGTa
qNjsqDzIbTYA1oGJBmHaHiluziLo+L2lwdfJiOHDYDrWwlYEIezYxUgqOtg9Ld70/XjPbCrkNeD7
zALscmKna8ymBC1gX34SN+LxB3bk5h4JdJoffABtjgGHELA6IB3LAdYTxrFNs6x7cpNLLu7UjPFJ
AoO+JPHjUHdRXDMG7r+Se2rYtm+C+b8tOCU8KDgRLu+tInB0wITJxK8a5I3woaqoju5nmNelpFP9
CVPA3honX1E2iQVpxFjCvDCDEpoRxxH40cNrhI1ZAT+OCIGoIjxvTM+rMoDVa9uPpdltKej/SaFN
FD/tULwcnXa0FCUnl0EN8ERWCiuIbFfyWdECIwRG25U62AEbZOC+lG/MAhILfoU8jyHFf/UtSjit
YWhhWQ5eQB1L8O0K6c4bChI4n3FTxr+Z+Ogmssq9sA/az5kFFjL+PA3wCfaSgspNl3AyF0yAjIPr
L9imYT9Xd2jgFSVZ1yRBJr5ME11/ye93PiCkQlz9b3SyxleJRLvW3J4VFOWQY3lS7x2PkRZTN/eT
q9Os5w5VcOa5PTMcjm5xPoeqvD2DGL3UThmvvPuRVDSrtHu9BxRPaR9bA/4kHsmR7DTFO5b8pxhY
/wRIcY8vvVKKK9EqDB45dbMRxHl9buw/gUi1i2DyWbFNcxxX/y0MB9YASTPZQ9uU8NGoBXM1BSNl
vHuUZFCclbeyrV8fdQECypA9XvzJ2MP9AJ/+muQ30p2wqnQkR0vm3sWk5MGiZ1gEOyKkUlCLwaz0
DnW/Mog/0PpuH81FJYywoXeW/VNJaKZ9JjJxFjdnCcd7vXUKhCWaDmmLe3u1IDDVDpMeigWDZ6vl
recQxgU7XvPIA+9Lq790kTg8FCsjSCtVdwB4t832wrkFPYr/v0weVkeFbeh9z83DAaEzPh+JPaQs
28dTN1DPoepewxK+ozCsqUVnkbLEaRkMHwzrOXOD8iAmNJpS0XR3qFAt4Ijd4MwBpj82wWiPtdzB
0c2pFLrricVhVIVt4KA/0BeQr+yMRx3P75o17YV2DjQDJKiptIpJlA4NYL0nrhqybvLq65NN8lKB
e0Mw2yetnTMxDYDRaIgvBoMakFXE4KEJhUmlMuPJyjK7uEqvB8mnZY0nW8VDunyMPVtcLYVErXF0
LUQa8ZpI5jCjmUnZZDIBsAHdPyEewq46egl291YVjijv00U0b24GfusGj0nAsjOtUghOawhTOqPF
7wAJkwq9q3hsSLKv4vRTajnufscfrD9f1nef+1hMOX0biMOxGl9izRNRD7INwEXTCiwtQwfO10Jo
CFwKxDyb0uHL4C5Ob1LDZFXEOwy64Ti1wAV7wRBcX9ZYZrUsfeJ1ARLoCZOlThLBaEtJWpzWsLEj
0vF0G6DIfhECEjtzIh3rwz7lG6f4cndVwP5D6aGfWa40UVmK0MdtVnY3XI/7F0n24sQ8JEilTG1r
L8ChPzSsfsCd6MkZlW3R1eV0c6BYtzqFgE5CnOTc0+a57DQgFG7OvfvZLTqoXA5iqMTQSk3YlWUW
nCwOb4vKy+eJaZnmCW8VGwAVJFL0iasA3hbGUUyGD0Xn5K3kFc2Tthxs9RPCex4grQffifcc+rlH
ivHBVzEwDOFO80BOCxmuL5vr/ALrYySF1mbGNYzPsH1lEQoKa0PwKT61mgnzxUPolqe9wCNfIx7P
c1JL63nVRnTSwMv7xt6CPwJ+RiENDAMcVkKJIrGXMcRIVxr5AEAF629puGswJ8tCnybUcIp0yFDa
oGMds4dukb4qzFtS7962Pw7t2Bstgq7uOtk2yVrP1Otg8vIQCt0fl/55XLPaO+JRAqQ5I3fnZ0ay
j96sNfbALu8GkUYw+v4NBbbZJMH6Hl0TRFjYhzjgP1AJGi7LEFj3acsJA1sf/sbPJBtNPX6jxm/D
7Xs3atiueB4xH3cILv9qSXC5udyKMK2ZxMjFvu6aCz0yi6HiAVHRYzeQ9r+bBTVxCwhxJdvKtgQs
LnOR/b36LCR25raGQo9KwlRh7UcghlcnpVS3flSUtNJ2YnBTyfbKvbvRf17lHrLGpuUtpvnSNXf7
BZ+NZv8oguqWF+MiogJljrzO6/NvgLN081k51dCuvKgMpZRF/bJAa691i4VKpd2AIyG81hDhL8Wt
97Mu/C9Pbw5KcJ84rWwfntgDftKem+HaJsKHBFq9zUoeHrbF8hVfmhV2njxgeb+AZzCwa3a1IxB9
UM8r1TTtybqL3FY6Xf+MU5IFvUuwvoVU1v5dIQQr+3T5s0Rh2QWc0zKu/qHhC0eGAPz+zrBTOv4N
itimMcXIkELDEkq2UGIB4Byyd/Hk3TNZ4IV83kgvbwgPAg7bON9F2PBdFuL236w7gwmmS3ID6Qrd
3XEmqQupKU+dOWKjPFiLZpSwHwdykQrb5AusJ96O7ZUtXWayEktXvWYNQe7Rxgi5eyp7+ITw04R/
Xjr1VtvRYHNo3cslbSmjHCiN70fPQHZ2c08oRkyZr9FjU3rf/M6XWPYG2Y+LiIzmfq1D91ocWL8i
tPnSKoSORsZgAh8C/+4FnG7nSzU7NRvQS1lHxFdYi7zwKYhCqtlFr143NzIBwI2G0490cMQL5aOV
MPWIfyGxPkzGDZUYm/hl2sEKbafJnNgJ958DFGozVWv2KBBQmpnNIEol7uxPFhO5ZrCDUxupGoGq
kRhVb1ETm5qKIvjdRu5RjE0XLSLzlNYVknSJolA8rGGCK7845lWFb/D9+s9LY44Ia4DKkFI4jJnN
OnHiyU39/Kir1eYQeMWjslgvu69IVt/agTdjM6rhWxilDqKconun9YNSVSn82riJUvJj3vjAHC3w
nbKf/TOQ9Ma633AvGB9ZWl4fcpmdUFqErqe2ToRIKBi7sP5DP36fBjkY5swKbPLdV0jACc2gXo84
21QXHXvQfq1jSIhGO1u+ck/dJEFLBq0FEs8FLm2StYbv6gkbMq6QyvU/9EXCehO+3lppGi/PcHub
j9o6iWNKFX0g05eX/WTyqiP24xvQmab9nDSQSgTce9L1Wxqivu6vFoTEsJBIDn596tK5C3wTNh8s
JzKDnzLtl9TgcnwCCokgdZGQ8mDse46wF3PN5BbYChFtazbtH9meW8NjG6ztUVMg9SFiwEex5wJf
BfJmsN7c8p6topisDjQ7fCRulCSjKXcb3bpIXgsyaE7d678azlRGPRMTqV6/tRsyovbQf+86yDsY
hxuEeWcHoPipSJd4jJR1oVVZdyYl0aEcuBVumAo/pmTeDDkoI4pIurmZZOtzt/JFMsKqt5Uhgprm
bNNeBUrRYaEUcgMUlWYeR20A+yWXB06pgsrsxfflZ2RZpzoI256QWwoylaN9R+ayemYFeFdlterO
oMTFS9MHC/cd/NA1gWoQEChdp1KiSF/DwIWLqJVBo3p6G4RmxsfqPaSMBl0+fYMN/SZR4KI+iIft
KEXSsNRmeX5sq1QNobEn6HLkog9kh9bExNVe0iwvJ3Gm5h/sbTc0T+AnMss3Wl/5KORM33RzqsXK
TKtGB/vOF3SIHurgzQOlY8WkNhrxPzUYXzX0HcrCe+U/bk/IoKDaD5nWMgSh29DcINYz+stW/3bZ
AQtWz2NlvqlTZol7aNtKDbDZQeCeeyBCUvh5Rv5DsAAHP/q3KymdF1hSqO5sy6SWlEguGEikWigF
9WV7efwSPd1MchKBvo59IwTQrbICZ6lHCuGWgXSnce2/Qtzu4EybH1kvpvnbY8cYJMsXgbCZ2ZFs
8KL8+b/SqOsi5N35Tk+A4beUkq2Vqhi9iHmHukgyftxIrQV5/3inf0YALNWmAaGiZ0w2aFhpbJGS
ge5FbvxaQRL/0kkA9rO6lbqU4zZttH86iISG9tLNd4fMcBsUdVfBp8a4fqXfYuuYNi4fQPlvnY0H
as19JFIdYwMeqhcjZyVhnTg9DC5PVG9j5YGGvhY1QFYLxrhXs5UjDChQh70BTyny2C+E/VQvRaP/
K1vIAgFvDN7OuJF3EhpJIHZb9OCCYKStN/K3js025UCVHgYIqxGlv8DIHgAzSLu4NYF9F0mk2+CR
lgoFCXUeA5dp4ulnj/ozUlVB3qfyx+q+EehKEh0fGGYtwmsL2R609bFXcLypJHnh8UPdrDj77tmK
YPZy4CE+wpUFx5qouVs4dmPBvc0jArHQlh/Mdrndf8irEJmbA76vDxvFkXv+wTrVNcgQQvoOtFMI
gzLnymiHf7tp8PCOdHHJ9/Dhz40aB8qKMeT//LgxXUNHmXZPOTrVYQs2mIJN6bXg/bHpVYFCcFuJ
y4yVawLMYRbqvhT9Xzfb5OureMHUkW4gijv2F+1q1mUveg1j4gt4A2L17/Lv8KSz9ZzqAm5EBR87
v02SprjfuLMSnVbkfii5KkjJLZsEaRxssF+/zG9y91ucAjsn8ua1zl3rDn9uuvRE5jfXxtypF8p3
SCtFuA7aKaEheY4tERI5YVVErvqsBw0ts9e96Th5O4tMmvKHO+gMFQgIYx2g1TZi0sr+JenZ5XZa
wtAoxxmMLbmxoApVQmtNOsTlR3abgOcyjup57FsoeuSEWik4GrMEM7FNowKfu63ZbiG9Vv/+k8a/
oAtm8QE8dn/Yo/6PqvBpq5rH6HAvS1rl0TwF7Xd9Yihy98KTphFMqrAoLsdfB830A30pRvuNf1Tq
+8ai26sJpiPly9+xePm7yEuYXjPeXayL5+1Mo6zvsrFoGynVb4Y8/isPlld65+bT2btPCaLG2P/m
7dJpncUZz9wjOYL2EzhUB3F7unkGGfexCTV5nk8XXqgN+R9Ml2REeDrWkExqO0o/QDJz5xgIGf6K
+5XlfSLEivvzJPrzYI8q3cAqOdK3iNsILVNRjKQQoZkcqfnvYO49xw5yHxbgPPIRHQg6citPgMMN
H31WB9qGLUelL3rZIXvD8BpIHCgoFeP2zE4bVe/c+67J9q2PsOL1pVCKc/YmYwJ1lYJefuFzwq7c
LVTYlIUe/ljU76h48/9014ySw0CtjnijKAXMk4FxAyJfqF4Y1zb28M+gTKIQRoGjciE6i8/1pvYG
3CekKxAqrfklGO0hXHRtZ4mATn4JuIONiJbA3s7Z/7iep+aNKHrDH9tkgmFL5hSdOwBu8pXzQwtk
csi4+cet58yzNlzbWx2NdWqo26812c+lgUYun+gMNsGWA2nefiExqekUCdFYYQ3I1WNO5jV3YG57
lMdS7l/dQZXDxjedVIWptvn4iRFBXa16lWFsiAsNMYEclcoFLM0JZG159urrvjNxXuLNfdsfoqlV
pvKdfUeMCu3AryLixWc=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000000000000100";
  attribute EN_AE : string;
  attribute EN_AE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1088;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 34;
  attribute READ_MODE : integer;
  attribute READ_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "0004";
  attribute VERSION : integer;
  attribute VERSION of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal reg_out_i : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1088;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 34;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => rd_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => rd_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec
     port map (
      D(4 downto 0) => rd_pntr_wr_cdc(4 downto 0),
      E(0) => rst_d1_inst_n_1,
      Q(1 downto 0) => count_value_i(1 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp2_inst_n_2,
      ram_full_i0 => ram_full_i0,
      \reg_out_i_reg[4]_0\(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      \reg_out_i_reg[4]_0\(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      \reg_out_i_reg[4]_0\(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc_dc(5 downto 0),
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_vec_6
     port map (
      D(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      Q(4 downto 0) => reg_out_i(4 downto 0),
      SR(0) => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\(1 downto 0) => rd_pntr_ext(4 downto 3),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_n_0\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc_dc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(4 downto 0) => wr_pntr_ext(4 downto 0),
      addrb(4 downto 0) => rd_pntr_ext(4 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(33 downto 0) => din(33 downto 0),
      dinb(33 downto 0) => B"0000000000000000000000000000000000",
      douta(33 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(33 downto 0),
      doutb(33 downto 0) => dout(33 downto 0),
      ena => rst_d1_inst_n_1,
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(0),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(1),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(2),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(3),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(4),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr\(5),
      Q => wr_data_count(5),
      R => wrst_busy
    );
rdp_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_7\
     port map (
      E(0) => ram_rd_en_i,
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      SR(0) => \^rd_rst_busy\,
      \count_value_i_reg[2]_0\ => rdp_inst_n_7,
      \count_value_i_reg[4]_0\ => rdpp1_inst_n_1,
      \count_value_i_reg[5]_0\ => \^empty\,
      \gen_pf_ic_rc.ram_empty_i_reg\(2 downto 0) => reg_out_i(2 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rdpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_8\
     port map (
      E(0) => ram_rd_en_i,
      Q(4 downto 0) => reg_out_i(4 downto 0),
      SR(0) => \^rd_rst_busy\,
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\ => rdp_inst_n_7,
      \gen_pf_ic_rc.ram_empty_i_reg_2\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_reg_bit_9
     port map (
      E(0) => rst_d1_inst_n_1,
      full => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized2_10\
     port map (
      D(5 downto 0) => \gwdc.diff_wr_rd_pntr\(5 downto 0),
      E(0) => rst_d1_inst_n_1,
      Q(5 downto 0) => wr_pntr_ext(5 downto 0),
      full => \^full\,
      \gwdc.wr_data_count_i_reg[5]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[5]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[5]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[5]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[5]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[5]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized3_11\
     port map (
      E(0) => rst_d1_inst_n_1,
      Q(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[4]_0\ => wrpp1_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_counter_updn__parameterized4\
     port map (
      E(0) => rst_d1_inst_n_1,
      Q(1) => wrpp2_inst_n_1,
      Q(0) => wrpp2_inst_n_2,
      \count_value_i_reg[4]_0\ => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2) => \gen_cdc_pntr.rpw_gray_reg_n_1\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1) => \gen_cdc_pntr.rpw_gray_reg_n_2\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0) => \gen_cdc_pntr.rpw_gray_reg_n_3\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_rst__parameterized0\
     port map (
      SR(0) => \^rd_rst_busy\,
      rd_clk => rd_clk,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 25 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 25 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is "16'b0000000000000010";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 2041;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 26;
  attribute READ_MODE : string;
  attribute READ_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is "std";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is "0002";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 26;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync : entity is "TRUE";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000000000000010";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 53248;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 2048;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 2045;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 2041;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 2045;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 2041;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 26;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0002";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 26;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 12;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(25 downto 0) => din(25 downto 0),
      dout(25 downto 0) => dout(25 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 35 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "16'b0000010000001000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 5;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 36;
  attribute READ_MODE : string;
  attribute READ_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "std";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "0408";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 36;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ : entity is "TRUE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000010000001000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 576;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 13;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 13;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 36;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0408";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 36;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => almost_full,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(35 downto 0) => din(35 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(4 downto 0) => rd_data_count(4 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0000010000000000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 24;
  attribute READ_MODE : string;
  attribute READ_MODE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "std";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "0400";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 24;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
end \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000010000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 32;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 768;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 32;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 3;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 6;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 24;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0400";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 24;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 5;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(5 downto 0) => rd_data_count(5 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk is
  port (
    ppi_clk : in STD_LOGIC;
    sensr_clk : in STD_LOGIC;
    sensr_rst_n : in STD_LOGIC;
    ppi_clk_rst_n : in STD_LOGIC;
    txesc_clk_rst_n : in STD_LOGIC;
    core_clk_rst_n : in STD_LOGIC;
    txclkesc : in STD_LOGIC;
    core_clk_in : in STD_LOGIC;
    active_lanes : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lin_buf_empty : in STD_LOGIC;
    dphy_init_done : in STD_LOGIC;
    async_empty : in STD_LOGIC;
    ldf_fifo_empty : in STD_LOGIC;
    clk_mode_axis_clk : in STD_LOGIC;
    cl_txulpsclk : out STD_LOGIC;
    cl_txulpsclkexit : out STD_LOGIC;
    dl0_txulpsesc : out STD_LOGIC;
    dl0_txreqesc : out STD_LOGIC;
    dl0_txulpsexit : out STD_LOGIC;
    dl0_txulpsactivenot : in STD_LOGIC;
    dl1_txulpsesc : out STD_LOGIC;
    dl1_txreqesc : out STD_LOGIC;
    dl1_txulpsexit : out STD_LOGIC;
    dl1_txulpsactivenot : in STD_LOGIC;
    dl2_txulpsesc : out STD_LOGIC;
    dl2_txreqesc : out STD_LOGIC;
    dl2_txulpsexit : out STD_LOGIC;
    dl2_txulpsactivenot : in STD_LOGIC;
    dl3_txulpsesc : out STD_LOGIC;
    dl3_txreqesc : out STD_LOGIC;
    dl3_txulpsexit : out STD_LOGIC;
    dl3_txulpsactivenot : in STD_LOGIC;
    cntlr_ready_indic_ppi_clk : in STD_LOGIC;
    dl_tx_stop_st_core_clk : in STD_LOGIC;
    dl_tx_stop_st_ppi_clk : out STD_LOGIC;
    act_lanes_dphy : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk_mode_ppi_clk : out STD_LOGIC;
    ulps_entry_axis_clk : in STD_LOGIC;
    ulps_isr : out STD_LOGIC;
    pixel_under_run_ppi_clk : in STD_LOGIC;
    packet_tranfr_dn_ppi_clk : in STD_LOGIC;
    packet_tranfr_dn_ppi_clk_sensr_clk : out STD_LOGIC;
    combnd_fifo_status : out STD_LOGIC;
    init_ppi_dn : out STD_LOGIC;
    dphy_init_done_sensr_clk : out STD_LOGIC;
    send_calib_patrn_ppi_clk : out STD_LOGIC;
    active_lanes_ppi_clk : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pixel_under_run_ppi_clk_sensr_clk : out STD_LOGIC
  );
  attribute C_CSI_EN_ACTIVELANES : integer;
  attribute C_CSI_EN_ACTIVELANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk : entity is 1;
  attribute C_CSI_LANES : integer;
  attribute C_CSI_LANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk : entity is 3;
  attribute C_CSI_PERIODIC_CNTR_WIDTH : integer;
  attribute C_CSI_PERIODIC_CNTR_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk : entity is 32;
  attribute C_CSI_PERIODIC_TIME : integer;
  attribute C_CSI_PERIODIC_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk : entity is 50;
  attribute C_CSI_XMIT_PERIODIC_DESKEW : integer;
  attribute C_CSI_XMIT_PERIODIC_DESKEW of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk : entity is "yes";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk is
  signal \<const0>\ : STD_LOGIC;
  signal \^act_lanes_dphy\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal active_lane_dphy_s : STD_LOGIC_VECTOR ( 1 to 1 );
  signal active_lanes_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal async_fifo_empty_sensr_clk_w : STD_LOGIC;
  signal cntlr_ready_indic_sensr_clk_w : STD_LOGIC;
  signal comb_ulps_activenot_sensr_clk : STD_LOGIC;
  signal comb_ulps_activenot_sensr_clk_r : STD_LOGIC;
  signal comb_ulps_activenot_txesc_clk : STD_LOGIC;
  signal comb_ulps_activenot_txesc_clk_r : STD_LOGIC;
  signal dest_out_data_w : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dest_out_ppi_w : STD_LOGIC;
  signal dest_out_req_w : STD_LOGIC;
  signal dest_rst_c : STD_LOGIC;
  signal \^dl0_txulpsesc\ : STD_LOGIC;
  signal \^dl0_txulpsexit\ : STD_LOGIC;
  signal dphy_init_done_sensr_clk_w : STD_LOGIC;
  signal ldf_fifo_empty_sensr_clk_w : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal pixel_under_run_ppi_clk_sensr_clk_w : STD_LOGIC;
  signal ppi_clk_avail_r : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of ppi_clk_avail_r : signal is "true";
  signal ppi_clk_avail_sensr_clk_r : STD_LOGIC;
  signal ppi_clk_avail_sensr_clk_w : STD_LOGIC;
  signal src_rcv_ppi_w : STD_LOGIC;
  signal src_rcv_w : STD_LOGIC;
  signal src_rst_c : STD_LOGIC;
  signal src_send_ppi_r : STD_LOGIC;
  signal src_send_ppi_r_i_1_n_0 : STD_LOGIC;
  signal src_send_r : STD_LOGIC;
  signal src_send_r_i_1_n_0 : STD_LOGIC;
  signal src_send_r_i_2_n_0 : STD_LOGIC;
  signal u_stop_state_sync_n_0 : STD_LOGIC;
  signal ulps_entry_axis_clk_txclkesc_w : STD_LOGIC;
  signal ulps_exit_r_i_1_n_0 : STD_LOGIC;
  signal \^ulps_isr\ : STD_LOGIC;
  signal ulps_isr_indi_r_i_1_n_0 : STD_LOGIC;
  signal ulps_seq_in_progress_r1 : STD_LOGIC;
  signal ulps_seq_in_progress_r_i_1_n_0 : STD_LOGIC;
  signal ulps_seq_in_progress_r_reg_n_0 : STD_LOGIC;
  signal ulps_start_end_r2 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ulps_start_end_r2 : signal is std.standard.true;
  signal ulps_start_end_r3 : STD_LOGIC;
  attribute DONT_TOUCH of ulps_start_end_r3 : signal is std.standard.true;
  signal ulps_start_end_r4 : STD_LOGIC;
  attribute DONT_TOUCH of ulps_start_end_r4 : signal is std.standard.true;
  signal ulps_start_end_r_i_1_n_0 : STD_LOGIC;
  signal ulps_start_end_r_i_2_n_0 : STD_LOGIC;
  signal \ulps_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \ulps_timer[11]_i_2_n_0\ : STD_LOGIC;
  signal \ulps_timer[13]_i_2_n_0\ : STD_LOGIC;
  signal \ulps_timer[5]_i_2_n_0\ : STD_LOGIC;
  signal \ulps_timer[7]_i_2_n_0\ : STD_LOGIC;
  signal ulps_timer_en_i_1_n_0 : STD_LOGIC;
  signal ulps_timer_en_i_2_n_0 : STD_LOGIC;
  signal ulps_timer_en_i_3_n_0 : STD_LOGIC;
  signal ulps_timer_en_i_4_n_0 : STD_LOGIC;
  signal ulps_timer_en_r : STD_LOGIC;
  signal ulps_timer_en_reg_n_0 : STD_LOGIC;
  signal ulps_timer_en_sensr_clk : STD_LOGIC;
  signal ulps_timer_en_sensr_clk_r : STD_LOGIC;
  signal ulps_timer_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of combnd_fifo_status_INST_0 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of dphy_init_done_sensr_clk_INST_0 : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of init_ppi_dn_INST_0 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of pixel_under_run_ppi_clk_sensr_clk_INST_0 : label is "soft_lutpair273";
  attribute KEEP : string;
  attribute KEEP of ppi_clk_avail_r_reg : label is "yes";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of u_active_lanes : label is 1;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of u_active_lanes : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of u_active_lanes : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of u_active_lanes : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of u_active_lanes : label is 2;
  attribute VERSION : integer;
  attribute VERSION of u_active_lanes : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of u_active_lanes : label is 2;
  attribute XPM_CDC : string;
  attribute XPM_CDC of u_active_lanes : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of u_active_lanes : label is "TRUE";
  attribute DEST_EXT_HSK of u_active_lanes_ppi_clk : label is 1;
  attribute DEST_SYNC_FF of u_active_lanes_ppi_clk : label is 2;
  attribute INIT_SYNC_FF of u_active_lanes_ppi_clk : label is 0;
  attribute SIM_ASSERT_CHK of u_active_lanes_ppi_clk : label is 0;
  attribute SRC_SYNC_FF of u_active_lanes_ppi_clk : label is 2;
  attribute VERSION of u_active_lanes_ppi_clk : label is 0;
  attribute WIDTH of u_active_lanes_ppi_clk : label is 2;
  attribute XPM_CDC of u_active_lanes_ppi_clk : label is "HANDSHAKE";
  attribute XPM_MODULE of u_active_lanes_ppi_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_async_empty_sensr_clk : label is 2;
  attribute INIT_SYNC_FF of u_async_empty_sensr_clk : label is 0;
  attribute SIM_ASSERT_CHK of u_async_empty_sensr_clk : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of u_async_empty_sensr_clk : label is 1;
  attribute VERSION of u_async_empty_sensr_clk : label is 0;
  attribute XPM_CDC of u_async_empty_sensr_clk : label is "SINGLE";
  attribute XPM_MODULE of u_async_empty_sensr_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_clk_mode : label is 2;
  attribute INIT_SYNC_FF of u_clk_mode : label is 0;
  attribute SIM_ASSERT_CHK of u_clk_mode : label is 0;
  attribute SRC_INPUT_REG of u_clk_mode : label is 0;
  attribute VERSION of u_clk_mode : label is 0;
  attribute XPM_CDC of u_clk_mode : label is "SINGLE";
  attribute XPM_MODULE of u_clk_mode : label is "TRUE";
  attribute DEST_SYNC_FF of u_indic_sync : label is 2;
  attribute INIT_SYNC_FF of u_indic_sync : label is 0;
  attribute SIM_ASSERT_CHK of u_indic_sync : label is 0;
  attribute SRC_INPUT_REG of u_indic_sync : label is 0;
  attribute VERSION of u_indic_sync : label is 0;
  attribute XPM_CDC of u_indic_sync : label is "SINGLE";
  attribute XPM_MODULE of u_indic_sync : label is "TRUE";
  attribute DEST_SYNC_FF of u_init_done_sync : label is 2;
  attribute INIT_SYNC_FF of u_init_done_sync : label is 0;
  attribute SIM_ASSERT_CHK of u_init_done_sync : label is 0;
  attribute SRC_INPUT_REG of u_init_done_sync : label is 0;
  attribute VERSION of u_init_done_sync : label is 0;
  attribute XPM_CDC of u_init_done_sync : label is "SINGLE";
  attribute XPM_MODULE of u_init_done_sync : label is "TRUE";
  attribute DEST_SYNC_FF of u_ldf_empty_sensr_clk : label is 2;
  attribute INIT_SYNC_FF of u_ldf_empty_sensr_clk : label is 0;
  attribute SIM_ASSERT_CHK of u_ldf_empty_sensr_clk : label is 0;
  attribute SRC_INPUT_REG of u_ldf_empty_sensr_clk : label is 1;
  attribute VERSION of u_ldf_empty_sensr_clk : label is 0;
  attribute XPM_CDC of u_ldf_empty_sensr_clk : label is "SINGLE";
  attribute XPM_MODULE of u_ldf_empty_sensr_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is 4;
  attribute INIT_SYNC_FF of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is 1;
  attribute SIM_ASSERT_CHK of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is 0;
  attribute VERSION of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is 0;
  attribute XPM_CDC of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is "PULSE";
  attribute XPM_MODULE of u_packet_tranfr_dn_ppi_clk_sensr_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_pixel_under_run_ppi_clk_sensr_clk : label is 2;
  attribute INIT_SYNC_FF of u_pixel_under_run_ppi_clk_sensr_clk : label is 0;
  attribute SIM_ASSERT_CHK of u_pixel_under_run_ppi_clk_sensr_clk : label is 0;
  attribute SRC_INPUT_REG of u_pixel_under_run_ppi_clk_sensr_clk : label is 0;
  attribute VERSION of u_pixel_under_run_ppi_clk_sensr_clk : label is 0;
  attribute XPM_CDC of u_pixel_under_run_ppi_clk_sensr_clk : label is "SINGLE";
  attribute XPM_MODULE of u_pixel_under_run_ppi_clk_sensr_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_ppi_clk_avail : label is 2;
  attribute INIT_SYNC_FF of u_ppi_clk_avail : label is 0;
  attribute SIM_ASSERT_CHK of u_ppi_clk_avail : label is 0;
  attribute SRC_INPUT_REG of u_ppi_clk_avail : label is 0;
  attribute VERSION of u_ppi_clk_avail : label is 0;
  attribute XPM_CDC of u_ppi_clk_avail : label is "SINGLE";
  attribute XPM_MODULE of u_ppi_clk_avail : label is "TRUE";
  attribute DEST_SYNC_FF of u_stop_state_sync : label is 2;
  attribute INIT_SYNC_FF of u_stop_state_sync : label is 0;
  attribute SIM_ASSERT_CHK of u_stop_state_sync : label is 0;
  attribute SRC_INPUT_REG of u_stop_state_sync : label is 0;
  attribute VERSION of u_stop_state_sync : label is 0;
  attribute XPM_CDC of u_stop_state_sync : label is "SINGLE";
  attribute XPM_MODULE of u_stop_state_sync : label is "TRUE";
  attribute DEST_SYNC_FF of u_ulps_entry : label is 2;
  attribute INIT_SYNC_FF of u_ulps_entry : label is 0;
  attribute SIM_ASSERT_CHK of u_ulps_entry : label is 0;
  attribute SRC_INPUT_REG of u_ulps_entry : label is 0;
  attribute VERSION of u_ulps_entry : label is 0;
  attribute XPM_CDC of u_ulps_entry : label is "SINGLE";
  attribute XPM_MODULE of u_ulps_entry : label is "TRUE";
  attribute DEST_SYNC_FF of u_ulps_entry_sensr_clk : label is 2;
  attribute INIT_SYNC_FF of u_ulps_entry_sensr_clk : label is 0;
  attribute SIM_ASSERT_CHK of u_ulps_entry_sensr_clk : label is 0;
  attribute SRC_INPUT_REG of u_ulps_entry_sensr_clk : label is 0;
  attribute VERSION of u_ulps_entry_sensr_clk : label is 0;
  attribute XPM_CDC of u_ulps_entry_sensr_clk : label is "SINGLE";
  attribute XPM_MODULE of u_ulps_entry_sensr_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_ulps_exit_core_clk : label is 2;
  attribute INIT_SYNC_FF of u_ulps_exit_core_clk : label is 0;
  attribute SIM_ASSERT_CHK of u_ulps_exit_core_clk : label is 0;
  attribute SRC_INPUT_REG of u_ulps_exit_core_clk : label is 0;
  attribute VERSION of u_ulps_exit_core_clk : label is 0;
  attribute XPM_CDC of u_ulps_exit_core_clk : label is "SINGLE";
  attribute XPM_MODULE of u_ulps_exit_core_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_ulps_start_en_core_clk : label is 2;
  attribute INIT_SYNC_FF of u_ulps_start_en_core_clk : label is 0;
  attribute SIM_ASSERT_CHK of u_ulps_start_en_core_clk : label is 0;
  attribute SRC_INPUT_REG of u_ulps_start_en_core_clk : label is 0;
  attribute VERSION of u_ulps_start_en_core_clk : label is 0;
  attribute XPM_CDC of u_ulps_start_en_core_clk : label is "SINGLE";
  attribute XPM_MODULE of u_ulps_start_en_core_clk : label is "TRUE";
  attribute DEST_SYNC_FF of u_ulps_timer_en : label is 2;
  attribute INIT_SYNC_FF of u_ulps_timer_en : label is 0;
  attribute SIM_ASSERT_CHK of u_ulps_timer_en : label is 0;
  attribute SRC_INPUT_REG of u_ulps_timer_en : label is 0;
  attribute VERSION of u_ulps_timer_en : label is 0;
  attribute XPM_CDC of u_ulps_timer_en : label is "SINGLE";
  attribute XPM_MODULE of u_ulps_timer_en : label is "TRUE";
  attribute SOFT_HLUTNM of ulps_seq_in_progress_r_i_1 : label is "soft_lutpair270";
  attribute DONT_TOUCH of ulps_start_end_r2_reg : label is std.standard.true;
  attribute KEEP of ulps_start_end_r2_reg : label is "yes";
  attribute DONT_TOUCH of ulps_start_end_r3_reg : label is std.standard.true;
  attribute KEEP of ulps_start_end_r3_reg : label is "yes";
  attribute DONT_TOUCH of ulps_start_end_r4_reg : label is std.standard.true;
  attribute KEEP of ulps_start_end_r4_reg : label is "yes";
  attribute SOFT_HLUTNM of \ulps_timer[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ulps_timer[10]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ulps_timer[11]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ulps_timer[12]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ulps_timer[13]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ulps_timer[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ulps_timer[3]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ulps_timer[5]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ulps_timer[6]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ulps_timer[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ulps_timer[8]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ulps_timer[9]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of ulps_timer_en_i_3 : label is "soft_lutpair269";
begin
  act_lanes_dphy(2 downto 1) <= \^act_lanes_dphy\(2 downto 1);
  act_lanes_dphy(0) <= \<const0>\;
  dl0_txulpsesc <= \^dl0_txulpsesc\;
  dl0_txulpsexit <= \^dl0_txulpsexit\;
  dl1_txreqesc <= ulps_start_end_r2;
  dl1_txulpsesc <= \<const0>\;
  dl1_txulpsexit <= \<const0>\;
  dl2_txreqesc <= ulps_start_end_r3;
  dl2_txulpsesc <= \<const0>\;
  dl2_txulpsexit <= \<const0>\;
  dl3_txreqesc <= ulps_start_end_r4;
  dl3_txulpsesc <= \<const0>\;
  dl3_txulpsexit <= \<const0>\;
  dl_tx_stop_st_ppi_clk <= \<const0>\;
  send_calib_patrn_ppi_clk <= \<const0>\;
  ulps_isr <= \^ulps_isr\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\active_lane_dphy_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dest_out_data_w(0),
      I1 => dest_out_data_w(1),
      O => active_lane_dphy_s(1)
    );
\active_lane_dphy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk_in,
      CE => '1',
      D => active_lane_dphy_s(1),
      Q => \^act_lanes_dphy\(1),
      R => '0'
    );
\active_lane_dphy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk_in,
      CE => '1',
      D => dest_out_data_w(1),
      Q => \^act_lanes_dphy\(2),
      R => '0'
    );
\active_lanes_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => active_lanes(0),
      Q => active_lanes_r(0),
      R => dest_rst_c
    );
\active_lanes_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => active_lanes(1),
      Q => active_lanes_r(1),
      R => dest_rst_c
    );
comb_ulps_activenot_sensr_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => comb_ulps_activenot_sensr_clk,
      Q => comb_ulps_activenot_sensr_clk_r,
      R => dest_rst_c
    );
comb_ulps_activenot_txesc_clk_r_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => comb_ulps_activenot_txesc_clk,
      Q => comb_ulps_activenot_txesc_clk_r
    );
comb_ulps_activenot_txesc_clk_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => dl0_txulpsactivenot,
      Q => comb_ulps_activenot_txesc_clk
    );
combnd_fifo_status_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => async_fifo_empty_sensr_clk_w,
      I1 => lin_buf_empty,
      I2 => dphy_init_done_sensr_clk_w,
      I3 => ldf_fifo_empty_sensr_clk_w,
      O => combnd_fifo_status
    );
dphy_init_done_sensr_clk_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dphy_init_done_sensr_clk_w,
      I1 => cntlr_ready_indic_sensr_clk_w,
      O => dphy_init_done_sensr_clk
    );
init_ppi_dn_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ppi_clk_avail_sensr_clk_w,
      I1 => ppi_clk_avail_sensr_clk_r,
      O => init_ppi_dn
    );
pixel_under_run_ppi_clk_sensr_clk_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ppi_clk_avail_sensr_clk_w,
      I1 => pixel_under_run_ppi_clk_sensr_clk_w,
      O => pixel_under_run_ppi_clk_sensr_clk
    );
ppi_clk_avail_r_reg: unisim.vcomponents.FDCE
     port map (
      C => ppi_clk,
      CE => '1',
      CLR => src_rst_c,
      D => '1',
      Q => ppi_clk_avail_r
    );
ppi_clk_avail_sensr_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => ppi_clk_avail_sensr_clk_w,
      Q => ppi_clk_avail_sensr_clk_r,
      R => dest_rst_c
    );
src_send_ppi_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => src_send_ppi_r,
      I1 => src_send_r_i_2_n_0,
      I2 => sensr_rst_n,
      I3 => src_rcv_ppi_w,
      O => src_send_ppi_r_i_1_n_0
    );
src_send_ppi_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => src_send_ppi_r_i_1_n_0,
      Q => src_send_ppi_r,
      R => '0'
    );
src_send_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => src_send_r,
      I1 => src_send_r_i_2_n_0,
      I2 => sensr_rst_n,
      I3 => src_rcv_w,
      O => src_send_r_i_1_n_0
    );
src_send_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFF6FF66FF6"
    )
        port map (
      I0 => active_lanes_r(1),
      I1 => active_lanes(1),
      I2 => active_lanes_r(0),
      I3 => active_lanes(0),
      I4 => ppi_clk_avail_sensr_clk_r,
      I5 => ppi_clk_avail_sensr_clk_w,
      O => src_send_r_i_2_n_0
    );
src_send_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => src_send_r_i_1_n_0,
      Q => src_send_r,
      R => '0'
    );
u_active_lanes: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake__xdcDup__1\
     port map (
      dest_ack => dest_out_req_w,
      dest_clk => core_clk_in,
      dest_out(1 downto 0) => dest_out_data_w(1 downto 0),
      dest_req => dest_out_req_w,
      src_clk => sensr_clk,
      src_in(1 downto 0) => active_lanes(1 downto 0),
      src_rcv => src_rcv_w,
      src_send => src_send_r
    );
u_active_lanes_ppi_clk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_handshake
     port map (
      dest_ack => dest_out_ppi_w,
      dest_clk => ppi_clk,
      dest_out(1 downto 0) => active_lanes_ppi_clk(1 downto 0),
      dest_req => dest_out_ppi_w,
      src_clk => sensr_clk,
      src_in(1 downto 0) => active_lanes(1 downto 0),
      src_rcv => src_rcv_ppi_w,
      src_send => src_send_ppi_r
    );
u_async_empty_sensr_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => sensr_clk,
      dest_out => async_fifo_empty_sensr_clk_w,
      src_clk => ppi_clk,
      src_in => async_empty
    );
u_clk_mode: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__27\
     port map (
      dest_clk => ppi_clk,
      dest_out => clk_mode_ppi_clk,
      src_clk => sensr_clk,
      src_in => clk_mode_axis_clk
    );
u_indic_sync: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__21\
     port map (
      dest_clk => sensr_clk,
      dest_out => cntlr_ready_indic_sensr_clk_w,
      src_clk => ppi_clk,
      src_in => '1'
    );
u_init_done_sync: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__20\
     port map (
      dest_clk => sensr_clk,
      dest_out => dphy_init_done_sensr_clk_w,
      src_clk => ppi_clk,
      src_in => dphy_init_done
    );
u_ldf_empty_sensr_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__parameterized0__2\
     port map (
      dest_clk => sensr_clk,
      dest_out => ldf_fifo_empty_sensr_clk_w,
      src_clk => ppi_clk,
      src_in => ldf_fifo_empty
    );
u_packet_tranfr_dn_ppi_clk_sensr_clk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_pulse
     port map (
      dest_clk => sensr_clk,
      dest_pulse => packet_tranfr_dn_ppi_clk_sensr_clk,
      dest_rst => dest_rst_c,
      src_clk => ppi_clk,
      src_pulse => packet_tranfr_dn_ppi_clk,
      src_rst => src_rst_c
    );
u_packet_tranfr_dn_ppi_clk_sensr_clk_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ppi_clk_rst_n,
      O => src_rst_c
    );
u_packet_tranfr_dn_ppi_clk_sensr_clk_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sensr_rst_n,
      O => dest_rst_c
    );
u_pixel_under_run_ppi_clk_sensr_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__18\
     port map (
      dest_clk => sensr_clk,
      dest_out => pixel_under_run_ppi_clk_sensr_clk_w,
      src_clk => ppi_clk,
      src_in => pixel_under_run_ppi_clk
    );
u_ppi_clk_avail: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__19\
     port map (
      dest_clk => sensr_clk,
      dest_out => ppi_clk_avail_sensr_clk_w,
      src_clk => ppi_clk,
      src_in => ppi_clk_avail_r
    );
u_stop_state_sync: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__17\
     port map (
      dest_clk => ppi_clk,
      dest_out => u_stop_state_sync_n_0,
      src_clk => core_clk_in,
      src_in => dl_tx_stop_st_core_clk
    );
u_ulps_entry: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__22\
     port map (
      dest_clk => txclkesc,
      dest_out => ulps_entry_axis_clk_txclkesc_w,
      src_clk => sensr_clk,
      src_in => ulps_entry_axis_clk
    );
u_ulps_entry_sensr_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__25\
     port map (
      dest_clk => sensr_clk,
      dest_out => comb_ulps_activenot_sensr_clk,
      src_clk => txclkesc,
      src_in => comb_ulps_activenot_txesc_clk
    );
u_ulps_exit_core_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__24\
     port map (
      dest_clk => core_clk_in,
      dest_out => cl_txulpsclkexit,
      src_clk => txclkesc,
      src_in => \^dl0_txulpsexit\
    );
u_ulps_start_en_core_clk: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__23\
     port map (
      dest_clk => core_clk_in,
      dest_out => cl_txulpsclk,
      src_clk => txclkesc,
      src_in => \^dl0_txulpsesc\
    );
u_ulps_timer_en: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_cdc_single__26\
     port map (
      dest_clk => sensr_clk,
      dest_out => ulps_timer_en_sensr_clk,
      src_clk => txclkesc,
      src_in => ulps_timer_en_reg_n_0
    );
ulps_exit_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDD000C"
    )
        port map (
      I0 => ulps_seq_in_progress_r1,
      I1 => ulps_seq_in_progress_r_reg_n_0,
      I2 => comb_ulps_activenot_txesc_clk,
      I3 => ulps_entry_axis_clk_txclkesc_w,
      I4 => \^dl0_txulpsexit\,
      O => ulps_exit_r_i_1_n_0
    );
ulps_exit_r_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => ulps_exit_r_i_1_n_0,
      Q => \^dl0_txulpsexit\
    );
ulps_isr_indi_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => \^ulps_isr\,
      I1 => comb_ulps_activenot_sensr_clk_r,
      I2 => comb_ulps_activenot_sensr_clk,
      I3 => sensr_rst_n,
      I4 => ulps_timer_en_sensr_clk_r,
      I5 => ulps_timer_en_sensr_clk,
      O => ulps_isr_indi_r_i_1_n_0
    );
ulps_isr_indi_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => ulps_isr_indi_r_i_1_n_0,
      Q => \^ulps_isr\,
      R => '0'
    );
ulps_seq_in_progress_r1_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => ulps_seq_in_progress_r_reg_n_0,
      Q => ulps_seq_in_progress_r1
    );
ulps_seq_in_progress_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3A2"
    )
        port map (
      I0 => ulps_entry_axis_clk_txclkesc_w,
      I1 => ulps_timer_en_r,
      I2 => ulps_timer_en_reg_n_0,
      I3 => ulps_seq_in_progress_r_reg_n_0,
      O => ulps_seq_in_progress_r_i_1_n_0
    );
ulps_seq_in_progress_r_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => ulps_seq_in_progress_r_i_1_n_0,
      Q => ulps_seq_in_progress_r_reg_n_0
    );
ulps_start_end_r1_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => \^dl0_txulpsesc\,
      Q => dl0_txreqesc
    );
ulps_start_end_r2_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => \^dl0_txulpsesc\,
      Q => ulps_start_end_r2
    );
ulps_start_end_r3_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => \^dl0_txulpsesc\,
      Q => ulps_start_end_r3
    );
ulps_start_end_r4_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => \^dl0_txulpsesc\,
      Q => ulps_start_end_r4
    );
ulps_start_end_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ulps_seq_in_progress_r1,
      I1 => ulps_seq_in_progress_r_reg_n_0,
      I2 => \^dl0_txulpsesc\,
      O => ulps_start_end_r_i_1_n_0
    );
ulps_start_end_r_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txesc_clk_rst_n,
      O => ulps_start_end_r_i_2_n_0
    );
ulps_start_end_r_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => ulps_start_end_r_i_1_n_0,
      Q => \^dl0_txulpsesc\
    );
\ulps_timer[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ulps_timer_en_reg_n_0,
      I1 => ulps_timer_reg(0),
      O => \ulps_timer[0]_i_1_n_0\
    );
\ulps_timer[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000800"
    )
        port map (
      I0 => ulps_timer_reg(9),
      I1 => ulps_timer_reg(8),
      I2 => \ulps_timer[11]_i_2_n_0\,
      I3 => ulps_timer_en_reg_n_0,
      I4 => ulps_timer_reg(10),
      O => p_0_in(10)
    );
\ulps_timer[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => ulps_timer_reg(10),
      I1 => ulps_timer_reg(8),
      I2 => ulps_timer_reg(9),
      I3 => \ulps_timer[11]_i_2_n_0\,
      I4 => ulps_timer_en_reg_n_0,
      I5 => ulps_timer_reg(11),
      O => p_0_in(11)
    );
\ulps_timer[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ulps_timer_reg(6),
      I1 => \ulps_timer[7]_i_2_n_0\,
      I2 => ulps_timer_reg(7),
      O => \ulps_timer[11]_i_2_n_0\
    );
\ulps_timer[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \ulps_timer[13]_i_2_n_0\,
      I1 => ulps_timer_reg(11),
      I2 => ulps_timer_en_reg_n_0,
      I3 => ulps_timer_reg(12),
      O => p_0_in(12)
    );
\ulps_timer[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF002000"
    )
        port map (
      I0 => ulps_timer_reg(12),
      I1 => \ulps_timer[13]_i_2_n_0\,
      I2 => ulps_timer_reg(11),
      I3 => ulps_timer_en_reg_n_0,
      I4 => ulps_timer_reg(13),
      O => p_0_in(13)
    );
\ulps_timer[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => ulps_timer_reg(10),
      I1 => ulps_timer_reg(8),
      I2 => ulps_timer_reg(9),
      I3 => ulps_timer_reg(7),
      I4 => \ulps_timer[7]_i_2_n_0\,
      I5 => ulps_timer_reg(6),
      O => \ulps_timer[13]_i_2_n_0\
    );
\ulps_timer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => ulps_timer_reg(0),
      I1 => ulps_timer_en_reg_n_0,
      I2 => ulps_timer_reg(1),
      O => p_0_in(1)
    );
\ulps_timer[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => ulps_timer_reg(0),
      I1 => ulps_timer_reg(1),
      I2 => ulps_timer_en_reg_n_0,
      I3 => ulps_timer_reg(2),
      O => p_0_in(2)
    );
\ulps_timer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => ulps_timer_reg(1),
      I1 => ulps_timer_reg(0),
      I2 => ulps_timer_reg(2),
      I3 => ulps_timer_en_reg_n_0,
      I4 => ulps_timer_reg(3),
      O => p_0_in(3)
    );
\ulps_timer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => ulps_timer_reg(2),
      I1 => ulps_timer_reg(0),
      I2 => ulps_timer_reg(1),
      I3 => ulps_timer_reg(3),
      I4 => ulps_timer_en_reg_n_0,
      I5 => ulps_timer_reg(4),
      O => p_0_in(4)
    );
\ulps_timer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \ulps_timer[5]_i_2_n_0\,
      I1 => ulps_timer_en_reg_n_0,
      I2 => ulps_timer_reg(5),
      O => p_0_in(5)
    );
\ulps_timer[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ulps_timer_reg(3),
      I1 => ulps_timer_reg(1),
      I2 => ulps_timer_reg(0),
      I3 => ulps_timer_reg(2),
      I4 => ulps_timer_reg(4),
      O => \ulps_timer[5]_i_2_n_0\
    );
\ulps_timer[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \ulps_timer[7]_i_2_n_0\,
      I1 => ulps_timer_en_reg_n_0,
      I2 => ulps_timer_reg(6),
      O => p_0_in(6)
    );
\ulps_timer[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \ulps_timer[7]_i_2_n_0\,
      I1 => ulps_timer_reg(6),
      I2 => ulps_timer_en_reg_n_0,
      I3 => ulps_timer_reg(7),
      O => p_0_in(7)
    );
\ulps_timer[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ulps_timer_reg(4),
      I1 => ulps_timer_reg(2),
      I2 => ulps_timer_reg(0),
      I3 => ulps_timer_reg(1),
      I4 => ulps_timer_reg(3),
      I5 => ulps_timer_reg(5),
      O => \ulps_timer[7]_i_2_n_0\
    );
\ulps_timer[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \ulps_timer[11]_i_2_n_0\,
      I1 => ulps_timer_en_reg_n_0,
      I2 => ulps_timer_reg(8),
      O => p_0_in(8)
    );
\ulps_timer[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \ulps_timer[11]_i_2_n_0\,
      I1 => ulps_timer_reg(8),
      I2 => ulps_timer_en_reg_n_0,
      I3 => ulps_timer_reg(9),
      O => p_0_in(9)
    );
ulps_timer_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000800"
    )
        port map (
      I0 => ulps_seq_in_progress_r_reg_n_0,
      I1 => comb_ulps_activenot_txesc_clk,
      I2 => comb_ulps_activenot_txesc_clk_r,
      I3 => ulps_timer_en_i_2_n_0,
      I4 => ulps_timer_en_reg_n_0,
      O => ulps_timer_en_i_1_n_0
    );
ulps_timer_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ulps_timer_en_i_3_n_0,
      I1 => ulps_timer_reg(2),
      I2 => ulps_timer_reg(1),
      I3 => ulps_timer_reg(4),
      I4 => ulps_timer_reg(3),
      I5 => ulps_timer_en_i_4_n_0,
      O => ulps_timer_en_i_2_n_0
    );
ulps_timer_en_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ulps_timer_reg(6),
      I1 => ulps_timer_reg(5),
      I2 => ulps_timer_reg(11),
      I3 => ulps_timer_reg(7),
      O => ulps_timer_en_i_3_n_0
    );
ulps_timer_en_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ulps_timer_reg(0),
      I1 => ulps_timer_reg(12),
      I2 => ulps_timer_reg(13),
      I3 => ulps_timer_reg(10),
      I4 => ulps_timer_reg(8),
      I5 => ulps_timer_reg(9),
      O => ulps_timer_en_i_4_n_0
    );
ulps_timer_en_r_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => ulps_timer_en_reg_n_0,
      Q => ulps_timer_en_r
    );
ulps_timer_en_reg: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => ulps_timer_en_i_1_n_0,
      Q => ulps_timer_en_reg_n_0
    );
ulps_timer_en_sensr_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => sensr_clk,
      CE => '1',
      D => ulps_timer_en_sensr_clk,
      Q => ulps_timer_en_sensr_clk_r,
      R => dest_rst_c
    );
\ulps_timer_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => \ulps_timer[0]_i_1_n_0\,
      Q => ulps_timer_reg(0)
    );
\ulps_timer_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(10),
      Q => ulps_timer_reg(10)
    );
\ulps_timer_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(11),
      Q => ulps_timer_reg(11)
    );
\ulps_timer_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(12),
      Q => ulps_timer_reg(12)
    );
\ulps_timer_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(13),
      Q => ulps_timer_reg(13)
    );
\ulps_timer_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(1),
      Q => ulps_timer_reg(1)
    );
\ulps_timer_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(2),
      Q => ulps_timer_reg(2)
    );
\ulps_timer_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(3),
      Q => ulps_timer_reg(3)
    );
\ulps_timer_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(4),
      Q => ulps_timer_reg(4)
    );
\ulps_timer_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(5),
      Q => ulps_timer_reg(5)
    );
\ulps_timer_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(6),
      Q => ulps_timer_reg(6)
    );
\ulps_timer_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(7),
      Q => ulps_timer_reg(7)
    );
\ulps_timer_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(8),
      Q => ulps_timer_reg(8)
    );
\ulps_timer_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => txclkesc,
      CE => '1',
      CLR => ulps_start_end_r_i_2_n_0,
      D => p_0_in(9),
      Q => ulps_timer_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 33 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is "16'b0000000000000100";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 34;
  attribute READ_MODE : string;
  attribute READ_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is "0004";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async : entity is "TRUE";
end bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000000000000100";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1088;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 29;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 34;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0004";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 34;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(33 downto 0) => din(33 downto 0),
      dout(33 downto 0) => dout(33 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_prog_full_UNCONNECTED\,
      rd_clk => rd_clk,
      rd_data_count(0) => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_rd_data_count_UNCONNECTED\(0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(5 downto 0) => wr_data_count(5 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core is
  port (
    s_axis_aclk : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    cl_txclkactive : in STD_LOGIC;
    dphy_init_done : in STD_LOGIC;
    dl_tx_stop_st : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 95 downto 0 );
    txbyteclkhs : in STD_LOGIC;
    txclkesc : in STD_LOGIC;
    core_clk_in : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_txrequesths : out STD_LOGIC;
    cl_txulpsclk : out STD_LOGIC;
    cl_txulpsexit : out STD_LOGIC;
    dl0_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txrequesths : out STD_LOGIC;
    dl0_forcetxstopmode : out STD_LOGIC;
    dl0_enable : out STD_LOGIC;
    dl0_txskewcalhs : out STD_LOGIC;
    dl0_txreadyhs : in STD_LOGIC;
    dl0_txulpsesc : out STD_LOGIC;
    dl0_txrequestesc : out STD_LOGIC;
    dl0_txulpsexit : out STD_LOGIC;
    dl0_ulpsactivenot : in STD_LOGIC;
    dl1_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txrequesths : out STD_LOGIC;
    dl1_txreadyhs : in STD_LOGIC;
    dl1_forcetxstopmode : out STD_LOGIC;
    dl1_enable : out STD_LOGIC;
    dl1_txulpsesc : out STD_LOGIC;
    dl1_txrequestesc : out STD_LOGIC;
    dl1_txulpsexit : out STD_LOGIC;
    dl1_ulpsactivenot : in STD_LOGIC;
    dl1_txskewcalhs : out STD_LOGIC;
    dl2_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txrequesths : out STD_LOGIC;
    dl2_txreadyhs : in STD_LOGIC;
    dl2_forcetxstopmode : out STD_LOGIC;
    dl2_enable : out STD_LOGIC;
    dl2_txulpsesc : out STD_LOGIC;
    dl2_txrequestesc : out STD_LOGIC;
    dl2_txulpsexit : out STD_LOGIC;
    dl2_ulpsactivenot : in STD_LOGIC;
    dl2_txskewcalhs : out STD_LOGIC;
    active_lanes_dphy : out STD_LOGIC_VECTOR ( 2 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 48;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 96;
  attribute C_CSI_CLK_PRE : integer;
  attribute C_CSI_CLK_PRE of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 1;
  attribute C_CSI_CRC_ENABLE : integer;
  attribute C_CSI_CRC_ENABLE of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 1;
  attribute C_CSI_DATATYPE : integer;
  attribute C_CSI_DATATYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 42;
  attribute C_CSI_EN_ACTIVELANES : integer;
  attribute C_CSI_EN_ACTIVELANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 1;
  attribute C_CSI_INIT_DESKEW_PATRN_LEN : integer;
  attribute C_CSI_INIT_DESKEW_PATRN_LEN of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 4096;
  attribute C_CSI_LANES : integer;
  attribute C_CSI_LANES of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 3;
  attribute C_CSI_LINE_BUFR_DEPTH : integer;
  attribute C_CSI_LINE_BUFR_DEPTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 2048;
  attribute C_CSI_PERIODIC_CNTR_WIDTH : integer;
  attribute C_CSI_PERIODIC_CNTR_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 32;
  attribute C_CSI_PERIODIC_PATRN_LEN : integer;
  attribute C_CSI_PERIODIC_PATRN_LEN of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 4096;
  attribute C_CSI_PERIODIC_TIME : integer;
  attribute C_CSI_PERIODIC_TIME of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 50;
  attribute C_CSI_PIXEL_MODE : integer;
  attribute C_CSI_PIXEL_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 1;
  attribute C_CSI_VID_INTERFACE : integer;
  attribute C_CSI_VID_INTERFACE of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 0;
  attribute C_CSI_XMIT_ALT_DESKEW : integer;
  attribute C_CSI_XMIT_ALT_DESKEW of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 0;
  attribute C_CSI_XMIT_INIT_DESKEW : integer;
  attribute C_CSI_XMIT_INIT_DESKEW of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 0;
  attribute C_CSI_XMIT_PERIODIC_DESKEW : integer;
  attribute C_CSI_XMIT_PERIODIC_DESKEW of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 0;
  attribute C_EN_REG_BASED_FE_GEN : integer;
  attribute C_EN_REG_BASED_FE_GEN of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 7;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is "yes";
  attribute LBUF_WIDTH : integer;
  attribute LBUF_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core : entity is 26;
end bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal active_lanes_axis_clk : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^active_lanes_dphy\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal active_lanes_ppi_clk_w : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal afifo_empty : STD_LOGIC;
  signal afifo_rddata : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal afifo_rden : STD_LOGIC;
  signal afifo_wrdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal afifo_wren : STD_LOGIC;
  signal async_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal clk_mode_axis_clk_w : STD_LOGIC;
  signal clk_mode_ppi_clk_w : STD_LOGIC;
  signal combnd_fifo_status_w : STD_LOGIC;
  signal dfifo_almost_full : STD_LOGIC;
  signal dfifo_empty : STD_LOGIC;
  signal dfifo_rddata : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal dfifo_rden : STD_LOGIC;
  signal dfifo_wrdata : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal dfifo_wren : STD_LOGIC;
  signal \^dl2_txulpsesc\ : STD_LOGIC;
  signal \^dl2_txulpsexit\ : STD_LOGIC;
  signal dphy_init_done_sensr_clk_w : STD_LOGIC;
  signal gsp_fifo_dc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gsp_fifo_empty : STD_LOGIC;
  signal gsp_fifo_full : STD_LOGIC;
  signal gsp_fifo_rd_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal gsp_fifo_rd_en : STD_LOGIC;
  signal gsp_fifo_wr_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal gsp_fifo_wr_en : STD_LOGIC;
  signal init_ppi_dn_w : STD_LOGIC;
  signal lbuf_empty : STD_LOGIC;
  signal lbuf_full : STD_LOGIC;
  signal lbuf_proj_full : STD_LOGIC;
  signal lbuf_rddata : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal lbuf_rden : STD_LOGIC;
  signal lbuf_wrdata : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal lbuf_wren : STD_LOGIC;
  signal ldf_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ldf_rst : STD_LOGIC;
  signal line_sync_gen_axis_clk : STD_LOGIC;
  signal master_resetn : STD_LOGIC;
  signal packet_tranfr_dn_ppi_clk_w : STD_LOGIC;
  signal packet_tranfr_dn_sensr_clk_w : STD_LOGIC;
  signal pixel_under_run_ppi_clk_sensr_clk : STD_LOGIC;
  signal ppi_clk_rst_n : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sensr_rst_n : STD_LOGIC;
  signal srst : STD_LOGIC;
  signal strm_fifo_under_run_c : STD_LOGIC;
  signal txesc_clk_rst_n : STD_LOGIC;
  signal ulps_entry_axis_clk : STD_LOGIC;
  signal ulps_exited_axis_clk : STD_LOGIC;
  signal NLW_clock_cross_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_full_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_clock_cross_fifo_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dist_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dist_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_generic_fifo_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_generic_fifo_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_img_iface_iface_no_line_status_vc0_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_img_iface_iface_no_line_status_vc1_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_img_iface_iface_no_line_status_vc2_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_img_iface_iface_no_line_status_vc3_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ldf_cl_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_cntlr_ready_indic_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl0_forcetxstopmode_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl0_txskewcalhs_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl1_forcetxstopmode_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl1_txskewcalhs_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl2_forcetxstopmode_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl2_txskewcalhs_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl3_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl3_forcetxstopmode_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl3_txrequesths_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl3_txskewcalhs_UNCONNECTED : STD_LOGIC;
  signal NLW_ldf_dl3_txdatahs_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_line_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_line_buffer_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_line_buffer_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_pktgn_blk_cdf_wr_data_UNCONNECTED : STD_LOGIC_VECTOR ( 33 to 33 );
  signal NLW_reg_blk_frm_blkng_axis_clk_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_reg_blk_no_lines_vc0_axis_clk_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_reg_blk_no_lines_vc1_axis_clk_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_reg_blk_no_lines_vc2_axis_clk_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_reg_blk_no_lines_vc3_axis_clk_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_reg_blk_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_blk_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_reg_blk_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_rst_sync_blk_core_clk_rst_n_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_sync_blk_rst_4_ic_pc_ac_seq_out_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl1_txulpsesc_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl1_txulpsexit_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl2_txulpsesc_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl2_txulpsexit_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl3_txreqesc_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl3_txulpsesc_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl3_txulpsexit_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_dl_tx_stop_st_ppi_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_send_calib_patrn_ppi_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_sync_blk_act_lanes_dphy_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of clock_cross_fifo : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of clock_cross_fifo : label is 2;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of clock_cross_fifo : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of clock_cross_fifo : label is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of clock_cross_fifo : label is "16'b0000000000000100";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of clock_cross_fifo : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of clock_cross_fifo : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of clock_cross_fifo : label is 32;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of clock_cross_fifo : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of clock_cross_fifo : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of clock_cross_fifo : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of clock_cross_fifo : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of clock_cross_fifo : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of clock_cross_fifo : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of clock_cross_fifo : label is 0;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of clock_cross_fifo : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of clock_cross_fifo : label is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of clock_cross_fifo : label is 34;
  attribute READ_MODE : string;
  attribute READ_MODE of clock_cross_fifo : label is "std";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of clock_cross_fifo : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of clock_cross_fifo : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of clock_cross_fifo : label is "0004";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of clock_cross_fifo : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of clock_cross_fifo : label is 34;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of clock_cross_fifo : label is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of clock_cross_fifo : label is "TRUE";
  attribute CASCADE_HEIGHT of dist_fifo : label is 0;
  attribute DOUT_RESET_VALUE of dist_fifo : label is "0";
  attribute ECC_MODE of dist_fifo : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of dist_fifo : label is "16'b0000010000001000";
  attribute FIFO_MEMORY_TYPE of dist_fifo : label is "distributed";
  attribute FIFO_READ_LATENCY of dist_fifo : label is 1;
  attribute FIFO_WRITE_DEPTH of dist_fifo : label is 16;
  attribute FULL_RESET_VALUE of dist_fifo : label is 0;
  attribute PROG_EMPTY_THRESH of dist_fifo : label is 10;
  attribute PROG_FULL_THRESH of dist_fifo : label is 10;
  attribute P_COMMON_CLOCK of dist_fifo : label is 1;
  attribute P_ECC_MODE of dist_fifo : label is 0;
  attribute P_FIFO_MEMORY_TYPE of dist_fifo : label is 1;
  attribute P_READ_MODE of dist_fifo : label is 0;
  attribute P_WAKEUP_TIME of dist_fifo : label is 2;
  attribute RD_DATA_COUNT_WIDTH of dist_fifo : label is 5;
  attribute READ_DATA_WIDTH of dist_fifo : label is 36;
  attribute READ_MODE of dist_fifo : label is "std";
  attribute SIM_ASSERT_CHK of dist_fifo : label is 0;
  attribute USE_ADV_FEATURES of dist_fifo : label is "0408";
  attribute WAKEUP_TIME of dist_fifo : label is 0;
  attribute WRITE_DATA_WIDTH of dist_fifo : label is 36;
  attribute WR_DATA_COUNT_WIDTH of dist_fifo : label is 1;
  attribute XPM_MODULE of dist_fifo : label is "TRUE";
  attribute CASCADE_HEIGHT of generic_fifo : label is 0;
  attribute DOUT_RESET_VALUE of generic_fifo : label is "0";
  attribute ECC_MODE of generic_fifo : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC of generic_fifo : label is "16'b0000010000000000";
  attribute FIFO_MEMORY_TYPE of generic_fifo : label is "distributed";
  attribute FIFO_READ_LATENCY of generic_fifo : label is 1;
  attribute FIFO_WRITE_DEPTH of generic_fifo : label is 32;
  attribute FULL_RESET_VALUE of generic_fifo : label is 0;
  attribute PROG_EMPTY_THRESH of generic_fifo : label is 10;
  attribute PROG_FULL_THRESH of generic_fifo : label is 10;
  attribute P_COMMON_CLOCK of generic_fifo : label is 1;
  attribute P_ECC_MODE of generic_fifo : label is 0;
  attribute P_FIFO_MEMORY_TYPE of generic_fifo : label is 1;
  attribute P_READ_MODE of generic_fifo : label is 0;
  attribute P_WAKEUP_TIME of generic_fifo : label is 2;
  attribute RD_DATA_COUNT_WIDTH of generic_fifo : label is 6;
  attribute READ_DATA_WIDTH of generic_fifo : label is 24;
  attribute READ_MODE of generic_fifo : label is "std";
  attribute SIM_ASSERT_CHK of generic_fifo : label is 0;
  attribute USE_ADV_FEATURES of generic_fifo : label is "0400";
  attribute WAKEUP_TIME of generic_fifo : label is 0;
  attribute WRITE_DATA_WIDTH of generic_fifo : label is 24;
  attribute WR_DATA_COUNT_WIDTH of generic_fifo : label is 1;
  attribute XPM_MODULE of generic_fifo : label is "TRUE";
  attribute C_AXIS_TDATA_WIDTH of img_iface : label is 48;
  attribute C_CSI_PIXEL_MODE of img_iface : label is 1;
  attribute C_CSI_VID_INTERFACE of img_iface : label is 0;
  attribute C_EN_REG_BASED_FE_GEN of img_iface : label is 0;
  attribute DowngradeIPIdentifiedWarnings of img_iface : label is "yes";
  attribute SF_WIDTH : integer;
  attribute SF_WIDTH of img_iface : label is 26;
  attribute C_CSI_CLK_PRE of ldf : label is 1;
  attribute C_CSI_EN_ACTIVELANES of ldf : label is 1;
  attribute C_CSI_INIT_DESKEW_PATRN_LEN of ldf : label is 4296;
  attribute C_CSI_LANES of ldf : label is 3;
  attribute C_CSI_PERIODIC_PATRN_LEN of ldf : label is 4096;
  attribute C_CSI_XMIT_ALT_DESKEW of ldf : label is 0;
  attribute C_CSI_XMIT_INIT_DESKEW of ldf : label is 0;
  attribute C_CSI_XMIT_PERIODIC_DESKEW of ldf : label is 0;
  attribute DowngradeIPIdentifiedWarnings of ldf : label is "yes";
  attribute CASCADE_HEIGHT of line_buffer : label is 0;
  attribute DOUT_RESET_VALUE of line_buffer : label is "0";
  attribute ECC_MODE of line_buffer : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC of line_buffer : label is "16'b0000000000000010";
  attribute FIFO_MEMORY_TYPE of line_buffer : label is "block";
  attribute FIFO_READ_LATENCY of line_buffer : label is 1;
  attribute FIFO_WRITE_DEPTH of line_buffer : label is 2048;
  attribute FULL_RESET_VALUE of line_buffer : label is 0;
  attribute PROG_EMPTY_THRESH of line_buffer : label is 10;
  attribute PROG_FULL_THRESH of line_buffer : label is 2041;
  attribute P_COMMON_CLOCK of line_buffer : label is 1;
  attribute P_ECC_MODE of line_buffer : label is 0;
  attribute P_FIFO_MEMORY_TYPE of line_buffer : label is 2;
  attribute P_READ_MODE of line_buffer : label is 0;
  attribute P_WAKEUP_TIME of line_buffer : label is 2;
  attribute RD_DATA_COUNT_WIDTH of line_buffer : label is 1;
  attribute READ_DATA_WIDTH of line_buffer : label is 26;
  attribute READ_MODE of line_buffer : label is "std";
  attribute SIM_ASSERT_CHK of line_buffer : label is 0;
  attribute USE_ADV_FEATURES of line_buffer : label is "0002";
  attribute WAKEUP_TIME of line_buffer : label is 0;
  attribute WRITE_DATA_WIDTH of line_buffer : label is 26;
  attribute WR_DATA_COUNT_WIDTH of line_buffer : label is 1;
  attribute XPM_MODULE of line_buffer : label is "TRUE";
  attribute C_CSI_PIXEL_MODE of pktgn_blk : label is 1;
  attribute DowngradeIPIdentifiedWarnings of pktgn_blk : label is "yes";
  attribute SF_WIDTH of pktgn_blk : label is 26;
  attribute CRC_INS : string;
  attribute CRC_INS of pktzr : label is "3'b011";
  attribute C_CSI_CRC_ENABLE of pktzr : label is 1;
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of pktzr : label is 0;
  attribute DowngradeIPIdentifiedWarnings of pktzr : label is "yes";
  attribute EXTRA_CHK : string;
  attribute EXTRA_CHK of pktzr : label is "3'b100";
  attribute LP_END : string;
  attribute LP_END of pktzr : label is "3'b010";
  attribute LP_IN_PRGS : string;
  attribute LP_IN_PRGS of pktzr : label is "3'b001";
  attribute LP_WAIT : string;
  attribute LP_WAIT of pktzr : label is "3'b000";
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of reg_blk : label is 7;
  attribute C_CSI_EN_ACTIVELANES of reg_blk : label is 1;
  attribute C_CSI_LANES of reg_blk : label is 3;
  attribute C_CSI_PIXEL_MODE of reg_blk : label is 1;
  attribute C_EN_REG_BASED_FE_GEN of reg_blk : label is 0;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of reg_blk : label is 32;
  attribute DowngradeIPIdentifiedWarnings of reg_blk : label is "yes";
  attribute ISR_BITS : string;
  attribute ISR_BITS of reg_blk : label is "5'b10000";
  attribute RESP_WIDTH : integer;
  attribute RESP_WIDTH of reg_blk : label is 2;
  attribute STB_WIDTH : integer;
  attribute STB_WIDTH of reg_blk : label is 4;
  attribute DowngradeIPIdentifiedWarnings of rst_sync_blk : label is "yes";
  attribute C_CSI_EN_ACTIVELANES of sync_blk : label is 1;
  attribute C_CSI_LANES of sync_blk : label is 3;
  attribute C_CSI_PERIODIC_CNTR_WIDTH of sync_blk : label is 32;
  attribute C_CSI_PERIODIC_TIME of sync_blk : label is 50;
  attribute C_CSI_XMIT_PERIODIC_DESKEW of sync_blk : label is 0;
  attribute DowngradeIPIdentifiedWarnings of sync_blk : label is "yes";
begin
  active_lanes_dphy(2 downto 1) <= \^active_lanes_dphy\(2 downto 1);
  active_lanes_dphy(0) <= \<const1>\;
  cl_enable <= \<const1>\;
  dl0_forcetxstopmode <= \<const0>\;
  dl0_txskewcalhs <= \<const0>\;
  dl0_txulpsesc <= \^dl2_txulpsesc\;
  dl0_txulpsexit <= \^dl2_txulpsexit\;
  dl1_forcetxstopmode <= \<const0>\;
  dl1_txskewcalhs <= \<const0>\;
  dl1_txulpsesc <= \^dl2_txulpsesc\;
  dl1_txulpsexit <= \^dl2_txulpsexit\;
  dl2_forcetxstopmode <= \<const0>\;
  dl2_txskewcalhs <= \<const0>\;
  dl2_txulpsesc <= \^dl2_txulpsesc\;
  dl2_txulpsexit <= \^dl2_txulpsexit\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23 downto 0) <= \^s_axi_rdata\(23 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
clock_cross_fifo: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_async
     port map (
      almost_empty => NLW_clock_cross_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_clock_cross_fifo_almost_full_UNCONNECTED,
      data_valid => NLW_clock_cross_fifo_data_valid_UNCONNECTED,
      dbiterr => NLW_clock_cross_fifo_dbiterr_UNCONNECTED,
      din(33) => '0',
      din(32 downto 0) => afifo_wrdata(32 downto 0),
      dout(33 downto 0) => afifo_rddata(33 downto 0),
      empty => afifo_empty,
      full => NLW_clock_cross_fifo_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_clock_cross_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_clock_cross_fifo_prog_empty_UNCONNECTED,
      prog_full => NLW_clock_cross_fifo_prog_full_UNCONNECTED,
      rd_clk => txbyteclkhs,
      rd_data_count(0) => NLW_clock_cross_fifo_rd_data_count_UNCONNECTED(0),
      rd_en => afifo_rden,
      rd_rst_busy => NLW_clock_cross_fifo_rd_rst_busy_UNCONNECTED,
      rst => srst,
      sbiterr => NLW_clock_cross_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_clock_cross_fifo_underflow_UNCONNECTED,
      wr_ack => NLW_clock_cross_fifo_wr_ack_UNCONNECTED,
      wr_clk => s_axis_aclk,
      wr_data_count(5 downto 0) => async_dc(5 downto 0),
      wr_en => afifo_wren,
      wr_rst_busy => NLW_clock_cross_fifo_wr_rst_busy_UNCONNECTED
    );
dist_fifo: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized0\
     port map (
      almost_empty => NLW_dist_fifo_almost_empty_UNCONNECTED,
      almost_full => dfifo_almost_full,
      data_valid => NLW_dist_fifo_data_valid_UNCONNECTED,
      dbiterr => NLW_dist_fifo_dbiterr_UNCONNECTED,
      din(35 downto 0) => dfifo_wrdata(35 downto 0),
      dout(35 downto 0) => dfifo_rddata(35 downto 0),
      empty => dfifo_empty,
      full => NLW_dist_fifo_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_dist_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_dist_fifo_prog_empty_UNCONNECTED,
      prog_full => NLW_dist_fifo_prog_full_UNCONNECTED,
      rd_data_count(4 downto 0) => ldf_dc(4 downto 0),
      rd_en => dfifo_rden,
      rd_rst_busy => NLW_dist_fifo_rd_rst_busy_UNCONNECTED,
      rst => ldf_rst,
      sbiterr => NLW_dist_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_dist_fifo_underflow_UNCONNECTED,
      wr_ack => NLW_dist_fifo_wr_ack_UNCONNECTED,
      wr_clk => txbyteclkhs,
      wr_data_count(0) => NLW_dist_fifo_wr_data_count_UNCONNECTED(0),
      wr_en => dfifo_wren,
      wr_rst_busy => NLW_dist_fifo_wr_rst_busy_UNCONNECTED
    );
dist_fifo_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ppi_clk_rst_n,
      O => ldf_rst
    );
generic_fifo: entity work.\bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync__parameterized1\
     port map (
      almost_empty => NLW_generic_fifo_almost_empty_UNCONNECTED,
      almost_full => NLW_generic_fifo_almost_full_UNCONNECTED,
      data_valid => NLW_generic_fifo_data_valid_UNCONNECTED,
      dbiterr => NLW_generic_fifo_dbiterr_UNCONNECTED,
      din(23 downto 0) => gsp_fifo_wr_data(23 downto 0),
      dout(23 downto 0) => gsp_fifo_rd_data(23 downto 0),
      empty => gsp_fifo_empty,
      full => gsp_fifo_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_generic_fifo_overflow_UNCONNECTED,
      prog_empty => NLW_generic_fifo_prog_empty_UNCONNECTED,
      prog_full => NLW_generic_fifo_prog_full_UNCONNECTED,
      rd_data_count(5 downto 0) => gsp_fifo_dc(5 downto 0),
      rd_en => gsp_fifo_rd_en,
      rd_rst_busy => NLW_generic_fifo_rd_rst_busy_UNCONNECTED,
      rst => srst,
      sbiterr => NLW_generic_fifo_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_generic_fifo_underflow_UNCONNECTED,
      wr_ack => NLW_generic_fifo_wr_ack_UNCONNECTED,
      wr_clk => s_axis_aclk,
      wr_data_count(0) => NLW_generic_fifo_wr_data_count_UNCONNECTED(0),
      wr_en => gsp_fifo_wr_en,
      wr_rst_busy => NLW_generic_fifo_wr_rst_busy_UNCONNECTED
    );
img_iface: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_img_iface
     port map (
      axis_rst_n => sensr_rst_n,
      frm_blkng_reg(7 downto 0) => B"00000001",
      gsp_fifo_empty => gsp_fifo_empty,
      gsp_fifo_rd_data(23 downto 0) => gsp_fifo_rd_data(23 downto 0),
      gsp_fifo_rd_en => gsp_fifo_rd_en,
      iface_no_line_status_vc0(1 downto 0) => NLW_img_iface_iface_no_line_status_vc0_UNCONNECTED(1 downto 0),
      iface_no_line_status_vc1(1 downto 0) => NLW_img_iface_iface_no_line_status_vc1_UNCONNECTED(1 downto 0),
      iface_no_line_status_vc2(1 downto 0) => NLW_img_iface_iface_no_line_status_vc2_UNCONNECTED(1 downto 0),
      iface_no_line_status_vc3(1 downto 0) => NLW_img_iface_iface_no_line_status_vc3_UNCONNECTED(1 downto 0),
      img_no_lines_vc0(15 downto 0) => B"0000000000000000",
      img_no_lines_vc1(15 downto 0) => B"0000000000000000",
      img_no_lines_vc2(15 downto 0) => B"0000000000000000",
      img_no_lines_vc3(15 downto 0) => B"0000000000000000",
      line_sync_disable => line_sync_gen_axis_clk,
      pkt_transfr_dn => packet_tranfr_dn_sensr_clk_w,
      s_axis_aclk => s_axis_aclk,
      s_axis_tdata(47 downto 42) => B"000000",
      s_axis_tdata(41 downto 34) => s_axis_tdata(41 downto 34),
      s_axis_tdata(33 downto 28) => B"000000",
      s_axis_tdata(27 downto 20) => s_axis_tdata(27 downto 20),
      s_axis_tdata(19 downto 14) => B"000000",
      s_axis_tdata(13 downto 0) => s_axis_tdata(13 downto 0),
      s_axis_tdest(1 downto 0) => s_axis_tdest(1 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tuser(95 downto 64) => B"00000000000000000000000000000000",
      s_axis_tuser(63 downto 16) => s_axis_tuser(63 downto 16),
      s_axis_tuser(15 downto 7) => B"000000000",
      s_axis_tuser(6 downto 0) => s_axis_tuser(6 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      sync_fifo_full => lbuf_proj_full,
      sync_fifo_wr_data(25 downto 0) => lbuf_wrdata(25 downto 0),
      sync_fifo_wr_en => lbuf_wren,
      vid_clk => '0',
      vid_di(5 downto 0) => B"000000",
      vid_enable => '0',
      vid_framenum(15 downto 0) => B"0000000000000000",
      vid_hsync => '0',
      vid_linenum(15 downto 0) => B"0000000000000000",
      vid_pxl(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      vid_vc(1 downto 0) => B"00",
      vid_vsync => '0',
      vid_wc(15 downto 0) => B"0000000000000000"
    );
ldf: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_ldf
     port map (
      active_lanes(1 downto 0) => active_lanes_ppi_clk_w(1 downto 0),
      cl_enable => NLW_ldf_cl_enable_UNCONNECTED,
      cl_txclkactive => cl_txclkactive,
      cl_txrequesths => cl_txrequesths,
      clk_mode => clk_mode_ppi_clk_w,
      cntlr_ready_indic => NLW_ldf_cntlr_ready_indic_UNCONNECTED,
      dl0_enable => dl0_enable,
      dl0_forcetxstopmode => NLW_ldf_dl0_forcetxstopmode_UNCONNECTED,
      dl0_txdatahs(7 downto 0) => dl0_txdatahs(7 downto 0),
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txrequesths => dl0_txrequesths,
      dl0_txskewcalhs => NLW_ldf_dl0_txskewcalhs_UNCONNECTED,
      dl1_enable => dl1_enable,
      dl1_forcetxstopmode => NLW_ldf_dl1_forcetxstopmode_UNCONNECTED,
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txreadyhs => '0',
      dl1_txrequesths => dl1_txrequesths,
      dl1_txskewcalhs => NLW_ldf_dl1_txskewcalhs_UNCONNECTED,
      dl2_enable => dl2_enable,
      dl2_forcetxstopmode => NLW_ldf_dl2_forcetxstopmode_UNCONNECTED,
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txreadyhs => '0',
      dl2_txrequesths => dl2_txrequesths,
      dl2_txskewcalhs => NLW_ldf_dl2_txskewcalhs_UNCONNECTED,
      dl3_enable => NLW_ldf_dl3_enable_UNCONNECTED,
      dl3_forcetxstopmode => NLW_ldf_dl3_forcetxstopmode_UNCONNECTED,
      dl3_txdatahs(7 downto 0) => NLW_ldf_dl3_txdatahs_UNCONNECTED(7 downto 0),
      dl3_txreadyhs => '0',
      dl3_txrequesths => NLW_ldf_dl3_txrequesths_UNCONNECTED,
      dl3_txskewcalhs => NLW_ldf_dl3_txskewcalhs_UNCONNECTED,
      dl_tx_stop_st => '0',
      dphy_init_done => dphy_init_done,
      ldf_empty => dfifo_empty,
      ldf_rd_data(35 downto 0) => dfifo_rddata(35 downto 0),
      ldf_rd_en => dfifo_rden,
      packet_tranfr_dn => packet_tranfr_dn_ppi_clk_w,
      ppi_clk => txbyteclkhs,
      ppi_clk_rst_n => ppi_clk_rst_n,
      rst_4_ic_pc_ac_seq => '0',
      send_periodic_patrn => '0',
      strm_fifo_under_run => strm_fifo_under_run_c
    );
line_buffer: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_xpm_fifo_sync
     port map (
      almost_empty => NLW_line_buffer_almost_empty_UNCONNECTED,
      almost_full => NLW_line_buffer_almost_full_UNCONNECTED,
      data_valid => NLW_line_buffer_data_valid_UNCONNECTED,
      dbiterr => NLW_line_buffer_dbiterr_UNCONNECTED,
      din(25 downto 0) => lbuf_wrdata(25 downto 0),
      dout(25 downto 0) => lbuf_rddata(25 downto 0),
      empty => lbuf_empty,
      full => lbuf_full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_line_buffer_overflow_UNCONNECTED,
      prog_empty => NLW_line_buffer_prog_empty_UNCONNECTED,
      prog_full => lbuf_proj_full,
      rd_data_count(0) => NLW_line_buffer_rd_data_count_UNCONNECTED(0),
      rd_en => lbuf_rden,
      rd_rst_busy => NLW_line_buffer_rd_rst_busy_UNCONNECTED,
      rst => srst,
      sbiterr => NLW_line_buffer_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_line_buffer_underflow_UNCONNECTED,
      wr_ack => NLW_line_buffer_wr_ack_UNCONNECTED,
      wr_clk => s_axis_aclk,
      wr_data_count(0) => NLW_line_buffer_wr_data_count_UNCONNECTED(0),
      wr_en => lbuf_wren,
      wr_rst_busy => NLW_line_buffer_wr_rst_busy_UNCONNECTED
    );
line_buffer_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sensr_rst_n,
      O => srst
    );
pktgn_blk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_pkt_gen_blk
     port map (
      cdf_fifo_full => '0',
      cdf_wr_data(33) => NLW_pktgn_blk_cdf_wr_data_UNCONNECTED(33),
      cdf_wr_data(32 downto 0) => afifo_wrdata(32 downto 0),
      cdf_wr_en => afifo_wren,
      fifo_dc(5 downto 1) => async_dc(5 downto 1),
      fifo_dc(0) => '0',
      sensr_clk => s_axis_aclk,
      sensr_rst_n => sensr_rst_n,
      sync_fifo_empty => lbuf_empty,
      sync_fifo_rd_data(25 downto 0) => lbuf_rddata(25 downto 0),
      sync_fifo_rd_en => lbuf_rden
    );
pktzr: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_packetizer
     port map (
      cdf_empty => afifo_empty,
      cdf_rd_data(33) => '0',
      cdf_rd_data(32 downto 0) => afifo_rddata(32 downto 0),
      cdf_rd_en => afifo_rden,
      ldf_data_count(4 downto 1) => ldf_dc(4 downto 1),
      ldf_data_count(0) => '0',
      ldf_fifo_full => dfifo_almost_full,
      ldf_wr_data(35 downto 0) => dfifo_wrdata(35 downto 0),
      ldf_wr_en => dfifo_wren,
      ppi_clk => txbyteclkhs,
      ppi_clk_rst_n => ppi_clk_rst_n
    );
reg_blk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reg_iface
     port map (
      active_lanes_axis_clk(1 downto 0) => active_lanes_axis_clk(1 downto 0),
      clk_mode_axis_clk => clk_mode_axis_clk_w,
      csi2_tx_rdy_axis_clk => combnd_fifo_status_w,
      dphy_init_done_snsr_clk => dphy_init_done_sensr_clk_w,
      frm_blkng_axis_clk(7 downto 0) => NLW_reg_blk_frm_blkng_axis_clk_UNCONNECTED(7 downto 0),
      gsp_fifo_data_axis_clk(23 downto 0) => gsp_fifo_wr_data(23 downto 0),
      gsp_fifo_full_axis_clk => gsp_fifo_full,
      gsp_fifo_valid_axis_clk => gsp_fifo_wr_en,
      gsp_fill_status_axis_clk(5 downto 0) => gsp_fifo_dc(5 downto 0),
      interrupt => interrupt,
      line_buffr_full_axis_clk => lbuf_full,
      line_sync_gen_axis_clk => line_sync_gen_axis_clk,
      master_resetn => master_resetn,
      no_line_status_vc0_axis_clk(1 downto 0) => B"00",
      no_line_status_vc1_axis_clk(1 downto 0) => B"00",
      no_line_status_vc2_axis_clk(1 downto 0) => B"00",
      no_line_status_vc3_axis_clk(1 downto 0) => B"00",
      no_lines_vc0_axis_clk(15 downto 0) => NLW_reg_blk_no_lines_vc0_axis_clk_UNCONNECTED(15 downto 0),
      no_lines_vc1_axis_clk(15 downto 0) => NLW_reg_blk_no_lines_vc1_axis_clk_UNCONNECTED(15 downto 0),
      no_lines_vc2_axis_clk(15 downto 0) => NLW_reg_blk_no_lines_vc2_axis_clk_UNCONNECTED(15 downto 0),
      no_lines_vc3_axis_clk(15 downto 0) => NLW_reg_blk_no_lines_vc3_axis_clk_UNCONNECTED(15 downto 0),
      pixel_under_run_axis_clk => pixel_under_run_ppi_clk_sensr_clk,
      s_axi_araddr(6 downto 2) => s_axi_araddr(6 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(6 downto 2) => s_axi_awaddr(6 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_reg_blk_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 24) => NLW_reg_blk_s_axi_rdata_UNCONNECTED(31 downto 24),
      s_axi_rdata(23 downto 0) => \^s_axi_rdata\(23 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_reg_blk_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 24) => B"00000000",
      s_axi_wdata(23 downto 0) => s_axi_wdata(23 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      ulps_entry_axis_clk => ulps_entry_axis_clk,
      ulps_exited_axis_clk => ulps_exited_axis_clk,
      unsup_rsvd_err_axis_clk => init_ppi_dn_w
    );
rst_sync_blk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_reset_sync_blk
     port map (
      core_clk_in => core_clk_in,
      core_clk_rst_n => NLW_rst_sync_blk_core_clk_rst_n_UNCONNECTED,
      master_resetn => master_resetn,
      ppi_clk => txbyteclkhs,
      ppi_clk_rst_n => ppi_clk_rst_n,
      rst_4_ic_pc_ac_seq_in => dphy_init_done,
      rst_4_ic_pc_ac_seq_out => NLW_rst_sync_blk_rst_4_ic_pc_ac_seq_out_UNCONNECTED,
      s_axis_aclk => s_axis_aclk,
      sensr_rst_n => sensr_rst_n,
      txclkesc => txclkesc,
      txesc_clk_rst_n => txesc_clk_rst_n
    );
sync_blk: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_mipi_csi2_tx_ctrl_v1_0_4_cdc_blk
     port map (
      act_lanes_dphy(2 downto 1) => \^active_lanes_dphy\(2 downto 1),
      act_lanes_dphy(0) => NLW_sync_blk_act_lanes_dphy_UNCONNECTED(0),
      active_lanes(1 downto 0) => active_lanes_axis_clk(1 downto 0),
      active_lanes_ppi_clk(1 downto 0) => active_lanes_ppi_clk_w(1 downto 0),
      async_empty => afifo_empty,
      cl_txulpsclk => cl_txulpsclk,
      cl_txulpsclkexit => cl_txulpsexit,
      clk_mode_axis_clk => clk_mode_axis_clk_w,
      clk_mode_ppi_clk => clk_mode_ppi_clk_w,
      cntlr_ready_indic_ppi_clk => '1',
      combnd_fifo_status => combnd_fifo_status_w,
      core_clk_in => core_clk_in,
      core_clk_rst_n => '0',
      dl0_txreqesc => dl0_txrequestesc,
      dl0_txulpsactivenot => dl0_ulpsactivenot,
      dl0_txulpsesc => \^dl2_txulpsesc\,
      dl0_txulpsexit => \^dl2_txulpsexit\,
      dl1_txreqesc => dl1_txrequestesc,
      dl1_txulpsactivenot => '0',
      dl1_txulpsesc => NLW_sync_blk_dl1_txulpsesc_UNCONNECTED,
      dl1_txulpsexit => NLW_sync_blk_dl1_txulpsexit_UNCONNECTED,
      dl2_txreqesc => dl2_txrequestesc,
      dl2_txulpsactivenot => '0',
      dl2_txulpsesc => NLW_sync_blk_dl2_txulpsesc_UNCONNECTED,
      dl2_txulpsexit => NLW_sync_blk_dl2_txulpsexit_UNCONNECTED,
      dl3_txreqesc => NLW_sync_blk_dl3_txreqesc_UNCONNECTED,
      dl3_txulpsactivenot => '0',
      dl3_txulpsesc => NLW_sync_blk_dl3_txulpsesc_UNCONNECTED,
      dl3_txulpsexit => NLW_sync_blk_dl3_txulpsexit_UNCONNECTED,
      dl_tx_stop_st_core_clk => dl_tx_stop_st,
      dl_tx_stop_st_ppi_clk => NLW_sync_blk_dl_tx_stop_st_ppi_clk_UNCONNECTED,
      dphy_init_done => dphy_init_done,
      dphy_init_done_sensr_clk => dphy_init_done_sensr_clk_w,
      init_ppi_dn => init_ppi_dn_w,
      ldf_fifo_empty => dfifo_empty,
      lin_buf_empty => lbuf_empty,
      packet_tranfr_dn_ppi_clk => packet_tranfr_dn_ppi_clk_w,
      packet_tranfr_dn_ppi_clk_sensr_clk => packet_tranfr_dn_sensr_clk_w,
      pixel_under_run_ppi_clk => strm_fifo_under_run_c,
      pixel_under_run_ppi_clk_sensr_clk => pixel_under_run_ppi_clk_sensr_clk,
      ppi_clk => txbyteclkhs,
      ppi_clk_rst_n => ppi_clk_rst_n,
      send_calib_patrn_ppi_clk => NLW_sync_blk_send_calib_patrn_ppi_clk_UNCONNECTED,
      sensr_clk => s_axis_aclk,
      sensr_rst_n => sensr_rst_n,
      txclkesc => txclkesc,
      txesc_clk_rst_n => txesc_clk_rst_n,
      ulps_entry_axis_clk => ulps_entry_axis_clk,
      ulps_isr => ulps_exited_axis_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_71ba_mipi_csi2_tx_ctrl_0_0 is
  port (
    s_axis_aclk : in STD_LOGIC;
    s_axis_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    cl_txclkactive : in STD_LOGIC;
    dphy_init_done : in STD_LOGIC;
    dl_tx_stop_st : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 95 downto 0 );
    txbyteclkhs : in STD_LOGIC;
    txclkesc : in STD_LOGIC;
    core_clk_in : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_txrequesths : out STD_LOGIC;
    cl_txulpsclk : out STD_LOGIC;
    cl_txulpsexit : out STD_LOGIC;
    dl0_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txrequesths : out STD_LOGIC;
    dl0_forcetxstopmode : out STD_LOGIC;
    dl0_enable : out STD_LOGIC;
    dl0_txskewcalhs : out STD_LOGIC;
    dl0_txreadyhs : in STD_LOGIC;
    dl0_txulpsesc : out STD_LOGIC;
    dl0_txrequestesc : out STD_LOGIC;
    dl0_txulpsexit : out STD_LOGIC;
    dl0_ulpsactivenot : in STD_LOGIC;
    dl1_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txrequesths : out STD_LOGIC;
    dl1_txreadyhs : in STD_LOGIC;
    dl1_forcetxstopmode : out STD_LOGIC;
    dl1_enable : out STD_LOGIC;
    dl1_txulpsesc : out STD_LOGIC;
    dl1_txrequestesc : out STD_LOGIC;
    dl1_txulpsexit : out STD_LOGIC;
    dl1_ulpsactivenot : in STD_LOGIC;
    dl1_txskewcalhs : out STD_LOGIC;
    dl2_txdatahs : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txrequesths : out STD_LOGIC;
    dl2_txreadyhs : in STD_LOGIC;
    dl2_forcetxstopmode : out STD_LOGIC;
    dl2_enable : out STD_LOGIC;
    dl2_txulpsesc : out STD_LOGIC;
    dl2_txrequestesc : out STD_LOGIC;
    dl2_txulpsexit : out STD_LOGIC;
    dl2_ulpsactivenot : in STD_LOGIC;
    dl2_txskewcalhs : out STD_LOGIC;
    active_lanes_dphy : out STD_LOGIC_VECTOR ( 2 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is true;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 48;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 96;
  attribute C_CSI_CLK_PRE : integer;
  attribute C_CSI_CLK_PRE of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 1;
  attribute C_CSI_CRC_ENABLE : integer;
  attribute C_CSI_CRC_ENABLE of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 1;
  attribute C_CSI_DATATYPE : integer;
  attribute C_CSI_DATATYPE of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 42;
  attribute C_CSI_EN_ACTIVELANES : integer;
  attribute C_CSI_EN_ACTIVELANES of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 1;
  attribute C_CSI_LANES : integer;
  attribute C_CSI_LANES of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 3;
  attribute C_CSI_LINE_BUFR_DEPTH : integer;
  attribute C_CSI_LINE_BUFR_DEPTH of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 2048;
  attribute C_CSI_PIXEL_MODE : integer;
  attribute C_CSI_PIXEL_MODE of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 1;
  attribute C_CSI_VID_INTERFACE : integer;
  attribute C_CSI_VID_INTERFACE of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 0;
  attribute C_EN_REG_BASED_FE_GEN : integer;
  attribute C_EN_REG_BASED_FE_GEN of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 7;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_71ba_mipi_csi2_tx_ctrl_0_0 : entity is "yes";
end bd_71ba_mipi_csi2_tx_ctrl_0_0;

architecture STRUCTURE of bd_71ba_mipi_csi2_tx_ctrl_0_0 is
  attribute C_AXIS_TDATA_WIDTH of inst : label is 48;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 96;
  attribute C_CSI_CLK_PRE of inst : label is 1;
  attribute C_CSI_CRC_ENABLE of inst : label is 1;
  attribute C_CSI_DATATYPE of inst : label is 42;
  attribute C_CSI_EN_ACTIVELANES of inst : label is 1;
  attribute C_CSI_INIT_DESKEW_PATRN_LEN : integer;
  attribute C_CSI_INIT_DESKEW_PATRN_LEN of inst : label is 4096;
  attribute C_CSI_LANES of inst : label is 3;
  attribute C_CSI_LINE_BUFR_DEPTH of inst : label is 2048;
  attribute C_CSI_PERIODIC_CNTR_WIDTH : integer;
  attribute C_CSI_PERIODIC_CNTR_WIDTH of inst : label is 32;
  attribute C_CSI_PERIODIC_PATRN_LEN : integer;
  attribute C_CSI_PERIODIC_PATRN_LEN of inst : label is 4096;
  attribute C_CSI_PERIODIC_TIME : integer;
  attribute C_CSI_PERIODIC_TIME of inst : label is 50;
  attribute C_CSI_PIXEL_MODE of inst : label is 1;
  attribute C_CSI_VID_INTERFACE of inst : label is 0;
  attribute C_CSI_XMIT_ALT_DESKEW : integer;
  attribute C_CSI_XMIT_ALT_DESKEW of inst : label is 0;
  attribute C_CSI_XMIT_INIT_DESKEW : integer;
  attribute C_CSI_XMIT_INIT_DESKEW of inst : label is 0;
  attribute C_CSI_XMIT_PERIODIC_DESKEW : integer;
  attribute C_CSI_XMIT_PERIODIC_DESKEW of inst : label is 0;
  attribute C_EN_REG_BASED_FE_GEN of inst : label is 0;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute LBUF_WIDTH : integer;
  attribute LBUF_WIDTH of inst : label is 26;
begin
inst: entity work.bd_71ba_mipi_csi2_tx_ctrl_0_0_bd_71ba_mipi_csi2_tx_ctrl_0_0_core
     port map (
      active_lanes_dphy(2 downto 0) => active_lanes_dphy(2 downto 0),
      cl_enable => cl_enable,
      cl_txclkactive => cl_txclkactive,
      cl_txrequesths => cl_txrequesths,
      cl_txulpsclk => cl_txulpsclk,
      cl_txulpsexit => cl_txulpsexit,
      core_clk_in => core_clk_in,
      dl0_enable => dl0_enable,
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_txdatahs(7 downto 0) => dl0_txdatahs(7 downto 0),
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txrequestesc => dl0_txrequestesc,
      dl0_txrequesths => dl0_txrequesths,
      dl0_txskewcalhs => dl0_txskewcalhs,
      dl0_txulpsesc => dl0_txulpsesc,
      dl0_txulpsexit => dl0_txulpsexit,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txreadyhs => dl1_txreadyhs,
      dl1_txrequestesc => dl1_txrequestesc,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txskewcalhs => dl1_txskewcalhs,
      dl1_txulpsesc => dl1_txulpsesc,
      dl1_txulpsexit => dl1_txulpsexit,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl2_enable => dl2_enable,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txreadyhs => dl2_txreadyhs,
      dl2_txrequestesc => dl2_txrequestesc,
      dl2_txrequesths => dl2_txrequesths,
      dl2_txskewcalhs => dl2_txskewcalhs,
      dl2_txulpsesc => dl2_txulpsesc,
      dl2_txulpsexit => dl2_txulpsexit,
      dl2_ulpsactivenot => dl2_ulpsactivenot,
      dl_tx_stop_st => dl_tx_stop_st,
      dphy_init_done => dphy_init_done,
      interrupt => interrupt,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      s_axis_aclk => s_axis_aclk,
      s_axis_aresetn => s_axis_aresetn,
      s_axis_tdata(47 downto 0) => s_axis_tdata(47 downto 0),
      s_axis_tdest(1 downto 0) => s_axis_tdest(1 downto 0),
      s_axis_tkeep(5 downto 0) => s_axis_tkeep(5 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tuser(95 downto 0) => s_axis_tuser(95 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      txbyteclkhs => txbyteclkhs,
      txclkesc => txclkesc
    );
end STRUCTURE;
