<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: PWR Exported Macro</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">PWR Exported Macro<div class="ingroups"><a class="el" href="group___s_t_m32_h7xx___h_a_l___driver.html">STM32H7xx_HAL_Driver</a> &raquo; <a class="el" href="group___p_w_r.html">PWR</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1ee778f7ff494723bd0ef04ec44b0f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga1ee778f7ff494723bd0ef04ec44b0f77">__HAL_PWR_VOLTAGESCALING_CONFIG</a>(__REGULATOR__)</td></tr>
<tr class="memdesc:ga1ee778f7ff494723bd0ef04ec44b0f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the main internal regulator output voltage.  <br /></td></tr>
<tr class="separator:ga1ee778f7ff494723bd0ef04ec44b0f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2977135bbea35b786805eea640d1c884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga2977135bbea35b786805eea640d1c884">__HAL_PWR_GET_FLAG</a>(__FLAG__)</td></tr>
<tr class="memdesc:ga2977135bbea35b786805eea640d1c884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PWR flags are set or not.  <br /></td></tr>
<tr class="separator:ga2977135bbea35b786805eea640d1c884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3eb6bbc85beee17d213d64e99e8eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga8e3eb6bbc85beee17d213d64e99e8eed">__HAL_PWR_GET_WAKEUPFLAG</a>(__FLAG__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WKUPFR &amp; (__FLAG__)) ? 0 : 1)</td></tr>
<tr class="memdesc:ga8e3eb6bbc85beee17d213d64e99e8eed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check PWR wake up flags are set or not.  <br /></td></tr>
<tr class="separator:ga8e3eb6bbc85beee17d213d64e99e8eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f24bf4b16c9f944cd829100bf746e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga96f24bf4b16c9f944cd829100bf746e5">__HAL_PWR_CLEAR_FLAG</a>(__FLAG__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga852ddeb6ccda1c58d5674b856b122b17">PWR_CPUCR_CSSF</a>)</td></tr>
<tr class="memdesc:ga96f24bf4b16c9f944cd829100bf746e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CPU PWR flags.  <br /></td></tr>
<tr class="separator:ga96f24bf4b16c9f944cd829100bf746e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21189c3a699027e3e932dff6985b2516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga21189c3a699027e3e932dff6985b2516">__HAL_PWR_CLEAR_WAKEUPFLAG</a>(__FLAG__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WKUPCR, (__FLAG__))</td></tr>
<tr class="memdesc:ga21189c3a699027e3e932dff6985b2516"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PWR wake up flags.  <br /></td></tr>
<tr class="separator:ga21189c3a699027e3e932dff6985b2516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3180f039cf14ef78a64089f387f8f9c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga3180f039cf14ef78a64089f387f8f9c2">__HAL_PWR_PVD_EXTI_ENABLE_IT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;IMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:ga3180f039cf14ef78a64089f387f8f9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PVD EXTI Line 16.  <br /></td></tr>
<tr class="separator:ga3180f039cf14ef78a64089f387f8f9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad240d7bf8f15191b068497b9aead1f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#gad240d7bf8f15191b068497b9aead1f1f">__HAL_PWR_PVD_EXTI_DISABLE_IT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;IMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:gad240d7bf8f15191b068497b9aead1f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the PVD EXTI Line 16.  <br /></td></tr>
<tr class="separator:gad240d7bf8f15191b068497b9aead1f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ba5672fe8cb7c1686c7f2cc211b128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#gae5ba5672fe8cb7c1686c7f2cc211b128">__HAL_PWR_PVD_EXTI_ENABLE_EVENT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;EMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:gae5ba5672fe8cb7c1686c7f2cc211b128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable event on PVD EXTI Line 16.  <br /></td></tr>
<tr class="separator:gae5ba5672fe8cb7c1686c7f2cc211b128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd379e960497722450c7cea474a7e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga8bd379e960497722450c7cea474a7e7a">__HAL_PWR_PVD_EXTI_DISABLE_EVENT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;EMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:ga8bd379e960497722450c7cea474a7e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable event on PVD EXTI Line 16.  <br /></td></tr>
<tr class="separator:ga8bd379e960497722450c7cea474a7e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bef3f30c9fe267c99d5240fbf3f878c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga7bef3f30c9fe267c99d5240fbf3f878c">__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;RTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:ga7bef3f30c9fe267c99d5240fbf3f878c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PVD Rising Interrupt Trigger.  <br /></td></tr>
<tr class="separator:ga7bef3f30c9fe267c99d5240fbf3f878c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca8fd7f3286a176f6be540c75a004c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga1ca8fd7f3286a176f6be540c75a004c6">__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;RTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:ga1ca8fd7f3286a176f6be540c75a004c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the PVD Rising Interrupt Trigger.  <br /></td></tr>
<tr class="separator:ga1ca8fd7f3286a176f6be540c75a004c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b971478563a00e1ee1a9d8ca8054e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga5b971478563a00e1ee1a9d8ca8054e08">__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;FTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:ga5b971478563a00e1ee1a9d8ca8054e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PVD Falling Interrupt Trigger.  <br /></td></tr>
<tr class="separator:ga5b971478563a00e1ee1a9d8ca8054e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca57168205f8cd8d1014e6eb9465f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga1ca57168205f8cd8d1014e6eb9465f2d">__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;FTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:ga1ca57168205f8cd8d1014e6eb9465f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the PVD Falling Interrupt Trigger.  <br /></td></tr>
<tr class="separator:ga1ca57168205f8cd8d1014e6eb9465f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638033d236eb78c1e5ecb9b49c4e7f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga638033d236eb78c1e5ecb9b49c4e7f36">__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="memdesc:ga638033d236eb78c1e5ecb9b49c4e7f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PVD Rising &amp; Falling Interrupt Trigger.  <br /></td></tr>
<tr class="separator:ga638033d236eb78c1e5ecb9b49c4e7f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f66c9c0c214cd08c24674904dcdc4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga3f66c9c0c214cd08c24674904dcdc4e0">__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="memdesc:ga3f66c9c0c214cd08c24674904dcdc4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the PVD Rising &amp; Falling Interrupt Trigger.  <br /></td></tr>
<tr class="separator:ga3f66c9c0c214cd08c24674904dcdc4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e66fa75359b51066e0731ac1e5ae438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#ga5e66fa75359b51066e0731ac1e5ae438">__HAL_PWR_PVD_EXTI_GET_FLAG</a>()&#160;&#160;&#160;((<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;PR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>) == <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>) ? 1UL : 0UL)</td></tr>
<tr class="memdesc:ga5e66fa75359b51066e0731ac1e5ae438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the specified PVD EXTI interrupt flag is set or not.  <br /></td></tr>
<tr class="separator:ga5e66fa75359b51066e0731ac1e5ae438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fb2218bc050f5d8fdb1a3f28590352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#gac0fb2218bc050f5d8fdb1a3f28590352">__HAL_PWR_PVD_EXTI_CLEAR_FLAG</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;PR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:gac0fb2218bc050f5d8fdb1a3f28590352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the PVD EXTI flag.  <br /></td></tr>
<tr class="separator:gac0fb2218bc050f5d8fdb1a3f28590352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a7968f5c4c4ca6a7047b147ba18d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_r___exported___macro.html#gaba4a7968f5c4c4ca6a7047b147ba18d4">__HAL_PWR_PVD_EXTI_GENERATE_SWIT</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;SWIER1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td></tr>
<tr class="memdesc:gaba4a7968f5c4c4ca6a7047b147ba18d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generates a Software interrupt on PVD EXTI line.  <br /></td></tr>
<tr class="separator:gaba4a7968f5c4c4ca6a7047b147ba18d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga96f24bf4b16c9f944cd829100bf746e5" name="ga96f24bf4b16c9f944cd829100bf746e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f24bf4b16c9f944cd829100bf746e5">&#9670;&#160;</a></span>__HAL_PWR_CLEAR_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_CLEAR_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__FLAG__</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga852ddeb6ccda1c58d5674b856b122b17">PWR_CPUCR_CSSF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear CPU PWR flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__FLAG__</td><td>: Specifies the flag to clear. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This parameter is not used for the STM32H7 family and is kept as parameter just to maintain compatibility with other families. </dd>
<dd>
This macro clear all CPU flags. For single core devices except STM32H7Axxx and STM32H7Bxxx, CPU flags are STOPF, SBF, SBF_D1 and SBF_D2. For STM32H7Axxx and STM32H7Bxxx lines, CPU flags are STOPF and SBF. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00517">517</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga21189c3a699027e3e932dff6985b2516" name="ga21189c3a699027e3e932dff6985b2516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21189c3a699027e3e932dff6985b2516">&#9670;&#160;</a></span>__HAL_PWR_CLEAR_WAKEUPFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_CLEAR_WAKEUPFLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__FLAG__</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WKUPCR, (__FLAG__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear PWR wake up flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__FLAG__</td><td>: Specifies the wake up flag to be cleared. This parameter can be one of the following values : <ul>
<li>PWR_FLAG_WKUP1 : This parameter clear Wake up line 1 flag. </li>
<li>PWR_FLAG_WKUP2 : This parameter clear Wake up line 2 flag. </li>
<li>PWR_FLAG_WKUP3 : This parameter clear Wake up line 3 flag. </li>
<li>PWR_FLAG_WKUP4 : This parameter clear Wake up line 4 flag. </li>
<li>PWR_FLAG_WKUP5 : This parameter clear Wake up line 5 flag. </li>
<li>PWR_FLAG_WKUP6 : This parameter clear Wake up line 6 flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The PWR_FLAG_WKUP3 and PWR_FLAG_WKUP5 are available only for devices that support GPIOI port. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00533">533</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga2977135bbea35b786805eea640d1c884" name="ga2977135bbea35b786805eea640d1c884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2977135bbea35b786805eea640d1c884">&#9670;&#160;</a></span>__HAL_PWR_GET_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_GET_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__FLAG__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a">PWR_FLAG_PVDO</a>)      ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>)      == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>)      :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga9da0e87c464e04a0d5e9858b522085ba">PWR_FLAG_AVDO</a>)      ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0839931d400544985c1955ed9eeb55e9">PWR_CSR1_AVDO</a>)      == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0839931d400544985c1955ed9eeb55e9">PWR_CSR1_AVDO</a>)      :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga5bd94afd068358525b27032e7441b9b2">PWR_FLAG_ACTVOSRDY</a>) ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c8845e351ae1b92d1e6ec45395102f3">PWR_CSR1_ACTVOSRDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c8845e351ae1b92d1e6ec45395102f3">PWR_CSR1_ACTVOSRDY</a>) :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga4d4937c0a493bc2ff70e7e66c301c191">PWR_FLAG_BRR</a>)       ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3552758eb3c4985410fe8911560f298">PWR_CR2_BRRDY</a>)       == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae3552758eb3c4985410fe8911560f298">PWR_CR2_BRRDY</a>)      :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga7c0f807d7e91750a9bb571ca94dc5f71">PWR_FLAG_VOSRDY</a>)    ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;SRDCR &amp; PWR_SRDCR_VOSRDY)  == PWR_SRDCR_VOSRDY)   :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga0207e95893b7abc83f1293fe616840b5">PWR_FLAG_SCUEN</a>)     ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR3 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5a8423dbc59c5572057861d59115222">PWR_CR3_SCUEN</a>)       == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5a8423dbc59c5572057861d59115222">PWR_CR3_SCUEN</a>)      :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga57b0807c3ba84a4195679c06afc79ad2">PWR_FLAG_STOP</a>)      ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e53d09fb0c22170ff5b37f7587762ec">PWR_CPUCR_STOPF</a>)   == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e53d09fb0c22170ff5b37f7587762ec">PWR_CPUCR_STOPF</a>)    :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df">PWR_FLAG_SB</a>)        ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CPUCR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4d4e251da597e8edc8374d3c7bf48c28">PWR_CPUCR_SBF</a>)     == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4d4e251da597e8edc8374d3c7bf48c28">PWR_CPUCR_SBF</a>)      :\</div>
<div class="line"> ((__FLAG__) == PWR_FLAG_MMCVDO)    ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR1 &amp; PWR_CSR1_MMCVDO)    == PWR_CSR1_MMCVDO)    :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#gaf4d814910b4d9757775e08fcad47d8bc">PWR_FLAG_USB33RDY</a>)  ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR3 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64e25571a035b217eee2f8d99f5ca20d">PWR_CR3_USB33RDY</a>)    == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga64e25571a035b217eee2f8d99f5ca20d">PWR_CR3_USB33RDY</a>)   :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga46fa44c3cf6a7f68ab227f1c7b6a885e">PWR_FLAG_TEMPH</a>)     ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab519388ffad6698f98ada73c4bf81248">PWR_CR2_TEMPH</a>)       == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab519388ffad6698f98ada73c4bf81248">PWR_CR2_TEMPH</a>)      :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#gac83500dca3e8992a94810228e6c9641d">PWR_FLAG_TEMPL</a>)     ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga186c016996c65b07e913e83155082865">PWR_CR2_TEMPL</a>)       == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga186c016996c65b07e913e83155082865">PWR_CR2_TEMPL</a>)      :\</div>
<div class="line"> ((__FLAG__) == <a class="code hl_define" href="group___p_w_r___flag.html#ga8aaca1f74faf4707df2da49d03d2a7a1">PWR_FLAG_VBATH</a>)     ? ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaac411ccef055ec95447cd8b736221e06">PWR_CR2_VBATH</a>)       == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaac411ccef055ec95447cd8b736221e06">PWR_CR2_VBATH</a>)      :\</div>
<div class="line"> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR2 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36dd5dc04502cb2bcfbbbad9247d47da">PWR_CR2_VBATL</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36dd5dc04502cb2bcfbbbad9247d47da">PWR_CR2_VBATL</a>))</div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga0207e95893b7abc83f1293fe616840b5"><div class="ttname"><a href="group___p_w_r___flag.html#ga0207e95893b7abc83f1293fe616840b5">PWR_FLAG_SCUEN</a></div><div class="ttdeci">#define PWR_FLAG_SCUEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00179">stm32h7xx_hal_pwr.h:179</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga46fa44c3cf6a7f68ab227f1c7b6a885e"><div class="ttname"><a href="group___p_w_r___flag.html#ga46fa44c3cf6a7f68ab227f1c7b6a885e">PWR_FLAG_TEMPH</a></div><div class="ttdeci">#define PWR_FLAG_TEMPH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00185">stm32h7xx_hal_pwr.h:185</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga4d4937c0a493bc2ff70e7e66c301c191"><div class="ttname"><a href="group___p_w_r___flag.html#ga4d4937c0a493bc2ff70e7e66c301c191">PWR_FLAG_BRR</a></div><div class="ttdeci">#define PWR_FLAG_BRR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00174">stm32h7xx_hal_pwr.h:174</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga57b0807c3ba84a4195679c06afc79ad2"><div class="ttname"><a href="group___p_w_r___flag.html#ga57b0807c3ba84a4195679c06afc79ad2">PWR_FLAG_STOP</a></div><div class="ttdeci">#define PWR_FLAG_STOP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00156">stm32h7xx_hal_pwr.h:156</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga5bd94afd068358525b27032e7441b9b2"><div class="ttname"><a href="group___p_w_r___flag.html#ga5bd94afd068358525b27032e7441b9b2">PWR_FLAG_ACTVOSRDY</a></div><div class="ttdeci">#define PWR_FLAG_ACTVOSRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00172">stm32h7xx_hal_pwr.h:172</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga7c0f807d7e91750a9bb571ca94dc5f71"><div class="ttname"><a href="group___p_w_r___flag.html#ga7c0f807d7e91750a9bb571ca94dc5f71">PWR_FLAG_VOSRDY</a></div><div class="ttdeci">#define PWR_FLAG_VOSRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00175">stm32h7xx_hal_pwr.h:175</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga8aaca1f74faf4707df2da49d03d2a7a1"><div class="ttname"><a href="group___p_w_r___flag.html#ga8aaca1f74faf4707df2da49d03d2a7a1">PWR_FLAG_VBATH</a></div><div class="ttdeci">#define PWR_FLAG_VBATH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00187">stm32h7xx_hal_pwr.h:187</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga9da0e87c464e04a0d5e9858b522085ba"><div class="ttname"><a href="group___p_w_r___flag.html#ga9da0e87c464e04a0d5e9858b522085ba">PWR_FLAG_AVDO</a></div><div class="ttdeci">#define PWR_FLAG_AVDO</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00171">stm32h7xx_hal_pwr.h:171</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga9e55f0b5dec2346d5c8dee3ab3c0c2df"><div class="ttname"><a href="group___p_w_r___flag.html#ga9e55f0b5dec2346d5c8dee3ab3c0c2df">PWR_FLAG_SB</a></div><div class="ttdeci">#define PWR_FLAG_SB</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00161">stm32h7xx_hal_pwr.h:161</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_gac83500dca3e8992a94810228e6c9641d"><div class="ttname"><a href="group___p_w_r___flag.html#gac83500dca3e8992a94810228e6c9641d">PWR_FLAG_TEMPL</a></div><div class="ttdeci">#define PWR_FLAG_TEMPL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00186">stm32h7xx_hal_pwr.h:186</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_gaefd05d58cc050eeef83a1b5c520b2c2a"><div class="ttname"><a href="group___p_w_r___flag.html#gaefd05d58cc050eeef83a1b5c520b2c2a">PWR_FLAG_PVDO</a></div><div class="ttdeci">#define PWR_FLAG_PVDO</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00170">stm32h7xx_hal_pwr.h:170</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_gaf4d814910b4d9757775e08fcad47d8bc"><div class="ttname"><a href="group___p_w_r___flag.html#gaf4d814910b4d9757775e08fcad47d8bc">PWR_FLAG_USB33RDY</a></div><div class="ttdeci">#define PWR_FLAG_USB33RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__pwr_8h_source.html#l00184">stm32h7xx_hal_pwr.h:184</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0839931d400544985c1955ed9eeb55e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0839931d400544985c1955ed9eeb55e9">PWR_CSR1_AVDO</a></div><div class="ttdeci">#define PWR_CSR1_AVDO</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14081">stm32h743xx.h:14081</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga186c016996c65b07e913e83155082865"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga186c016996c65b07e913e83155082865">PWR_CR2_TEMPL</a></div><div class="ttdeci">#define PWR_CR2_TEMPL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14100">stm32h743xx.h:14100</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga36dd5dc04502cb2bcfbbbad9247d47da"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga36dd5dc04502cb2bcfbbbad9247d47da">PWR_CR2_VBATL</a></div><div class="ttdeci">#define PWR_CR2_VBATL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14106">stm32h743xx.h:14106</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e53d09fb0c22170ff5b37f7587762ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e53d09fb0c22170ff5b37f7587762ec">PWR_CPUCR_STOPF</a></div><div class="ttdeci">#define PWR_CPUCR_STOPF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14161">stm32h743xx.h:14161</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4d4e251da597e8edc8374d3c7bf48c28"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4d4e251da597e8edc8374d3c7bf48c28">PWR_CPUCR_SBF</a></div><div class="ttdeci">#define PWR_CPUCR_SBF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14158">stm32h743xx.h:14158</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64e25571a035b217eee2f8d99f5ca20d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64e25571a035b217eee2f8d99f5ca20d">PWR_CR3_USB33RDY</a></div><div class="ttdeci">#define PWR_CR3_USB33RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14120">stm32h743xx.h:14120</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c8845e351ae1b92d1e6ec45395102f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c8845e351ae1b92d1e6ec45395102f3">PWR_CSR1_ACTVOSRDY</a></div><div class="ttdeci">#define PWR_CSR1_ACTVOSRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14089">stm32h743xx.h:14089</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaac411ccef055ec95447cd8b736221e06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaac411ccef055ec95447cd8b736221e06">PWR_CR2_VBATH</a></div><div class="ttdeci">#define PWR_CR2_VBATH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14103">stm32h743xx.h:14103</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab519388ffad6698f98ada73c4bf81248"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab519388ffad6698f98ada73c4bf81248">PWR_CR2_TEMPH</a></div><div class="ttdeci">#define PWR_CR2_TEMPH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14097">stm32h743xx.h:14097</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae3552758eb3c4985410fe8911560f298"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae3552758eb3c4985410fe8911560f298">PWR_CR2_BRRDY</a></div><div class="ttdeci">#define PWR_CR2_BRRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14109">stm32h743xx.h:14109</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf3e9a5812547f32576265e00802de3d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a></div><div class="ttdeci">#define PWR_CSR1_PVDO</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14092">stm32h743xx.h:14092</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5a8423dbc59c5572057861d59115222"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5a8423dbc59c5572057861d59115222">PWR_CR3_SCUEN</a></div><div class="ttdeci">#define PWR_CR3_SCUEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14135">stm32h743xx.h:14135</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02459">stm32h743xx.h:2459</a></div></div>
</div><!-- fragment -->
<p>Check PWR flags are set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__FLAG__</td><td>: Specifies the flag to check. This parameter can be one of the following values: <ul>
<li>PWR_FLAG_PVDO : PVD Output. This flag is valid only if PVD is enabled by the <a class="el" href="group___p_w_r___exported___functions___group2.html#ga729c254eac1847073d8a55621384107d">HAL_PWR_EnablePVD()</a> function. The PVD is stopped by STANDBY mode. For this reason, this bit is equal to 0 after STANDBY or reset until the PVDE bit is set. </li>
<li>PWR_FLAG_AVDO : AVD Output. This flag is valid only if AVD is enabled by the <a class="el" href="group___p_w_r_ex___exported___functions___group4.html#gaf7738d42aeef8af98503989d2686f927">HAL_PWREx_EnableAVD()</a> function. The AVD is stopped by STANDBY mode. For this reason, this bit is equal to 0 after STANDBY or reset until the AVDE bit is set. </li>
<li>PWR_FLAG_ACTVOSRDY : This flag indicates that the Regulator voltage scaling output selection is ready. </li>
<li>PWR_FLAG_BRR : Backup regulator ready flag. This bit is not reset when the device wakes up from STANDBY mode or by a system reset or power-on reset. </li>
<li>PWR_FLAG_VOSRDY : This flag indicates that the Regulator voltage scaling output selection is ready. mode or by a system reset or power-on reset. </li>
<li>PWR_FLAG_USB33RDY : This flag indicates that the USB supply from regulator is ready. </li>
<li>PWR_FLAG_TEMPH : This flag indicates that the temperature equal or above high threshold level. </li>
<li>PWR_FLAG_TEMPL : This flag indicates that the temperature equal or below low threshold level. </li>
<li>PWR_FLAG_VBATH : This flag indicates that VBAT level equal or above high threshold level. </li>
<li>PWR_FLAG_VBATL : This flag indicates that VBAT level equal or below low threshold level. </li>
<li>PWR_FLAG_STOP : This flag indicates that the system entered in STOP mode. </li>
<li>PWR_FLAG_SB : This flag indicates that the system entered in STANDBY mode. </li>
<li>PWR_FLAG_SB_D1 : This flag indicates that the D1 domain entered in STANDBY mode. </li>
<li>PWR_FLAG_SB_D2 : This flag indicates that the D2 domain entered in STANDBY mode. </li>
<li>PWR_FLAG2_STOP : This flag indicates that the system entered in STOP mode. </li>
<li>PWR_FLAG2_SB : This flag indicates that the system entered in STANDBY mode. </li>
<li>PWR_FLAG2_SB_D1 : This flag indicates that the D1 domain entered in STANDBY mode. </li>
<li>PWR_FLAG2_SB_D2 : This flag indicates that the D2 domain entered in STANDBY mode. </li>
<li>PWR_FLAG_CPU_HOLD : This flag indicates that the CPU1 wakes up with hold. </li>
<li>PWR_FLAG_CPU2_HOLD : This flag indicates that the CPU2 wakes up with hold. </li>
<li>PWR_FLAG_SMPSEXTRDY : This flag indicates that the SMPS External supply is sready. </li>
<li>PWR_FLAG_SCUEN : This flag indicates that the supply configuration update is enabled. </li>
<li>PWR_FLAG_MMCVDO : This flag indicates that the VDDMMC is above or equal to 1.2 V. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The PWR_FLAG_PVDO, PWR_FLAG_AVDO, PWR_FLAG_ACTVOSRDY, PWR_FLAG_BRR, PWR_FLAG_VOSRDY, PWR_FLAG_USB33RDY, PWR_FLAG_TEMPH, PWR_FLAG_TEMPL, PWR_FLAG_VBATH, PWR_FLAG_VBATL, PWR_FLAG_STOP and PWR_FLAG_SB flags are used for all H7 family lines. The PWR_FLAG2_STOP, PWR_FLAG2_SB, PWR_FLAG2_SB_D1, PWR_FLAG2_SB_D2, PWR_FLAG_CPU_HOLD and PWR_FLAG_CPU2_HOLD flags are used only for H7 dual core lines. The PWR_FLAG_SB_D1 and PWR_FLAG_SB_D2 flags are used for all H7 family except STM32H7Axxx and STM32H7Bxxx lines. The PWR_FLAG_MMCVDO flag is used only for STM32H7Axxx and STM32H7Bxxx lines. The PWR_FLAG_SCUEN flag is used for devices that support only LDO regulator. The PWR_FLAG_SMPSEXTRDY flag is used for devices that support LDO and SMPS regulators. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>(<b>FLAG</b>) state (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00456">456</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga8e3eb6bbc85beee17d213d64e99e8eed" name="ga8e3eb6bbc85beee17d213d64e99e8eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e3eb6bbc85beee17d213d64e99e8eed">&#9670;&#160;</a></span>__HAL_PWR_GET_WAKEUPFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_GET_WAKEUPFLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__FLAG__</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;WKUPFR &amp; (__FLAG__)) ? 0 : 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check PWR wake up flags are set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__FLAG__</td><td>specifies the wake up flag to check. This parameter can be one of the following values: <ul>
<li>PWR_FLAG_WKUP1 : This parameter clear Wake up line 1 flag. </li>
<li>PWR_FLAG_WKUP2 : This parameter clear Wake up line 2 flag. </li>
<li>PWR_FLAG_WKUP3 : This parameter clear Wake up line 3 flag. </li>
<li>PWR_FLAG_WKUP4 : This parameter clear Wake up line 4 flag. </li>
<li>PWR_FLAG_WKUP5 : This parameter clear Wake up line 5 flag. </li>
<li>PWR_FLAG_WKUP6 : This parameter clear Wake up line 6 flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The PWR_FLAG_WKUP3 and PWR_FLAG_WKUP5 are available only for devices that support GPIOI port. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>(<b>FLAG</b>) state (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00488">488</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="gac0fb2218bc050f5d8fdb1a3f28590352" name="gac0fb2218bc050f5d8fdb1a3f28590352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0fb2218bc050f5d8fdb1a3f28590352">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_CLEAR_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;PR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the PVD EXTI flag. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00653">653</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga8bd379e960497722450c7cea474a7e7a" name="ga8bd379e960497722450c7cea474a7e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bd379e960497722450c7cea474a7e7a">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_DISABLE_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;EMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable event on PVD EXTI Line 16. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00581">581</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga1ca57168205f8cd8d1014e6eb9465f2d" name="ga1ca57168205f8cd8d1014e6eb9465f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca57168205f8cd8d1014e6eb9465f2d">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;FTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the PVD Falling Interrupt Trigger. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00613">613</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="gad240d7bf8f15191b068497b9aead1f1f" name="gad240d7bf8f15191b068497b9aead1f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad240d7bf8f15191b068497b9aead1f1f">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_DISABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_DISABLE_IT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;IMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the PVD EXTI Line 16. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00553">553</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga1ca8fd7f3286a176f6be540c75a004c6" name="ga1ca8fd7f3286a176f6be540c75a004c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca8fd7f3286a176f6be540c75a004c6">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;RTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the PVD Rising Interrupt Trigger. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00601">601</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga3f66c9c0c214cd08c24674904dcdc4e0" name="ga3f66c9c0c214cd08c24674904dcdc4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f66c9c0c214cd08c24674904dcdc4e0">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                     \</div>
<div class="line">      __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();          \</div>
<div class="line">      __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();         \</div>
<div class="line">} <span class="keywordflow">while</span>(0);</div>
</div><!-- fragment -->
<p>Disable the PVD Rising &amp; Falling Interrupt Trigger. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00629">629</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="gae5ba5672fe8cb7c1686c7f2cc211b128" name="gae5ba5672fe8cb7c1686c7f2cc211b128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ba5672fe8cb7c1686c7f2cc211b128">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_ENABLE_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;EMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable event on PVD EXTI Line 16. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00567">567</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga5b971478563a00e1ee1a9d8ca8054e08" name="ga5b971478563a00e1ee1a9d8ca8054e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b971478563a00e1ee1a9d8ca8054e08">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;FTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the PVD Falling Interrupt Trigger. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00607">607</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga3180f039cf14ef78a64089f387f8f9c2" name="ga3180f039cf14ef78a64089f387f8f9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3180f039cf14ef78a64089f387f8f9c2">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_ENABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_ENABLE_IT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;IMR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the PVD EXTI Line 16. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00539">539</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga7bef3f30c9fe267c99d5240fbf3f878c" name="ga7bef3f30c9fe267c99d5240fbf3f878c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bef3f30c9fe267c99d5240fbf3f878c">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;RTSR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the PVD Rising Interrupt Trigger. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00595">595</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga638033d236eb78c1e5ecb9b49c4e7f36" name="ga638033d236eb78c1e5ecb9b49c4e7f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga638033d236eb78c1e5ecb9b49c4e7f36">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                    \</div>
<div class="line">      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();          \</div>
<div class="line">      __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();         \</div>
<div class="line">} <span class="keywordflow">while</span>(0);</div>
</div><!-- fragment -->
<p>Enable the PVD Rising &amp; Falling Interrupt Trigger. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00619">619</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="gaba4a7968f5c4c4ca6a7047b147ba18d4" name="gaba4a7968f5c4c4ca6a7047b147ba18d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba4a7968f5c4c4ca6a7047b147ba18d4">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_GENERATE_SWIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;SWIER1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generates a Software interrupt on PVD EXTI line. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00667">667</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga5e66fa75359b51066e0731ac1e5ae438" name="ga5e66fa75359b51066e0731ac1e5ae438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e66fa75359b51066e0731ac1e5ae438">&#9670;&#160;</a></span>__HAL_PWR_PVD_EXTI_GET_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_PVD_EXTI_GET_FLAG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>-&gt;PR1, <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>) == <a class="el" href="group___p_w_r___p_v_d___e_x_t_i___line.html#ga43a49255649e03d2d2b6b12c5c379d2b">PWR_EXTI_LINE_PVD</a>) ? 1UL : 0UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether the specified PVD EXTI interrupt flag is set or not. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EXTI</td><td>PVD Line Status. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00639">639</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
<a id="ga1ee778f7ff494723bd0ef04ec44b0f77" name="ga1ee778f7ff494723bd0ef04ec44b0f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee778f7ff494723bd0ef04ec44b0f77">&#9670;&#160;</a></span>__HAL_PWR_VOLTAGESCALING_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_PWR_VOLTAGESCALING_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__REGULATOR__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                                           \</div>
<div class="line">      <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg = 0x00;                                             \</div>
<div class="line">      <span class="comment">/* Configure the Voltage Scaling */</span>                                      \</div>
<div class="line">      MODIFY_REG (<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;D3CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5566cb64c9ef928873024d23f3721050">PWR_D3CR_VOS</a>, (__REGULATOR__));                   \</div>
<div class="line">      <span class="comment">/* Delay after setting the voltage scaling */</span>                            \</div>
<div class="line">      tmpreg = <a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;D3CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5566cb64c9ef928873024d23f3721050">PWR_D3CR_VOS</a>);                              \</div>
<div class="line">      UNUSED(tmpreg);                                                          \</div>
<div class="line">} <span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00205">stm32h7xx.h:205</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5566cb64c9ef928873024d23f3721050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5566cb64c9ef928873024d23f3721050">PWR_D3CR_VOS</a></div><div class="ttdeci">#define PWR_D3CR_VOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14176">stm32h743xx.h:14176</a></div></div>
</div><!-- fragment -->
<p>Configure the main internal regulator output voltage. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__REGULATOR__</td><td>: Specifies the regulator output voltage to achieve a trade-off between performance and power consumption when the device does not operate at the maximum frequency (refer to the datasheet for more details). This parameter can be one of the following values: <ul>
<li>PWR_REGULATOR_VOLTAGE_SCALE0 : Regulator voltage output Scale 0 mode. </li>
<li>PWR_REGULATOR_VOLTAGE_SCALE1 : Regulator voltage output Scale 1 mode. </li>
<li>PWR_REGULATOR_VOLTAGE_SCALE2 : Regulator voltage output Scale 2 mode. </li>
<li>PWR_REGULATOR_VOLTAGE_SCALE3 : Regulator voltage output Scale 3 mode. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>For STM32H74x and STM32H75x lines, configuring Voltage Scale 0 is only possible when Vcore is supplied from LDO (Low DropOut). The SYSCFG Clock must be enabled through <a class="el" href="group___r_c_c___exported___macros.html#gafc3ffcbb86e4913ae336ba094ca199e1" title="Enable or disable the APB4 peripheral clock.">__HAL_RCC_SYSCFG_CLK_ENABLE()</a> macro before configuring Voltage Scale 0 using <a class="el" href="group___p_w_r___exported___macro.html#ga1ee778f7ff494723bd0ef04ec44b0f77" title="Configure the main internal regulator output voltage.">__HAL_PWR_VOLTAGESCALING_CONFIG()</a>. Transition to Voltage Scale 0 is only possible when the system is already in Voltage Scale 1. Transition from Voltage Scale 0 is only possible to Voltage Scale 1 then once in Voltage Scale 1 it is possible to switch to another voltage scale. After each regulator voltage setting, wait on VOSRDY flag to be set using macro <a class="el" href="group___p_w_r___exported___macro.html#ga2977135bbea35b786805eea640d1c884" title="Check PWR flags are set or not.">__HAL_PWR_GET_FLAG()</a>. To enter low power mode , and if current regulator voltage is Voltage Scale 0 then first switch to Voltage Scale 1 before entering low power mode. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32h7xx__hal__pwr_8h_source.html#l00289">289</a> of file <a class="el" href="stm32h7xx__hal__pwr_8h_source.html">stm32h7xx_hal_pwr.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
