

================================================================
== Vitis HLS Report for 'svd_4_1_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54'
================================================================
* Date:           Sun Feb  5 16:54:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  10.559 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_633_53_VITIS_LOOP_634_54  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2908|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      199|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|      199|    3021|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U1110  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln633_3_fu_199_p2     |         +|   0|  0|    71|          64|           1|
    |add_ln633_fu_208_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln634_fu_318_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln635_10_fu_504_p2    |         +|   0|  0|    56|          56|          12|
    |add_ln635_11_fu_510_p2    |         +|   0|  0|    56|          56|          56|
    |add_ln635_5_fu_367_p2     |         +|   0|  0|    48|          41|          41|
    |add_ln635_6_fu_488_p2     |         +|   0|  0|    64|          64|          64|
    |add_ln635_8_fu_307_p2     |         +|   0|  0|    19|           8|           8|
    |add_ln635_9_fu_494_p2     |         +|   0|  0|    48|          41|          41|
    |add_ln635_fu_357_p2       |         +|   0|  0|    43|          36|          12|
    |sub_ln635_5_fu_476_p2     |         -|   0|  0|    64|          64|          64|
    |sub_ln635_6_fu_482_p2     |         -|   0|  0|    63|          56|          56|
    |sub_ln635_7_fu_259_p2     |         -|   0|  0|    19|           8|           8|
    |sub_ln635_8_fu_289_p2     |         -|   0|  0|    47|          40|          40|
    |sub_ln635_fu_188_p2       |         -|   0|  0|    47|          40|          40|
    |icmp_ln633_fu_194_p2      |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln634_fu_214_p2      |      icmp|   0|  0|    20|          32|          32|
    |select_ln633_5_fu_227_p3  |    select|   0|  0|    32|           1|          32|
    |select_ln633_6_fu_295_p3  |    select|   0|  0|    40|           1|          40|
    |select_ln633_fu_219_p3    |    select|   0|  0|    32|           1|           1|
    |epnp_d0                   |       shl|   0|  0|  1865|         448|         448|
    |shl_ln635_fu_516_p2       |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  2908|        1194|        1120|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |epnp_we0                 |   9|          2|   56|        112|
    |i_65_fu_98               |   9|          2|   32|         64|
    |indvar_flatten_fu_102    |   9|          2|   64|        128|
    |j_fu_94                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  187|        374|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_65_fu_98               |  32|   0|   32|          0|
    |indvar_flatten_fu_102    |  64|   0|   64|          0|
    |j_fu_94                  |  32|   0|   32|          0|
    |select_ln633_6_reg_581   |  35|   0|   40|          5|
    |select_ln633_reg_576     |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 199|   0|  204|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_VITIS_LOOP_633_53_VITIS_LOOP_634_54|  return value|
|mul_ln633       |   in|   64|     ap_none|                                             mul_ln633|        scalar|
|xor_ln633_6     |   in|   32|     ap_none|                                           xor_ln633_6|        scalar|
|U_val_address0  |  out|    8|   ap_memory|                                                 U_val|         array|
|U_val_ce0       |  out|    1|   ap_memory|                                                 U_val|         array|
|U_val_q0        |   in|   64|   ap_memory|                                                 U_val|         array|
|epnp_address0   |  out|    8|   ap_memory|                                                  epnp|         array|
|epnp_ce0        |  out|    1|   ap_memory|                                                  epnp|         array|
|epnp_we0        |  out|   56|   ap_memory|                                                  epnp|         array|
|epnp_d0         |  out|  448|   ap_memory|                                                  epnp|         array|
+----------------+-----+-----+------------+------------------------------------------------------+--------------+

