$date
	Thu Sep 21 14:45:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mod7_counter $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#1
1"
#2
0"
1#
#3
b1 !
b1 $
1"
#4
0"
#5
b10 !
b10 $
1"
#6
0"
#7
b11 !
b11 $
1"
#8
0"
#9
b100 !
b100 $
1"
#10
0"
#11
b101 !
b101 $
1"
#12
0"
#13
b110 !
b110 $
1"
#14
0"
#15
b0 !
b0 $
1"
#16
0"
#17
b1 !
b1 $
1"
#18
0"
#19
b10 !
b10 $
1"
#20
0"
#21
b11 !
b11 $
1"
#22
0"
#23
b100 !
b100 $
1"
#24
0"
#25
b101 !
b101 $
1"
#26
0"
#27
b110 !
b110 $
1"
#28
0"
#29
b0 !
b0 $
1"
#30
0"
#31
b1 !
b1 $
1"
#32
0"
