#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Dec 20 15:32:18 2023
# Process ID: 14672
# Current directory: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24556 C:\Users\coren\Documents\Unif\Digital architecture and design\elech409_project\elech409_project.xpr
# Log file: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/vivado.log
# Journal file: C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project\vivado.jou
# Running On: PC-Corentin, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 8441 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/elech409_project.xpr}
launch_simulation -simset [get_filesets aes_encryption_sim ]
source AES_encryption_tb.tcl
launch_simulation -simset [get_filesets addRoundKey_sim ]
source AddRoundKey_tb.tcl
close_sim
launch_simulation -simset [get_filesets addRoundKey_sim ]
source AddRoundKey_tb.tcl
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
source SubBytes_tb.tcl
close_sim
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
source SubBytes_tb.tcl
close_sim
current_sim simulation_3
close_sim
close_sim
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
source SubBytes_tb.tcl
add_files -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/LUT_mul2.vhd} {C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/S_box.vhd} {C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Project/LUT_mul3.vhd}}
close_sim
launch_simulation -simset [get_filesets subBytesMatrix_sim ]
source SubBytes_tb.tcl
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
create_fileset -simset Display
close_sim
close_project
create_project display {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display} -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new
file mkdir {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new}
close [ open {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display_tb.vhd} w ]
add_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display_tb.vhd}}
close [ open {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd} w ]
add_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd}}
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
update_compile_order -fileset sources_1
open_project {C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Ex1_1/Ex1_1.xpr}
update_compile_order -fileset sources_1
current_project display
current_project Ex1_1
current_project display
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/Documents/Unif/Digital architecture and design/Basys-3-Master/Basys-3-Master.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/Basys-3-Master/Basys-3-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/coren/Documents/Unif/Digital architecture and design/Basys-3-Master/Basys-3-Master.xdc}}
add_files -fileset constrs_1 -norecurse {{C:/Users/coren/OneDrive/Documents/Unif/Ma2/Digital architecture and design/Lab/Lab4/Basys-3-Master.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/display.vhd}}
current_project Ex1_1
close_project
close [ open {C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/7_segment_display.vhd} w ]
add_files {{C:/Users/coren/Documents/Unif/Digital architecture and design/elech409_project/display/display.srcs/sources_1/new/7_segment_display.vhd}}
update_compile_order -fileset sources_1
launch_simulation
source display_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_sim
