ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\syndos -env @contreg_lse.env C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis  -f "contreg.synproj"'

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 24 19:35:07 2018


Command Line:  C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis -f contreg.synproj 

Synthesis options:
The -a option is ispMACH400ZE.
The -t option is not used.
The -d option is LC4256ZE.
Using default performance grade 6.
                                                          

##########################################################

### Lattice Family : ispMACH400ZE

### Device  : LC4256ZE

### Package : 

##########################################################

                                                          

Optimization goal = Area
Top-level module name = contreg.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
WARNING - synthesis: Ignoring SDC constraints in Area Mode!
Target frequency = 1.000000 MHz.
Timing path count = 3
fsm_encoding_style = auto
resolve_mixed_drivers = 0
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = contreg.edi.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
The -comp option is FALSE.
The -syn option is FALSE.
VHDL library = work
VHDL design file = contreg.vhd
-sdc option: SDC file input not used.
-lpf option: Output file option is not used.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/ispLEVER_Classic2_0/lse/userware/NT/SYNTHESIS_HEADERS/mach.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/YaKerTaker/Google Drive/4° SEMESTRE/Diseño S Digitales/P7DSD - CPLD". VHDL-1504
Analyzing VHDL file contreg.vhd. VHDL-1481
INFO - synthesis: contreg.vhd(6): analyzing entity contreg. VHDL-1012
INFO - synthesis: contreg.vhd(14): analyzing architecture a_contreg. VHDL-1010
unit contreg is not yet analyzed. VHDL-1485
contreg.vhd(6): executing contreg(A_contreg)

WARNING - synthesis: contreg.vhd(12): replacing existing netlist contreg(A_contreg). VHDL-1205
Top module name (VHDL): contreg
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/ispLEVER_Classic2_0/lse.
Package Status:                     Final          Version 1.36.
Top-level module name = contreg.



Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No .lpf file will be written because the -lpf option is not used or is set to zero.
Results of NGD DRC are available in contreg_drc.log.

################### Begin Area Report (contreg)######################
Number of register bits => 4 of 880 (0 % )
AND2 => 48
AND3 => 2
DFFCR => 4
GND => 1
IBUF => 14
INV => 20
OBUF => 4
OR2 => 28
OR3 => 1
OR4 => 1
VCC => 1
XOR2 => 10
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 4
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : contador_2, loads : 9
  Net : contador_1, loads : 8
  Net : contador_0, loads : 8
  Net : q_c_3, loads : 6
  Net : c_0, loads : 5
  Net : n250, loads : 5
  Net : n321, loads : 5
  Net : clr_c, loads : 4
  Net : n110, loads : 4
  Net : c_2_N_4_2, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 40.082  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.656  secs
--------------------------------------------------------------

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\edif2blf.exe -edf contreg.edi -out contreg.bl0 -err automake.err -log contreg.log -prj contreg -lib "C:\ispLEVER_Classic2_0\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor'

Starting EDIF2BLIF....
readEDIF ended normally.

EDIF2BLIF: Warning: Remove floating instance: :
	i354

Inspect circuit contreg
    Number of input ports   : 4
    Number of output ports  : 1
    Number of bidir ports   : 0
    Number of instances     : 135
    Number of nets          : 149

No design errors found in circuit contreg

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe contreg.bl0 -collapse none -reduce none -keepwires -gui -err automake.err -family'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file contreg.bl0...
Writing Open-ABEL 2 (BLIF) file contreg.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblflink.exe "contreg.bl1" -o "contreg.bl2" -omod "contreg" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'contreg.bl1'

Hierarchical BLIF: 'contreg.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\impsrc.exe -gui -prj contreg -lci contreg.lct -log contreg.imp -err automake.err -tti contreg.bl2 -dir c:\users\yakertaker\google drive\4° semestre\diseño s digitales\p7dsd - cpld'

No pin assignment or valid property.
No source constraints were imported.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci contreg.lct -blifopt contreg.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe contreg.bl2 -sweep -mergefb -err automake.err -o contreg.bl3 @contreg.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file contreg.bl2...
Merging feedbacks...
Note 13707: Node i_c_0 is collapsed...
Note 13707: Node e_c_3 is collapsed...
Note 13707: Node n423 is collapsed...
Note 13707: Node e_c_2 is collapsed...
Note 13707: Node e_c_1 is collapsed...
Note 13707: Node e_c_0 is collapsed...
Note 13707: Node n9 is collapsed...
Note 13707: Node contador_3_N_20_0 is collapsed...
Note 13707: Node contador_3_N_16_3 is collapsed...
Note 13707: Node contador_3_N_16_2 is collapsed...
Note 13707: Node n424 is collapsed...
Note 13707: Node n330 is collapsed...
Note 13707: Node n359 is collapsed...
Note 13707: Node n340 is collapsed...
Note 13707: Node n318 is collapsed...
Note 13707: Node i_c_7 is collapsed...
Note 13707: Node i_c_4 is collapsed...
Note 13707: Node i_c_3 is collapsed...
Note 13707: Node i_c_2 is collapsed...
Note 13707: Node n2_adj_3 is collapsed...
Note 13707: Node n2 is collapsed...
Note 13707: Node n426 is collapsed...
Note 13707: Node n4_adj_1 is collapsed...
Note 13707: Node n315 is collapsed...
Note 13707: Node n457 is collapsed...
Note 13707: Node n463 is collapsed...
Note 13707: Node n459 is collapsed...
Note 13707: Node n466 is collapsed...
Note 13707: Node n427 is collapsed...
Note 13707: Node i34 is collapsed...
Note 13707: Node n456 is collapsed...
Note 13707: Node n4_adj_2 is collapsed...
Note 13707: Node i1_adj_2 is collapsed...
Note 13707: Node i1 is collapsed...
Note 13707: Node i356 is collapsed...
Note 13707: Node n431 is collapsed...
Note 13707: Node n468 is collapsed...
Note 13707: Node n428 is collapsed...
Note 13707: Node n462 is collapsed...
Note 13707: Node n465 is collapsed...
Note 13707: Node n460 is collapsed...
Note 13707: Node n438 is collapsed...
Note 13707: Node n441 is collapsed...
Note 13707: Node q_c_1 is collapsed...
Note 13707: Node n471 is collapsed...
Note 13707: Node q_c_0 is collapsed...
Note 13707: Node n469 is collapsed...
Note 13707: Node n446 is collapsed...
Note 13707: Node n454 is collapsed...
Note 13707: Node i144 is collapsed...
Note 13707: Node i146 is collapsed...
Note 13707: Node n472 is collapsed...
Note 13707: Node i152 is collapsed...
Note 13707: Node i23 is collapsed...
Note 13707: Node n453 is collapsed...
Note 13707: Node n474 is collapsed...
Note 13707: Node n8 is collapsed...
Note 13707: Node n6 is collapsed...
Note 13707: Node n434 is collapsed...
Note 13707: Node n443 is collapsed...
Note 13707: Node n430 is collapsed...
Note 13707: Node n475 is collapsed...
Note 13707: Node n437 is collapsed...
Note 13707: Node n444 is collapsed...
Note 13707: Node n13 is collapsed...
Note 13707: Node n169 is collapsed...
Note 13707: Node n418 is collapsed...
Note 13707: Node n478 is collapsed...
Note 13707: Node n21 is collapsed...
Note 13707: Node c_2_N_13_1 is collapsed...
Note 13707: Node i83 is collapsed...
Note 13707: Node n447 is collapsed...
Note 13707: Node n450 is collapsed...
Note 13707: Node n435 is collapsed...
Note 13707: Node i_c_6 is collapsed...
Note 13707: Node i_c_5 is collapsed...
Note 13707: Node i_c_1 is collapsed...
Note 13707: Node n114 is collapsed...
Note 13707: Node n433 is collapsed...
Note 13707: Node n449 is collapsed...
Note 13707: Node clk_c is collapsed...
Note 13707: Node n107 is collapsed...
Note 13707: Node clr_c is collapsed...
Note 13707: Node n321 is collapsed...
Note 13707: Node n4 is collapsed...
Note 13707: Node c_2_N_4_0 is collapsed...
Note 13707: Node n416 is collapsed...
Note 13707: Node c_2 is collapsed...
Note 13707: Node n162 is collapsed...
Note 13707: Node n451 is collapsed...
Note 13707: Node n464 is collapsed...
Note 13707: Node n479 is collapsed...
Note 13707: Node n17 is collapsed...
Note 13707: Node n467 is collapsed...
Note 13707: Node n436 is collapsed...
Note 13707: Node n476 is collapsed...
Note 13707: Node n442 is collapsed...
Note 13707: Node q_c_2 is collapsed...
Note 13707: Node n461 is collapsed...
Note 13707: Node n115 is collapsed...
Note 13707: Node n5 is collapsed...
Note 13707: Node c_1 is collapsed...
Note 13707: Node n250 is collapsed...
Note 13707: Node i90 is collapsed...
Note 13707: Node n15 is collapsed...
Note 13707: Node n429 is collapsed...
Note 13707: Node n415 is collapsed...
Note 13707: Node n477 is collapsed...
Note 13707: Node n148 is collapsed...
Note 13707: Node c_0 is collapsed...
Note 13707: Node n440 is collapsed...
Note 13707: Node n473 is collapsed...
Note 13707: Node n470 is collapsed...
Note 13707: Fmax mode satisfied
Control path optimization...
Performing 'bypin choose' optimization...
.......Note    0: 
Estimated (clusters + macrocells): 17, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file contreg.bl3...
Note    0: 
BLIFOPT complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci contreg.lct -dev lc4k -diofft contreg.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mdiofft.exe contreg.bl3 -family AMDMACH -idev van -o contreg.bl4 -oxrf contreg.xrf -err automake.err @contreg.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Input file: contreg.bl3.
Output file: contreg.bl4.
Cross reference file: contreg.xrf.

....................
Shortening signal names...
Writing signal name cross reference file contreg.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci contreg.lct -dev lc4k -prefit contreg.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp contreg.bl4 -out contreg.bl5 -err automake.err -log contreg.log -mod contreg @contreg.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Thu May 24 19:35:10 2018

C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp contreg.bl4 -out contreg.bl5 -err automake.err -log contreg.log -mod contreg @contreg.l0 -gui -sc 
Number of pins (IO)    :    18
Number of outputs (MC) :    14
Number of registers    :     4
Number of logic pterms :    52
C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\lpf4k.exe @"contreg.rs2"'

Project 'contreg' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\tda.exe -i contreg.bl5 -o contreg.tda -lci contreg.lct -dev m4e_256_96 -family lc4k -mod contreg -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\synsvf.exe -exe "C:\ispLEVER_Classic2_0\ispvmsystem/ispufw" -prj contreg -if contreg.jed -j2s -log contreg.svl -gui'

Need not generate svf file according to the constraints, exit
Done: completed successfully.
