;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, @2
	SUB 10, 0
	SUB @21, -6
	MOV -17, <-20
	SUB @121, 103
	MOV 1, <20
	JMZ -17, @-20
	SUB @21, -6
	SUB 10, 0
	SPL @300, 91
	MOV -17, <-20
	ADD 12, @-10
	JMN 0, <190
	JMN -1, @-20
	SLT 721, 6
	SLT @10, 2
	SUB @21, 6
	SPL 12, #10
	SUB @121, 103
	SUB @21, -6
	SPL <127, #106
	SPL @172, #202
	SUB @21, -6
	SUB @10, @2
	SUB #12, @200
	SPL <127, #106
	SUB 290, @61
	SUB @121, 103
	CMP #0, -19
	MOV -17, <-20
	SUB 10, 0
	SUB 10, 0
	SLT -1, <-20
	MOV -17, <-20
	ADD 271, 66
	SPL @300, 91
	SUB 10, 0
	SPL @300, 91
	MOV -2, <-30
	SPL @300, 90
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
