// Seed: 3241464462
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge id_1) id_1 -= -1;
  wor [1  +  !  (  1 'b0 ) : 1] id_4 = -1 == -1;
  wire id_5 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wor id_3;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7
  );
  assign modCall_1.id_4 = 0;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1'h0;
endmodule
