21:41:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\vitis_project\vitis_Lab_finalv2\temp_xsdb_launch_script.tcl
21:41:28 INFO  : XSCT server has started successfully.
21:41:28 INFO  : plnx-install-location is set to ''
21:41:28 INFO  : Successfully done setting XSCT server connection channel  
21:41:28 INFO  : Successfully done query RDI_DATADIR 
21:41:28 INFO  : Successfully done setting workspace for the tool. 
21:41:28 INFO  : Registering command handlers for Vitis TCF services
21:45:36 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
21:46:09 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
21:46:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
21:46:12 ERROR : couldn't open "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit": no such file or directory
21:47:22 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
21:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
21:47:24 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
21:53:34 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
21:53:52 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
21:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
21:53:53 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:04:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\vitis_project\vitis_Lab_finalv2\temp_xsdb_launch_script.tcl
10:04:06 INFO  : XSCT server has started successfully.
10:04:06 INFO  : plnx-install-location is set to ''
10:04:06 INFO  : Successfully done setting XSCT server connection channel  
10:04:06 INFO  : Successfully done setting workspace for the tool. 
10:04:07 INFO  : Registering command handlers for Vitis TCF services
10:04:08 INFO  : Successfully done query RDI_DATADIR 
10:04:32 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:05:12 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:05:17 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:16:44 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:17:02 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:20:12 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:20:30 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:20:31 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:21:59 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:22:19 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:22:20 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:24:42 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:25:00 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:25:01 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:25:27 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:25:48 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:25:49 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:48:03 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:48:26 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:48:27 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:53:32 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:53:49 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:53:50 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:55:16 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:55:34 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:55:36 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:57:45 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
10:58:20 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
10:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
10:58:21 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
10:59:46 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:00:06 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:00:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:00:07 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:03:58 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:04:31 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:04:50 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:04:52 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:06:46 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:07:05 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:07:06 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:11:01 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:11:19 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:11:20 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:12:35 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:12:52 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:12:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:12:54 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:17:12 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:17:29 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:17:31 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:19:53 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:20:11 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:20:13 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:23:59 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:24:18 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:24:20 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:27:52 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:29:03 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:29:25 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:29:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:29:26 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:37:42 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:37:58 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:37:59 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:39:18 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:39:38 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:39:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:39:39 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:40:59 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:41:16 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:41:17 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
11:42:32 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
11:42:51 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
11:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
11:42:52 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
19:09:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\vitis_project\vitis_Lab_finalv2\temp_xsdb_launch_script.tcl
19:09:49 INFO  : XSCT server has started successfully.
19:09:49 INFO  : plnx-install-location is set to ''
19:09:49 INFO  : Successfully done setting XSCT server connection channel  
19:09:49 INFO  : Successfully done setting workspace for the tool. 
19:09:50 INFO  : Registering command handlers for Vitis TCF services
19:09:51 INFO  : Successfully done query RDI_DATADIR 
19:10:20 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:11:11 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:11:31 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
19:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
19:11:36 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
19:21:30 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:22:54 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:23:13 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
19:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
19:23:14 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
19:25:34 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:25:54 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
19:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
19:25:55 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
19:35:30 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:35:53 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
19:35:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
19:35:54 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
19:38:28 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:38:50 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
19:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
19:38:51 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
19:44:32 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:44:53 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
19:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
19:44:54 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
19:47:49 INFO  : Checking for BSP changes to sync application flags for project 'lab_finalv2'...
19:48:10 INFO  : Bit file 'C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit' is generated.
19:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys A7 -100T 210292B7F35CA" && level==0} -index 0' command is executed.
19:48:11 INFO  : FPGA configured successfully with bitstream "C:/vitis_project/vitis_Lab_finalv2/lab_finalv2/_ide/bitstream/download.bit"
