
---------- Begin Simulation Statistics ----------
final_tick                                29463119375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    254                       # Simulator instruction rate (inst/s)
host_mem_usage                                9121944                       # Number of bytes of host memory used
host_op_rate                                      261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30350.46                       # Real time elapsed on the host
host_tick_rate                                 766912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7717483                       # Number of instructions simulated
sim_ops                                       7935434                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023276                       # Number of seconds simulated
sim_ticks                                 23276136875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.566835                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   52951                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                68265                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                680                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             73090                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6767                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8302                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1535                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20388                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1129                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      786011                       # Number of instructions committed
system.cpu.committedOps                        838287                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.460418                       # CPI: cycles per instruction
system.cpu.discardedOps                         15638                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             591539                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            110176                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            51429                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1013830                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.406435                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      590                       # number of quiesce instructions executed
system.cpu.numCycles                          1933916                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       590                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  641426     76.52%     76.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1927      0.23%     76.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                 116934     13.95%     90.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 78000      9.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   838287                       # Class of committed instruction
system.cpu.quiesceCycles                     35307903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          920086                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1591                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              240785                       # Transaction distribution
system.membus.trans_dist::ReadResp             241505                       # Transaction distribution
system.membus.trans_dist::WriteReq             149026                       # Transaction distribution
system.membus.trans_dist::WriteResp            149026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          376                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq               222                       # Transaction distribution
system.membus.trans_dist::ReadExResp              222                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           432                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       767582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       767582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 782144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84267                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24562024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24562024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24664723                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            391327                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000064                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007993                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  391302     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              391327                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1064268425                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12160000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              634577                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2367000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10357545                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1498119960                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1443750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2815587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       703897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3519484                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       703897                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2815587                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3519484                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3519484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3519484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7038969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       353792                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       353792                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       551707                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       551707                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1560578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1810998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24969220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28835331                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2960879000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          2012158                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          804                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.07                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2424121538                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1614619000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8446762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14077937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4223381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5631175                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32379256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5631175                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4223381                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9854556                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8446762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14077937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9854556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9854556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     42233812                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4223381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9854556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14077937                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4223381                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1452131                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5675512                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4223381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14077937                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1452131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19753450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       240175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       240175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       143616                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       143616                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       741378                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       767582                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23724036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24562024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       475934                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       475934    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       475934                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1152728800                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1344467000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1896285807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16893525                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39418225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1952597557                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42233812                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42292757                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84526569                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1938519620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59186282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39418225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2037124127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27787268                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27066372                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4925441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3196929                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22524700                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    796811434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371657550                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2815587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1193809271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    461756350                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    701081459                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1162837809                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22524700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1258567784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1072739009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2815587                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2356647080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18432                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18432                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          288                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          314                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       791884                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71490                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         863374                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       791884                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       791884                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       791884                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71490                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        863374                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15073284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15410792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9215488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       235521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              240803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143992                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11321294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    647585297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1452131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1726747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             662085469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1033849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16893525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371657550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5631175                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       703897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            395919995                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1033849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28214819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1019242846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5631175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       703897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1452131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1726747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1058005464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    370392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379874000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          544                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          544                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152730                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      240803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143992                       # Number of write requests accepted
system.mem_ctrls.readBursts                    240803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9017                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8016801770                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1202515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14330005520                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33333.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59583.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       563                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   224289                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                240800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143992                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  208598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.368083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.946447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.919706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          643      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          638      2.44%      4.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          383      1.46%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          400      1.53%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          510      1.95%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.32%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          349      1.33%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          489      1.87%     14.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22411     85.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     442.119485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    839.803644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            408     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.18%     75.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.18%     75.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.18%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.18%     75.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.37%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           45      8.27%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.18%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.18%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.18%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           65     11.95%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.18%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            9      1.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            6      1.10%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3136-3199            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           544                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     264.696691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.110136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    425.029283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            374     68.75%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      3.86%     72.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      1.29%     73.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.18%     74.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.18%     74.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.37%     74.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.37%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.18%     75.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.37%     75.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.18%     75.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.37%     76.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.18%     76.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.18%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.18%     76.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.37%     77.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          124     22.79%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1120-1151            1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           544                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15392192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9215680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15410792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9215488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       661.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       395.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    662.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    395.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23275996250                       # Total gap between requests
system.mem_ctrls.avgGap                      60489.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15054276                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8649792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11321294.483494482934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 646768666.159942388535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1452131.003590345616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1718498.229101000819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1083341.283625270939                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16893524.991354476660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 371616305.852300107479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5631174.997118159197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 703896.874639769900                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       235521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    276744835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13971507705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     54869900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26883080                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37942554315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30419394985                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343002751565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1320741585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45016425125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67105.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59321.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103528.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42807.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 100911048.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4951073.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2537603.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    644893.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 175845410.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12916386.225000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9014325.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        437471212.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       200139287.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     222833545.199979                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     147158854.612515                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     338143755.300002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1367677366.687464                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.758778                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17685285910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1259160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4334419465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1180                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           590                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     37402830.720339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    203180892.167792                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          590    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        64500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             590                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7395449250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22067670125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       246965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           246965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       246965                       # number of overall hits
system.cpu.icache.overall_hits::total          246965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          288                       # number of overall misses
system.cpu.icache.overall_misses::total           288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12501875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12501875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12501875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12501875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       247253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       247253                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       247253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       247253                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001165                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43409.288194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43409.288194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43409.288194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43409.288194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12050125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12050125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12050125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12050125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001165                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001165                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41840.711806                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41840.711806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41840.711806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41840.711806                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       246965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          246965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12501875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12501875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       247253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       247253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43409.288194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43409.288194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12050125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12050125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41840.711806                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41840.711806                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.094744                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              117231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1379.188235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.094744                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            494794                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           494794                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       189948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           189948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       189948                       # number of overall hits
system.cpu.dcache.overall_hits::total          189948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          848                       # number of overall misses
system.cpu.dcache.overall_misses::total           848                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     63980125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     63980125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     63980125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     63980125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       190796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       190796                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       190796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       190796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004445                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004445                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75448.260613                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75448.260613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75448.260613                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75448.260613                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          376                       # number of writebacks
system.cpu.dcache.writebacks::total               376                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6020                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6020                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     48529875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48529875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     48529875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     48529875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13244250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13244250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74204.701835                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74204.701835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74204.701835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74204.701835                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.041528                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.041528                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    553                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       118234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          118234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33062750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33062750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       118667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       118667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76357.390300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76357.390300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32343875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32343875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13244250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13244250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74870.081019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74870.081019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.885246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.885246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     30917375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     30917375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        72129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        72129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74499.698795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74499.698795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72909.909910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72909.909910                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           437.118328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              160065                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               553                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            289.448463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   437.118328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.853747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.853747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            763838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           763838                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29463119375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                29463205000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    254                       # Simulator instruction rate (inst/s)
host_mem_usage                                9121944                       # Number of bytes of host memory used
host_op_rate                                      261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30350.56                       # Real time elapsed on the host
host_tick_rate                                 766912                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7717492                       # Number of instructions simulated
sim_ops                                       7935449                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023276                       # Number of seconds simulated
sim_ticks                                 23276222500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.565220                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   52953                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                68269                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                681                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5630                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             73090                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6767                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8302                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1535                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124461                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20390                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1129                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      786020                       # Number of instructions committed
system.cpu.committedOps                        838302                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.460565                       # CPI: cycles per instruction
system.cpu.discardedOps                         15645                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             591556                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            110176                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            51432                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1013923                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.406411                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      590                       # number of quiesce instructions executed
system.cpu.numCycles                          1934053                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       590                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  641434     76.52%     76.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1927      0.23%     76.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                 116940     13.95%     90.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 78000      9.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   838302                       # Class of committed instruction
system.cpu.quiesceCycles                     35307903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          920130                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1593                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              240785                       # Transaction distribution
system.membus.trans_dist::ReadResp             241506                       # Transaction distribution
system.membus.trans_dist::WriteReq             149026                       # Transaction distribution
system.membus.trans_dist::WriteResp            149026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          377                       # Transaction distribution
system.membus.trans_dist::CleanEvict              262                       # Transaction distribution
system.membus.trans_dist::ReadExReq               222                       # Transaction distribution
system.membus.trans_dist::ReadExResp              222                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           433                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        13904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       767582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       767582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 782147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     24562024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     24562024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24664851                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            391328                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000064                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007993                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  391303     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              391328                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1064275675                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12160000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              634577                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2367000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10363295                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1498119960                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1443750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2815577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       703894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3519471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       703894                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2815577                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3519471                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3519471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3519471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7038943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       353792                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       353792                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       551707                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       551707                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1560578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1638402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1810998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24969220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     26214404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28835331                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2960879000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          2012158                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          804                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.07                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2424121538                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1614619000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8446731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14077886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4223366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5631154                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32379137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5631154                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4223366                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9854520                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8446731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14077886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9854520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9854520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     42233657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4223366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9854520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14077886                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4223366                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1452126                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5675491                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4223366                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14077886                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1452126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19753377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       240175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       240175                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       143616                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       143616                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        20536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       741378                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       767582                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       656732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23724036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     24562024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       475934                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       475934    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       475934                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1152728800                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1344467000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45448928                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11075512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1896278831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16893463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39418080                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1952590374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42233657                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42292601                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84526259                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1938512488                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59186064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39418080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2037116633                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27787268                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27066372                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4925441                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3196929                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22524617                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    796808503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    371656183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2815577                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1193804880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    461754651                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    701078880                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1162833531                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22524617                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1258563154                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1072735063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2815577                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2356638411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18432                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18432                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          288                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          314                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       791881                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71489                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         863370                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       791881                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       791881                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       791881                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71489                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        863370                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15073284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15410856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        24128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9215552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       235521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              240804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             143993                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11321253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    647582914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1452126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1729490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             662085783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1036594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16893463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    371656183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5631154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       703894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            395921288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1036594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     28214716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1019239097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5631154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       703894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1452126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1729490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1058007071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     10268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    370392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379874000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          544                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          544                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438240                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152730                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      240804                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143993                       # Number of write requests accepted
system.mem_ctrls.readBursts                    240804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9017                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8016801770                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1202520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14330031770                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33333.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59583.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       563                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   224290                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                240801                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143993                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  208598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.368083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.946447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.919706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          643      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          638      2.44%      4.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          383      1.46%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          400      1.53%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          510      1.95%      9.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.32%     11.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          349      1.33%     12.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          489      1.87%     14.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22411     85.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     442.119485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    839.803644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            408     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.18%     75.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.18%     75.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.18%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.18%     75.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.37%     76.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           45      8.27%     84.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.18%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.18%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.18%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           65     11.95%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2367            1      0.18%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            9      1.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            6      1.10%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3136-3199            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           544                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     264.696691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.110136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    425.029283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            374     68.75%     68.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      3.86%     72.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      1.29%     73.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.18%     74.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.18%     74.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.37%     74.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.37%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.18%     75.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.37%     75.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.18%     75.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.37%     76.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.18%     76.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.18%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.18%     76.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.37%     77.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          124     22.79%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1120-1151            1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           544                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15392256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9215680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15410856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9215552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       661.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       395.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    662.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    395.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23276251875                       # Total gap between requests
system.mem_ctrls.avgGap                      60489.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15054276                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8649792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11321252.836451448500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 646766286.926497697830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1452125.661713364534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1721241.494404858910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1083337.298395390389                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16893462.846043854952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 371614938.807188332081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5631154.282014618628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 703894.285251827328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       235521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    276744835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13971507705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     54869900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26909330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37942554315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  30419394985                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343002751565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1320741585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  45016425125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     67105.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59321.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103528.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42781.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 100643380.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4951073.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2537603.22                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    644893.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 175845410.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12916386.225000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         9014325.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        437473031.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       200139287.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     222833545.199979                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     147161152.162515                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     338143755.300002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1367681482.987464                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         58.758739                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17685285910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1259160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4334505090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1180                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           590                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     37402830.720339                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    203180892.167792                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          590    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        64500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             590                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7395534875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  22067670125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       246977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           246977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       246977                       # number of overall hits
system.cpu.icache.overall_hits::total          246977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          288                       # number of overall misses
system.cpu.icache.overall_misses::total           288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12501875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12501875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12501875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12501875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       247265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       247265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       247265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       247265                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001165                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001165                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43409.288194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43409.288194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43409.288194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43409.288194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12050125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12050125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12050125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12050125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001165                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001165                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41840.711806                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41840.711806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41840.711806                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41840.711806                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       246977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          246977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12501875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12501875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       247265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       247265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43409.288194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43409.288194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12050125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12050125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41840.711806                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41840.711806                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.094763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2434493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4499.987061                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.094763                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.881044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            494818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           494818                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       189952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           189952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       189952                       # number of overall hits
system.cpu.dcache.overall_hits::total          189952                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            849                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          849                       # number of overall misses
system.cpu.dcache.overall_misses::total           849                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     64040125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     64040125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     64040125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     64040125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       190801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       190801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       190801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       190801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004450                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004450                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004450                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004450                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75430.064782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75430.064782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75430.064782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75430.064782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          377                       # number of writebacks
system.cpu.dcache.writebacks::total               377                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6020                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6020                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     48588625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48588625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     48588625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     48588625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13244250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13244250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003433                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003433                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003433                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74181.106870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74181.106870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74181.106870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74181.106870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2200.041528                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2200.041528                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    554                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       118238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          118238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     33122750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     33122750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       118672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       118672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76319.700461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76319.700461                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          433                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     32402625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32402625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13244250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13244250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74832.852194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74832.852194                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.885246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.885246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        71714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          71714                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     30917375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     30917375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        72129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        72129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74499.698795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74499.698795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          193                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003078                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72909.909910                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72909.909910                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           437.118360                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              341005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1000                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            341.005000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   437.118360                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.853747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.853747                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          397                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            763859                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           763859                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  29463205000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
