INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128_ip_v1_0_S00_AXI
WARNING: [VRFC 10-756] identifier cipher_bus is used before its declaration [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:505]
WARNING: [VRFC 10-756] identifier cipher_bus is used before its declaration [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:506]
WARNING: [VRFC 10-756] identifier cipher_bus is used before its declaration [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:507]
WARNING: [VRFC 10-756] identifier cipher_bus is used before its declaration [C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0_S00_AXI.v:508]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-311] analyzing module xS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/aes_128_ip_1.0/hdl/aes_128_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bentd/Documents/EEL4920/AES_128_IP/ip_repo/edit_aes_128_ip_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
