INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_labs/HW6/HW6.srcs/sources_1/new/hw5_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw5_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_labs/HW6/HW6.srcs/sim_1/new/hw5_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hw5_tb
