Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  4 16:51:42 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    52 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      6 |            2 |
|      8 |            8 |
|     12 |            1 |
|     14 |            4 |
|    16+ |           35 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             344 |           93 |
| No           | No                    | Yes                    |            2324 |          271 |
| No           | Yes                   | No                     |             536 |           78 |
| Yes          | No                    | No                     |             114 |           19 |
| Yes          | No                    | Yes                    |             150 |           22 |
| Yes          | Yes                   | No                     |             496 |          114 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                         Enable Signal                         |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
| ~clk_BUFG                               |                                                               |                                                               |                1 |              2 |
|  clock_IBUF_BUFG                        |                                                               |                                                               |                2 |              4 |
| ~nolabel_line66/state_choice[2]_i_2_n_0 |                                                               |                                                               |                1 |              6 |
|  clk_2                                  |                                                               | paint1/nn_inst/nn_rst                                         |                3 |              6 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/shift_frame                  | nolabel_line66/Inst_Ps2Interface/reset_bit_count              |                1 |              8 |
|  paint1/unit_6p25m/clk_6p25MHz          |                                                               | paint1/mouse_press_y[5]_i_1_n_0                               |                1 |              8 |
|  paint1/ccd_inst_27/CLK                 |                                                               |                                                               |                2 |              8 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/y_overflow_reg               | btnC_IBUF                                                     |                3 |              8 |
|  clk_2                                  | paint1/nn_inst/nn1/digit[3]_i_1_n_0                           | paint1/nn_inst/nn_algo_rst                                    |                2 |              8 |
|  clk100_BUFG                            |                                                               | nolabel_line66/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clk_2                                  | paint1/nn_inst/nn1/FSM_sequential_state[1]_i_1_n_0            | paint1/nn_inst/nn_algo_rst                                    |                2 |              8 |
|  clk100_BUFG                            |                                                               | nolabel_line66/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clk_2                                  | paint1/nn_inst/nn1/i[5]_i_1_n_0                               | paint1/nn_inst/nn_algo_rst                                    |                3 |             12 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/ps2_data_h_reg_inv_0         |                                                               |                3 |             14 |
|  clk_2                                  | paint1/nn_inst/nn1/next_out_valid                             | paint1/nn_inst/nn_algo_rst                                    |                3 |             14 |
|  clk_2                                  | paint1/nn_inst/nn1/addr_inter0                                | paint1/nn_inst/nn_algo_rst                                    |                4 |             14 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | nolabel_line66/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/E[0]                         | btnC_IBUF                                                     |                1 |             16 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/y_inc_reg[0][0]              | btnC_IBUF                                                     |                3 |             16 |
|  clk100_BUFG                            | nolabel_line66/tx_data[7]_i_1_n_0                             |                                                               |                3 |             16 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/load_rx_data                 |                                                               |                2 |             16 |
|  clk_2                                  | paint1/nn_inst/nn1/j[9]_i_1_n_0                               | paint1/nn_inst/nn_algo_rst                                    |                8 |             20 |
|  clk_2                                  | paint1/nn_inst/nn1/digit_valid                                | paint1/nn_inst/nn_rst                                         |                2 |             20 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                               |                2 |             20 |
|  clk_2                                  | paint1/nn_inst/nn1/addr_img0                                  | paint1/nn_inst/nn_algo_rst                                    |                6 |             20 |
|  clk_2                                  | paint1/nn_inst/imgw_valid_i_1_n_0                             | paint1/nn_inst/nn_rst                                         |                4 |             22 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | nolabel_line66/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  clk100_BUFG                            | nolabel_line66/y_new_reg_n_0                                  |                                                               |                4 |             24 |
|  clk100_BUFG                            | nolabel_line66/x_new_reg_n_0                                  |                                                               |                5 |             24 |
|  clk100_BUFG                            |                                                               | paint1/nn_inst/nn_rst_i_1_n_0                                 |                7 |             28 |
|  clk100_BUFG                            | nolabel_line66/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | nolabel_line66/Inst_Ps2Interface/clear                        |                4 |             28 |
|  clk_2                                  | paint1/nn_inst/nn1/addr_const[15]_i_1_n_0                     | paint1/nn_inst/nn_algo_rst                                    |               13 |             32 |
|  clk100_BUFG                            |                                                               | paint1/AR[0]                                                  |                6 |             32 |
| ~clk_BUFG                               |                                                               | btnC_IBUF                                                     |                4 |             34 |
|  nolabel_line66/new_event               |                                                               |                                                               |                9 |             36 |
| ~clk_BUFG                               | nolabel_line44/delay[0]_i_1_n_0                               | btnC_IBUF                                                     |                5 |             40 |
|  paint1/unit_6p25m/clk_6p25MHz          |                                                               |                                                               |                9 |             42 |
|  clk100_BUFG                            |                                                               | nolabel_line66/reset_timeout_cnt_reg_n_0                      |                5 |             48 |
|  clk100_BUFG                            |                                                               | nolabel_line66/reset_periodic_check_cnt__0                    |                8 |             52 |
|  clk100_BUFG                            |                                                               | paint1/clock_mouse/clear                                      |                8 |             64 |
|  clk100_BUFG                            |                                                               | paint1/unit_6p25m/clear                                       |                8 |             64 |
|  clk100_BUFG                            | paint1/nn_inst/nn_rst_i_1_n_0                                 | paint1/nn_inst/rst_counter                                    |                8 |             64 |
| ~clk_BUFG                               | nolabel_line44/FSM_onehot_state[31]_i_1__0_n_0                | btnC_IBUF                                                     |               10 |             64 |
|  clock_IBUF_BUFG                        |                                                               | clk6p25m/clear                                                |                9 |             66 |
|  clk_2                                  |                                                               |                                                               |               29 |             66 |
|  clock_IBUF_BUFG                        |                                                               | clk100m/COUNT[0]_i_1__0_n_0                                   |                9 |             66 |
|  clk100_BUFG                            | paint1/nn_inst/ct_inst/nextDY                                 | paint1/AR[0]                                                  |                9 |             68 |
| ~clk_BUFG                               |                                                               | nolabel_line44/spi_word[39]_i_1_n_0                           |               17 |             90 |
|  clk100_BUFG                            |                                                               | btnC_IBUF                                                     |               21 |            120 |
|  clk_2                                  | paint1/nn_inst/nn1/val_out[63]_i_1_n_0                        | paint1/nn_inst/nn_algo_rst                                    |               40 |            128 |
|  clk100_BUFG                            |                                                               |                                                               |               40 |            180 |
|  clockMouse                             |                                                               | btnC_IBUF                                                     |              241 |           2166 |
+-----------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


