--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 586344924 paths analyzed, 16805 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.267ns.
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0 (SLICE_X6Y25.CE), 372135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.216ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X10Y42.B1      net (fanout=1)        0.846   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X10Y42.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.335   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0
    -------------------------------------------------  ---------------------------
    Total                                     16.216ns (2.972ns logic, 13.244ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.216ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_6 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_6
    SLICE_X10Y42.C1      net (fanout=1)        0.972   DDA_Partition_1/Controller/m_DDACountAdjValue<6>
    SLICE_X10Y42.DMUX    Topcd                 0.411   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.335   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0
    -------------------------------------------------  ---------------------------
    Total                                     16.216ns (2.846ns logic, 13.370ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.206ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_6 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_6
    SLICE_X10Y42.C1      net (fanout=1)        0.972   DDA_Partition_1/Controller/m_DDACountAdjValue<6>
    SLICE_X10Y42.DMUX    Topcd                 0.411   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.487   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.335   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_0
    -------------------------------------------------  ---------------------------
    Total                                     16.206ns (2.836ns logic, 13.370ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10 (SLICE_X6Y25.CE), 372135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.199ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X10Y42.B1      net (fanout=1)        0.846   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X10Y42.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.318   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10
    -------------------------------------------------  ---------------------------
    Total                                     16.199ns (2.955ns logic, 13.244ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.199ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_6 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_6
    SLICE_X10Y42.C1      net (fanout=1)        0.972   DDA_Partition_1/Controller/m_DDACountAdjValue<6>
    SLICE_X10Y42.DMUX    Topcd                 0.411   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.318   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10
    -------------------------------------------------  ---------------------------
    Total                                     16.199ns (2.829ns logic, 13.370ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.189ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_6 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_6
    SLICE_X10Y42.C1      net (fanout=1)        0.972   DDA_Partition_1/Controller/m_DDACountAdjValue<6>
    SLICE_X10Y42.DMUX    Topcd                 0.411   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.487   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.318   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_10
    -------------------------------------------------  ---------------------------
    Total                                     16.189ns (2.819ns logic, 13.370ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11 (SLICE_X6Y25.CE), 372135 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_5 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.196ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_5 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_5
    SLICE_X10Y42.B1      net (fanout=1)        0.846   DDA_Partition_1/Controller/m_DDACountAdjValue<5>
    SLICE_X10Y42.DMUX    Topbd                 0.537   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.315   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11
    -------------------------------------------------  ---------------------------
    Total                                     16.196ns (2.952ns logic, 13.244ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.196ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_6 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_6
    SLICE_X10Y42.C1      net (fanout=1)        0.972   DDA_Partition_1/Controller/m_DDACountAdjValue<6>
    SLICE_X10Y42.DMUX    Topcd                 0.411   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.315   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11
    -------------------------------------------------  ---------------------------
    Total                                     16.196ns (2.826ns logic, 13.370ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_6 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.186ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.632 - 0.648)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_6 to DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.391   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_6
    SLICE_X10Y42.C1      net (fanout=1)        0.972   DDA_Partition_1/Controller/m_DDACountAdjValue<6>
    SLICE_X10Y42.DMUX    Topcd                 0.411   DDA_Partition_1/Controller/m_DDACountAdjValue<18>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<6>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X8Y43.DX       net (fanout=13)       1.558   DDA_Partition_1/Controller/m_DDACountAddAdj<7>
    SLICE_X8Y43.COUT     Tdxcy                 0.087   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_cy<15>
    SLICE_X8Y46.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<18>
                                                       DDA_Partition_1/Controller/Msub_m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT_xor<18>
    SLICE_X10Y31.B3      net (fanout=10)       3.567   DDA_Partition_1/Controller/m_DDACountAddAdj[18]_DDACTRL_DDACountBase[18]_sub_9_OUT<17>
    SLICE_X10Y31.BMUX    Topbb                 0.368   DDA_Partition_1/m_ServoOn
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y26.A2       net (fanout=1)        1.799   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X8Y26.BMUX     Topab                 0.487   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X5Y52.A4       net (fanout=273)      2.785   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y52.AMUX     Tilo                  0.313   LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1227
                                                       DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o1
    SLICE_X6Y25.CE       net (fanout=8)        2.680   DDA_Partition_1/m_DDA_Sync_m_DDA_SubSync_OR_162_o
    SLICE_X6Y25.CLK      Tceck                 0.315   DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache<4>
                                                       DDA_Partition_1/G1.Channel[2].Distributor/m_DDACommandCache_11
    -------------------------------------------------  ---------------------------
    Total                                     16.186ns (2.816ns logic, 13.370ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_11 (SLICE_X14Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_10 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_10 to DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.CQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_10
    SLICE_X14Y15.DX      net (fanout=3)        0.131   DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack<10>
    SLICE_X14Y15.CLK     Tckdi       (-Th)    -0.048   DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[3].SvoAlarmdFilter/m_stack_11
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11 (SLICE_X18Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10 (FF)
  Destination:          DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10 to DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.CQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_10
    SLICE_X18Y19.DX      net (fanout=3)        0.131   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<10>
    SLICE_X18Y19.CLK     Tckdi       (-Th)    -0.048   DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack<11>
                                                       DDA_Partition_1/G1.Channel[0].SvoAlarmdFilter/m_stack_11
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_CountUp (SLICE_X18Y17.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_CountUp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_State_FSM_FFd3 to Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_CountUp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y17.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_State_FSM_FFd3
                                                       Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X18Y17.A5      net (fanout=4)        0.064   Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X18Y17.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_CountDown
                                                       Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_NextCountUp1
                                                       Encoder_Partition_1/G1.Channel[4].Receiver/Controller/m_CountUp
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.319ns logic, 0.064ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB/CLK
  Location pin: SLICE_X0Y17.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   16.267|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 586344924 paths, 0 nets, and 21418 connections

Design statistics:
   Minimum period:  16.267ns{1}   (Maximum frequency:  61.474MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 15 13:57:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



