Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 12:22:03 2022
| Host         : LAPTOP-N675SMJ5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Motor_Driver_timing_summary_routed.rpt -pb Motor_Driver_timing_summary_routed.pb -rpx Motor_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : Motor_Driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     66          
TIMING-16  Warning           Large setup violation           168         
TIMING-18  Warning           Missing input or output delay   29          
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (6)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW0 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: servo1/clock25_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: servo2/clock25_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: servo3/clock25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.724     -536.984                    249                  595        0.226        0.000                      0                  595        4.500        0.000                       0                   409  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.724     -536.984                    249                  595        0.226        0.000                      0                  595        4.500        0.000                       0                   409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          249  Failing Endpoints,  Worst Slack      -11.724ns,  Total Violation     -536.984ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.724ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/temp_color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.664ns  (logic 8.578ns (39.595%)  route 13.086ns (60.405%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 f  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 f  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 f  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 r  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 f  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.403    22.773    sense/second[1]_i_3_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124    22.897 f  sense/second[0]_i_1_comp/O
                         net (fo=5, routed)           1.152    24.049    sense/second[0]_i_1_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124    24.173 r  sense/color_order[2]_i_10/O
                         net (fo=5, routed)           0.755    24.928    sense/color_order[2]_i_10_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.124    25.052 r  sense/temp_color[4]_i_5_comp/O
                         net (fo=4, routed)           0.693    25.746    sense/temp_color[4]_i_5_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124    25.870 r  sense/temp_color[1]_i_2/O
                         net (fo=2, routed)           0.831    26.701    sense/temp_color[1]_i_2_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124    26.825 r  sense/temp_color[1]_i_1/O
                         net (fo=1, routed)           0.000    26.825    sense/temp_color[1]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  sense/temp_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.506    14.847    sense/CLK_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  sense/temp_color_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)        0.029    15.101    sense/temp_color_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -26.825    
  -------------------------------------------------------------------
                         slack                                -11.724    

Slack (VIOLATED) :        -11.723ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/color_order_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.600ns  (logic 8.702ns (40.287%)  route 12.898ns (59.713%))
  Logic Levels:           41  (CARRY4=23 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          1.152    23.522    sense/second[1]_i_3_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.646 f  sense/first[2]_i_5/O
                         net (fo=3, routed)           0.191    23.837    sense/first[2]_i_5_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.961 f  sense/first[2]_i_1/O
                         net (fo=5, routed)           0.614    24.575    sense/first[2]_i_1_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    24.699 f  sense/color_order[2]_i_7/O
                         net (fo=3, routed)           0.640    25.339    sense/color_order[2]_i_7_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124    25.463 r  sense/color_order[0]_i_5/O
                         net (fo=1, routed)           0.643    26.106    sense/color_order[0]_i_5_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.124    26.230 r  sense/color_order[0]_i_2_comp/O
                         net (fo=1, routed)           0.406    26.636    sense/color_order[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    26.760 r  sense/color_order[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.760    sense/color_order[0]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  sense/color_order_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.440    14.781    sense/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  sense/color_order_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X13Y18         FDRE (Setup_fdre_C_D)        0.031    15.037    sense/color_order_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -26.760    
  -------------------------------------------------------------------
                         slack                                -11.723    

Slack (VIOLATED) :        -11.586ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/temp_color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.508ns  (logic 8.578ns (39.884%)  route 12.930ns (60.116%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 f  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 f  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 f  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 r  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 f  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.403    22.773    sense/second[1]_i_3_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124    22.897 f  sense/second[0]_i_1_comp/O
                         net (fo=5, routed)           1.152    24.049    sense/second[0]_i_1_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124    24.173 r  sense/color_order[2]_i_10/O
                         net (fo=5, routed)           0.755    24.928    sense/color_order[2]_i_10_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.124    25.052 r  sense/temp_color[4]_i_5_comp/O
                         net (fo=4, routed)           0.693    25.746    sense/temp_color[4]_i_5_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124    25.870 r  sense/temp_color[1]_i_2/O
                         net (fo=2, routed)           0.674    26.544    sense/temp_color[1]_i_2_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    26.668 r  sense/temp_color[0]_i_1/O
                         net (fo=1, routed)           0.000    26.668    sense/temp_color[0]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  sense/temp_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.439    14.780    sense/CLK_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  sense/temp_color_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y19         FDRE (Setup_fdre_C_D)        0.077    15.082    sense/temp_color_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -26.668    
  -------------------------------------------------------------------
                         slack                                -11.586    

Slack (VIOLATED) :        -11.529ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/temp_color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.400ns  (logic 8.578ns (40.083%)  route 12.822ns (59.917%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    23.316    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    23.440 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.167    23.606    sense/time_counter[1]_i_2_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124    23.730 r  sense/time_counter[1]_i_1_comp/O
                         net (fo=1, routed)           0.782    24.512    sense/time_counter[1]_i_1_n_0_repN
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124    24.636 r  sense/ledcheck[4]_i_3_replica_comp/O
                         net (fo=10, routed)          1.218    25.854    sense/ledcheck[4]_i_3_n_0_repN
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124    25.978 r  sense/temp_color[2]_i_3/O
                         net (fo=1, routed)           0.459    26.437    sense/temp_color[2]_i_3_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    26.561 r  sense/temp_color[2]_i_1/O
                         net (fo=1, routed)           0.000    26.561    sense/temp_color[2]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  sense/temp_color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.437    14.778    sense/CLK_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  sense/temp_color_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)        0.029    15.032    sense/temp_color_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -26.561    
  -------------------------------------------------------------------
                         slack                                -11.529    

Slack (VIOLATED) :        -11.475ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/color_order_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.399ns  (logic 8.928ns (41.721%)  route 12.471ns (58.279%))
  Logic Levels:           41  (CARRY4=23 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.834    23.204    sense/second[1]_i_3_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124    23.328 f  sense/third[1]_i_2/O
                         net (fo=1, routed)           0.162    23.490    sense/third[1]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    23.614 f  sense/third[1]_i_1/O
                         net (fo=4, routed)           0.899    24.513    sense/third[1]_i_1_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.637 f  sense/color_order[2]_i_11/O
                         net (fo=2, routed)           0.432    25.069    sense/color_order[2]_i_11_n_0
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.119    25.188 r  sense/color_order[2]_i_5_comp/O
                         net (fo=1, routed)           0.595    25.783    sense/color_order[2]_i_5_n_0_repN
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.355    26.138 r  sense/color_order[2]_i_2_comp_2/O
                         net (fo=1, routed)           0.298    26.436    sense/color_order[2]_i_2_n_0_repN_1
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.124    26.560 r  sense/color_order[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    26.560    sense/color_order[1]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  sense/color_order_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.442    14.783    sense/CLK_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  sense/color_order_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)        0.077    15.085    sense/color_order_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                -11.475    

Slack (VIOLATED) :        -11.330ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/color_order_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.251ns  (logic 8.702ns (40.948%)  route 12.549ns (59.052%))
  Logic Levels:           41  (CARRY4=23 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 f  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 f  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 f  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 r  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 f  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          1.152    23.522    sense/second[1]_i_3_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.646 r  sense/first[2]_i_5/O
                         net (fo=3, routed)           0.191    23.837    sense/first[2]_i_5_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.961 r  sense/first[2]_i_1/O
                         net (fo=5, routed)           0.608    24.569    sense/first[2]_i_1_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124    24.693 r  sense/color_order[0]_i_4/O
                         net (fo=3, routed)           0.464    25.156    sense/color_order[0]_i_4_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    25.280 r  sense/color_order[2]_i_6/O
                         net (fo=3, routed)           0.461    25.741    sense/color_order[2]_i_6_n_0
    SLICE_X15Y20         LUT2 (Prop_lut2_I1_O)        0.124    25.865 r  sense/color_order[2]_i_2_comp/O
                         net (fo=1, routed)           0.422    26.287    sense/color_order[2]_i_2_n_0_repN
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124    26.411 r  sense/color_order[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    26.411    sense/color_order[2]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  sense/color_order_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.439    14.780    sense/CLK_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  sense/color_order_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.077    15.082    sense/color_order_reg[2]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -26.411    
  -------------------------------------------------------------------
                         slack                                -11.330    

Slack (VIOLATED) :        -10.949ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/ledcheck_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.676ns  (logic 8.454ns (40.887%)  route 12.222ns (59.113%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    23.316    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    23.440 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    23.869    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    23.993 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    24.426    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    24.550 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    25.021    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    25.145 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.691    25.837    sense/ledcheck[4]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  sense/ledcheck_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.513    14.854    sense/CLK_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  sense/ledcheck_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.888    sense/ledcheck_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -25.837    
  -------------------------------------------------------------------
                         slack                                -10.949    

Slack (VIOLATED) :        -10.715ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/ledcheck_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.480ns  (logic 8.454ns (41.280%)  route 12.026ns (58.720%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    23.316    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    23.440 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    23.869    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    23.993 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    24.426    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    24.550 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    25.021    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    25.145 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.495    25.640    sense/ledcheck[4]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.514    14.855    sense/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_CE)      -0.169    14.925    sense/ledcheck_reg[2]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -25.640    
  -------------------------------------------------------------------
                         slack                                -10.715    

Slack (VIOLATED) :        -10.715ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/ledcheck_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.480ns  (logic 8.454ns (41.280%)  route 12.026ns (58.720%))
  Logic Levels:           39  (CARRY4=23 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    23.316    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    23.440 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    23.869    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    23.993 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    24.426    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    24.550 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    25.021    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    25.145 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.495    25.640    sense/ledcheck[4]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.514    14.855    sense/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y14          FDRE (Setup_fdre_C_CE)      -0.169    14.925    sense/ledcheck_reg[3]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -25.640    
  -------------------------------------------------------------------
                         slack                                -10.715    

Slack (VIOLATED) :        -10.618ns  (required time - arrival time)
  Source:                 sense/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/ledcheck_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.627ns  (logic 8.578ns (41.586%)  route 12.049ns (58.414%))
  Logic Levels:           40  (CARRY4=23 LUT2=1 LUT3=1 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.639     5.160    sense/CLK_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  sense/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419     5.579 r  sense/timer_reg[7]/Q
                         net (fo=1, routed)           0.436     6.015    sense/timer_reg_n_0_[7]
    SLICE_X5Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.710 r  sense/timer3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.710    sense/timer3_carry__0_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.824 r  sense/timer3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.824    sense/timer3_carry__1_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.938 r  sense/timer3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.938    sense/timer3_carry__2_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.052 r  sense/timer3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.052    sense/timer3_carry__3_n_0
    SLICE_X5Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  sense/timer3_carry__4/O[1]
                         net (fo=11, routed)          0.841     8.227    sense/timer3_carry__4_n_6
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.303     8.530 r  sense/timer[28]_i_8/O
                         net (fo=2, routed)           0.861     9.391    sense/timer[28]_i_8_n_0
    SLICE_X6Y0           LUT6 (Prop_lut6_I3_O)        0.124     9.515 r  sense/delay[3]_i_2_comp/O
                         net (fo=1, routed)           0.000     9.515    sense/delay[3]_i_2_n_0
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.028 r  sense/delay_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    sense/delay_reg[3]_i_1_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.359 r  sense/delay_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.851    11.210    sense/delay[7]
    SLICE_X7Y2           LUT5 (Prop_lut5_I1_O)        0.307    11.517 r  sense/timer[28]_i_10/O
                         net (fo=2, routed)           0.307    11.824    sense/timer[28]_i_10_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.124    11.948 r  sense/timer[28]_i_5/O
                         net (fo=6, routed)           1.265    13.212    sense/timer[28]_i_5_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124    13.336 r  sense/timer[28]_i_2/O
                         net (fo=4, routed)           0.839    14.176    sense/timer[28]_i_2_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    14.300 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572    14.872    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124    14.996 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000    14.996    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.509 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.509    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.626    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.743 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.743    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.860 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.860    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.977 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.977    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.094 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.094    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.211 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.328 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.328    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.445 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.445    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.562 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.562    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.679 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.679    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.796 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.796    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.913 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.913    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.250 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823    18.072    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306    18.378 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000    18.378    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.911 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000    18.911    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.234 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    20.104    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    20.410 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    21.260    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    21.384 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    21.648    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    21.772 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    22.246    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    22.370 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    23.316    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    23.440 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    23.869    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    23.993 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    24.426    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    24.550 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    25.021    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    25.145 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.518    25.664    sense/ledcheck[4]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    25.788 r  sense/ledcheck[0]_i_1/O
                         net (fo=1, routed)           0.000    25.788    sense/ledcheck[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  sense/ledcheck_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.513    14.854    sense/CLK_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sense/ledcheck_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.077    15.170    sense/ledcheck_reg[0]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -25.788    
  -------------------------------------------------------------------
                         slack                                -10.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.359%)  route 0.202ns (51.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=21, routed)          0.202     1.809    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.048     1.857 r  count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.857    count_reg[18]_i_1_n_0
    SLICE_X60Y27         FDSE                                         r  count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X60Y27         FDSE                                         r  count_reg_reg[18]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDSE (Hold_fdse_C_D)         0.131     1.631    count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.581     1.464    CLK_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  count_reg_reg[5]/Q
                         net (fo=3, routed)           0.068     1.673    count_reg[5]
    SLICE_X61Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.797 r  count_reg_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.797    in7[6]
    SLICE_X61Y25         FDRE                                         r  count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.848     1.975    CLK_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  count_reg_reg[6]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sense/delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.156%)  route 0.068ns (18.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.594     1.477    sense/CLK_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  sense/delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  sense/delay_reg[0]/Q
                         net (fo=2, routed)           0.068     1.709    sense/delay__0[0]
    SLICE_X6Y0           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.838 r  sense/delay_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.838    sense/delay[1]
    SLICE_X6Y0           FDRE                                         r  sense/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.865     1.992    sense/CLK_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  sense/delay_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.130     1.607    sense/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.960%)  route 0.202ns (52.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=21, routed)          0.202     1.809    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.854 r  count_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.854    count_reg[16]_i_1_n_0
    SLICE_X60Y27         FDSE                                         r  count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X60Y27         FDSE                                         r  count_reg_reg[16]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDSE (Hold_fdse_C_D)         0.120     1.620    count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.470%)  route 0.206ns (52.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=21, routed)          0.206     1.813    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X60Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.858 r  count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.858    count_reg[10]_i_1_n_0
    SLICE_X60Y27         FDSE                                         r  count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X60Y27         FDSE                                         r  count_reg_reg[10]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y27         FDSE (Hold_fdse_C_D)         0.121     1.621    count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.581     1.464    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  count_reg_reg[3]/Q
                         net (fo=3, routed)           0.078     1.683    count_reg[3]
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.810 r  count_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    in7[4]
    SLICE_X61Y24         FDRE                                         r  count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.848     1.975    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  count_reg_reg[4]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter1_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    counter1_reg_n_0_[3]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  counter1_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.825    counter1_reg[0]_i_2_n_4
    SLICE_X65Y21         FDRE                                         r  counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.854     1.981    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter1_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sense/delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.274ns (71.695%)  route 0.108ns (28.305%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.594     1.477    sense/CLK_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  sense/delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  sense/delay_reg[2]/Q
                         net (fo=1, routed)           0.108     1.749    sense/delay__0[2]
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  sense/delay_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.859    sense/delay[2]
    SLICE_X6Y0           FDRE                                         r  sense/delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.865     1.992    sense/CLK_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  sense/delay_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.130     1.607    sense/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 sense/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sense/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.593     1.476    sense/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  sense/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sense/timer_reg[28]/Q
                         net (fo=1, routed)           0.108     1.725    sense/timer_reg_n_0_[28]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  sense/timer3_carry__5/O[3]
                         net (fo=4, routed)           0.000     1.833    sense/timer3_carry__5_n_4
    SLICE_X5Y6           FDRE                                         r  sense/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.864     1.991    sense/CLK_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  sense/timer_reg[28]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X5Y6           FDRE (Hold_fdre_C_D)         0.102     1.578    sense/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.260%)  route 0.177ns (48.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=20, routed)          0.177     1.784    FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X62Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.829 r  count_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.829    count_reg[15]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.853     1.980    CLK_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  count_reg_reg[15]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.092     1.573    count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y25   Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   Counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   Counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   Counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29   Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y29   Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y25   Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   Counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo1/servopwm_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmOUTR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.100ns (43.958%)  route 5.227ns (56.042%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  servo1/servopwm_reg[0]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  servo1/servopwm_reg[0]/Q
                         net (fo=1, routed)           0.782     1.238    servo1/servopwm
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.124     1.362 r  servo1/pwmOUTR_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.445     5.807    pwmOUTR_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.327 r  pwmOUTR_OBUF_inst/O
                         net (fo=0)                   0.000     9.327    pwmOUTR
    A14                                                               r  pwmOUTR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo3/servopwm_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmOUTB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.974ns  (logic 4.105ns (45.739%)  route 4.869ns (54.261%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE                         0.000     0.000 r  servo3/servopwm_reg[0]/C
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  servo3/servopwm_reg[0]/Q
                         net (fo=1, routed)           0.792     1.248    servo3/servopwm_reg_n_0_[0]
    SLICE_X0Y29          LUT1 (Prop_lut1_I0_O)        0.124     1.372 r  servo3/pwmOUTB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.077     5.449    pwmOUTB_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525     8.974 r  pwmOUTB_OBUF_inst/O
                         net (fo=0)                   0.000     8.974    pwmOUTB
    B15                                                               r  pwmOUTB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo2/servopwm_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmOUTG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.845ns  (logic 4.092ns (46.263%)  route 4.753ns (53.737%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  servo2/servopwm_reg[0]/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  servo2/servopwm_reg[0]/Q
                         net (fo=1, routed)           0.840     1.296    servo2/servopwm_reg_n_0_[0]
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124     1.420 r  servo2/pwmOUTG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.913     5.333    pwmOUTG_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512     8.845 r  pwmOUTG_OBUF_inst/O
                         net (fo=0)                   0.000     8.845    pwmOUTG
    A16                                                               r  pwmOUTG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirB_reg/G
                            (positive level-sensitive latch)
  Destination:            FwB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.797ns  (logic 4.188ns (47.601%)  route 4.610ns (52.399%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         LDCE                         0.000     0.000 r  DirB_reg/G
    SLICE_X63Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  DirB_reg/Q
                         net (fo=2, routed)           2.937     3.496    BkB_OBUF
    SLICE_X65Y93         LUT1 (Prop_lut1_I0_O)        0.124     3.620 r  FwB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.293    FwB_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     8.797 r  FwB_OBUF_inst/O
                         net (fo=0)                   0.000     8.797    FwB
    H1                                                                r  FwB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirA_reg/G
                            (positive level-sensitive latch)
  Destination:            FwA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 4.190ns (50.895%)  route 4.042ns (49.105%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         LDCE                         0.000     0.000 r  DirA_reg/G
    SLICE_X63Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  DirA_reg/Q
                         net (fo=2, routed)           2.370     2.929    BkA_OBUF
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124     3.053 r  FwA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     4.725    FwA_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     8.232 r  FwA_OBUF_inst/O
                         net (fo=0)                   0.000     8.232    FwA
    K2                                                                r  FwA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirB_reg/G
                            (positive level-sensitive latch)
  Destination:            BkB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.049ns (50.753%)  route 3.929ns (49.247%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         LDCE                         0.000     0.000 r  DirB_reg/G
    SLICE_X63Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  DirB_reg/Q
                         net (fo=2, routed)           3.929     4.488    BkB_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     7.978 r  BkB_OBUF_inst/O
                         net (fo=0)                   0.000     7.978    BkB
    G2                                                                r  BkB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirA_reg/G
                            (positive level-sensitive latch)
  Destination:            BkA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 4.067ns (53.313%)  route 3.562ns (46.687%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         LDCE                         0.000     0.000 r  DirA_reg/G
    SLICE_X63Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  DirA_reg/Q
                         net (fo=2, routed)           3.562     4.121    BkA_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     7.629 r  BkA_OBUF_inst/O
                         net (fo=0)                   0.000     7.629    BkA
    J2                                                                r  BkA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LEDPIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.970ns (65.859%)  route 2.576ns (34.141%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           2.576     4.027    LEDPIN_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.519     7.546 r  LEDPIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.546    LEDPIN
    M19                                                               r  LEDPIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 4.421ns (59.029%)  route 3.069ns (40.971%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X62Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  in0_reg[3]/Q
                         net (fo=6, routed)           1.048     1.607    in1[3]
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.150     1.757 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.021     3.778    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.712     7.490 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     7.490    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.214ns (57.199%)  route 3.154ns (42.801%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X62Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  in0_reg[3]/Q
                         net (fo=6, routed)           1.089     1.648    in1[3]
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.124     1.772 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.065     3.837    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.368 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     7.368    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servo3/ClkCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo3/ClkCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE                         0.000     0.000 r  servo3/ClkCount_reg[4]/C
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo3/ClkCount_reg[4]/Q
                         net (fo=4, routed)           0.075     0.216    servo3/ClkCount_reg[4]
    SLICE_X12Y8          LUT6 (Prop_lut6_I4_O)        0.045     0.261 r  servo3/ClkCount[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.261    servo3/p_0_in__3[5]
    SLICE_X12Y8          FDRE                                         r  servo3/ClkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo3/ClkCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo3/ClkCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE                         0.000     0.000 r  servo3/ClkCount_reg[0]/C
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo3/ClkCount_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    servo3/ClkCount_reg[0]
    SLICE_X12Y8          LUT3 (Prop_lut3_I0_O)        0.045     0.318 r  servo3/ClkCount[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.318    servo3/p_0_in__3[2]
    SLICE_X12Y8          FDRE                                         r  servo3/ClkCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo3/ClkCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo3/ClkCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE                         0.000     0.000 r  servo3/ClkCount_reg[0]/C
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo3/ClkCount_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    servo3/ClkCount_reg[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I1_O)        0.048     0.321 r  servo3/ClkCount[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.321    servo3/p_0_in__3[3]
    SLICE_X12Y8          FDRE                                         r  servo3/ClkCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo2/ClkCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo2/ClkCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.343%)  route 0.156ns (45.657%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE                         0.000     0.000 r  servo2/ClkCount_reg[0]/C
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo2/ClkCount_reg[0]/Q
                         net (fo=8, routed)           0.156     0.297    servo2/ClkCount_reg[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  servo2/ClkCount[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.342    servo2/p_0_in__2[5]
    SLICE_X10Y24         FDRE                                         r  servo2/ClkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo1/ClkCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo1/ClkCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.209ns (61.038%)  route 0.133ns (38.962%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE                         0.000     0.000 r  servo1/ClkCount_reg[0]/C
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  servo1/ClkCount_reg[0]/Q
                         net (fo=8, routed)           0.133     0.297    servo1/ClkCount_reg[0]
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  servo1/ClkCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    servo1/p_0_in__1[5]
    SLICE_X14Y4          FDRE                                         r  servo1/ClkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo2/ClkCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo2/ClkCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE                         0.000     0.000 r  servo2/ClkCount_reg[0]/C
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo2/ClkCount_reg[0]/Q
                         net (fo=8, routed)           0.180     0.321    servo2/ClkCount_reg[0]
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.042     0.363 r  servo2/ClkCount[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.363    servo2/p_0_in__2[1]
    SLICE_X9Y24          FDRE                                         r  servo2/ClkCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo2/ClkCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo2/ClkCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE                         0.000     0.000 r  servo2/ClkCount_reg[0]/C
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  servo2/ClkCount_reg[0]/Q
                         net (fo=8, routed)           0.180     0.321    servo2/ClkCount_reg[0]
    SLICE_X9Y24          LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  servo2/ClkCount[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.366    servo2/p_0_in__2[0]
    SLICE_X9Y24          FDRE                                         r  servo2/ClkCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo2/PulseCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo2/PulseCount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  servo2/PulseCount_reg[7]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo2/PulseCount_reg[7]/Q
                         net (fo=3, routed)           0.119     0.260    servo2/PulseCount_reg[7]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  servo2/PulseCount_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    servo2/PulseCount_reg[4]_i_1__0_n_4
    SLICE_X1Y18          FDRE                                         r  servo2/PulseCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo2/PulseCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo2/PulseCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  servo2/PulseCount_reg[3]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo2/PulseCount_reg[3]/Q
                         net (fo=3, routed)           0.120     0.261    servo2/PulseCount_reg[3]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  servo2/PulseCount_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    servo2/PulseCount_reg[0]_i_1__0_n_4
    SLICE_X1Y17          FDRE                                         r  servo2/PulseCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 servo2/PulseCount_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            servo2/PulseCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  servo2/PulseCount_reg[4]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  servo2/PulseCount_reg[4]/Q
                         net (fo=3, routed)           0.116     0.257    servo2/PulseCount_reg[4]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  servo2/PulseCount_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.372    servo2/PulseCount_reg[4]_i_1__0_n_7
    SLICE_X1Y18          FDRE                                         r  servo2/PulseCount_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sense/color_order_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.857ns  (logic 4.026ns (45.459%)  route 4.831ns (54.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.560     5.081    sense/CLK_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  sense/color_order_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  sense/color_order_reg[1]/Q
                         net (fo=22, routed)          4.831    10.430    color_order[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    13.938 r  LED9_OBUF_inst/O
                         net (fo=0)                   0.000    13.938    LED9
    V3                                                                r  LED9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_A_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.034ns (51.149%)  route 3.853ns (48.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.557     5.078    CLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  PWM_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  PWM_A_reg/Q
                         net (fo=1, routed)           3.853     9.449    ENB_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.965 r  ENB_OBUF_inst/O
                         net (fo=0)                   0.000    12.965    ENB
    L2                                                                r  ENB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_A_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 4.023ns (53.827%)  route 3.451ns (46.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.566     5.087    CLK_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  PWM_A_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PWM_A_reg_lopt_replica/Q
                         net (fo=1, routed)           3.451     9.056    PWM_A_reg_lopt_replica_1
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.561 r  ENA_OBUF_inst/O
                         net (fo=0)                   0.000    12.561    ENA
    J1                                                                r  ENA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.379ns  (logic 4.320ns (58.547%)  route 3.059ns (41.453%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.618     5.139    CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.038     6.633    p_0_in[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.152     6.785 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.021     8.806    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.712    12.519 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    12.519    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/color_order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 3.960ns (55.427%)  route 3.185ns (44.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.558     5.079    sense/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  sense/color_order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  sense/color_order_reg[0]/Q
                         net (fo=16, routed)          3.185     8.720    color_order[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.224 r  LED8_OBUF_inst/O
                         net (fo=0)                   0.000    12.224    LED8
    V13                                                               r  LED8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 4.100ns (58.287%)  route 2.934ns (41.713%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.618     5.139    CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.038     6.633    p_0_in[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.757 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.896     8.653    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.173 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    12.173    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.019ns  (logic 4.321ns (61.556%)  route 2.698ns (38.444%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.618     5.139    CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.035     6.631    p_0_in[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.152     6.783 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     8.446    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.158 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    12.158    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 4.309ns (61.561%)  route 2.691ns (38.439%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.618     5.139    CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  counter1_reg[15]/Q
                         net (fo=12, routed)          0.884     6.479    p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.152     6.631 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.438    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    12.139 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.139    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.115ns (59.180%)  route 2.838ns (40.820%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.618     5.139    CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.035     6.631    p_0_in[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.124     6.755 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.803     8.558    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.093 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    12.093    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 4.111ns (60.534%)  route 2.681ns (39.466%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.618     5.139    CLK_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  counter1_reg[15]/Q
                         net (fo=12, routed)          0.616     6.211    p_0_in[0]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.335 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.065     8.400    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.931 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    11.931    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sense/temp_color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo3/servotimer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.141ns (32.004%)  route 0.300ns (67.996%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.556     1.439    sense/CLK_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  sense/temp_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  sense/temp_color_reg[2]/Q
                         net (fo=3, routed)           0.300     1.880    servo3/out[0]
    SLICE_X10Y26         FDRE                                         r  servo3/servotimer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.141ns (30.203%)  route 0.326ns (69.797%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.326     1.933    FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X64Y24         LDCE                                         r  in0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DirB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.186ns (36.283%)  route 0.327ns (63.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.585     1.468    CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  FSM_onehot_state_reg_reg[3]/Q
                         net (fo=22, routed)          0.211     1.820    FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X59Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  DirB_reg_i_1/O
                         net (fo=1, routed)           0.116     1.981    DirB
    SLICE_X63Y28         LDCE                                         r  DirB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DirA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.190ns (34.834%)  route 0.355ns (65.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=20, routed)          0.177     1.784    FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X62Y27         LUT2 (Prop_lut2_I1_O)        0.049     1.833 r  DirA_reg_i_1/O
                         net (fo=1, routed)           0.179     2.012    DirA
    SLICE_X63Y28         LDCE                                         r  DirA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.186ns (32.038%)  route 0.395ns (67.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.395     2.002    FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.045     2.047 r  in2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.047    in2__0[3]
    SLICE_X64Y26         LDCE                                         r  in2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo2/servotimer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.791%)  route 0.571ns (80.209%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.585     1.468    sense/CLK_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  sense/temp_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sense/temp_color_reg[1]/Q
                         net (fo=3, routed)           0.571     2.181    servo2/out[0]
    SLICE_X4Y18          FDRE                                         r  servo2/servotimer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/temp_color_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servo1/servotimer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.834ns  (logic 0.209ns (25.049%)  route 0.625ns (74.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.558     1.441    sense/CLK_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  sense/temp_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  sense/temp_color_reg[0]/Q
                         net (fo=3, routed)           0.625     2.230    servo1/out[0]
    SLICE_X2Y7           LUT1 (Prop_lut1_I0_O)        0.045     2.275 r  servo1/servotimer[7]_i_1/O
                         net (fo=1, routed)           0.000     2.275    servo1/SW20
    SLICE_X2Y7           FDRE                                         r  servo1/servotimer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_A_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.189ns (21.270%)  route 0.700ns (78.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=21, routed)          0.304     1.911    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X59Y27         LUT4 (Prop_lut4_I2_O)        0.048     1.959 r  cycle_A_reg[19]_i_1/O
                         net (fo=1, routed)           0.395     2.355    cycle_A_reg[19]_i_1_n_0
    SLICE_X58Y27         LDCE                                         r  cycle_A_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.186ns (18.845%)  route 0.801ns (81.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.583     1.466    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.565     2.172    FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.045     2.217 r  in0_reg[3]_i_1/O
                         net (fo=1, routed)           0.236     2.453    in0[3]
    SLICE_X62Y24         LDCE                                         r  in0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sense/ledcheck_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.366ns (77.144%)  route 0.405ns (22.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.591     1.474    sense/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sense/ledcheck_reg[2]/Q
                         net (fo=2, routed)           0.405     2.043    ledcheck[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.245 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     3.245    LED2
    U19                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           217 Endpoints
Min Delay           217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.854ns  (logic 6.562ns (36.753%)  route 11.292ns (63.247%))
  Logic Levels:           30  (CARRY4=16 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 f  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 f  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 f  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 r  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 f  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.403    13.802    sense/second[1]_i_3_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.926 f  sense/second[0]_i_1_comp/O
                         net (fo=5, routed)           1.152    15.079    sense/second[0]_i_1_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  sense/color_order[2]_i_10/O
                         net (fo=5, routed)           0.755    15.958    sense/color_order[2]_i_10_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.082 r  sense/temp_color[4]_i_5_comp/O
                         net (fo=4, routed)           0.693    16.775    sense/temp_color[4]_i_5_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.899 r  sense/temp_color[1]_i_2/O
                         net (fo=2, routed)           0.831    17.730    sense/temp_color[1]_i_2_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124    17.854 r  sense/temp_color[1]_i_1/O
                         net (fo=1, routed)           0.000    17.854    sense/temp_color[1]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  sense/temp_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.506     4.847    sense/CLK_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  sense/temp_color_reg[1]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/color_order_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.790ns  (logic 6.686ns (37.583%)  route 11.104ns (62.417%))
  Logic Levels:           31  (CARRY4=16 IBUF=1 LUT2=1 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          1.152    14.552    sense/second[1]_i_3_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.676 f  sense/first[2]_i_5/O
                         net (fo=3, routed)           0.191    14.867    sense/first[2]_i_5_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  sense/first[2]_i_1/O
                         net (fo=5, routed)           0.614    15.605    sense/first[2]_i_1_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I0_O)        0.124    15.729 f  sense/color_order[2]_i_7/O
                         net (fo=3, routed)           0.640    16.368    sense/color_order[2]_i_7_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.124    16.492 r  sense/color_order[0]_i_5/O
                         net (fo=1, routed)           0.643    17.136    sense/color_order[0]_i_5_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.260 r  sense/color_order[0]_i_2_comp/O
                         net (fo=1, routed)           0.406    17.666    sense/color_order[0]_i_2_n_0
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    17.790 r  sense/color_order[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.790    sense/color_order[0]_i_1_n_0
    SLICE_X13Y18         FDRE                                         r  sense/color_order_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.440     4.781    sense/CLK_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  sense/color_order_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.698ns  (logic 6.562ns (37.079%)  route 11.135ns (62.921%))
  Logic Levels:           30  (CARRY4=16 IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 f  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 f  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 f  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 r  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 f  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.403    13.802    sense/second[1]_i_3_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.926 f  sense/second[0]_i_1_comp/O
                         net (fo=5, routed)           1.152    15.079    sense/second[0]_i_1_n_0
    SLICE_X13Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  sense/color_order[2]_i_10/O
                         net (fo=5, routed)           0.755    15.958    sense/color_order[2]_i_10_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.124    16.082 r  sense/temp_color[4]_i_5_comp/O
                         net (fo=4, routed)           0.693    16.775    sense/temp_color[4]_i_5_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.124    16.899 r  sense/temp_color[1]_i_2/O
                         net (fo=2, routed)           0.674    17.574    sense/temp_color[1]_i_2_n_0
    SLICE_X12Y19         LUT6 (Prop_lut6_I1_O)        0.124    17.698 r  sense/temp_color[0]_i_1/O
                         net (fo=1, routed)           0.000    17.698    sense/temp_color[0]_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  sense/temp_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.439     4.780    sense/CLK_IBUF_BUFG
    SLICE_X12Y19         FDRE                                         r  sense/temp_color_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/temp_color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.590ns  (logic 6.562ns (37.305%)  route 11.028ns (62.695%))
  Logic Levels:           30  (CARRY4=16 IBUF=1 LUT2=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    14.345    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.469 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.167    14.636    sense/time_counter[1]_i_2_n_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124    14.760 r  sense/time_counter[1]_i_1_comp/O
                         net (fo=1, routed)           0.782    15.542    sense/time_counter[1]_i_1_n_0_repN
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124    15.666 r  sense/ledcheck[4]_i_3_replica_comp/O
                         net (fo=10, routed)          1.218    16.883    sense/ledcheck[4]_i_3_n_0_repN
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124    17.007 r  sense/temp_color[2]_i_3/O
                         net (fo=1, routed)           0.459    17.466    sense/temp_color[2]_i_3_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.124    17.590 r  sense/temp_color[2]_i_1/O
                         net (fo=1, routed)           0.000    17.590    sense/temp_color[2]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  sense/temp_color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.437     4.778    sense/CLK_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  sense/temp_color_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/color_order_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.589ns  (logic 6.912ns (39.297%)  route 10.677ns (60.703%))
  Logic Levels:           31  (CARRY4=16 IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.834    14.234    sense/second[1]_i_3_n_0
    SLICE_X2Y15          LUT4 (Prop_lut4_I0_O)        0.124    14.358 f  sense/third[1]_i_2/O
                         net (fo=1, routed)           0.162    14.520    sense/third[1]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124    14.644 f  sense/third[1]_i_1/O
                         net (fo=4, routed)           0.899    15.542    sense/third[1]_i_1_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.666 f  sense/color_order[2]_i_11/O
                         net (fo=2, routed)           0.432    16.098    sense/color_order[2]_i_11_n_0
    SLICE_X14Y16         LUT3 (Prop_lut3_I2_O)        0.119    16.217 r  sense/color_order[2]_i_5_comp/O
                         net (fo=1, routed)           0.595    16.812    sense/color_order[2]_i_5_n_0_repN
    SLICE_X14Y17         LUT6 (Prop_lut6_I5_O)        0.355    17.167 r  sense/color_order[2]_i_2_comp_2/O
                         net (fo=1, routed)           0.298    17.465    sense/color_order[2]_i_2_n_0_repN_1
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.124    17.589 r  sense/color_order[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    17.589    sense/color_order[1]_i_1_n_0
    SLICE_X12Y17         FDRE                                         r  sense/color_order_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.442     4.783    sense/CLK_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  sense/color_order_reg[1]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/color_order_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.441ns  (logic 6.686ns (38.335%)  route 10.755ns (61.665%))
  Logic Levels:           31  (CARRY4=16 IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 f  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 f  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 f  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 r  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 f  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          1.152    14.552    sense/second[1]_i_3_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.124    14.676 r  sense/first[2]_i_5/O
                         net (fo=3, routed)           0.191    14.867    sense/first[2]_i_5_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  sense/first[2]_i_1/O
                         net (fo=5, routed)           0.608    15.598    sense/first[2]_i_1_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124    15.722 r  sense/color_order[0]_i_4/O
                         net (fo=3, routed)           0.464    16.186    sense/color_order[0]_i_4_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124    16.310 r  sense/color_order[2]_i_6/O
                         net (fo=3, routed)           0.461    16.771    sense/color_order[2]_i_6_n_0
    SLICE_X15Y20         LUT2 (Prop_lut2_I1_O)        0.124    16.895 r  sense/color_order[2]_i_2_comp/O
                         net (fo=1, routed)           0.422    17.317    sense/color_order[2]_i_2_n_0_repN
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.441 r  sense/color_order[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.441    sense/color_order[2]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  sense/color_order_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.439     4.780    sense/CLK_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  sense/color_order_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/ledcheck_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.866ns  (logic 6.438ns (38.171%)  route 10.428ns (61.829%))
  Logic Levels:           29  (CARRY4=16 IBUF=1 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    14.345    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.469 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    14.899    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    15.023 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    15.456    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.580 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    16.051    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    16.175 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.691    16.866    sense/ledcheck[4]_i_1_n_0
    SLICE_X0Y15          FDRE                                         r  sense/ledcheck_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.513     4.854    sense/CLK_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  sense/ledcheck_reg[1]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/ledcheck_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.817ns  (logic 6.562ns (39.020%)  route 10.255ns (60.980%))
  Logic Levels:           30  (CARRY4=16 IBUF=1 LUT2=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    14.345    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.469 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    14.899    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    15.023 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    15.456    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.580 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    16.051    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    16.175 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.518    16.693    sense/ledcheck[4]_i_1_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    16.817 r  sense/ledcheck[0]_i_1/O
                         net (fo=1, routed)           0.000    16.817    sense/ledcheck[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  sense/ledcheck_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.513     4.854    sense/CLK_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  sense/ledcheck_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/ledcheck_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.670ns  (logic 6.438ns (38.622%)  route 10.232ns (61.378%))
  Logic Levels:           29  (CARRY4=16 IBUF=1 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    14.345    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.469 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    14.899    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    15.023 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    15.456    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.580 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    16.051    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    16.175 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.495    16.670    sense/ledcheck[4]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.514     4.855    sense/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/ledcheck_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.670ns  (logic 6.438ns (38.622%)  route 10.232ns (61.378%))
  Logic Levels:           29  (CARRY4=16 IBUF=1 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 f  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           2.994     4.470    sense/sensorOUT_IBUF
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124     4.594 r  sense/temp_S[3]_i_3_comp_2/O
                         net (fo=1, routed)           0.611     5.205    sense/temp_S[3]_i_3_n_0_repN_1
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.124     5.329 r  sense/temp_S[2]_i_2_comp/O
                         net (fo=2, routed)           0.572     5.901    sense/temp_S[2]_i_2_n_0
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.025 r  sense/greenc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     6.025    sense/greenc[3]_i_6_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.538 r  sense/greenc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.538    sense/greenc_reg[3]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.655 r  sense/greenc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.655    sense/greenc_reg[7]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.772 r  sense/greenc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.772    sense/greenc_reg[11]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.889 r  sense/greenc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.889    sense/greenc_reg[15]_i_1_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.006 r  sense/greenc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.006    sense/greenc_reg[19]_i_1_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.123 r  sense/greenc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.123    sense/greenc_reg[23]_i_1_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.240 r  sense/greenc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.240    sense/greenc_reg[27]_i_1_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  sense/greenc_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sense/greenc_reg[31]_i_1_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.474 r  sense/greenc_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.474    sense/greenc_reg[35]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.591 r  sense/greenc_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.591    sense/greenc_reg[39]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.708 r  sense/greenc_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.708    sense/greenc_reg[43]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.825 r  sense/greenc_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.825    sense/greenc_reg[47]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  sense/greenc_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.942    sense/greenc_reg[51]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.279 r  sense/greenc_reg[55]_i_1/O[1]
                         net (fo=15, routed)          0.823     9.102    sense/greenc[53]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.306     9.408 r  sense/i__carry__12_i_3__0/O
                         net (fo=1, routed)           0.000     9.408    sense/i__carry__12_i_3__0_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.941 r  sense/time_counter5_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.941    sense/time_counter5_inferred__1/i__carry__12_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.264 r  sense/time_counter5_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.870    11.133    sense/time_counter53_out[57]
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.306    11.439 r  sense/second[1]_i_44/O
                         net (fo=1, routed)           0.850    12.290    sense/second[1]_i_44_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I1_O)        0.124    12.414 r  sense/second[1]_i_27/O
                         net (fo=1, routed)           0.264    12.678    sense/second[1]_i_27_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.802 f  sense/second[1]_i_10/O
                         net (fo=1, routed)           0.474    13.276    sense/second[1]_i_10_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.124    13.400 r  sense/second[1]_i_3_comp/O
                         net (fo=37, routed)          0.946    14.345    sense/second[1]_i_3_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.469 f  sense/time_counter[1]_i_2/O
                         net (fo=2, routed)           0.430    14.899    sense/time_counter[1]_i_2_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I1_O)        0.124    15.023 r  sense/time_counter[1]_i_1/O
                         net (fo=2, routed)           0.433    15.456    sense/time_counter[1]_i_1_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.580 r  sense/ledcheck[4]_i_3/O
                         net (fo=5, routed)           0.471    16.051    sense/ledcheck[4]_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.124    16.175 r  sense/ledcheck[4]_i_1/O
                         net (fo=4, routed)           0.495    16.670    sense/ledcheck[4]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         1.514     4.855    sense/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  sense/ledcheck_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cycle_A_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.293ns (43.638%)  route 0.378ns (56.362%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         LDCE                         0.000     0.000 r  cycle_A_reg[19]/G
    SLICE_X58Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cycle_A_reg[19]/Q
                         net (fo=8, routed)           0.378     0.536    cycle_B[19]
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.048     0.584 r  PWM_A_i_3/O
                         net (fo=1, routed)           0.000     0.584    PWM_A_i_3_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     0.671 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.000     0.671    PWM_B0
    SLICE_X54Y28         FDRE                                         r  PWM_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  PWM_A_reg/C

Slack:                    inf
  Source:                 IRB
                            (input port)
  Destination:            sensRight_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.265ns (37.761%)  route 0.437ns (62.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  IRB (IN)
                         net (fo=0)                   0.000     0.000    IRB
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  IRB_IBUF_inst/O
                         net (fo=1, routed)           0.437     0.658    IRB_IBUF
    SLICE_X61Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.703 r  sensRight_i_1/O
                         net (fo=1, routed)           0.000     0.703    sensRight0
    SLICE_X61Y98         FDRE                                         r  sensRight_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  sensRight_reg/C

Slack:                    inf
  Source:                 IRA
                            (input port)
  Destination:            sensLeft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.267ns (37.915%)  route 0.437ns (62.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  IRA (IN)
                         net (fo=0)                   0.000     0.000    IRA
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  IRA_IBUF_inst/O
                         net (fo=1, routed)           0.437     0.660    IRA_IBUF
    SLICE_X61Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.705 r  sensLeft_i_1/O
                         net (fo=1, routed)           0.000     0.705    sensLeft0
    SLICE_X61Y96         FDRE                                         r  sensLeft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.861     1.989    CLK_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  sensLeft_reg/C

Slack:                    inf
  Source:                 cycle_A_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.293ns (31.538%)  route 0.636ns (68.462%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         LDCE                         0.000     0.000 r  cycle_A_reg[19]/G
    SLICE_X58Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cycle_A_reg[19]/Q
                         net (fo=8, routed)           0.378     0.536    cycle_B[19]
    SLICE_X54Y28         LUT3 (Prop_lut3_I2_O)        0.048     0.584 r  PWM_A_i_3/O
                         net (fo=1, routed)           0.000     0.584    PWM_A_i_3_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.087     0.671 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.258     0.929    PWM_B0
    SLICE_X56Y35         FDRE                                         r  PWM_A_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  PWM_A_reg_lopt_replica/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.266ns (16.757%)  route 1.321ns (83.243%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=5, routed)           1.321     1.542    SW0_IBUF
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.587 r  FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.587    FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/redc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.449ns (27.132%)  route 1.206ns (72.868%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=3)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           0.823     1.067    sense/sensorOUT_IBUF
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  sense/temp_S[3]_i_4_comp_1/O
                         net (fo=2, routed)           0.180     1.292    sense/temp_S[3]_i_4_n_0_repN_1
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.337 r  sense/temp_S[3]_i_7_comp_3/O
                         net (fo=1, routed)           0.203     1.540    sense/temp_S[3]_i_7_n_0_repN_3
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.585 r  sense/redc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     1.585    sense/redc[3]_i_6_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.655 r  sense/redc_reg[3]_i_1/O[0]
                         net (fo=12, routed)          0.000     1.655    sense/redc[0]
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.864     1.991    sense/CLK_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/redc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.485ns (28.683%)  route 1.206ns (71.317%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=3)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           0.823     1.067    sense/sensorOUT_IBUF
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  sense/temp_S[3]_i_4_comp_1/O
                         net (fo=2, routed)           0.180     1.292    sense/temp_S[3]_i_4_n_0_repN_1
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.337 r  sense/temp_S[3]_i_7_comp_3/O
                         net (fo=1, routed)           0.203     1.540    sense/temp_S[3]_i_7_n_0_repN_3
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.585 r  sense/redc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     1.585    sense/redc[3]_i_6_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.691 r  sense/redc_reg[3]_i_1/O[1]
                         net (fo=12, routed)          0.000     1.691    sense/redc[1]
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.864     1.991    sense/CLK_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[1]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/redc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.731ns  (logic 0.525ns (30.331%)  route 1.206ns (69.669%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=3)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           0.823     1.067    sense/sensorOUT_IBUF
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  sense/temp_S[3]_i_4_comp_1/O
                         net (fo=2, routed)           0.180     1.292    sense/temp_S[3]_i_4_n_0_repN_1
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.337 r  sense/temp_S[3]_i_7_comp_3/O
                         net (fo=1, routed)           0.203     1.540    sense/temp_S[3]_i_7_n_0_repN_3
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.585 r  sense/redc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     1.585    sense/redc[3]_i_6_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.731 r  sense/redc_reg[3]_i_1/O[2]
                         net (fo=12, routed)          0.000     1.731    sense/redc[2]
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.864     1.991    sense/CLK_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[2]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.738ns  (logic 0.266ns (15.304%)  route 1.472ns (84.696%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW0_IBUF_inst/O
                         net (fo=5, routed)           1.472     1.693    SW0_IBUF
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.738 r  FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.738    FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.851     1.978    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 sensorOUT
                            (input port)
  Destination:            sense/redc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.751ns  (logic 0.545ns (31.127%)  route 1.206ns (68.873%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT6=3)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  sensorOUT (IN)
                         net (fo=0)                   0.000     0.000    sensorOUT
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sensorOUT_IBUF_inst/O
                         net (fo=4, routed)           0.823     1.067    sense/sensorOUT_IBUF
    SLICE_X4Y4           LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  sense/temp_S[3]_i_4_comp_1/O
                         net (fo=2, routed)           0.180     1.292    sense/temp_S[3]_i_4_n_0_repN_1
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.337 r  sense/temp_S[3]_i_7_comp_3/O
                         net (fo=1, routed)           0.203     1.540    sense/temp_S[3]_i_7_n_0_repN_3
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.585 r  sense/redc[3]_i_6_comp_1/O
                         net (fo=1, routed)           0.000     1.585    sense/redc[3]_i_6_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.751 r  sense/redc_reg[3]_i_1/O[3]
                         net (fo=12, routed)          0.000     1.751    sense/redc[3]
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=408, routed)         0.864     1.991    sense/CLK_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  sense/redc_reg[3]/C





