
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005544  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005604  08005604  00015604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800563c  0800563c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800563c  0800563c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800563c  0800563c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800563c  0800563c  0001563c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005640  08005640  00015640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005644  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  20000010  08005654  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f0  08005654  000201f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011681  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002402  00000000  00000000  000316b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f40  00000000  00000000  00033ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e58  00000000  00000000  00034a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001121e  00000000  00000000  00035858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d1b  00000000  00000000  00046a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000630b5  00000000  00000000  00059791  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bc846  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003724  00000000  00000000  000bc898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080055ec 	.word	0x080055ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	080055ec 	.word	0x080055ec

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN6ScreenC1Ehhh>:
#include "Screen.hpp"

Screen::Screen(uint8_t num, uint8_t pos, uint8_t cursor_pos) :
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	000c      	movs	r4, r1
 800022a:	0010      	movs	r0, r2
 800022c:	0019      	movs	r1, r3
 800022e:	1cfb      	adds	r3, r7, #3
 8000230:	1c22      	adds	r2, r4, #0
 8000232:	701a      	strb	r2, [r3, #0]
 8000234:	1cbb      	adds	r3, r7, #2
 8000236:	1c02      	adds	r2, r0, #0
 8000238:	701a      	strb	r2, [r3, #0]
 800023a:	1c7b      	adds	r3, r7, #1
 800023c:	1c0a      	adds	r2, r1, #0
 800023e:	701a      	strb	r2, [r3, #0]
		num(num), pos(pos), cursor_pos(cursor_pos) {
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	1cfa      	adds	r2, r7, #3
 8000244:	7812      	ldrb	r2, [r2, #0]
 8000246:	701a      	strb	r2, [r3, #0]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	1cba      	adds	r2, r7, #2
 800024c:	7812      	ldrb	r2, [r2, #0]
 800024e:	705a      	strb	r2, [r3, #1]
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	1c7a      	adds	r2, r7, #1
 8000254:	7812      	ldrb	r2, [r2, #0]
 8000256:	709a      	strb	r2, [r3, #2]
}
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	0018      	movs	r0, r3
 800025c:	46bd      	mov	sp, r7
 800025e:	b003      	add	sp, #12
 8000260:	bd90      	pop	{r4, r7, pc}

08000262 <_Z28cyrillic_characters_encodingPc>:
#include "lcd_i2c_lib.hpp"

uint8_t addr { };
uint8_t lcd_i2c_state { };

char *cyrillic_characters_encoding(char *cyrillic_character) {
 8000262:	b580      	push	{r7, lr}
 8000264:	b082      	sub	sp, #8
 8000266:	af00      	add	r7, sp, #0
 8000268:	6078      	str	r0, [r7, #4]
	if (*cyrillic_character == 'А') {
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	2bc0      	cmp	r3, #192	; 0xc0
 8000270:	d103      	bne.n	800027a <_Z28cyrillic_characters_encodingPc+0x18>
		*cyrillic_character = 'A';
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2241      	movs	r2, #65	; 0x41
 8000276:	701a      	strb	r2, [r3, #0]
 8000278:	e1de      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'а') {
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	2be0      	cmp	r3, #224	; 0xe0
 8000280:	d103      	bne.n	800028a <_Z28cyrillic_characters_encodingPc+0x28>
		*cyrillic_character = 'a';
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2261      	movs	r2, #97	; 0x61
 8000286:	701a      	strb	r2, [r3, #0]
 8000288:	e1d6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Б') {
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	2bc1      	cmp	r3, #193	; 0xc1
 8000290:	d103      	bne.n	800029a <_Z28cyrillic_characters_encodingPc+0x38>
		*cyrillic_character = 0b10100000;
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	22a0      	movs	r2, #160	; 0xa0
 8000296:	701a      	strb	r2, [r3, #0]
 8000298:	e1ce      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'б') {
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	781b      	ldrb	r3, [r3, #0]
 800029e:	2be1      	cmp	r3, #225	; 0xe1
 80002a0:	d103      	bne.n	80002aa <_Z28cyrillic_characters_encodingPc+0x48>
		*cyrillic_character = 0b10110010;
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	22b2      	movs	r2, #178	; 0xb2
 80002a6:	701a      	strb	r2, [r3, #0]
 80002a8:	e1c6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'В') {
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	781b      	ldrb	r3, [r3, #0]
 80002ae:	2bc2      	cmp	r3, #194	; 0xc2
 80002b0:	d103      	bne.n	80002ba <_Z28cyrillic_characters_encodingPc+0x58>
		*cyrillic_character = 'B';
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	2242      	movs	r2, #66	; 0x42
 80002b6:	701a      	strb	r2, [r3, #0]
 80002b8:	e1be      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'в') {
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	2be2      	cmp	r3, #226	; 0xe2
 80002c0:	d103      	bne.n	80002ca <_Z28cyrillic_characters_encodingPc+0x68>
		*cyrillic_character = 0b10110011;
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	22b3      	movs	r2, #179	; 0xb3
 80002c6:	701a      	strb	r2, [r3, #0]
 80002c8:	e1b6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Г') {
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	2bc3      	cmp	r3, #195	; 0xc3
 80002d0:	d103      	bne.n	80002da <_Z28cyrillic_characters_encodingPc+0x78>
		*cyrillic_character = 0b10100001;
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	22a1      	movs	r2, #161	; 0xa1
 80002d6:	701a      	strb	r2, [r3, #0]
 80002d8:	e1ae      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'г') {
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2be3      	cmp	r3, #227	; 0xe3
 80002e0:	d103      	bne.n	80002ea <_Z28cyrillic_characters_encodingPc+0x88>
		*cyrillic_character = 0b10110100;
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	22b4      	movs	r2, #180	; 0xb4
 80002e6:	701a      	strb	r2, [r3, #0]
 80002e8:	e1a6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Д') {
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	2bc4      	cmp	r3, #196	; 0xc4
 80002f0:	d103      	bne.n	80002fa <_Z28cyrillic_characters_encodingPc+0x98>
		*cyrillic_character = 0b11100000;
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	22e0      	movs	r2, #224	; 0xe0
 80002f6:	701a      	strb	r2, [r3, #0]
 80002f8:	e19e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'д') {
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2be4      	cmp	r3, #228	; 0xe4
 8000300:	d103      	bne.n	800030a <_Z28cyrillic_characters_encodingPc+0xa8>
		*cyrillic_character = 0b11100011;
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	22e3      	movs	r2, #227	; 0xe3
 8000306:	701a      	strb	r2, [r3, #0]
 8000308:	e196      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Е') {
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2bc5      	cmp	r3, #197	; 0xc5
 8000310:	d103      	bne.n	800031a <_Z28cyrillic_characters_encodingPc+0xb8>
		*cyrillic_character = 'E';
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2245      	movs	r2, #69	; 0x45
 8000316:	701a      	strb	r2, [r3, #0]
 8000318:	e18e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'е') {
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	2be5      	cmp	r3, #229	; 0xe5
 8000320:	d103      	bne.n	800032a <_Z28cyrillic_characters_encodingPc+0xc8>
		*cyrillic_character = 'e';
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	2265      	movs	r2, #101	; 0x65
 8000326:	701a      	strb	r2, [r3, #0]
 8000328:	e186      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ж') {
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2bc6      	cmp	r3, #198	; 0xc6
 8000330:	d103      	bne.n	800033a <_Z28cyrillic_characters_encodingPc+0xd8>
		*cyrillic_character = 0b10100011;
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	22a3      	movs	r2, #163	; 0xa3
 8000336:	701a      	strb	r2, [r3, #0]
 8000338:	e17e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ж') {
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	2be6      	cmp	r3, #230	; 0xe6
 8000340:	d103      	bne.n	800034a <_Z28cyrillic_characters_encodingPc+0xe8>
		*cyrillic_character = 0b10110110;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	22b6      	movs	r2, #182	; 0xb6
 8000346:	701a      	strb	r2, [r3, #0]
 8000348:	e176      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'З') {
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2bc7      	cmp	r3, #199	; 0xc7
 8000350:	d103      	bne.n	800035a <_Z28cyrillic_characters_encodingPc+0xf8>
		*cyrillic_character = 0b10100100;
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	22a4      	movs	r2, #164	; 0xa4
 8000356:	701a      	strb	r2, [r3, #0]
 8000358:	e16e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'з') {
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	2be7      	cmp	r3, #231	; 0xe7
 8000360:	d103      	bne.n	800036a <_Z28cyrillic_characters_encodingPc+0x108>
		*cyrillic_character = 0b10110111;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	22b7      	movs	r2, #183	; 0xb7
 8000366:	701a      	strb	r2, [r3, #0]
 8000368:	e166      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'И') {
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	2bc8      	cmp	r3, #200	; 0xc8
 8000370:	d103      	bne.n	800037a <_Z28cyrillic_characters_encodingPc+0x118>
		*cyrillic_character = 0b10100101;
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	22a5      	movs	r2, #165	; 0xa5
 8000376:	701a      	strb	r2, [r3, #0]
 8000378:	e15e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'и') {
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	781b      	ldrb	r3, [r3, #0]
 800037e:	2be8      	cmp	r3, #232	; 0xe8
 8000380:	d103      	bne.n	800038a <_Z28cyrillic_characters_encodingPc+0x128>
		*cyrillic_character = 0b10111000;
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	22b8      	movs	r2, #184	; 0xb8
 8000386:	701a      	strb	r2, [r3, #0]
 8000388:	e156      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Й') {
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2bc9      	cmp	r3, #201	; 0xc9
 8000390:	d103      	bne.n	800039a <_Z28cyrillic_characters_encodingPc+0x138>
		*cyrillic_character = 0b10100110;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	22a6      	movs	r2, #166	; 0xa6
 8000396:	701a      	strb	r2, [r3, #0]
 8000398:	e14e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'й') {
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	2be9      	cmp	r3, #233	; 0xe9
 80003a0:	d103      	bne.n	80003aa <_Z28cyrillic_characters_encodingPc+0x148>
		*cyrillic_character = 0b10111001;
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	22b9      	movs	r2, #185	; 0xb9
 80003a6:	701a      	strb	r2, [r3, #0]
 80003a8:	e146      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'К') {
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2bca      	cmp	r3, #202	; 0xca
 80003b0:	d103      	bne.n	80003ba <_Z28cyrillic_characters_encodingPc+0x158>
		*cyrillic_character = 'K';
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	224b      	movs	r2, #75	; 0x4b
 80003b6:	701a      	strb	r2, [r3, #0]
 80003b8:	e13e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'к') {
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2bea      	cmp	r3, #234	; 0xea
 80003c0:	d103      	bne.n	80003ca <_Z28cyrillic_characters_encodingPc+0x168>
		*cyrillic_character = 0b10111010;
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	22ba      	movs	r2, #186	; 0xba
 80003c6:	701a      	strb	r2, [r3, #0]
 80003c8:	e136      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Л') {
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	2bcb      	cmp	r3, #203	; 0xcb
 80003d0:	d103      	bne.n	80003da <_Z28cyrillic_characters_encodingPc+0x178>
		*cyrillic_character = 0b10100111;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	22a7      	movs	r2, #167	; 0xa7
 80003d6:	701a      	strb	r2, [r3, #0]
 80003d8:	e12e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'л') {
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	781b      	ldrb	r3, [r3, #0]
 80003de:	2beb      	cmp	r3, #235	; 0xeb
 80003e0:	d103      	bne.n	80003ea <_Z28cyrillic_characters_encodingPc+0x188>
		*cyrillic_character = 0b10111011;
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	22bb      	movs	r2, #187	; 0xbb
 80003e6:	701a      	strb	r2, [r3, #0]
 80003e8:	e126      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'М') {
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	781b      	ldrb	r3, [r3, #0]
 80003ee:	2bcc      	cmp	r3, #204	; 0xcc
 80003f0:	d103      	bne.n	80003fa <_Z28cyrillic_characters_encodingPc+0x198>
		*cyrillic_character = 'M';
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	224d      	movs	r2, #77	; 0x4d
 80003f6:	701a      	strb	r2, [r3, #0]
 80003f8:	e11e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'м') {
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	781b      	ldrb	r3, [r3, #0]
 80003fe:	2bec      	cmp	r3, #236	; 0xec
 8000400:	d103      	bne.n	800040a <_Z28cyrillic_characters_encodingPc+0x1a8>
		*cyrillic_character = 0b10111100;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	22bc      	movs	r2, #188	; 0xbc
 8000406:	701a      	strb	r2, [r3, #0]
 8000408:	e116      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Н') {
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	2bcd      	cmp	r3, #205	; 0xcd
 8000410:	d103      	bne.n	800041a <_Z28cyrillic_characters_encodingPc+0x1b8>
		*cyrillic_character = 'H';
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	2248      	movs	r2, #72	; 0x48
 8000416:	701a      	strb	r2, [r3, #0]
 8000418:	e10e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'н') {
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	2bed      	cmp	r3, #237	; 0xed
 8000420:	d103      	bne.n	800042a <_Z28cyrillic_characters_encodingPc+0x1c8>
		*cyrillic_character = 0b10111101;
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	22bd      	movs	r2, #189	; 0xbd
 8000426:	701a      	strb	r2, [r3, #0]
 8000428:	e106      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'О') {
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	2bce      	cmp	r3, #206	; 0xce
 8000430:	d103      	bne.n	800043a <_Z28cyrillic_characters_encodingPc+0x1d8>
		*cyrillic_character = 'O';
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	224f      	movs	r2, #79	; 0x4f
 8000436:	701a      	strb	r2, [r3, #0]
 8000438:	e0fe      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'о') {
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	2bee      	cmp	r3, #238	; 0xee
 8000440:	d103      	bne.n	800044a <_Z28cyrillic_characters_encodingPc+0x1e8>
		*cyrillic_character = 'o';
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	226f      	movs	r2, #111	; 0x6f
 8000446:	701a      	strb	r2, [r3, #0]
 8000448:	e0f6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'П') {
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	2bcf      	cmp	r3, #207	; 0xcf
 8000450:	d103      	bne.n	800045a <_Z28cyrillic_characters_encodingPc+0x1f8>
		*cyrillic_character = 0b10101000;
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	22a8      	movs	r2, #168	; 0xa8
 8000456:	701a      	strb	r2, [r3, #0]
 8000458:	e0ee      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'п') {
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	2bef      	cmp	r3, #239	; 0xef
 8000460:	d103      	bne.n	800046a <_Z28cyrillic_characters_encodingPc+0x208>
		*cyrillic_character = 0b10111110;
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	22be      	movs	r2, #190	; 0xbe
 8000466:	701a      	strb	r2, [r3, #0]
 8000468:	e0e6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Р') {
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	2bd0      	cmp	r3, #208	; 0xd0
 8000470:	d103      	bne.n	800047a <_Z28cyrillic_characters_encodingPc+0x218>
		*cyrillic_character = 'P';
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	2250      	movs	r2, #80	; 0x50
 8000476:	701a      	strb	r2, [r3, #0]
 8000478:	e0de      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'р') {
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	2bf0      	cmp	r3, #240	; 0xf0
 8000480:	d103      	bne.n	800048a <_Z28cyrillic_characters_encodingPc+0x228>
		*cyrillic_character = 'p';
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2270      	movs	r2, #112	; 0x70
 8000486:	701a      	strb	r2, [r3, #0]
 8000488:	e0d6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'С') {
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	2bd1      	cmp	r3, #209	; 0xd1
 8000490:	d103      	bne.n	800049a <_Z28cyrillic_characters_encodingPc+0x238>
		*cyrillic_character = 'C';
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	2243      	movs	r2, #67	; 0x43
 8000496:	701a      	strb	r2, [r3, #0]
 8000498:	e0ce      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'с') {
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	2bf1      	cmp	r3, #241	; 0xf1
 80004a0:	d103      	bne.n	80004aa <_Z28cyrillic_characters_encodingPc+0x248>
		*cyrillic_character = 'c';
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	2263      	movs	r2, #99	; 0x63
 80004a6:	701a      	strb	r2, [r3, #0]
 80004a8:	e0c6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Т') {
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	2bd2      	cmp	r3, #210	; 0xd2
 80004b0:	d103      	bne.n	80004ba <_Z28cyrillic_characters_encodingPc+0x258>
		*cyrillic_character = 'T';
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	2254      	movs	r2, #84	; 0x54
 80004b6:	701a      	strb	r2, [r3, #0]
 80004b8:	e0be      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'т') {
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	781b      	ldrb	r3, [r3, #0]
 80004be:	2bf2      	cmp	r3, #242	; 0xf2
 80004c0:	d103      	bne.n	80004ca <_Z28cyrillic_characters_encodingPc+0x268>
		*cyrillic_character = 0b10111111;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	22bf      	movs	r2, #191	; 0xbf
 80004c6:	701a      	strb	r2, [r3, #0]
 80004c8:	e0b6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'У') {
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	781b      	ldrb	r3, [r3, #0]
 80004ce:	2bd3      	cmp	r3, #211	; 0xd3
 80004d0:	d103      	bne.n	80004da <_Z28cyrillic_characters_encodingPc+0x278>
		*cyrillic_character = 0b10101001;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	22a9      	movs	r2, #169	; 0xa9
 80004d6:	701a      	strb	r2, [r3, #0]
 80004d8:	e0ae      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'у') {
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	2bf3      	cmp	r3, #243	; 0xf3
 80004e0:	d103      	bne.n	80004ea <_Z28cyrillic_characters_encodingPc+0x288>
		*cyrillic_character = 'y';
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	2279      	movs	r2, #121	; 0x79
 80004e6:	701a      	strb	r2, [r3, #0]
 80004e8:	e0a6      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ф') {
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	2bd4      	cmp	r3, #212	; 0xd4
 80004f0:	d103      	bne.n	80004fa <_Z28cyrillic_characters_encodingPc+0x298>
		*cyrillic_character = 0b10101010;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	22aa      	movs	r2, #170	; 0xaa
 80004f6:	701a      	strb	r2, [r3, #0]
 80004f8:	e09e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ф') {
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2bf4      	cmp	r3, #244	; 0xf4
 8000500:	d103      	bne.n	800050a <_Z28cyrillic_characters_encodingPc+0x2a8>
		*cyrillic_character = 0b11100100;
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	22e4      	movs	r2, #228	; 0xe4
 8000506:	701a      	strb	r2, [r3, #0]
 8000508:	e096      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Х') {
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	2bd5      	cmp	r3, #213	; 0xd5
 8000510:	d103      	bne.n	800051a <_Z28cyrillic_characters_encodingPc+0x2b8>
		*cyrillic_character = 'X';
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	2258      	movs	r2, #88	; 0x58
 8000516:	701a      	strb	r2, [r3, #0]
 8000518:	e08e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'х') {
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	2bf5      	cmp	r3, #245	; 0xf5
 8000520:	d103      	bne.n	800052a <_Z28cyrillic_characters_encodingPc+0x2c8>
		*cyrillic_character = 'x';
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	2278      	movs	r2, #120	; 0x78
 8000526:	701a      	strb	r2, [r3, #0]
 8000528:	e086      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ц') {
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	2bd6      	cmp	r3, #214	; 0xd6
 8000530:	d103      	bne.n	800053a <_Z28cyrillic_characters_encodingPc+0x2d8>
		*cyrillic_character = 0b11100001;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	22e1      	movs	r2, #225	; 0xe1
 8000536:	701a      	strb	r2, [r3, #0]
 8000538:	e07e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ц') {
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2bf6      	cmp	r3, #246	; 0xf6
 8000540:	d103      	bne.n	800054a <_Z28cyrillic_characters_encodingPc+0x2e8>
		*cyrillic_character = 0b11100101;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	22e5      	movs	r2, #229	; 0xe5
 8000546:	701a      	strb	r2, [r3, #0]
 8000548:	e076      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ч') {
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	2bd7      	cmp	r3, #215	; 0xd7
 8000550:	d103      	bne.n	800055a <_Z28cyrillic_characters_encodingPc+0x2f8>
		*cyrillic_character = 0b10101011;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	22ab      	movs	r2, #171	; 0xab
 8000556:	701a      	strb	r2, [r3, #0]
 8000558:	e06e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ч') {
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2bf7      	cmp	r3, #247	; 0xf7
 8000560:	d103      	bne.n	800056a <_Z28cyrillic_characters_encodingPc+0x308>
		*cyrillic_character = 0b11000000;
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	22c0      	movs	r2, #192	; 0xc0
 8000566:	701a      	strb	r2, [r3, #0]
 8000568:	e066      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ш') {
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	2bd8      	cmp	r3, #216	; 0xd8
 8000570:	d103      	bne.n	800057a <_Z28cyrillic_characters_encodingPc+0x318>
		*cyrillic_character = 0b10101100;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	22ac      	movs	r2, #172	; 0xac
 8000576:	701a      	strb	r2, [r3, #0]
 8000578:	e05e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ш') {
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2bf8      	cmp	r3, #248	; 0xf8
 8000580:	d103      	bne.n	800058a <_Z28cyrillic_characters_encodingPc+0x328>
		*cyrillic_character = 0b11000001;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	22c1      	movs	r2, #193	; 0xc1
 8000586:	701a      	strb	r2, [r3, #0]
 8000588:	e056      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Щ') {
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2bd9      	cmp	r3, #217	; 0xd9
 8000590:	d103      	bne.n	800059a <_Z28cyrillic_characters_encodingPc+0x338>
		*cyrillic_character = 0b11100010;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	22e2      	movs	r2, #226	; 0xe2
 8000596:	701a      	strb	r2, [r3, #0]
 8000598:	e04e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'щ') {
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2bf9      	cmp	r3, #249	; 0xf9
 80005a0:	d103      	bne.n	80005aa <_Z28cyrillic_characters_encodingPc+0x348>
		*cyrillic_character = 0b11100110;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	22e6      	movs	r2, #230	; 0xe6
 80005a6:	701a      	strb	r2, [r3, #0]
 80005a8:	e046      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ъ') {
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2bfa      	cmp	r3, #250	; 0xfa
 80005b0:	d103      	bne.n	80005ba <_Z28cyrillic_characters_encodingPc+0x358>
		*cyrillic_character = 0b11000010;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	22c2      	movs	r2, #194	; 0xc2
 80005b6:	701a      	strb	r2, [r3, #0]
 80005b8:	e03e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ы') {
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2bfb      	cmp	r3, #251	; 0xfb
 80005c0:	d103      	bne.n	80005ca <_Z28cyrillic_characters_encodingPc+0x368>
		*cyrillic_character = 0b11000011;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	22c3      	movs	r2, #195	; 0xc3
 80005c6:	701a      	strb	r2, [r3, #0]
 80005c8:	e036      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ь') {
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2bfc      	cmp	r3, #252	; 0xfc
 80005d0:	d103      	bne.n	80005da <_Z28cyrillic_characters_encodingPc+0x378>
		*cyrillic_character = 0b11000100;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	22c4      	movs	r2, #196	; 0xc4
 80005d6:	701a      	strb	r2, [r3, #0]
 80005d8:	e02e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Э') {
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	2bdd      	cmp	r3, #221	; 0xdd
 80005e0:	d103      	bne.n	80005ea <_Z28cyrillic_characters_encodingPc+0x388>
		*cyrillic_character = 0b10101111;
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	22af      	movs	r2, #175	; 0xaf
 80005e6:	701a      	strb	r2, [r3, #0]
 80005e8:	e026      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'э') {
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	2bfd      	cmp	r3, #253	; 0xfd
 80005f0:	d103      	bne.n	80005fa <_Z28cyrillic_characters_encodingPc+0x398>
		*cyrillic_character = 0b11000101;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	22c5      	movs	r2, #197	; 0xc5
 80005f6:	701a      	strb	r2, [r3, #0]
 80005f8:	e01e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Ю') {
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2bde      	cmp	r3, #222	; 0xde
 8000600:	d103      	bne.n	800060a <_Z28cyrillic_characters_encodingPc+0x3a8>
		*cyrillic_character = 0b10110000;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	22b0      	movs	r2, #176	; 0xb0
 8000606:	701a      	strb	r2, [r3, #0]
 8000608:	e016      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'ю') {
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	2bfe      	cmp	r3, #254	; 0xfe
 8000610:	d103      	bne.n	800061a <_Z28cyrillic_characters_encodingPc+0x3b8>
		*cyrillic_character = 0b11000110;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	22c6      	movs	r2, #198	; 0xc6
 8000616:	701a      	strb	r2, [r3, #0]
 8000618:	e00e      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'Я') {
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2bdf      	cmp	r3, #223	; 0xdf
 8000620:	d103      	bne.n	800062a <_Z28cyrillic_characters_encodingPc+0x3c8>
		*cyrillic_character = 0b10110001;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	22b1      	movs	r2, #177	; 0xb1
 8000626:	701a      	strb	r2, [r3, #0]
 8000628:	e006      	b.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
	} else if (*cyrillic_character == 'я') {
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	2bff      	cmp	r3, #255	; 0xff
 8000630:	d102      	bne.n	8000638 <_Z28cyrillic_characters_encodingPc+0x3d6>
		*cyrillic_character = 0b11000111;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	22c7      	movs	r2, #199	; 0xc7
 8000636:	701a      	strb	r2, [r3, #0]
	}

	return cyrillic_character;
 8000638:	687b      	ldr	r3, [r7, #4]
}
 800063a:	0018      	movs	r0, r3
 800063c:	46bd      	mov	sp, r7
 800063e:	b002      	add	sp, #8
 8000640:	bd80      	pop	{r7, pc}
	...

08000644 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef>:
			i = 129;
		}
	}
}

void lcd_send_bite(uint8_t bite, uint8_t rs, I2C_HandleTypeDef *hi2c) {
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	603a      	str	r2, [r7, #0]
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	1c02      	adds	r2, r0, #0
 8000650:	701a      	strb	r2, [r3, #0]
 8000652:	1dbb      	adds	r3, r7, #6
 8000654:	1c0a      	adds	r2, r1, #0
 8000656:	701a      	strb	r2, [r3, #0]
	uint8_t up = bite & 0xF0;
 8000658:	200f      	movs	r0, #15
 800065a:	183b      	adds	r3, r7, r0
 800065c:	1dfa      	adds	r2, r7, #7
 800065e:	7812      	ldrb	r2, [r2, #0]
 8000660:	210f      	movs	r1, #15
 8000662:	438a      	bics	r2, r1
 8000664:	701a      	strb	r2, [r3, #0]
	uint8_t lo = (bite << 4) & 0xF0;
 8000666:	1dfb      	adds	r3, r7, #7
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	011a      	lsls	r2, r3, #4
 800066c:	240e      	movs	r4, #14
 800066e:	193b      	adds	r3, r7, r4
 8000670:	701a      	strb	r2, [r3, #0]

	uint8_t data_arr[4] {};
 8000672:	2108      	movs	r1, #8
 8000674:	187b      	adds	r3, r7, r1
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]

	data_arr[0] = up | rs | LED | EN;
 800067a:	183a      	adds	r2, r7, r0
 800067c:	1dbb      	adds	r3, r7, #6
 800067e:	7812      	ldrb	r2, [r2, #0]
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	4313      	orrs	r3, r2
 8000684:	b2db      	uxtb	r3, r3
 8000686:	220c      	movs	r2, #12
 8000688:	4313      	orrs	r3, r2
 800068a:	b2da      	uxtb	r2, r3
 800068c:	187b      	adds	r3, r7, r1
 800068e:	701a      	strb	r2, [r3, #0]
	data_arr[1] = 0;
 8000690:	187b      	adds	r3, r7, r1
 8000692:	2200      	movs	r2, #0
 8000694:	705a      	strb	r2, [r3, #1]
	data_arr[2] = lo | rs | LED | EN;
 8000696:	193a      	adds	r2, r7, r4
 8000698:	1dbb      	adds	r3, r7, #6
 800069a:	7812      	ldrb	r2, [r2, #0]
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	4313      	orrs	r3, r2
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	220c      	movs	r2, #12
 80006a4:	4313      	orrs	r3, r2
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	709a      	strb	r2, [r3, #2]
	data_arr[3] = 0;
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	70da      	strb	r2, [r3, #3]

	lcd_i2c_state = 1;
 80006b2:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef+0x94>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(hi2c, LCD_ADDR, data_arr, 4);
 80006b8:	187a      	adds	r2, r7, r1
 80006ba:	6838      	ldr	r0, [r7, #0]
 80006bc:	2304      	movs	r3, #4
 80006be:	214e      	movs	r1, #78	; 0x4e
 80006c0:	f001 fa9e 	bl	8001c00 <HAL_I2C_Master_Transmit_DMA>
	while (lcd_i2c_state == 1) {
 80006c4:	4b04      	ldr	r3, [pc, #16]	; (80006d8 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef+0x94>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d100      	bne.n	80006ce <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef+0x8a>
 80006cc:	e7fa      	b.n	80006c4 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef+0x80>
	}
}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	b005      	add	sp, #20
 80006d4:	bd90      	pop	{r4, r7, pc}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	2000002c 	.word	0x2000002c

080006dc <_Z15lcd_send_stringPchP19__I2C_HandleTypeDef>:
//!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
void lcd_send_string(char *str,uint8_t cyrillic, I2C_HandleTypeDef *hi2c) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	607a      	str	r2, [r7, #4]
 80006e6:	230b      	movs	r3, #11
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	1c0a      	adds	r2, r1, #0
 80006ec:	701a      	strb	r2, [r3, #0]
	while (*str) {
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d017      	beq.n	8000726 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDef+0x4a>
		if (cyrillic == 1) {
 80006f6:	230b      	movs	r3, #11
 80006f8:	18fb      	adds	r3, r7, r3
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b01      	cmp	r3, #1
 80006fe:	d107      	bne.n	8000710 <_Z15lcd_send_stringPchP19__I2C_HandleTypeDef+0x34>
			*str = *cyrillic_characters_encoding(&*str);
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	0018      	movs	r0, r3
 8000704:	f7ff fdad 	bl	8000262 <_Z28cyrillic_characters_encodingPc>
 8000708:	0003      	movs	r3, r0
 800070a:	781a      	ldrb	r2, [r3, #0]
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	701a      	strb	r2, [r3, #0]
		}
		lcd_send_bite((uint8_t) (*str), 1, hi2c);
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	2101      	movs	r1, #1
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff ff93 	bl	8000644 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef>
		str++;
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	3301      	adds	r3, #1
 8000722:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000724:	e7e3      	b.n	80006ee <_Z15lcd_send_stringPchP19__I2C_HandleTypeDef+0x12>
	}
}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	46bd      	mov	sp, r7
 800072a:	b004      	add	sp, #16
 800072c:	bd80      	pop	{r7, pc}
	...

08000730 <_Z14ddram_set_addrhP19__I2C_HandleTypeDef>:
	HAL_I2C_Master_Transmit_DMA(hi2c, LCD_ADDR, data_arr, 4);
	while (lcd_i2c_state == 1) {
	}
}

void ddram_set_addr(uint8_t ddram_addr, I2C_HandleTypeDef *hi2c) {
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	0002      	movs	r2, r0
 8000738:	6039      	str	r1, [r7, #0]
 800073a:	1dfb      	adds	r3, r7, #7
 800073c:	701a      	strb	r2, [r3, #0]
	uint8_t up = (ddram_addr | 0x80) & 0xF0;
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2270      	movs	r2, #112	; 0x70
 8000744:	4013      	ands	r3, r2
 8000746:	b2da      	uxtb	r2, r3
 8000748:	200f      	movs	r0, #15
 800074a:	183b      	adds	r3, r7, r0
 800074c:	2180      	movs	r1, #128	; 0x80
 800074e:	4249      	negs	r1, r1
 8000750:	430a      	orrs	r2, r1
 8000752:	701a      	strb	r2, [r3, #0]
	uint8_t lo = (ddram_addr << 4) & 0xF0;
 8000754:	1dfb      	adds	r3, r7, #7
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	011a      	lsls	r2, r3, #4
 800075a:	240e      	movs	r4, #14
 800075c:	193b      	adds	r3, r7, r4
 800075e:	701a      	strb	r2, [r3, #0]

	uint8_t data_arr[4]{};
 8000760:	2108      	movs	r1, #8
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]

	data_arr[0] = up | EN;
 8000768:	183b      	adds	r3, r7, r0
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2204      	movs	r2, #4
 800076e:	4313      	orrs	r3, r2
 8000770:	b2da      	uxtb	r2, r3
 8000772:	187b      	adds	r3, r7, r1
 8000774:	701a      	strb	r2, [r3, #0]
	data_arr[1] = 0;
 8000776:	187b      	adds	r3, r7, r1
 8000778:	2200      	movs	r2, #0
 800077a:	705a      	strb	r2, [r3, #1]
	data_arr[2] = lo | EN;
 800077c:	193b      	adds	r3, r7, r4
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2204      	movs	r2, #4
 8000782:	4313      	orrs	r3, r2
 8000784:	b2da      	uxtb	r2, r3
 8000786:	187b      	adds	r3, r7, r1
 8000788:	709a      	strb	r2, [r3, #2]
	data_arr[3] = 0;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	70da      	strb	r2, [r3, #3]

	lcd_i2c_state = 1;
 8000790:	4b08      	ldr	r3, [pc, #32]	; (80007b4 <_Z14ddram_set_addrhP19__I2C_HandleTypeDef+0x84>)
 8000792:	2201      	movs	r2, #1
 8000794:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(hi2c, LCD_ADDR, data_arr, 4);
 8000796:	187a      	adds	r2, r7, r1
 8000798:	6838      	ldr	r0, [r7, #0]
 800079a:	2304      	movs	r3, #4
 800079c:	214e      	movs	r1, #78	; 0x4e
 800079e:	f001 fa2f 	bl	8001c00 <HAL_I2C_Master_Transmit_DMA>
	while (lcd_i2c_state == 1) {
 80007a2:	4b04      	ldr	r3, [pc, #16]	; (80007b4 <_Z14ddram_set_addrhP19__I2C_HandleTypeDef+0x84>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d100      	bne.n	80007ac <_Z14ddram_set_addrhP19__I2C_HandleTypeDef+0x7c>
 80007aa:	e7fa      	b.n	80007a2 <_Z14ddram_set_addrhP19__I2C_HandleTypeDef+0x72>
	}
}
 80007ac:	46c0      	nop			; (mov r8, r8)
 80007ae:	46bd      	mov	sp, r7
 80007b0:	b005      	add	sp, #20
 80007b2:	bd90      	pop	{r4, r7, pc}
 80007b4:	2000002c 	.word	0x2000002c

080007b8 <_Z18lcd_initializationP19__I2C_HandleTypeDef>:

void lcd_initialization(I2C_HandleTypeDef *hi2c) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);
 80007c0:	2032      	movs	r0, #50	; 0x32
 80007c2:	f000 fcd5 	bl	8001170 <HAL_Delay>

	lcd_send_bite(0b00110000, 0, hi2c);   // 8ми битный интерфейс
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	001a      	movs	r2, r3
 80007ca:	2100      	movs	r1, #0
 80007cc:	2030      	movs	r0, #48	; 0x30
 80007ce:	f7ff ff39 	bl	8000644 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef>
	HAL_Delay(40);
 80007d2:	2028      	movs	r0, #40	; 0x28
 80007d4:	f000 fccc 	bl	8001170 <HAL_Delay>

	lcd_send_bite(0b00000010, 0, hi2c);   // установка курсора в начале строки
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	001a      	movs	r2, r3
 80007dc:	2100      	movs	r1, #0
 80007de:	2002      	movs	r0, #2
 80007e0:	f7ff ff30 	bl	8000644 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef>
	HAL_Delay(40);
 80007e4:	2028      	movs	r0, #40	; 0x28
 80007e6:	f000 fcc3 	bl	8001170 <HAL_Delay>

	lcd_send_bite(0b00001100, 0, hi2c);   // нормальный режим работы, выкл курсор
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	001a      	movs	r2, r3
 80007ee:	2100      	movs	r1, #0
 80007f0:	200c      	movs	r0, #12
 80007f2:	f7ff ff27 	bl	8000644 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef>
	HAL_Delay(40);
 80007f6:	2028      	movs	r0, #40	; 0x28
 80007f8:	f000 fcba 	bl	8001170 <HAL_Delay>

	lcd_send_bite(0b00000001, 0, hi2c);   // очистка дисплея
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	001a      	movs	r2, r3
 8000800:	2100      	movs	r1, #0
 8000802:	2001      	movs	r0, #1
 8000804:	f7ff ff1e 	bl	8000644 <_Z13lcd_send_bitehhP19__I2C_HandleTypeDef>
	HAL_Delay(2);
 8000808:	2002      	movs	r0, #2
 800080a:	f000 fcb1 	bl	8001170 <HAL_Delay>
}
 800080e:	46c0      	nop			; (mov r8, r8)
 8000810:	46bd      	mov	sp, r7
 8000812:	b002      	add	sp, #8
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <_Z16button_interrupth>:
	if ((GPIOA->IDR & (1 << pin)) == 0 && button_status[button_num] == 2) {
		button_status[button_num] = 0;
	}
}

void button_interrupt(uint8_t button_num) {
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	0002      	movs	r2, r0
 8000820:	1dfb      	adds	r3, r7, #7
 8000822:	701a      	strb	r2, [r3, #0]
	if (debounce_count[button_num] < 5) {
 8000824:	1dfb      	adds	r3, r7, #7
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	4a2d      	ldr	r2, [pc, #180]	; (80008e0 <_Z16button_interrupth+0xc8>)
 800082a:	5cd3      	ldrb	r3, [r2, r3]
 800082c:	2b04      	cmp	r3, #4
 800082e:	d807      	bhi.n	8000840 <_Z16button_interrupth+0x28>
		++debounce_count[button_num];
 8000830:	1dfb      	adds	r3, r7, #7
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	4a2a      	ldr	r2, [pc, #168]	; (80008e0 <_Z16button_interrupth+0xc8>)
 8000836:	5cd2      	ldrb	r2, [r2, r3]
 8000838:	3201      	adds	r2, #1
 800083a:	b2d1      	uxtb	r1, r2
 800083c:	4a28      	ldr	r2, [pc, #160]	; (80008e0 <_Z16button_interrupth+0xc8>)
 800083e:	54d1      	strb	r1, [r2, r3]
	}

	if (debounce_count[button_num] == 5 && (GPIOA->IDR & (1 << button_num))) {
 8000840:	1dfb      	adds	r3, r7, #7
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	4a26      	ldr	r2, [pc, #152]	; (80008e0 <_Z16button_interrupth+0xc8>)
 8000846:	5cd3      	ldrb	r3, [r2, r3]
 8000848:	2b05      	cmp	r3, #5
 800084a:	d10b      	bne.n	8000864 <_Z16button_interrupth+0x4c>
 800084c:	2390      	movs	r3, #144	; 0x90
 800084e:	05db      	lsls	r3, r3, #23
 8000850:	691b      	ldr	r3, [r3, #16]
 8000852:	1dfa      	adds	r2, r7, #7
 8000854:	7812      	ldrb	r2, [r2, #0]
 8000856:	2101      	movs	r1, #1
 8000858:	4091      	lsls	r1, r2
 800085a:	000a      	movs	r2, r1
 800085c:	4013      	ands	r3, r2
 800085e:	d001      	beq.n	8000864 <_Z16button_interrupth+0x4c>
 8000860:	2301      	movs	r3, #1
 8000862:	e000      	b.n	8000866 <_Z16button_interrupth+0x4e>
 8000864:	2300      	movs	r3, #0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d030      	beq.n	80008cc <_Z16button_interrupth+0xb4>

		if (timer_status == 1) {
 800086a:	4b1e      	ldr	r3, [pc, #120]	; (80008e4 <_Z16button_interrupth+0xcc>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	2b01      	cmp	r3, #1
 8000870:	d107      	bne.n	8000882 <_Z16button_interrupth+0x6a>
			timer_status = 0;
 8000872:	4b1c      	ldr	r3, [pc, #112]	; (80008e4 <_Z16button_interrupth+0xcc>)
 8000874:	2200      	movs	r2, #0
 8000876:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 8000878:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <_Z16button_interrupth+0xd0>)
 800087a:	0018      	movs	r0, r3
 800087c:	f003 fdc4 	bl	8004408 <HAL_TIM_Base_Stop_IT>
 8000880:	e005      	b.n	800088e <_Z16button_interrupth+0x76>
		} else {
			--timer_status;
 8000882:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <_Z16button_interrupth+0xcc>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	3b01      	subs	r3, #1
 8000888:	b2da      	uxtb	r2, r3
 800088a:	4b16      	ldr	r3, [pc, #88]	; (80008e4 <_Z16button_interrupth+0xcc>)
 800088c:	701a      	strb	r2, [r3, #0]
		}
		if (button_num == 0) {
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d105      	bne.n	80008a2 <_Z16button_interrupth+0x8a>
			--cur_pos;
 8000896:	4b15      	ldr	r3, [pc, #84]	; (80008ec <_Z16button_interrupth+0xd4>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	3b01      	subs	r3, #1
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4b13      	ldr	r3, [pc, #76]	; (80008ec <_Z16button_interrupth+0xd4>)
 80008a0:	701a      	strb	r2, [r3, #0]
		}
		if (button_num == 1) {
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d105      	bne.n	80008b6 <_Z16button_interrupth+0x9e>
			++cur_pos;
 80008aa:	4b10      	ldr	r3, [pc, #64]	; (80008ec <_Z16button_interrupth+0xd4>)
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	3301      	adds	r3, #1
 80008b0:	b2da      	uxtb	r2, r3
 80008b2:	4b0e      	ldr	r3, [pc, #56]	; (80008ec <_Z16button_interrupth+0xd4>)
 80008b4:	701a      	strb	r2, [r3, #0]
		}

		debounce_count[button_num] = 0;
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	4a09      	ldr	r2, [pc, #36]	; (80008e0 <_Z16button_interrupth+0xc8>)
 80008bc:	2100      	movs	r1, #0
 80008be:	54d1      	strb	r1, [r2, r3]
		button_status[button_num] = 2;
 80008c0:	1dfb      	adds	r3, r7, #7
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	4a0a      	ldr	r2, [pc, #40]	; (80008f0 <_Z16button_interrupth+0xd8>)
 80008c6:	2102      	movs	r1, #2
 80008c8:	54d1      	strb	r1, [r2, r3]
	} else {
		button_status[button_num] = 0;
	}
}
 80008ca:	e004      	b.n	80008d6 <_Z16button_interrupth+0xbe>
		button_status[button_num] = 0;
 80008cc:	1dfb      	adds	r3, r7, #7
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	4a07      	ldr	r2, [pc, #28]	; (80008f0 <_Z16button_interrupth+0xd8>)
 80008d2:	2100      	movs	r1, #0
 80008d4:	54d1      	strb	r1, [r2, r3]
}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	b002      	add	sp, #8
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	200001e0 	.word	0x200001e0
 80008e4:	200001e8 	.word	0x200001e8
 80008e8:	2000010c 	.word	0x2000010c
 80008ec:	20000000 	.word	0x20000000
 80008f0:	200001e4 	.word	0x200001e4

080008f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fa:	f000 fbd5 	bl	80010a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008fe:	f000 f827 	bl	8000950 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000902:	f000 f959 	bl	8000bb8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000906:	f000 f939 	bl	8000b7c <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 800090a:	f000 f891 	bl	8000a30 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 800090e:	f000 f8db 	bl	8000ac8 <_ZL12MX_TIM6_Initv>
  MX_USART1_UART_Init();
 8000912:	f000 f8ff 	bl	8000b14 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */

  lcd_initialization(&hi2c1);
 8000916:	4b0d      	ldr	r3, [pc, #52]	; (800094c <main+0x58>)
 8000918:	0018      	movs	r0, r3
 800091a:	f7ff ff4d 	bl	80007b8 <_Z18lcd_initializationP19__I2C_HandleTypeDef>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		Screen main_screen(1, 1, 1);
 800091e:	1d38      	adds	r0, r7, #4
 8000920:	2301      	movs	r3, #1
 8000922:	2201      	movs	r2, #1
 8000924:	2101      	movs	r1, #1
 8000926:	f7ff fc7b 	bl	8000220 <_ZN6ScreenC1Ehhh>
		char a[1];
		a[0] = main_screen.num;
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	781a      	ldrb	r2, [r3, #0]
 800092e:	003b      	movs	r3, r7
 8000930:	701a      	strb	r2, [r3, #0]
		ddram_set_addr(0x00, &hi2c1);
 8000932:	4b06      	ldr	r3, [pc, #24]	; (800094c <main+0x58>)
 8000934:	0019      	movs	r1, r3
 8000936:	2000      	movs	r0, #0
 8000938:	f7ff fefa 	bl	8000730 <_Z14ddram_set_addrhP19__I2C_HandleTypeDef>
		lcd_send_string(a, 1, &hi2c1);
 800093c:	4a03      	ldr	r2, [pc, #12]	; (800094c <main+0x58>)
 800093e:	003b      	movs	r3, r7
 8000940:	2101      	movs	r1, #1
 8000942:	0018      	movs	r0, r3
 8000944:	f7ff feca 	bl	80006dc <_Z15lcd_send_stringPchP19__I2C_HandleTypeDef>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8000948:	e7e9      	b.n	800091e <main+0x2a>
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	20000030 	.word	0x20000030

08000950 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	b095      	sub	sp, #84	; 0x54
 8000954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000956:	2420      	movs	r4, #32
 8000958:	193b      	adds	r3, r7, r4
 800095a:	0018      	movs	r0, r3
 800095c:	2330      	movs	r3, #48	; 0x30
 800095e:	001a      	movs	r2, r3
 8000960:	2100      	movs	r1, #0
 8000962:	f004 fe3b 	bl	80055dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000966:	2310      	movs	r3, #16
 8000968:	18fb      	adds	r3, r7, r3
 800096a:	0018      	movs	r0, r3
 800096c:	2310      	movs	r3, #16
 800096e:	001a      	movs	r2, r3
 8000970:	2100      	movs	r1, #0
 8000972:	f004 fe33 	bl	80055dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000976:	003b      	movs	r3, r7
 8000978:	0018      	movs	r0, r3
 800097a:	2310      	movs	r3, #16
 800097c:	001a      	movs	r2, r3
 800097e:	2100      	movs	r1, #0
 8000980:	f004 fe2c 	bl	80055dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000984:	0021      	movs	r1, r4
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2202      	movs	r2, #2
 800098a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	2201      	movs	r2, #1
 8000990:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000992:	187b      	adds	r3, r7, r1
 8000994:	2210      	movs	r2, #16
 8000996:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000998:	187b      	adds	r3, r7, r1
 800099a:	2202      	movs	r2, #2
 800099c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	2200      	movs	r2, #0
 80009a2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	22a0      	movs	r2, #160	; 0xa0
 80009a8:	0392      	lsls	r2, r2, #14
 80009aa:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	2200      	movs	r2, #0
 80009b0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	0018      	movs	r0, r3
 80009b6:	f002 ffab 	bl	8003910 <HAL_RCC_OscConfig>
 80009ba:	0003      	movs	r3, r0
 80009bc:	1e5a      	subs	r2, r3, #1
 80009be:	4193      	sbcs	r3, r2
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 80009c6:	f000 f995 	bl	8000cf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ca:	2110      	movs	r1, #16
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2207      	movs	r2, #7
 80009d0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2202      	movs	r2, #2
 80009d6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2101      	movs	r1, #1
 80009e8:	0018      	movs	r0, r3
 80009ea:	f003 faab 	bl	8003f44 <HAL_RCC_ClockConfig>
 80009ee:	0003      	movs	r3, r0
 80009f0:	1e5a      	subs	r2, r3, #1
 80009f2:	4193      	sbcs	r3, r2
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 80009fa:	f000 f97b 	bl	8000cf4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80009fe:	003b      	movs	r3, r7
 8000a00:	2221      	movs	r2, #33	; 0x21
 8000a02:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000a04:	003b      	movs	r3, r7
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000a0a:	003b      	movs	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a10:	003b      	movs	r3, r7
 8000a12:	0018      	movs	r0, r3
 8000a14:	f003 fbda 	bl	80041cc <HAL_RCCEx_PeriphCLKConfig>
 8000a18:	0003      	movs	r3, r0
 8000a1a:	1e5a      	subs	r2, r3, #1
 8000a1c:	4193      	sbcs	r3, r2
 8000a1e:	b2db      	uxtb	r3, r3
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 8000a24:	f000 f966 	bl	8000cf4 <Error_Handler>
  }
}
 8000a28:	46c0      	nop			; (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b015      	add	sp, #84	; 0x54
 8000a2e:	bd90      	pop	{r4, r7, pc}

08000a30 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a34:	4b21      	ldr	r3, [pc, #132]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a36:	4a22      	ldr	r2, [pc, #136]	; (8000ac0 <_ZL12MX_I2C1_Initv+0x90>)
 8000a38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000a3a:	4b20      	ldr	r3, [pc, #128]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a3c:	4a21      	ldr	r2, [pc, #132]	; (8000ac4 <_ZL12MX_I2C1_Initv+0x94>)
 8000a3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a40:	4b1e      	ldr	r3, [pc, #120]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a46:	4b1d      	ldr	r3, [pc, #116]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a48:	2201      	movs	r2, #1
 8000a4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a52:	4b1a      	ldr	r3, [pc, #104]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a58:	4b18      	ldr	r3, [pc, #96]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a5e:	4b17      	ldr	r3, [pc, #92]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a64:	4b15      	ldr	r3, [pc, #84]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a6a:	4b14      	ldr	r3, [pc, #80]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f001 f831 	bl	8001ad4 <HAL_I2C_Init>
 8000a72:	0003      	movs	r3, r0
 8000a74:	1e5a      	subs	r2, r3, #1
 8000a76:	4193      	sbcs	r3, r2
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 8000a7e:	f000 f939 	bl	8000cf4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a84:	2100      	movs	r1, #0
 8000a86:	0018      	movs	r0, r3
 8000a88:	f002 feaa 	bl	80037e0 <HAL_I2CEx_ConfigAnalogFilter>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	1e5a      	subs	r2, r3, #1
 8000a90:	4193      	sbcs	r3, r2
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8000a98:	f000 f92c 	bl	8000cf4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a9c:	4b07      	ldr	r3, [pc, #28]	; (8000abc <_ZL12MX_I2C1_Initv+0x8c>)
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 fee9 	bl	8003878 <HAL_I2CEx_ConfigDigitalFilter>
 8000aa6:	0003      	movs	r3, r0
 8000aa8:	1e5a      	subs	r2, r3, #1
 8000aaa:	4193      	sbcs	r3, r2
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8000ab2:	f000 f91f 	bl	8000cf4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20000030 	.word	0x20000030
 8000ac0:	40005400 	.word	0x40005400
 8000ac4:	2000090e 	.word	0x2000090e

08000ac8 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000acc:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <_ZL12MX_TIM6_Initv+0x40>)
 8000ace:	4a0f      	ldr	r2, [pc, #60]	; (8000b0c <_ZL12MX_TIM6_Initv+0x44>)
 8000ad0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 5000;
 8000ad2:	4b0d      	ldr	r3, [pc, #52]	; (8000b08 <_ZL12MX_TIM6_Initv+0x40>)
 8000ad4:	4a0e      	ldr	r2, [pc, #56]	; (8000b10 <_ZL12MX_TIM6_Initv+0x48>)
 8000ad6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad8:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <_ZL12MX_TIM6_Initv+0x40>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2;
 8000ade:	4b0a      	ldr	r3, [pc, #40]	; (8000b08 <_ZL12MX_TIM6_Initv+0x40>)
 8000ae0:	2202      	movs	r2, #2
 8000ae2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae4:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <_ZL12MX_TIM6_Initv+0x40>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000aea:	4b07      	ldr	r3, [pc, #28]	; (8000b08 <_ZL12MX_TIM6_Initv+0x40>)
 8000aec:	0018      	movs	r0, r3
 8000aee:	f003 fc3b 	bl	8004368 <HAL_TIM_Base_Init>
 8000af2:	0003      	movs	r3, r0
 8000af4:	1e5a      	subs	r2, r3, #1
 8000af6:	4193      	sbcs	r3, r2
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 8000afe:	f000 f8f9 	bl	8000cf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	2000010c 	.word	0x2000010c
 8000b0c:	40001000 	.word	0x40001000
 8000b10:	00001388 	.word	0x00001388

08000b14 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b18:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b1a:	4a17      	ldr	r2, [pc, #92]	; (8000b78 <_ZL19MX_USART1_UART_Initv+0x64>)
 8000b1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b1e:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b20:	22e1      	movs	r2, #225	; 0xe1
 8000b22:	0252      	lsls	r2, r2, #9
 8000b24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b26:	4b13      	ldr	r3, [pc, #76]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b2c:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b32:	4b10      	ldr	r3, [pc, #64]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b38:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b3a:	220c      	movs	r2, #12
 8000b3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b44:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b50:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b56:	4b07      	ldr	r3, [pc, #28]	; (8000b74 <_ZL19MX_USART1_UART_Initv+0x60>)
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f003 fe3f 	bl	80047dc <HAL_UART_Init>
 8000b5e:	0003      	movs	r3, r0
 8000b60:	1e5a      	subs	r2, r3, #1
 8000b62:	4193      	sbcs	r3, r2
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <_ZL19MX_USART1_UART_Initv+0x5a>
  {
    Error_Handler();
 8000b6a:	f000 f8c3 	bl	8000cf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000154 	.word	0x20000154
 8000b78:	40013800 	.word	0x40013800

08000b7c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b82:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <_ZL11MX_DMA_Initv+0x38>)
 8000b84:	695a      	ldr	r2, [r3, #20]
 8000b86:	4b0b      	ldr	r3, [pc, #44]	; (8000bb4 <_ZL11MX_DMA_Initv+0x38>)
 8000b88:	2101      	movs	r1, #1
 8000b8a:	430a      	orrs	r2, r1
 8000b8c:	615a      	str	r2, [r3, #20]
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <_ZL11MX_DMA_Initv+0x38>)
 8000b90:	695b      	ldr	r3, [r3, #20]
 8000b92:	2201      	movs	r2, #1
 8000b94:	4013      	ands	r3, r2
 8000b96:	607b      	str	r3, [r7, #4]
 8000b98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	200a      	movs	r0, #10
 8000ba0:	f000 fbb6 	bl	8001310 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000ba4:	200a      	movs	r0, #10
 8000ba6:	f000 fbc8 	bl	800133a <HAL_NVIC_EnableIRQ>

}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b002      	add	sp, #8
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb8:	b590      	push	{r4, r7, lr}
 8000bba:	b089      	sub	sp, #36	; 0x24
 8000bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbe:	240c      	movs	r4, #12
 8000bc0:	193b      	adds	r3, r7, r4
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	2314      	movs	r3, #20
 8000bc6:	001a      	movs	r2, r3
 8000bc8:	2100      	movs	r1, #0
 8000bca:	f004 fd07 	bl	80055dc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bce:	4b2d      	ldr	r3, [pc, #180]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000bd0:	695a      	ldr	r2, [r3, #20]
 8000bd2:	4b2c      	ldr	r3, [pc, #176]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	0289      	lsls	r1, r1, #10
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	615a      	str	r2, [r3, #20]
 8000bdc:	4b29      	ldr	r3, [pc, #164]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000bde:	695a      	ldr	r2, [r3, #20]
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	029b      	lsls	r3, r3, #10
 8000be4:	4013      	ands	r3, r2
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bea:	4b26      	ldr	r3, [pc, #152]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000bec:	695a      	ldr	r2, [r3, #20]
 8000bee:	4b25      	ldr	r3, [pc, #148]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000bf0:	2180      	movs	r1, #128	; 0x80
 8000bf2:	0309      	lsls	r1, r1, #12
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	615a      	str	r2, [r3, #20]
 8000bf8:	4b22      	ldr	r3, [pc, #136]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000bfa:	695a      	ldr	r2, [r3, #20]
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	031b      	lsls	r3, r3, #12
 8000c00:	4013      	ands	r3, r2
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c06:	4b1f      	ldr	r3, [pc, #124]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000c08:	695a      	ldr	r2, [r3, #20]
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000c0c:	2180      	movs	r1, #128	; 0x80
 8000c0e:	02c9      	lsls	r1, r1, #11
 8000c10:	430a      	orrs	r2, r1
 8000c12:	615a      	str	r2, [r3, #20]
 8000c14:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <_ZL12MX_GPIO_Initv+0xcc>)
 8000c16:	695a      	ldr	r2, [r3, #20]
 8000c18:	2380      	movs	r3, #128	; 0x80
 8000c1a:	02db      	lsls	r3, r3, #11
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	603b      	str	r3, [r7, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000c22:	23c0      	movs	r3, #192	; 0xc0
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	4818      	ldr	r0, [pc, #96]	; (8000c88 <_ZL12MX_GPIO_Initv+0xd0>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	0019      	movs	r1, r3
 8000c2c:	f000 ff34 	bl	8001a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c30:	193b      	adds	r3, r7, r4
 8000c32:	2201      	movs	r2, #1
 8000c34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c36:	193b      	adds	r3, r7, r4
 8000c38:	2290      	movs	r2, #144	; 0x90
 8000c3a:	0352      	lsls	r2, r2, #13
 8000c3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	193b      	adds	r3, r7, r4
 8000c40:	2200      	movs	r2, #0
 8000c42:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c44:	193a      	adds	r2, r7, r4
 8000c46:	2390      	movs	r3, #144	; 0x90
 8000c48:	05db      	lsls	r3, r3, #23
 8000c4a:	0011      	movs	r1, r2
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f000 fdb3 	bl	80017b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000c52:	0021      	movs	r1, r4
 8000c54:	187b      	adds	r3, r7, r1
 8000c56:	22c0      	movs	r2, #192	; 0xc0
 8000c58:	0092      	lsls	r2, r2, #2
 8000c5a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5c:	187b      	adds	r3, r7, r1
 8000c5e:	2201      	movs	r2, #1
 8000c60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	2200      	movs	r2, #0
 8000c66:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c6e:	187b      	adds	r3, r7, r1
 8000c70:	4a05      	ldr	r2, [pc, #20]	; (8000c88 <_ZL12MX_GPIO_Initv+0xd0>)
 8000c72:	0019      	movs	r1, r3
 8000c74:	0010      	movs	r0, r2
 8000c76:	f000 fd9f 	bl	80017b8 <HAL_GPIO_Init>

}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	b009      	add	sp, #36	; 0x24
 8000c80:	bd90      	pop	{r4, r7, pc}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	40021000 	.word	0x40021000
 8000c88:	48000800 	.word	0x48000800

08000c8c <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
	lcd_i2c_state = 0;
 8000c94:	4b03      	ldr	r3, [pc, #12]	; (8000ca4 <HAL_I2C_MasterTxCpltCallback+0x18>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b002      	add	sp, #8
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	46c0      	nop			; (mov r8, r8)
 8000ca4:	2000002c 	.word	0x2000002c

08000ca8 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]

}
 8000cb0:	46c0      	nop			; (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b002      	add	sp, #8
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]

	++flag;
 8000cc0:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <HAL_UART_TxCpltCallback+0x1c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	4b02      	ldr	r3, [pc, #8]	; (8000cd4 <HAL_UART_TxCpltCallback+0x1c>)
 8000cca:	701a      	strb	r2, [r3, #0]

}
 8000ccc:	46c0      	nop			; (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	b002      	add	sp, #8
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	200001dc 	.word	0x200001dc

08000cd8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
	button_interrupt(0);
 8000ce0:	2000      	movs	r0, #0
 8000ce2:	f7ff fd99 	bl	8000818 <_Z16button_interrupth>
	button_interrupt(1);
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f7ff fd96 	bl	8000818 <_Z16button_interrupth>
}
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	b002      	add	sp, #8
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cf8:	b672      	cpsid	i
}
 8000cfa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <Error_Handler+0x8>
	...

08000d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d06:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <HAL_MspInit+0x44>)
 8000d08:	699a      	ldr	r2, [r3, #24]
 8000d0a:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <HAL_MspInit+0x44>)
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	619a      	str	r2, [r3, #24]
 8000d12:	4b0c      	ldr	r3, [pc, #48]	; (8000d44 <HAL_MspInit+0x44>)
 8000d14:	699b      	ldr	r3, [r3, #24]
 8000d16:	2201      	movs	r2, #1
 8000d18:	4013      	ands	r3, r2
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1e:	4b09      	ldr	r3, [pc, #36]	; (8000d44 <HAL_MspInit+0x44>)
 8000d20:	69da      	ldr	r2, [r3, #28]
 8000d22:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <HAL_MspInit+0x44>)
 8000d24:	2180      	movs	r1, #128	; 0x80
 8000d26:	0549      	lsls	r1, r1, #21
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	61da      	str	r2, [r3, #28]
 8000d2c:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <HAL_MspInit+0x44>)
 8000d2e:	69da      	ldr	r2, [r3, #28]
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	055b      	lsls	r3, r3, #21
 8000d34:	4013      	ands	r3, r2
 8000d36:	603b      	str	r3, [r7, #0]
 8000d38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b002      	add	sp, #8
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	40021000 	.word	0x40021000

08000d48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d48:	b590      	push	{r4, r7, lr}
 8000d4a:	b08b      	sub	sp, #44	; 0x2c
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	2414      	movs	r4, #20
 8000d52:	193b      	adds	r3, r7, r4
 8000d54:	0018      	movs	r0, r3
 8000d56:	2314      	movs	r3, #20
 8000d58:	001a      	movs	r2, r3
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f004 fc3e 	bl	80055dc <memset>
  if(hi2c->Instance==I2C1)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a46      	ldr	r2, [pc, #280]	; (8000e80 <HAL_I2C_MspInit+0x138>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d000      	beq.n	8000d6c <HAL_I2C_MspInit+0x24>
 8000d6a:	e085      	b.n	8000e78 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6c:	4b45      	ldr	r3, [pc, #276]	; (8000e84 <HAL_I2C_MspInit+0x13c>)
 8000d6e:	695a      	ldr	r2, [r3, #20]
 8000d70:	4b44      	ldr	r3, [pc, #272]	; (8000e84 <HAL_I2C_MspInit+0x13c>)
 8000d72:	2180      	movs	r1, #128	; 0x80
 8000d74:	02c9      	lsls	r1, r1, #11
 8000d76:	430a      	orrs	r2, r1
 8000d78:	615a      	str	r2, [r3, #20]
 8000d7a:	4b42      	ldr	r3, [pc, #264]	; (8000e84 <HAL_I2C_MspInit+0x13c>)
 8000d7c:	695a      	ldr	r2, [r3, #20]
 8000d7e:	2380      	movs	r3, #128	; 0x80
 8000d80:	02db      	lsls	r3, r3, #11
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
 8000d86:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d88:	0021      	movs	r1, r4
 8000d8a:	187b      	adds	r3, r7, r1
 8000d8c:	22c0      	movs	r2, #192	; 0xc0
 8000d8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d90:	187b      	adds	r3, r7, r1
 8000d92:	2212      	movs	r2, #18
 8000d94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2203      	movs	r2, #3
 8000da0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2201      	movs	r2, #1
 8000da6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	4a37      	ldr	r2, [pc, #220]	; (8000e88 <HAL_I2C_MspInit+0x140>)
 8000dac:	0019      	movs	r1, r3
 8000dae:	0010      	movs	r0, r2
 8000db0:	f000 fd02 	bl	80017b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000db4:	4b33      	ldr	r3, [pc, #204]	; (8000e84 <HAL_I2C_MspInit+0x13c>)
 8000db6:	69da      	ldr	r2, [r3, #28]
 8000db8:	4b32      	ldr	r3, [pc, #200]	; (8000e84 <HAL_I2C_MspInit+0x13c>)
 8000dba:	2180      	movs	r1, #128	; 0x80
 8000dbc:	0389      	lsls	r1, r1, #14
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	61da      	str	r2, [r3, #28]
 8000dc2:	4b30      	ldr	r3, [pc, #192]	; (8000e84 <HAL_I2C_MspInit+0x13c>)
 8000dc4:	69da      	ldr	r2, [r3, #28]
 8000dc6:	2380      	movs	r3, #128	; 0x80
 8000dc8:	039b      	lsls	r3, r3, #14
 8000dca:	4013      	ands	r3, r2
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000dd2:	4a2f      	ldr	r2, [pc, #188]	; (8000e90 <HAL_I2C_MspInit+0x148>)
 8000dd4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dd6:	4b2d      	ldr	r3, [pc, #180]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ddc:	4b2b      	ldr	r3, [pc, #172]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000de2:	4b2a      	ldr	r3, [pc, #168]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000de4:	2280      	movs	r2, #128	; 0x80
 8000de6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000de8:	4b28      	ldr	r3, [pc, #160]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dee:	4b27      	ldr	r3, [pc, #156]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000df4:	4b25      	ldr	r3, [pc, #148]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000dfa:	4b24      	ldr	r3, [pc, #144]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000e00:	4b22      	ldr	r3, [pc, #136]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000e02:	0018      	movs	r0, r3
 8000e04:	f000 fab6 	bl	8001374 <HAL_DMA_Init>
 8000e08:	1e03      	subs	r3, r0, #0
 8000e0a:	d001      	beq.n	8000e10 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 8000e0c:	f7ff ff72 	bl	8000cf4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4a1e      	ldr	r2, [pc, #120]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000e14:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e16:	4b1d      	ldr	r3, [pc, #116]	; (8000e8c <HAL_I2C_MspInit+0x144>)
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8000e1c:	4b1d      	ldr	r3, [pc, #116]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e1e:	4a1e      	ldr	r2, [pc, #120]	; (8000e98 <HAL_I2C_MspInit+0x150>)
 8000e20:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e22:	4b1c      	ldr	r3, [pc, #112]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e24:	2210      	movs	r2, #16
 8000e26:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e28:	4b1a      	ldr	r3, [pc, #104]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e2e:	4b19      	ldr	r3, [pc, #100]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e30:	2280      	movs	r2, #128	; 0x80
 8000e32:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e34:	4b17      	ldr	r3, [pc, #92]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e3a:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000e40:	4b14      	ldr	r3, [pc, #80]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e46:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000e4c:	4b11      	ldr	r3, [pc, #68]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e4e:	0018      	movs	r0, r3
 8000e50:	f000 fa90 	bl	8001374 <HAL_DMA_Init>
 8000e54:	1e03      	subs	r3, r0, #0
 8000e56:	d001      	beq.n	8000e5c <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8000e58:	f7ff ff4c 	bl	8000cf4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a0d      	ldr	r2, [pc, #52]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e60:	639a      	str	r2, [r3, #56]	; 0x38
 8000e62:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <HAL_I2C_MspInit+0x14c>)
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	2017      	movs	r0, #23
 8000e6e:	f000 fa4f 	bl	8001310 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000e72:	2017      	movs	r0, #23
 8000e74:	f000 fa61 	bl	800133a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e78:	46c0      	nop			; (mov r8, r8)
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	b00b      	add	sp, #44	; 0x2c
 8000e7e:	bd90      	pop	{r4, r7, pc}
 8000e80:	40005400 	.word	0x40005400
 8000e84:	40021000 	.word	0x40021000
 8000e88:	48000400 	.word	0x48000400
 8000e8c:	20000084 	.word	0x20000084
 8000e90:	40020030 	.word	0x40020030
 8000e94:	200000c8 	.word	0x200000c8
 8000e98:	4002001c 	.word	0x4002001c

08000e9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a0d      	ldr	r2, [pc, #52]	; (8000ee0 <HAL_TIM_Base_MspInit+0x44>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d113      	bne.n	8000ed6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000eae:	4b0d      	ldr	r3, [pc, #52]	; (8000ee4 <HAL_TIM_Base_MspInit+0x48>)
 8000eb0:	69da      	ldr	r2, [r3, #28]
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <HAL_TIM_Base_MspInit+0x48>)
 8000eb4:	2110      	movs	r1, #16
 8000eb6:	430a      	orrs	r2, r1
 8000eb8:	61da      	str	r2, [r3, #28]
 8000eba:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <HAL_TIM_Base_MspInit+0x48>)
 8000ebc:	69db      	ldr	r3, [r3, #28]
 8000ebe:	2210      	movs	r2, #16
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2011      	movs	r0, #17
 8000ecc:	f000 fa20 	bl	8001310 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000ed0:	2011      	movs	r0, #17
 8000ed2:	f000 fa32 	bl	800133a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000ed6:	46c0      	nop			; (mov r8, r8)
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b004      	add	sp, #16
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	40001000 	.word	0x40001000
 8000ee4:	40021000 	.word	0x40021000

08000ee8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee8:	b590      	push	{r4, r7, lr}
 8000eea:	b08b      	sub	sp, #44	; 0x2c
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef0:	2414      	movs	r4, #20
 8000ef2:	193b      	adds	r3, r7, r4
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	2314      	movs	r3, #20
 8000ef8:	001a      	movs	r2, r3
 8000efa:	2100      	movs	r1, #0
 8000efc:	f004 fb6e 	bl	80055dc <memset>
  if(huart->Instance==USART1)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a21      	ldr	r2, [pc, #132]	; (8000f8c <HAL_UART_MspInit+0xa4>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d13b      	bne.n	8000f82 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f0a:	4b21      	ldr	r3, [pc, #132]	; (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f0c:	699a      	ldr	r2, [r3, #24]
 8000f0e:	4b20      	ldr	r3, [pc, #128]	; (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f10:	2180      	movs	r1, #128	; 0x80
 8000f12:	01c9      	lsls	r1, r1, #7
 8000f14:	430a      	orrs	r2, r1
 8000f16:	619a      	str	r2, [r3, #24]
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f1a:	699a      	ldr	r2, [r3, #24]
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	01db      	lsls	r3, r3, #7
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f26:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f28:	695a      	ldr	r2, [r3, #20]
 8000f2a:	4b19      	ldr	r3, [pc, #100]	; (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f2c:	2180      	movs	r1, #128	; 0x80
 8000f2e:	0289      	lsls	r1, r1, #10
 8000f30:	430a      	orrs	r2, r1
 8000f32:	615a      	str	r2, [r3, #20]
 8000f34:	4b16      	ldr	r3, [pc, #88]	; (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f36:	695a      	ldr	r2, [r3, #20]
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	029b      	lsls	r3, r3, #10
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f42:	193b      	adds	r3, r7, r4
 8000f44:	22c0      	movs	r2, #192	; 0xc0
 8000f46:	00d2      	lsls	r2, r2, #3
 8000f48:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	0021      	movs	r1, r4
 8000f4c:	187b      	adds	r3, r7, r1
 8000f4e:	2202      	movs	r2, #2
 8000f50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f52:	187b      	adds	r3, r7, r1
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f58:	187b      	adds	r3, r7, r1
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000f5e:	187b      	adds	r3, r7, r1
 8000f60:	2201      	movs	r2, #1
 8000f62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	187a      	adds	r2, r7, r1
 8000f66:	2390      	movs	r3, #144	; 0x90
 8000f68:	05db      	lsls	r3, r3, #23
 8000f6a:	0011      	movs	r1, r2
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	f000 fc23 	bl	80017b8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2100      	movs	r1, #0
 8000f76:	201b      	movs	r0, #27
 8000f78:	f000 f9ca 	bl	8001310 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f7c:	201b      	movs	r0, #27
 8000f7e:	f000 f9dc 	bl	800133a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	46bd      	mov	sp, r7
 8000f86:	b00b      	add	sp, #44	; 0x2c
 8000f88:	bd90      	pop	{r4, r7, pc}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	40013800 	.word	0x40013800
 8000f90:	40021000 	.word	0x40021000

08000f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f98:	e7fe      	b.n	8000f98 <NMI_Handler+0x4>

08000f9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9e:	e7fe      	b.n	8000f9e <HardFault_Handler+0x4>

08000fa0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fa4:	46c0      	nop			; (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb8:	f000 f8be 	bl	8001138 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fbc:	46c0      	nop			; (mov r8, r8)
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
	...

08000fc4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000fc8:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000fca:	0018      	movs	r0, r3
 8000fcc:	f000 fafd 	bl	80015ca <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f000 faf9 	bl	80015ca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000fd8:	46c0      	nop			; (mov r8, r8)
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	200000c8 	.word	0x200000c8
 8000fe4:	20000084 	.word	0x20000084

08000fe8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000fec:	4b03      	ldr	r3, [pc, #12]	; (8000ffc <TIM6_IRQHandler+0x14>)
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f003 fa38 	bl	8004464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000ff4:	46c0      	nop			; (mov r8, r8)
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	2000010c 	.word	0x2000010c

08001000 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8001004:	4b09      	ldr	r3, [pc, #36]	; (800102c <I2C1_IRQHandler+0x2c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	699a      	ldr	r2, [r3, #24]
 800100a:	23e0      	movs	r3, #224	; 0xe0
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	4013      	ands	r3, r2
 8001010:	d004      	beq.n	800101c <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <I2C1_IRQHandler+0x2c>)
 8001014:	0018      	movs	r0, r3
 8001016:	f000 ff13 	bl	8001e40 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 800101a:	e003      	b.n	8001024 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 800101c:	4b03      	ldr	r3, [pc, #12]	; (800102c <I2C1_IRQHandler+0x2c>)
 800101e:	0018      	movs	r0, r3
 8001020:	f000 fef4 	bl	8001e0c <HAL_I2C_EV_IRQHandler>
}
 8001024:	46c0      	nop			; (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	46c0      	nop			; (mov r8, r8)
 800102c:	20000030 	.word	0x20000030

08001030 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001034:	4b03      	ldr	r3, [pc, #12]	; (8001044 <USART1_IRQHandler+0x14>)
 8001036:	0018      	movs	r0, r3
 8001038:	f003 fc24 	bl	8004884 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800103c:	46c0      	nop			; (mov r8, r8)
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	20000154 	.word	0x20000154

08001048 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800104c:	46c0      	nop			; (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001054:	480d      	ldr	r0, [pc, #52]	; (800108c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001056:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001058:	f7ff fff6 	bl	8001048 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800105c:	480c      	ldr	r0, [pc, #48]	; (8001090 <LoopForever+0x6>)
  ldr r1, =_edata
 800105e:	490d      	ldr	r1, [pc, #52]	; (8001094 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001060:	4a0d      	ldr	r2, [pc, #52]	; (8001098 <LoopForever+0xe>)
  movs r3, #0
 8001062:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001064:	e002      	b.n	800106c <LoopCopyDataInit>

08001066 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001066:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001068:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800106a:	3304      	adds	r3, #4

0800106c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800106c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800106e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001070:	d3f9      	bcc.n	8001066 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001072:	4a0a      	ldr	r2, [pc, #40]	; (800109c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001074:	4c0a      	ldr	r4, [pc, #40]	; (80010a0 <LoopForever+0x16>)
  movs r3, #0
 8001076:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001078:	e001      	b.n	800107e <LoopFillZerobss>

0800107a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800107a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800107c:	3204      	adds	r2, #4

0800107e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800107e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001080:	d3fb      	bcc.n	800107a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001082:	f004 fa87 	bl	8005594 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001086:	f7ff fc35 	bl	80008f4 <main>

0800108a <LoopForever>:

LoopForever:
    b LoopForever
 800108a:	e7fe      	b.n	800108a <LoopForever>
  ldr   r0, =_estack
 800108c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001094:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001098:	08005644 	.word	0x08005644
  ldr r2, =_sbss
 800109c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80010a0:	200001f0 	.word	0x200001f0

080010a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010a4:	e7fe      	b.n	80010a4 <ADC1_IRQHandler>
	...

080010a8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010ac:	4b07      	ldr	r3, [pc, #28]	; (80010cc <HAL_Init+0x24>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b06      	ldr	r3, [pc, #24]	; (80010cc <HAL_Init+0x24>)
 80010b2:	2110      	movs	r1, #16
 80010b4:	430a      	orrs	r2, r1
 80010b6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80010b8:	2000      	movs	r0, #0
 80010ba:	f000 f809 	bl	80010d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010be:	f7ff fe1f 	bl	8000d00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	0018      	movs	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	40022000 	.word	0x40022000

080010d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d0:	b590      	push	{r4, r7, lr}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d8:	4b14      	ldr	r3, [pc, #80]	; (800112c <HAL_InitTick+0x5c>)
 80010da:	681c      	ldr	r4, [r3, #0]
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <HAL_InitTick+0x60>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	0019      	movs	r1, r3
 80010e2:	23fa      	movs	r3, #250	; 0xfa
 80010e4:	0098      	lsls	r0, r3, #2
 80010e6:	f7ff f80f 	bl	8000108 <__udivsi3>
 80010ea:	0003      	movs	r3, r0
 80010ec:	0019      	movs	r1, r3
 80010ee:	0020      	movs	r0, r4
 80010f0:	f7ff f80a 	bl	8000108 <__udivsi3>
 80010f4:	0003      	movs	r3, r0
 80010f6:	0018      	movs	r0, r3
 80010f8:	f000 f92f 	bl	800135a <HAL_SYSTICK_Config>
 80010fc:	1e03      	subs	r3, r0, #0
 80010fe:	d001      	beq.n	8001104 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001100:	2301      	movs	r3, #1
 8001102:	e00f      	b.n	8001124 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b03      	cmp	r3, #3
 8001108:	d80b      	bhi.n	8001122 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800110a:	6879      	ldr	r1, [r7, #4]
 800110c:	2301      	movs	r3, #1
 800110e:	425b      	negs	r3, r3
 8001110:	2200      	movs	r2, #0
 8001112:	0018      	movs	r0, r3
 8001114:	f000 f8fc 	bl	8001310 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <HAL_InitTick+0x64>)
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800111e:	2300      	movs	r3, #0
 8001120:	e000      	b.n	8001124 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
}
 8001124:	0018      	movs	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	b003      	add	sp, #12
 800112a:	bd90      	pop	{r4, r7, pc}
 800112c:	20000004 	.word	0x20000004
 8001130:	2000000c 	.word	0x2000000c
 8001134:	20000008 	.word	0x20000008

08001138 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800113c:	4b05      	ldr	r3, [pc, #20]	; (8001154 <HAL_IncTick+0x1c>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	001a      	movs	r2, r3
 8001142:	4b05      	ldr	r3, [pc, #20]	; (8001158 <HAL_IncTick+0x20>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	18d2      	adds	r2, r2, r3
 8001148:	4b03      	ldr	r3, [pc, #12]	; (8001158 <HAL_IncTick+0x20>)
 800114a:	601a      	str	r2, [r3, #0]
}
 800114c:	46c0      	nop			; (mov r8, r8)
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	2000000c 	.word	0x2000000c
 8001158:	200001ec 	.word	0x200001ec

0800115c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  return uwTick;
 8001160:	4b02      	ldr	r3, [pc, #8]	; (800116c <HAL_GetTick+0x10>)
 8001162:	681b      	ldr	r3, [r3, #0]
}
 8001164:	0018      	movs	r0, r3
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	200001ec 	.word	0x200001ec

08001170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001178:	f7ff fff0 	bl	800115c <HAL_GetTick>
 800117c:	0003      	movs	r3, r0
 800117e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	3301      	adds	r3, #1
 8001188:	d005      	beq.n	8001196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800118a:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <HAL_Delay+0x44>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	001a      	movs	r2, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	189b      	adds	r3, r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001196:	46c0      	nop			; (mov r8, r8)
 8001198:	f7ff ffe0 	bl	800115c <HAL_GetTick>
 800119c:	0002      	movs	r2, r0
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d8f7      	bhi.n	8001198 <HAL_Delay+0x28>
  {
  }
}
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b004      	add	sp, #16
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	2000000c 	.word	0x2000000c

080011b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	0002      	movs	r2, r0
 80011c0:	1dfb      	adds	r3, r7, #7
 80011c2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011c4:	1dfb      	adds	r3, r7, #7
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b7f      	cmp	r3, #127	; 0x7f
 80011ca:	d809      	bhi.n	80011e0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011cc:	1dfb      	adds	r3, r7, #7
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	001a      	movs	r2, r3
 80011d2:	231f      	movs	r3, #31
 80011d4:	401a      	ands	r2, r3
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <__NVIC_EnableIRQ+0x30>)
 80011d8:	2101      	movs	r1, #1
 80011da:	4091      	lsls	r1, r2
 80011dc:	000a      	movs	r2, r1
 80011de:	601a      	str	r2, [r3, #0]
  }
}
 80011e0:	46c0      	nop			; (mov r8, r8)
 80011e2:	46bd      	mov	sp, r7
 80011e4:	b002      	add	sp, #8
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	e000e100 	.word	0xe000e100

080011ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	0002      	movs	r2, r0
 80011f4:	6039      	str	r1, [r7, #0]
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011fa:	1dfb      	adds	r3, r7, #7
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b7f      	cmp	r3, #127	; 0x7f
 8001200:	d828      	bhi.n	8001254 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001202:	4a2f      	ldr	r2, [pc, #188]	; (80012c0 <__NVIC_SetPriority+0xd4>)
 8001204:	1dfb      	adds	r3, r7, #7
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	b25b      	sxtb	r3, r3
 800120a:	089b      	lsrs	r3, r3, #2
 800120c:	33c0      	adds	r3, #192	; 0xc0
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	589b      	ldr	r3, [r3, r2]
 8001212:	1dfa      	adds	r2, r7, #7
 8001214:	7812      	ldrb	r2, [r2, #0]
 8001216:	0011      	movs	r1, r2
 8001218:	2203      	movs	r2, #3
 800121a:	400a      	ands	r2, r1
 800121c:	00d2      	lsls	r2, r2, #3
 800121e:	21ff      	movs	r1, #255	; 0xff
 8001220:	4091      	lsls	r1, r2
 8001222:	000a      	movs	r2, r1
 8001224:	43d2      	mvns	r2, r2
 8001226:	401a      	ands	r2, r3
 8001228:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	019b      	lsls	r3, r3, #6
 800122e:	22ff      	movs	r2, #255	; 0xff
 8001230:	401a      	ands	r2, r3
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	0018      	movs	r0, r3
 8001238:	2303      	movs	r3, #3
 800123a:	4003      	ands	r3, r0
 800123c:	00db      	lsls	r3, r3, #3
 800123e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001240:	481f      	ldr	r0, [pc, #124]	; (80012c0 <__NVIC_SetPriority+0xd4>)
 8001242:	1dfb      	adds	r3, r7, #7
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	b25b      	sxtb	r3, r3
 8001248:	089b      	lsrs	r3, r3, #2
 800124a:	430a      	orrs	r2, r1
 800124c:	33c0      	adds	r3, #192	; 0xc0
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001252:	e031      	b.n	80012b8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001254:	4a1b      	ldr	r2, [pc, #108]	; (80012c4 <__NVIC_SetPriority+0xd8>)
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	0019      	movs	r1, r3
 800125c:	230f      	movs	r3, #15
 800125e:	400b      	ands	r3, r1
 8001260:	3b08      	subs	r3, #8
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	3306      	adds	r3, #6
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	18d3      	adds	r3, r2, r3
 800126a:	3304      	adds	r3, #4
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	1dfa      	adds	r2, r7, #7
 8001270:	7812      	ldrb	r2, [r2, #0]
 8001272:	0011      	movs	r1, r2
 8001274:	2203      	movs	r2, #3
 8001276:	400a      	ands	r2, r1
 8001278:	00d2      	lsls	r2, r2, #3
 800127a:	21ff      	movs	r1, #255	; 0xff
 800127c:	4091      	lsls	r1, r2
 800127e:	000a      	movs	r2, r1
 8001280:	43d2      	mvns	r2, r2
 8001282:	401a      	ands	r2, r3
 8001284:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	019b      	lsls	r3, r3, #6
 800128a:	22ff      	movs	r2, #255	; 0xff
 800128c:	401a      	ands	r2, r3
 800128e:	1dfb      	adds	r3, r7, #7
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	0018      	movs	r0, r3
 8001294:	2303      	movs	r3, #3
 8001296:	4003      	ands	r3, r0
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800129c:	4809      	ldr	r0, [pc, #36]	; (80012c4 <__NVIC_SetPriority+0xd8>)
 800129e:	1dfb      	adds	r3, r7, #7
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	001c      	movs	r4, r3
 80012a4:	230f      	movs	r3, #15
 80012a6:	4023      	ands	r3, r4
 80012a8:	3b08      	subs	r3, #8
 80012aa:	089b      	lsrs	r3, r3, #2
 80012ac:	430a      	orrs	r2, r1
 80012ae:	3306      	adds	r3, #6
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	18c3      	adds	r3, r0, r3
 80012b4:	3304      	adds	r3, #4
 80012b6:	601a      	str	r2, [r3, #0]
}
 80012b8:	46c0      	nop			; (mov r8, r8)
 80012ba:	46bd      	mov	sp, r7
 80012bc:	b003      	add	sp, #12
 80012be:	bd90      	pop	{r4, r7, pc}
 80012c0:	e000e100 	.word	0xe000e100
 80012c4:	e000ed00 	.word	0xe000ed00

080012c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	1e5a      	subs	r2, r3, #1
 80012d4:	2380      	movs	r3, #128	; 0x80
 80012d6:	045b      	lsls	r3, r3, #17
 80012d8:	429a      	cmp	r2, r3
 80012da:	d301      	bcc.n	80012e0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012dc:	2301      	movs	r3, #1
 80012de:	e010      	b.n	8001302 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012e0:	4b0a      	ldr	r3, [pc, #40]	; (800130c <SysTick_Config+0x44>)
 80012e2:	687a      	ldr	r2, [r7, #4]
 80012e4:	3a01      	subs	r2, #1
 80012e6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e8:	2301      	movs	r3, #1
 80012ea:	425b      	negs	r3, r3
 80012ec:	2103      	movs	r1, #3
 80012ee:	0018      	movs	r0, r3
 80012f0:	f7ff ff7c 	bl	80011ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f4:	4b05      	ldr	r3, [pc, #20]	; (800130c <SysTick_Config+0x44>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012fa:	4b04      	ldr	r3, [pc, #16]	; (800130c <SysTick_Config+0x44>)
 80012fc:	2207      	movs	r2, #7
 80012fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001300:	2300      	movs	r3, #0
}
 8001302:	0018      	movs	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	b002      	add	sp, #8
 8001308:	bd80      	pop	{r7, pc}
 800130a:	46c0      	nop			; (mov r8, r8)
 800130c:	e000e010 	.word	0xe000e010

08001310 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	60b9      	str	r1, [r7, #8]
 8001318:	607a      	str	r2, [r7, #4]
 800131a:	210f      	movs	r1, #15
 800131c:	187b      	adds	r3, r7, r1
 800131e:	1c02      	adds	r2, r0, #0
 8001320:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	187b      	adds	r3, r7, r1
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b25b      	sxtb	r3, r3
 800132a:	0011      	movs	r1, r2
 800132c:	0018      	movs	r0, r3
 800132e:	f7ff ff5d 	bl	80011ec <__NVIC_SetPriority>
}
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	46bd      	mov	sp, r7
 8001336:	b004      	add	sp, #16
 8001338:	bd80      	pop	{r7, pc}

0800133a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	0002      	movs	r2, r0
 8001342:	1dfb      	adds	r3, r7, #7
 8001344:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001346:	1dfb      	adds	r3, r7, #7
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	b25b      	sxtb	r3, r3
 800134c:	0018      	movs	r0, r3
 800134e:	f7ff ff33 	bl	80011b8 <__NVIC_EnableIRQ>
}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	46bd      	mov	sp, r7
 8001356:	b002      	add	sp, #8
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	0018      	movs	r0, r3
 8001366:	f7ff ffaf 	bl	80012c8 <SysTick_Config>
 800136a:	0003      	movs	r3, r0
}
 800136c:	0018      	movs	r0, r3
 800136e:	46bd      	mov	sp, r7
 8001370:	b002      	add	sp, #8
 8001372:	bd80      	pop	{r7, pc}

08001374 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e036      	b.n	80013f8 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2221      	movs	r2, #33	; 0x21
 800138e:	2102      	movs	r1, #2
 8001390:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	4a18      	ldr	r2, [pc, #96]	; (8001400 <HAL_DMA_Init+0x8c>)
 800139e:	4013      	ands	r3, r2
 80013a0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80013aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80013b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	69db      	ldr	r3, [r3, #28]
 80013c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80013ca:	68fa      	ldr	r2, [r7, #12]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	68fa      	ldr	r2, [r7, #12]
 80013d6:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	0018      	movs	r0, r3
 80013dc:	f000 f9d0 	bl	8001780 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2200      	movs	r2, #0
 80013e4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2221      	movs	r2, #33	; 0x21
 80013ea:	2101      	movs	r1, #1
 80013ec:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2220      	movs	r2, #32
 80013f2:	2100      	movs	r1, #0
 80013f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	0018      	movs	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	b004      	add	sp, #16
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	ffffc00f 	.word	0xffffc00f

08001404 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
 8001410:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001412:	2317      	movs	r3, #23
 8001414:	18fb      	adds	r3, r7, r3
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2220      	movs	r2, #32
 800141e:	5c9b      	ldrb	r3, [r3, r2]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d101      	bne.n	8001428 <HAL_DMA_Start_IT+0x24>
 8001424:	2302      	movs	r3, #2
 8001426:	e04f      	b.n	80014c8 <HAL_DMA_Start_IT+0xc4>
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2220      	movs	r2, #32
 800142c:	2101      	movs	r1, #1
 800142e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2221      	movs	r2, #33	; 0x21
 8001434:	5c9b      	ldrb	r3, [r3, r2]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	2b01      	cmp	r3, #1
 800143a:	d13a      	bne.n	80014b2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2221      	movs	r2, #33	; 0x21
 8001440:	2102      	movs	r1, #2
 8001442:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2200      	movs	r2, #0
 8001448:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2101      	movs	r1, #1
 8001456:	438a      	bics	r2, r1
 8001458:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	68b9      	ldr	r1, [r7, #8]
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f000 f960 	bl	8001726 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146a:	2b00      	cmp	r3, #0
 800146c:	d008      	beq.n	8001480 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	210e      	movs	r1, #14
 800147a:	430a      	orrs	r2, r1
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	e00f      	b.n	80014a0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	210a      	movs	r1, #10
 800148c:	430a      	orrs	r2, r1
 800148e:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2104      	movs	r1, #4
 800149c:	438a      	bics	r2, r1
 800149e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2101      	movs	r1, #1
 80014ac:	430a      	orrs	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	e007      	b.n	80014c2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2220      	movs	r2, #32
 80014b6:	2100      	movs	r1, #0
 80014b8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80014ba:	2317      	movs	r3, #23
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	2202      	movs	r2, #2
 80014c0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80014c2:	2317      	movs	r3, #23
 80014c4:	18fb      	adds	r3, r7, r3
 80014c6:	781b      	ldrb	r3, [r3, #0]
}
 80014c8:	0018      	movs	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b006      	add	sp, #24
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2221      	movs	r2, #33	; 0x21
 80014dc:	5c9b      	ldrb	r3, [r3, r2]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d008      	beq.n	80014f6 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2204      	movs	r2, #4
 80014e8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2220      	movs	r2, #32
 80014ee:	2100      	movs	r1, #0
 80014f0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80014f2:	2301      	movs	r3, #1
 80014f4:	e020      	b.n	8001538 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	210e      	movs	r1, #14
 8001502:	438a      	bics	r2, r1
 8001504:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2101      	movs	r1, #1
 8001512:	438a      	bics	r2, r1
 8001514:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800151e:	2101      	movs	r1, #1
 8001520:	4091      	lsls	r1, r2
 8001522:	000a      	movs	r2, r1
 8001524:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2221      	movs	r2, #33	; 0x21
 800152a:	2101      	movs	r1, #1
 800152c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2220      	movs	r2, #32
 8001532:	2100      	movs	r1, #0
 8001534:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001536:	2300      	movs	r3, #0
}
 8001538:	0018      	movs	r0, r3
 800153a:	46bd      	mov	sp, r7
 800153c:	b002      	add	sp, #8
 800153e:	bd80      	pop	{r7, pc}

08001540 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001548:	210f      	movs	r1, #15
 800154a:	187b      	adds	r3, r7, r1
 800154c:	2200      	movs	r2, #0
 800154e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2221      	movs	r2, #33	; 0x21
 8001554:	5c9b      	ldrb	r3, [r3, r2]
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d006      	beq.n	800156a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2204      	movs	r2, #4
 8001560:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001562:	187b      	adds	r3, r7, r1
 8001564:	2201      	movs	r2, #1
 8001566:	701a      	strb	r2, [r3, #0]
 8001568:	e028      	b.n	80015bc <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	210e      	movs	r1, #14
 8001576:	438a      	bics	r2, r1
 8001578:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2101      	movs	r1, #1
 8001586:	438a      	bics	r2, r1
 8001588:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001592:	2101      	movs	r1, #1
 8001594:	4091      	lsls	r1, r2
 8001596:	000a      	movs	r2, r1
 8001598:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2221      	movs	r2, #33	; 0x21
 800159e:	2101      	movs	r1, #1
 80015a0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2220      	movs	r2, #32
 80015a6:	2100      	movs	r1, #0
 80015a8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d004      	beq.n	80015bc <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	0010      	movs	r0, r2
 80015ba:	4798      	blx	r3
    }
  }
  return status;
 80015bc:	230f      	movs	r3, #15
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	781b      	ldrb	r3, [r3, #0]
}
 80015c2:	0018      	movs	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b004      	add	sp, #16
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b084      	sub	sp, #16
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	2204      	movs	r2, #4
 80015e8:	409a      	lsls	r2, r3
 80015ea:	0013      	movs	r3, r2
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	4013      	ands	r3, r2
 80015f0:	d024      	beq.n	800163c <HAL_DMA_IRQHandler+0x72>
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	2204      	movs	r2, #4
 80015f6:	4013      	ands	r3, r2
 80015f8:	d020      	beq.n	800163c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2220      	movs	r2, #32
 8001602:	4013      	ands	r3, r2
 8001604:	d107      	bne.n	8001616 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2104      	movs	r1, #4
 8001612:	438a      	bics	r2, r1
 8001614:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800161e:	2104      	movs	r1, #4
 8001620:	4091      	lsls	r1, r2
 8001622:	000a      	movs	r2, r1
 8001624:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800162a:	2b00      	cmp	r3, #0
 800162c:	d100      	bne.n	8001630 <HAL_DMA_IRQHandler+0x66>
 800162e:	e06a      	b.n	8001706 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001634:	687a      	ldr	r2, [r7, #4]
 8001636:	0010      	movs	r0, r2
 8001638:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800163a:	e064      	b.n	8001706 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	2202      	movs	r2, #2
 8001642:	409a      	lsls	r2, r3
 8001644:	0013      	movs	r3, r2
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	4013      	ands	r3, r2
 800164a:	d02b      	beq.n	80016a4 <HAL_DMA_IRQHandler+0xda>
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	2202      	movs	r2, #2
 8001650:	4013      	ands	r3, r2
 8001652:	d027      	beq.n	80016a4 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2220      	movs	r2, #32
 800165c:	4013      	ands	r3, r2
 800165e:	d10b      	bne.n	8001678 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	210a      	movs	r1, #10
 800166c:	438a      	bics	r2, r1
 800166e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2221      	movs	r2, #33	; 0x21
 8001674:	2101      	movs	r1, #1
 8001676:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001680:	2102      	movs	r1, #2
 8001682:	4091      	lsls	r1, r2
 8001684:	000a      	movs	r2, r1
 8001686:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2220      	movs	r2, #32
 800168c:	2100      	movs	r1, #0
 800168e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001694:	2b00      	cmp	r3, #0
 8001696:	d036      	beq.n	8001706 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	0010      	movs	r0, r2
 80016a0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80016a2:	e030      	b.n	8001706 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a8:	2208      	movs	r2, #8
 80016aa:	409a      	lsls	r2, r3
 80016ac:	0013      	movs	r3, r2
 80016ae:	68fa      	ldr	r2, [r7, #12]
 80016b0:	4013      	ands	r3, r2
 80016b2:	d028      	beq.n	8001706 <HAL_DMA_IRQHandler+0x13c>
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	2208      	movs	r2, #8
 80016b8:	4013      	ands	r3, r2
 80016ba:	d024      	beq.n	8001706 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	210e      	movs	r1, #14
 80016c8:	438a      	bics	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016d4:	2101      	movs	r1, #1
 80016d6:	4091      	lsls	r1, r2
 80016d8:	000a      	movs	r2, r1
 80016da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2201      	movs	r2, #1
 80016e0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2221      	movs	r2, #33	; 0x21
 80016e6:	2101      	movs	r1, #1
 80016e8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2220      	movs	r2, #32
 80016ee:	2100      	movs	r1, #0
 80016f0:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d005      	beq.n	8001706 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	0010      	movs	r0, r2
 8001702:	4798      	blx	r3
    }
  }
}
 8001704:	e7ff      	b.n	8001706 <HAL_DMA_IRQHandler+0x13c>
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	46bd      	mov	sp, r7
 800170a:	b004      	add	sp, #16
 800170c:	bd80      	pop	{r7, pc}

0800170e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2221      	movs	r2, #33	; 0x21
 800171a:	5c9b      	ldrb	r3, [r3, r2]
 800171c:	b2db      	uxtb	r3, r3
}
 800171e:	0018      	movs	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	b002      	add	sp, #8
 8001724:	bd80      	pop	{r7, pc}

08001726 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b084      	sub	sp, #16
 800172a:	af00      	add	r7, sp, #0
 800172c:	60f8      	str	r0, [r7, #12]
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800173c:	2101      	movs	r1, #1
 800173e:	4091      	lsls	r1, r2
 8001740:	000a      	movs	r2, r1
 8001742:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	683a      	ldr	r2, [r7, #0]
 800174a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2b10      	cmp	r3, #16
 8001752:	d108      	bne.n	8001766 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68ba      	ldr	r2, [r7, #8]
 8001762:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001764:	e007      	b.n	8001776 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	60da      	str	r2, [r3, #12]
}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	46bd      	mov	sp, r7
 800177a:	b004      	add	sp, #16
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a08      	ldr	r2, [pc, #32]	; (80017b0 <DMA_CalcBaseAndBitshift+0x30>)
 800178e:	4694      	mov	ip, r2
 8001790:	4463      	add	r3, ip
 8001792:	2114      	movs	r1, #20
 8001794:	0018      	movs	r0, r3
 8001796:	f7fe fcb7 	bl	8000108 <__udivsi3>
 800179a:	0003      	movs	r3, r0
 800179c:	009a      	lsls	r2, r3, #2
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a03      	ldr	r2, [pc, #12]	; (80017b4 <DMA_CalcBaseAndBitshift+0x34>)
 80017a6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80017a8:	46c0      	nop			; (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	b002      	add	sp, #8
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	bffdfff8 	.word	0xbffdfff8
 80017b4:	40020000 	.word	0x40020000

080017b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017c6:	e14f      	b.n	8001a68 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	2101      	movs	r1, #1
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	4091      	lsls	r1, r2
 80017d2:	000a      	movs	r2, r1
 80017d4:	4013      	ands	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d100      	bne.n	80017e0 <HAL_GPIO_Init+0x28>
 80017de:	e140      	b.n	8001a62 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	2203      	movs	r2, #3
 80017e6:	4013      	ands	r3, r2
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d005      	beq.n	80017f8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2203      	movs	r2, #3
 80017f2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d130      	bne.n	800185a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	2203      	movs	r2, #3
 8001804:	409a      	lsls	r2, r3
 8001806:	0013      	movs	r3, r2
 8001808:	43da      	mvns	r2, r3
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	4013      	ands	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	68da      	ldr	r2, [r3, #12]
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	409a      	lsls	r2, r3
 800181a:	0013      	movs	r3, r2
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4313      	orrs	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800182e:	2201      	movs	r2, #1
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	409a      	lsls	r2, r3
 8001834:	0013      	movs	r3, r2
 8001836:	43da      	mvns	r2, r3
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	091b      	lsrs	r3, r3, #4
 8001844:	2201      	movs	r2, #1
 8001846:	401a      	ands	r2, r3
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	409a      	lsls	r2, r3
 800184c:	0013      	movs	r3, r2
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2203      	movs	r2, #3
 8001860:	4013      	ands	r3, r2
 8001862:	2b03      	cmp	r3, #3
 8001864:	d017      	beq.n	8001896 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	2203      	movs	r2, #3
 8001872:	409a      	lsls	r2, r3
 8001874:	0013      	movs	r3, r2
 8001876:	43da      	mvns	r2, r3
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	4013      	ands	r3, r2
 800187c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	409a      	lsls	r2, r3
 8001888:	0013      	movs	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	4313      	orrs	r3, r2
 800188e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	2203      	movs	r2, #3
 800189c:	4013      	ands	r3, r2
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d123      	bne.n	80018ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	08da      	lsrs	r2, r3, #3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	3208      	adds	r2, #8
 80018aa:	0092      	lsls	r2, r2, #2
 80018ac:	58d3      	ldr	r3, [r2, r3]
 80018ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	2207      	movs	r2, #7
 80018b4:	4013      	ands	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	220f      	movs	r2, #15
 80018ba:	409a      	lsls	r2, r3
 80018bc:	0013      	movs	r3, r2
 80018be:	43da      	mvns	r2, r3
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	4013      	ands	r3, r2
 80018c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	691a      	ldr	r2, [r3, #16]
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	2107      	movs	r1, #7
 80018ce:	400b      	ands	r3, r1
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	409a      	lsls	r2, r3
 80018d4:	0013      	movs	r3, r2
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	4313      	orrs	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	08da      	lsrs	r2, r3, #3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	3208      	adds	r2, #8
 80018e4:	0092      	lsls	r2, r2, #2
 80018e6:	6939      	ldr	r1, [r7, #16]
 80018e8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	005b      	lsls	r3, r3, #1
 80018f4:	2203      	movs	r2, #3
 80018f6:	409a      	lsls	r2, r3
 80018f8:	0013      	movs	r3, r2
 80018fa:	43da      	mvns	r2, r3
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	4013      	ands	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2203      	movs	r2, #3
 8001908:	401a      	ands	r2, r3
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	409a      	lsls	r2, r3
 8001910:	0013      	movs	r3, r2
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	4313      	orrs	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	23c0      	movs	r3, #192	; 0xc0
 8001924:	029b      	lsls	r3, r3, #10
 8001926:	4013      	ands	r3, r2
 8001928:	d100      	bne.n	800192c <HAL_GPIO_Init+0x174>
 800192a:	e09a      	b.n	8001a62 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800192c:	4b54      	ldr	r3, [pc, #336]	; (8001a80 <HAL_GPIO_Init+0x2c8>)
 800192e:	699a      	ldr	r2, [r3, #24]
 8001930:	4b53      	ldr	r3, [pc, #332]	; (8001a80 <HAL_GPIO_Init+0x2c8>)
 8001932:	2101      	movs	r1, #1
 8001934:	430a      	orrs	r2, r1
 8001936:	619a      	str	r2, [r3, #24]
 8001938:	4b51      	ldr	r3, [pc, #324]	; (8001a80 <HAL_GPIO_Init+0x2c8>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	2201      	movs	r2, #1
 800193e:	4013      	ands	r3, r2
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001944:	4a4f      	ldr	r2, [pc, #316]	; (8001a84 <HAL_GPIO_Init+0x2cc>)
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	089b      	lsrs	r3, r3, #2
 800194a:	3302      	adds	r3, #2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	589b      	ldr	r3, [r3, r2]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	2203      	movs	r2, #3
 8001956:	4013      	ands	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	220f      	movs	r2, #15
 800195c:	409a      	lsls	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	43da      	mvns	r2, r3
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	4013      	ands	r3, r2
 8001966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	2390      	movs	r3, #144	; 0x90
 800196c:	05db      	lsls	r3, r3, #23
 800196e:	429a      	cmp	r2, r3
 8001970:	d013      	beq.n	800199a <HAL_GPIO_Init+0x1e2>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a44      	ldr	r2, [pc, #272]	; (8001a88 <HAL_GPIO_Init+0x2d0>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d00d      	beq.n	8001996 <HAL_GPIO_Init+0x1de>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a43      	ldr	r2, [pc, #268]	; (8001a8c <HAL_GPIO_Init+0x2d4>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d007      	beq.n	8001992 <HAL_GPIO_Init+0x1da>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a42      	ldr	r2, [pc, #264]	; (8001a90 <HAL_GPIO_Init+0x2d8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d101      	bne.n	800198e <HAL_GPIO_Init+0x1d6>
 800198a:	2303      	movs	r3, #3
 800198c:	e006      	b.n	800199c <HAL_GPIO_Init+0x1e4>
 800198e:	2305      	movs	r3, #5
 8001990:	e004      	b.n	800199c <HAL_GPIO_Init+0x1e4>
 8001992:	2302      	movs	r3, #2
 8001994:	e002      	b.n	800199c <HAL_GPIO_Init+0x1e4>
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <HAL_GPIO_Init+0x1e4>
 800199a:	2300      	movs	r3, #0
 800199c:	697a      	ldr	r2, [r7, #20]
 800199e:	2103      	movs	r1, #3
 80019a0:	400a      	ands	r2, r1
 80019a2:	0092      	lsls	r2, r2, #2
 80019a4:	4093      	lsls	r3, r2
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80019ac:	4935      	ldr	r1, [pc, #212]	; (8001a84 <HAL_GPIO_Init+0x2cc>)
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	089b      	lsrs	r3, r3, #2
 80019b2:	3302      	adds	r3, #2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ba:	4b36      	ldr	r3, [pc, #216]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	43da      	mvns	r2, r3
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	4013      	ands	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685a      	ldr	r2, [r3, #4]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	035b      	lsls	r3, r3, #13
 80019d2:	4013      	ands	r3, r2
 80019d4:	d003      	beq.n	80019de <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	4313      	orrs	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80019de:	4b2d      	ldr	r3, [pc, #180]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80019e4:	4b2b      	ldr	r3, [pc, #172]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	43da      	mvns	r2, r3
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	039b      	lsls	r3, r3, #14
 80019fc:	4013      	ands	r3, r2
 80019fe:	d003      	beq.n	8001a08 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a08:	4b22      	ldr	r3, [pc, #136]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001a0e:	4b21      	ldr	r3, [pc, #132]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	43da      	mvns	r2, r3
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685a      	ldr	r2, [r3, #4]
 8001a22:	2380      	movs	r3, #128	; 0x80
 8001a24:	029b      	lsls	r3, r3, #10
 8001a26:	4013      	ands	r3, r2
 8001a28:	d003      	beq.n	8001a32 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a32:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001a38:	4b16      	ldr	r3, [pc, #88]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	43da      	mvns	r2, r3
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4013      	ands	r3, r2
 8001a46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	2380      	movs	r3, #128	; 0x80
 8001a4e:	025b      	lsls	r3, r3, #9
 8001a50:	4013      	ands	r3, r2
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a5c:	4b0d      	ldr	r3, [pc, #52]	; (8001a94 <HAL_GPIO_Init+0x2dc>)
 8001a5e:	693a      	ldr	r2, [r7, #16]
 8001a60:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	3301      	adds	r3, #1
 8001a66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	40da      	lsrs	r2, r3
 8001a70:	1e13      	subs	r3, r2, #0
 8001a72:	d000      	beq.n	8001a76 <HAL_GPIO_Init+0x2be>
 8001a74:	e6a8      	b.n	80017c8 <HAL_GPIO_Init+0x10>
  } 
}
 8001a76:	46c0      	nop			; (mov r8, r8)
 8001a78:	46c0      	nop			; (mov r8, r8)
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	b006      	add	sp, #24
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40010000 	.word	0x40010000
 8001a88:	48000400 	.word	0x48000400
 8001a8c:	48000800 	.word	0x48000800
 8001a90:	48000c00 	.word	0x48000c00
 8001a94:	40010400 	.word	0x40010400

08001a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	0008      	movs	r0, r1
 8001aa2:	0011      	movs	r1, r2
 8001aa4:	1cbb      	adds	r3, r7, #2
 8001aa6:	1c02      	adds	r2, r0, #0
 8001aa8:	801a      	strh	r2, [r3, #0]
 8001aaa:	1c7b      	adds	r3, r7, #1
 8001aac:	1c0a      	adds	r2, r1, #0
 8001aae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ab0:	1c7b      	adds	r3, r7, #1
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d004      	beq.n	8001ac2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ab8:	1cbb      	adds	r3, r7, #2
 8001aba:	881a      	ldrh	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ac0:	e003      	b.n	8001aca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ac2:	1cbb      	adds	r3, r7, #2
 8001ac4:	881a      	ldrh	r2, [r3, #0]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001aca:	46c0      	nop			; (mov r8, r8)
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b002      	add	sp, #8
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e082      	b.n	8001bec <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2241      	movs	r2, #65	; 0x41
 8001aea:	5c9b      	ldrb	r3, [r3, r2]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d107      	bne.n	8001b02 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2240      	movs	r2, #64	; 0x40
 8001af6:	2100      	movs	r1, #0
 8001af8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff f923 	bl	8000d48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2241      	movs	r2, #65	; 0x41
 8001b06:	2124      	movs	r1, #36	; 0x24
 8001b08:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2101      	movs	r1, #1
 8001b16:	438a      	bics	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4934      	ldr	r1, [pc, #208]	; (8001bf4 <HAL_I2C_Init+0x120>)
 8001b24:	400a      	ands	r2, r1
 8001b26:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4931      	ldr	r1, [pc, #196]	; (8001bf8 <HAL_I2C_Init+0x124>)
 8001b34:	400a      	ands	r2, r1
 8001b36:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d108      	bne.n	8001b52 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2180      	movs	r1, #128	; 0x80
 8001b4a:	0209      	lsls	r1, r1, #8
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	609a      	str	r2, [r3, #8]
 8001b50:	e007      	b.n	8001b62 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	689a      	ldr	r2, [r3, #8]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2184      	movs	r1, #132	; 0x84
 8001b5c:	0209      	lsls	r1, r1, #8
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d104      	bne.n	8001b74 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2280      	movs	r2, #128	; 0x80
 8001b70:	0112      	lsls	r2, r2, #4
 8001b72:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	491f      	ldr	r1, [pc, #124]	; (8001bfc <HAL_I2C_Init+0x128>)
 8001b80:	430a      	orrs	r2, r1
 8001b82:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68da      	ldr	r2, [r3, #12]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	491a      	ldr	r1, [pc, #104]	; (8001bf8 <HAL_I2C_Init+0x124>)
 8001b90:	400a      	ands	r2, r1
 8001b92:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	691a      	ldr	r2, [r3, #16]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	695b      	ldr	r3, [r3, #20]
 8001b9c:	431a      	orrs	r2, r3
 8001b9e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	430a      	orrs	r2, r1
 8001bac:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	69d9      	ldr	r1, [r3, #28]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1a      	ldr	r2, [r3, #32]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2101      	movs	r1, #1
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2241      	movs	r2, #65	; 0x41
 8001bd8:	2120      	movs	r1, #32
 8001bda:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2242      	movs	r2, #66	; 0x42
 8001be6:	2100      	movs	r1, #0
 8001be8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	0018      	movs	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b002      	add	sp, #8
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	f0ffffff 	.word	0xf0ffffff
 8001bf8:	ffff7fff 	.word	0xffff7fff
 8001bfc:	02008000 	.word	0x02008000

08001c00 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8001c00:	b5b0      	push	{r4, r5, r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	0008      	movs	r0, r1
 8001c0a:	607a      	str	r2, [r7, #4]
 8001c0c:	0019      	movs	r1, r3
 8001c0e:	230a      	movs	r3, #10
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	1c02      	adds	r2, r0, #0
 8001c14:	801a      	strh	r2, [r3, #0]
 8001c16:	2308      	movs	r3, #8
 8001c18:	18fb      	adds	r3, r7, r3
 8001c1a:	1c0a      	adds	r2, r1, #0
 8001c1c:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2241      	movs	r2, #65	; 0x41
 8001c22:	5c9b      	ldrb	r3, [r3, r2]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b20      	cmp	r3, #32
 8001c28:	d000      	beq.n	8001c2c <HAL_I2C_Master_Transmit_DMA+0x2c>
 8001c2a:	e0dd      	b.n	8001de8 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	699a      	ldr	r2, [r3, #24]
 8001c32:	2380      	movs	r3, #128	; 0x80
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	401a      	ands	r2, r3
 8001c38:	2380      	movs	r3, #128	; 0x80
 8001c3a:	021b      	lsls	r3, r3, #8
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d101      	bne.n	8001c44 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8001c40:	2302      	movs	r3, #2
 8001c42:	e0d2      	b.n	8001dea <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2240      	movs	r2, #64	; 0x40
 8001c48:	5c9b      	ldrb	r3, [r3, r2]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d101      	bne.n	8001c52 <HAL_I2C_Master_Transmit_DMA+0x52>
 8001c4e:	2302      	movs	r3, #2
 8001c50:	e0cb      	b.n	8001dea <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2240      	movs	r2, #64	; 0x40
 8001c56:	2101      	movs	r1, #1
 8001c58:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2241      	movs	r2, #65	; 0x41
 8001c5e:	2121      	movs	r1, #33	; 0x21
 8001c60:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2242      	movs	r2, #66	; 0x42
 8001c66:	2110      	movs	r1, #16
 8001c68:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2208      	movs	r2, #8
 8001c7a:	18ba      	adds	r2, r7, r2
 8001c7c:	8812      	ldrh	r2, [r2, #0]
 8001c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4a5c      	ldr	r2, [pc, #368]	; (8001df4 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8001c84:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4a5b      	ldr	r2, [pc, #364]	; (8001df8 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8001c8a:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	2bff      	cmp	r3, #255	; 0xff
 8001c94:	d906      	bls.n	8001ca4 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	22ff      	movs	r2, #255	; 0xff
 8001c9a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001c9c:	2380      	movs	r3, #128	; 0x80
 8001c9e:	045b      	lsls	r3, r3, #17
 8001ca0:	617b      	str	r3, [r7, #20]
 8001ca2:	e007      	b.n	8001cb4 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	049b      	lsls	r3, r3, #18
 8001cb2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d100      	bne.n	8001cbe <HAL_I2C_Master_Transmit_DMA+0xbe>
 8001cbc:	e078      	b.n	8001db0 <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d023      	beq.n	8001d0e <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cca:	4a4c      	ldr	r2, [pc, #304]	; (8001dfc <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8001ccc:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cd2:	4a4b      	ldr	r2, [pc, #300]	; (8001e00 <HAL_I2C_Master_Transmit_DMA+0x200>)
 8001cd4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cda:	2200      	movs	r2, #0
 8001cdc:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	3328      	adds	r3, #40	; 0x28
 8001cf2:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8001cf8:	2513      	movs	r5, #19
 8001cfa:	197c      	adds	r4, r7, r5
 8001cfc:	f7ff fb82 	bl	8001404 <HAL_DMA_Start_IT>
 8001d00:	0003      	movs	r3, r0
 8001d02:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8001d04:	197b      	adds	r3, r7, r5
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d13d      	bne.n	8001d88 <HAL_I2C_Master_Transmit_DMA+0x188>
 8001d0c:	e013      	b.n	8001d36 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2241      	movs	r2, #65	; 0x41
 8001d12:	2120      	movs	r1, #32
 8001d14:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2242      	movs	r2, #66	; 0x42
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d22:	2280      	movs	r2, #128	; 0x80
 8001d24:	431a      	orrs	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2240      	movs	r2, #64	; 0x40
 8001d2e:	2100      	movs	r1, #0
 8001d30:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e059      	b.n	8001dea <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	697c      	ldr	r4, [r7, #20]
 8001d3e:	230a      	movs	r3, #10
 8001d40:	18fb      	adds	r3, r7, r3
 8001d42:	8819      	ldrh	r1, [r3, #0]
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	4b2f      	ldr	r3, [pc, #188]	; (8001e04 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	0023      	movs	r3, r4
 8001d4c:	f001 fc1c 	bl	8003588 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	2240      	movs	r2, #64	; 0x40
 8001d66:	2100      	movs	r1, #0
 8001d68:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2110      	movs	r1, #16
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f001 fc44 	bl	80035fc <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2180      	movs	r1, #128	; 0x80
 8001d80:	01c9      	lsls	r1, r1, #7
 8001d82:	430a      	orrs	r2, r1
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	e02d      	b.n	8001de4 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2241      	movs	r2, #65	; 0x41
 8001d8c:	2120      	movs	r1, #32
 8001d8e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2242      	movs	r2, #66	; 0x42
 8001d94:	2100      	movs	r1, #0
 8001d96:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9c:	2210      	movs	r2, #16
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2240      	movs	r2, #64	; 0x40
 8001da8:	2100      	movs	r1, #0
 8001daa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e01c      	b.n	8001dea <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4a15      	ldr	r2, [pc, #84]	; (8001e08 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8001db4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	2380      	movs	r3, #128	; 0x80
 8001dbe:	049c      	lsls	r4, r3, #18
 8001dc0:	230a      	movs	r3, #10
 8001dc2:	18fb      	adds	r3, r7, r3
 8001dc4:	8819      	ldrh	r1, [r3, #0]
 8001dc6:	68f8      	ldr	r0, [r7, #12]
 8001dc8:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	0023      	movs	r3, r4
 8001dce:	f001 fbdb 	bl	8003588 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2240      	movs	r2, #64	; 0x40
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2101      	movs	r1, #1
 8001dde:	0018      	movs	r0, r3
 8001de0:	f001 fc0c 	bl	80035fc <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8001de4:	2300      	movs	r3, #0
 8001de6:	e000      	b.n	8001dea <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001de8:	2302      	movs	r3, #2
  }
}
 8001dea:	0018      	movs	r0, r3
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b006      	add	sp, #24
 8001df0:	bdb0      	pop	{r4, r5, r7, pc}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	ffff0000 	.word	0xffff0000
 8001df8:	08002441 	.word	0x08002441
 8001dfc:	08003479 	.word	0x08003479
 8001e00:	08003519 	.word	0x08003519
 8001e04:	80002000 	.word	0x80002000
 8001e08:	08001f95 	.word	0x08001f95

08001e0c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d005      	beq.n	8001e38 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e30:	68ba      	ldr	r2, [r7, #8]
 8001e32:	68f9      	ldr	r1, [r7, #12]
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	4798      	blx	r3
  }
}
 8001e38:	46c0      	nop			; (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b004      	add	sp, #16
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	0a1b      	lsrs	r3, r3, #8
 8001e5c:	001a      	movs	r2, r3
 8001e5e:	2301      	movs	r3, #1
 8001e60:	4013      	ands	r3, r2
 8001e62:	d010      	beq.n	8001e86 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	09db      	lsrs	r3, r3, #7
 8001e68:	001a      	movs	r2, r3
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001e6e:	d00a      	beq.n	8001e86 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e74:	2201      	movs	r2, #1
 8001e76:	431a      	orrs	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2280      	movs	r2, #128	; 0x80
 8001e82:	0052      	lsls	r2, r2, #1
 8001e84:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	0a9b      	lsrs	r3, r3, #10
 8001e8a:	001a      	movs	r2, r3
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d010      	beq.n	8001eb4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	09db      	lsrs	r3, r3, #7
 8001e96:	001a      	movs	r2, r3
 8001e98:	2301      	movs	r3, #1
 8001e9a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001e9c:	d00a      	beq.n	8001eb4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	2208      	movs	r2, #8
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	00d2      	lsls	r2, r2, #3
 8001eb2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	0a5b      	lsrs	r3, r3, #9
 8001eb8:	001a      	movs	r2, r3
 8001eba:	2301      	movs	r3, #1
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d010      	beq.n	8001ee2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	09db      	lsrs	r3, r3, #7
 8001ec4:	001a      	movs	r2, r3
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001eca:	d00a      	beq.n	8001ee2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2280      	movs	r2, #128	; 0x80
 8001ede:	0092      	lsls	r2, r2, #2
 8001ee0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	220b      	movs	r2, #11
 8001eec:	4013      	ands	r3, r2
 8001eee:	d005      	beq.n	8001efc <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8001ef0:	68fa      	ldr	r2, [r7, #12]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	0011      	movs	r1, r2
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	f001 f970 	bl	80031dc <I2C_ITError>
  }
}
 8001efc:	46c0      	nop			; (mov r8, r8)
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b006      	add	sp, #24
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001f0c:	46c0      	nop			; (mov r8, r8)
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	b002      	add	sp, #8
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001f1c:	46c0      	nop			; (mov r8, r8)
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b002      	add	sp, #8
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001f2c:	46c0      	nop			; (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b002      	add	sp, #8
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	0008      	movs	r0, r1
 8001f3e:	0011      	movs	r1, r2
 8001f40:	1cfb      	adds	r3, r7, #3
 8001f42:	1c02      	adds	r2, r0, #0
 8001f44:	701a      	strb	r2, [r3, #0]
 8001f46:	003b      	movs	r3, r7
 8001f48:	1c0a      	adds	r2, r1, #0
 8001f4a:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001f4c:	46c0      	nop			; (mov r8, r8)
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	b002      	add	sp, #8
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001f5c:	46c0      	nop			; (mov r8, r8)
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	b002      	add	sp, #8
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8001f6c:	46c0      	nop			; (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b002      	add	sp, #8
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001f7c:	46c0      	nop			; (mov r8, r8)
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	b002      	add	sp, #8
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001f8c:	46c0      	nop			; (mov r8, r8)
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	b002      	add	sp, #8
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b089      	sub	sp, #36	; 0x24
 8001f98:	af02      	add	r7, sp, #8
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2240      	movs	r2, #64	; 0x40
 8001fa8:	5c9b      	ldrb	r3, [r3, r2]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d101      	bne.n	8001fb2 <I2C_Master_ISR_IT+0x1e>
 8001fae:	2302      	movs	r3, #2
 8001fb0:	e12b      	b.n	800220a <I2C_Master_ISR_IT+0x276>
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2240      	movs	r2, #64	; 0x40
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	091b      	lsrs	r3, r3, #4
 8001fbe:	001a      	movs	r2, r3
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d014      	beq.n	8001ff0 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	091b      	lsrs	r3, r3, #4
 8001fca:	001a      	movs	r2, r3
 8001fcc:	2301      	movs	r3, #1
 8001fce:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001fd0:	d00e      	beq.n	8001ff0 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2210      	movs	r2, #16
 8001fd8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	2204      	movs	r2, #4
 8001fe0:	431a      	orrs	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f001 fa22 	bl	8003432 <I2C_Flush_TXDR>
 8001fee:	e0f5      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	089b      	lsrs	r3, r3, #2
 8001ff4:	001a      	movs	r2, r3
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d023      	beq.n	8002044 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	089b      	lsrs	r3, r3, #2
 8002000:	001a      	movs	r2, r3
 8002002:	2301      	movs	r3, #1
 8002004:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002006:	d01d      	beq.n	8002044 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	2204      	movs	r2, #4
 800200c:	4393      	bics	r3, r2
 800200e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800202c:	3b01      	subs	r3, #1
 800202e:	b29a      	uxth	r2, r3
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002038:	b29b      	uxth	r3, r3
 800203a:	3b01      	subs	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002042:	e0cb      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	085b      	lsrs	r3, r3, #1
 8002048:	001a      	movs	r2, r3
 800204a:	2301      	movs	r3, #1
 800204c:	4013      	ands	r3, r2
 800204e:	d01e      	beq.n	800208e <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	085b      	lsrs	r3, r3, #1
 8002054:	001a      	movs	r2, r3
 8002056:	2301      	movs	r3, #1
 8002058:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800205a:	d018      	beq.n	800208e <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	781a      	ldrb	r2, [r3, #0]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206c:	1c5a      	adds	r2, r3, #1
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002076:	3b01      	subs	r3, #1
 8002078:	b29a      	uxth	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002082:	b29b      	uxth	r3, r3
 8002084:	3b01      	subs	r3, #1
 8002086:	b29a      	uxth	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800208c:	e0a6      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	09db      	lsrs	r3, r3, #7
 8002092:	001a      	movs	r2, r3
 8002094:	2301      	movs	r3, #1
 8002096:	4013      	ands	r3, r2
 8002098:	d100      	bne.n	800209c <I2C_Master_ISR_IT+0x108>
 800209a:	e06b      	b.n	8002174 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	099b      	lsrs	r3, r3, #6
 80020a0:	001a      	movs	r2, r3
 80020a2:	2301      	movs	r3, #1
 80020a4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80020a6:	d065      	beq.n	8002174 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d04a      	beq.n	8002148 <I2C_Master_ISR_IT+0x1b4>
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d146      	bne.n	8002148 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	b29a      	uxth	r2, r3
 80020c2:	2112      	movs	r1, #18
 80020c4:	187b      	adds	r3, r7, r1
 80020c6:	0592      	lsls	r2, r2, #22
 80020c8:	0d92      	lsrs	r2, r2, #22
 80020ca:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	2bff      	cmp	r3, #255	; 0xff
 80020d4:	d910      	bls.n	80020f8 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	22ff      	movs	r2, #255	; 0xff
 80020da:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e0:	b2da      	uxtb	r2, r3
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	045c      	lsls	r4, r3, #17
 80020e6:	187b      	adds	r3, r7, r1
 80020e8:	8819      	ldrh	r1, [r3, #0]
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	2300      	movs	r3, #0
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	0023      	movs	r3, r4
 80020f2:	f001 fa49 	bl	8003588 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020f6:	e03c      	b.n	8002172 <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002106:	4a43      	ldr	r2, [pc, #268]	; (8002214 <I2C_Master_ISR_IT+0x280>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d00e      	beq.n	800212a <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002110:	b2da      	uxtb	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8002116:	2312      	movs	r3, #18
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	8819      	ldrh	r1, [r3, #0]
 800211c:	68f8      	ldr	r0, [r7, #12]
 800211e:	2300      	movs	r3, #0
 8002120:	9300      	str	r3, [sp, #0]
 8002122:	0023      	movs	r3, r4
 8002124:	f001 fa30 	bl	8003588 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002128:	e023      	b.n	8002172 <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800212e:	b2da      	uxtb	r2, r3
 8002130:	2380      	movs	r3, #128	; 0x80
 8002132:	049c      	lsls	r4, r3, #18
 8002134:	2312      	movs	r3, #18
 8002136:	18fb      	adds	r3, r7, r3
 8002138:	8819      	ldrh	r1, [r3, #0]
 800213a:	68f8      	ldr	r0, [r7, #12]
 800213c:	2300      	movs	r3, #0
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	0023      	movs	r3, r4
 8002142:	f001 fa21 	bl	8003588 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002146:	e014      	b.n	8002172 <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	2380      	movs	r3, #128	; 0x80
 8002150:	049b      	lsls	r3, r3, #18
 8002152:	401a      	ands	r2, r3
 8002154:	2380      	movs	r3, #128	; 0x80
 8002156:	049b      	lsls	r3, r3, #18
 8002158:	429a      	cmp	r2, r3
 800215a:	d004      	beq.n	8002166 <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	0018      	movs	r0, r3
 8002160:	f000 fd44 	bl	8002bec <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002164:	e03a      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2140      	movs	r1, #64	; 0x40
 800216a:	0018      	movs	r0, r3
 800216c:	f001 f836 	bl	80031dc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002170:	e034      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
 8002172:	e033      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	099b      	lsrs	r3, r3, #6
 8002178:	001a      	movs	r2, r3
 800217a:	2301      	movs	r3, #1
 800217c:	4013      	ands	r3, r2
 800217e:	d02d      	beq.n	80021dc <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	099b      	lsrs	r3, r3, #6
 8002184:	001a      	movs	r2, r3
 8002186:	2301      	movs	r3, #1
 8002188:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800218a:	d027      	beq.n	80021dc <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002190:	b29b      	uxth	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d11d      	bne.n	80021d2 <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	685a      	ldr	r2, [r3, #4]
 800219c:	2380      	movs	r3, #128	; 0x80
 800219e:	049b      	lsls	r3, r3, #18
 80021a0:	401a      	ands	r2, r3
 80021a2:	2380      	movs	r3, #128	; 0x80
 80021a4:	049b      	lsls	r3, r3, #18
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d018      	beq.n	80021dc <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ae:	4a19      	ldr	r2, [pc, #100]	; (8002214 <I2C_Master_ISR_IT+0x280>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d109      	bne.n	80021c8 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2180      	movs	r1, #128	; 0x80
 80021c0:	01c9      	lsls	r1, r1, #7
 80021c2:	430a      	orrs	r2, r1
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	e009      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	0018      	movs	r0, r3
 80021cc:	f000 fd0e 	bl	8002bec <I2C_ITMasterSeqCplt>
 80021d0:	e004      	b.n	80021dc <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2140      	movs	r1, #64	; 0x40
 80021d6:	0018      	movs	r0, r3
 80021d8:	f001 f800 	bl	80031dc <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	095b      	lsrs	r3, r3, #5
 80021e0:	001a      	movs	r2, r3
 80021e2:	2301      	movs	r3, #1
 80021e4:	4013      	ands	r3, r2
 80021e6:	d00b      	beq.n	8002200 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	095b      	lsrs	r3, r3, #5
 80021ec:	001a      	movs	r2, r3
 80021ee:	2301      	movs	r3, #1
 80021f0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80021f2:	d005      	beq.n	8002200 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80021f4:	697a      	ldr	r2, [r7, #20]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	0011      	movs	r1, r2
 80021fa:	0018      	movs	r0, r3
 80021fc:	f000 fd9e 	bl	8002d3c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2240      	movs	r2, #64	; 0x40
 8002204:	2100      	movs	r1, #0
 8002206:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	0018      	movs	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	b007      	add	sp, #28
 8002210:	bd90      	pop	{r4, r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	ffff0000 	.word	0xffff0000

08002218 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002228:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2240      	movs	r2, #64	; 0x40
 8002232:	5c9b      	ldrb	r3, [r3, r2]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <I2C_Slave_ISR_IT+0x24>
 8002238:	2302      	movs	r3, #2
 800223a:	e0fa      	b.n	8002432 <I2C_Slave_ISR_IT+0x21a>
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2240      	movs	r2, #64	; 0x40
 8002240:	2101      	movs	r1, #1
 8002242:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	001a      	movs	r2, r3
 800224a:	2301      	movs	r3, #1
 800224c:	4013      	ands	r3, r2
 800224e:	d00b      	beq.n	8002268 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	095b      	lsrs	r3, r3, #5
 8002254:	001a      	movs	r2, r3
 8002256:	2301      	movs	r3, #1
 8002258:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800225a:	d005      	beq.n	8002268 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800225c:	693a      	ldr	r2, [r7, #16]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	0011      	movs	r1, r2
 8002262:	0018      	movs	r0, r3
 8002264:	f000 fe3c 	bl	8002ee0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	091b      	lsrs	r3, r3, #4
 800226c:	001a      	movs	r2, r3
 800226e:	2301      	movs	r3, #1
 8002270:	4013      	ands	r3, r2
 8002272:	d054      	beq.n	800231e <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	091b      	lsrs	r3, r3, #4
 8002278:	001a      	movs	r2, r3
 800227a:	2301      	movs	r3, #1
 800227c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800227e:	d04e      	beq.n	800231e <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002284:	b29b      	uxth	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d12d      	bne.n	80022e6 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2241      	movs	r2, #65	; 0x41
 800228e:	5c9b      	ldrb	r3, [r3, r2]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b28      	cmp	r3, #40	; 0x28
 8002294:	d10b      	bne.n	80022ae <I2C_Slave_ISR_IT+0x96>
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	049b      	lsls	r3, r3, #18
 800229c:	429a      	cmp	r2, r3
 800229e:	d106      	bne.n	80022ae <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	0011      	movs	r1, r2
 80022a6:	0018      	movs	r0, r3
 80022a8:	f000 ff3e 	bl	8003128 <I2C_ITListenCplt>
 80022ac:	e036      	b.n	800231c <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2241      	movs	r2, #65	; 0x41
 80022b2:	5c9b      	ldrb	r3, [r3, r2]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b29      	cmp	r3, #41	; 0x29
 80022b8:	d110      	bne.n	80022dc <I2C_Slave_ISR_IT+0xc4>
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	4a5f      	ldr	r2, [pc, #380]	; (800243c <I2C_Slave_ISR_IT+0x224>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d00c      	beq.n	80022dc <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2210      	movs	r2, #16
 80022c8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	0018      	movs	r0, r3
 80022ce:	f001 f8b0 	bl	8003432 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	0018      	movs	r0, r3
 80022d6:	f000 fccb 	bl	8002c70 <I2C_ITSlaveSeqCplt>
 80022da:	e01f      	b.n	800231c <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2210      	movs	r2, #16
 80022e2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80022e4:	e09d      	b.n	8002422 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2210      	movs	r2, #16
 80022ec:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f2:	2204      	movs	r2, #4
 80022f4:	431a      	orrs	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <I2C_Slave_ISR_IT+0xf4>
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	045b      	lsls	r3, r3, #17
 8002306:	429a      	cmp	r2, r3
 8002308:	d000      	beq.n	800230c <I2C_Slave_ISR_IT+0xf4>
 800230a:	e08a      	b.n	8002422 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	0011      	movs	r1, r2
 8002314:	0018      	movs	r0, r3
 8002316:	f000 ff61 	bl	80031dc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800231a:	e082      	b.n	8002422 <I2C_Slave_ISR_IT+0x20a>
 800231c:	e081      	b.n	8002422 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	001a      	movs	r2, r3
 8002324:	2301      	movs	r3, #1
 8002326:	4013      	ands	r3, r2
 8002328:	d031      	beq.n	800238e <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	089b      	lsrs	r3, r3, #2
 800232e:	001a      	movs	r2, r3
 8002330:	2301      	movs	r3, #1
 8002332:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002334:	d02b      	beq.n	800238e <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800233a:	b29b      	uxth	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d018      	beq.n	8002372 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234a:	b2d2      	uxtb	r2, r2
 800234c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800235c:	3b01      	subs	r3, #1
 800235e:	b29a      	uxth	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002368:	b29b      	uxth	r3, r3
 800236a:	3b01      	subs	r3, #1
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002376:	b29b      	uxth	r3, r3
 8002378:	2b00      	cmp	r3, #0
 800237a:	d154      	bne.n	8002426 <I2C_Slave_ISR_IT+0x20e>
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	4a2f      	ldr	r2, [pc, #188]	; (800243c <I2C_Slave_ISR_IT+0x224>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d050      	beq.n	8002426 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	0018      	movs	r0, r3
 8002388:	f000 fc72 	bl	8002c70 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800238c:	e04b      	b.n	8002426 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	08db      	lsrs	r3, r3, #3
 8002392:	001a      	movs	r2, r3
 8002394:	2301      	movs	r3, #1
 8002396:	4013      	ands	r3, r2
 8002398:	d00c      	beq.n	80023b4 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	08db      	lsrs	r3, r3, #3
 800239e:	001a      	movs	r2, r3
 80023a0:	2301      	movs	r3, #1
 80023a2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80023a4:	d006      	beq.n	80023b4 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	0011      	movs	r1, r2
 80023ac:	0018      	movs	r0, r3
 80023ae:	f000 fb79 	bl	8002aa4 <I2C_ITAddrCplt>
 80023b2:	e039      	b.n	8002428 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	085b      	lsrs	r3, r3, #1
 80023b8:	001a      	movs	r2, r3
 80023ba:	2301      	movs	r3, #1
 80023bc:	4013      	ands	r3, r2
 80023be:	d033      	beq.n	8002428 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	085b      	lsrs	r3, r3, #1
 80023c4:	001a      	movs	r2, r3
 80023c6:	2301      	movs	r3, #1
 80023c8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80023ca:	d02d      	beq.n	8002428 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d018      	beq.n	8002408 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	781a      	ldrb	r2, [r3, #0]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e6:	1c5a      	adds	r2, r3, #1
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	3b01      	subs	r3, #1
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023fe:	3b01      	subs	r3, #1
 8002400:	b29a      	uxth	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	851a      	strh	r2, [r3, #40]	; 0x28
 8002406:	e00f      	b.n	8002428 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	2380      	movs	r3, #128	; 0x80
 800240c:	045b      	lsls	r3, r3, #17
 800240e:	429a      	cmp	r2, r3
 8002410:	d002      	beq.n	8002418 <I2C_Slave_ISR_IT+0x200>
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d107      	bne.n	8002428 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	0018      	movs	r0, r3
 800241c:	f000 fc28 	bl	8002c70 <I2C_ITSlaveSeqCplt>
 8002420:	e002      	b.n	8002428 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 8002422:	46c0      	nop			; (mov r8, r8)
 8002424:	e000      	b.n	8002428 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 8002426:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2240      	movs	r2, #64	; 0x40
 800242c:	2100      	movs	r1, #0
 800242e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	0018      	movs	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	b006      	add	sp, #24
 8002438:	bd80      	pop	{r7, pc}
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	ffff0000 	.word	0xffff0000

08002440 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8002440:	b590      	push	{r4, r7, lr}
 8002442:	b089      	sub	sp, #36	; 0x24
 8002444:	af02      	add	r7, sp, #8
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2240      	movs	r2, #64	; 0x40
 8002450:	5c9b      	ldrb	r3, [r3, r2]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d101      	bne.n	800245a <I2C_Master_ISR_DMA+0x1a>
 8002456:	2302      	movs	r3, #2
 8002458:	e0f7      	b.n	800264a <I2C_Master_ISR_DMA+0x20a>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2240      	movs	r2, #64	; 0x40
 800245e:	2101      	movs	r1, #1
 8002460:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	091b      	lsrs	r3, r3, #4
 8002466:	001a      	movs	r2, r3
 8002468:	2301      	movs	r3, #1
 800246a:	4013      	ands	r3, r2
 800246c:	d019      	beq.n	80024a2 <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	091b      	lsrs	r3, r3, #4
 8002472:	001a      	movs	r2, r3
 8002474:	2301      	movs	r3, #1
 8002476:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002478:	d013      	beq.n	80024a2 <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2210      	movs	r2, #16
 8002480:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002486:	2204      	movs	r2, #4
 8002488:	431a      	orrs	r2, r3
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2120      	movs	r1, #32
 8002492:	0018      	movs	r0, r3
 8002494:	f001 f8b2 	bl	80035fc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	0018      	movs	r0, r3
 800249c:	f000 ffc9 	bl	8003432 <I2C_Flush_TXDR>
 80024a0:	e0ce      	b.n	8002640 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	09db      	lsrs	r3, r3, #7
 80024a6:	001a      	movs	r2, r3
 80024a8:	2301      	movs	r3, #1
 80024aa:	4013      	ands	r3, r2
 80024ac:	d100      	bne.n	80024b0 <I2C_Master_ISR_DMA+0x70>
 80024ae:	e07e      	b.n	80025ae <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	099b      	lsrs	r3, r3, #6
 80024b4:	001a      	movs	r2, r3
 80024b6:	2301      	movs	r3, #1
 80024b8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80024ba:	d100      	bne.n	80024be <I2C_Master_ISR_DMA+0x7e>
 80024bc:	e077      	b.n	80025ae <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2140      	movs	r1, #64	; 0x40
 80024ca:	438a      	bics	r2, r1
 80024cc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d055      	beq.n	8002584 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	b29a      	uxth	r2, r3
 80024e0:	2312      	movs	r3, #18
 80024e2:	18fb      	adds	r3, r7, r3
 80024e4:	0592      	lsls	r2, r2, #22
 80024e6:	0d92      	lsrs	r2, r2, #22
 80024e8:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	2bff      	cmp	r3, #255	; 0xff
 80024f2:	d906      	bls.n	8002502 <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	22ff      	movs	r2, #255	; 0xff
 80024f8:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 80024fa:	2380      	movs	r3, #128	; 0x80
 80024fc:	045b      	lsls	r3, r3, #17
 80024fe:	617b      	str	r3, [r7, #20]
 8002500:	e010      	b.n	8002524 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002506:	b29a      	uxth	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002510:	4a50      	ldr	r2, [pc, #320]	; (8002654 <I2C_Master_ISR_DMA+0x214>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d003      	beq.n	800251e <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251a:	617b      	str	r3, [r7, #20]
 800251c:	e002      	b.n	8002524 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800251e:	2380      	movs	r3, #128	; 0x80
 8002520:	049b      	lsls	r3, r3, #18
 8002522:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002528:	b2da      	uxtb	r2, r3
 800252a:	697c      	ldr	r4, [r7, #20]
 800252c:	2312      	movs	r3, #18
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	8819      	ldrh	r1, [r3, #0]
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	2300      	movs	r3, #0
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	0023      	movs	r3, r4
 800253a:	f001 f825 	bl	8003588 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002548:	1ad3      	subs	r3, r2, r3
 800254a:	b29a      	uxth	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2241      	movs	r2, #65	; 0x41
 8002554:	5c9b      	ldrb	r3, [r3, r2]
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b22      	cmp	r3, #34	; 0x22
 800255a:	d109      	bne.n	8002570 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2180      	movs	r1, #128	; 0x80
 8002568:	0209      	lsls	r1, r1, #8
 800256a:	430a      	orrs	r2, r1
 800256c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800256e:	e067      	b.n	8002640 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2180      	movs	r1, #128	; 0x80
 800257c:	01c9      	lsls	r1, r1, #7
 800257e:	430a      	orrs	r2, r1
 8002580:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002582:	e05d      	b.n	8002640 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	2380      	movs	r3, #128	; 0x80
 800258c:	049b      	lsls	r3, r3, #18
 800258e:	401a      	ands	r2, r3
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	049b      	lsls	r3, r3, #18
 8002594:	429a      	cmp	r2, r3
 8002596:	d004      	beq.n	80025a2 <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	0018      	movs	r0, r3
 800259c:	f000 fb26 	bl	8002bec <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80025a0:	e04e      	b.n	8002640 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2140      	movs	r1, #64	; 0x40
 80025a6:	0018      	movs	r0, r3
 80025a8:	f000 fe18 	bl	80031dc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80025ac:	e048      	b.n	8002640 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	099b      	lsrs	r3, r3, #6
 80025b2:	001a      	movs	r2, r3
 80025b4:	2301      	movs	r3, #1
 80025b6:	4013      	ands	r3, r2
 80025b8:	d02e      	beq.n	8002618 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	099b      	lsrs	r3, r3, #6
 80025be:	001a      	movs	r2, r3
 80025c0:	2301      	movs	r3, #1
 80025c2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80025c4:	d028      	beq.n	8002618 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d11d      	bne.n	800260c <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	2380      	movs	r3, #128	; 0x80
 80025d8:	049b      	lsls	r3, r3, #18
 80025da:	401a      	ands	r2, r3
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	049b      	lsls	r3, r3, #18
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d02c      	beq.n	800263e <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	4a1a      	ldr	r2, [pc, #104]	; (8002654 <I2C_Master_ISR_DMA+0x214>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d109      	bne.n	8002602 <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2180      	movs	r1, #128	; 0x80
 80025fa:	01c9      	lsls	r1, r1, #7
 80025fc:	430a      	orrs	r2, r1
 80025fe:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002600:	e01d      	b.n	800263e <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	0018      	movs	r0, r3
 8002606:	f000 faf1 	bl	8002bec <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800260a:	e018      	b.n	800263e <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2140      	movs	r1, #64	; 0x40
 8002610:	0018      	movs	r0, r3
 8002612:	f000 fde3 	bl	80031dc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002616:	e012      	b.n	800263e <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	095b      	lsrs	r3, r3, #5
 800261c:	001a      	movs	r2, r3
 800261e:	2301      	movs	r3, #1
 8002620:	4013      	ands	r3, r2
 8002622:	d00d      	beq.n	8002640 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	001a      	movs	r2, r3
 800262a:	2301      	movs	r3, #1
 800262c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800262e:	d007      	beq.n	8002640 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002630:	68ba      	ldr	r2, [r7, #8]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	0011      	movs	r1, r2
 8002636:	0018      	movs	r0, r3
 8002638:	f000 fb80 	bl	8002d3c <I2C_ITMasterCplt>
 800263c:	e000      	b.n	8002640 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 800263e:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2240      	movs	r2, #64	; 0x40
 8002644:	2100      	movs	r1, #0
 8002646:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	0018      	movs	r0, r3
 800264c:	46bd      	mov	sp, r7
 800264e:	b007      	add	sp, #28
 8002650:	bd90      	pop	{r4, r7, pc}
 8002652:	46c0      	nop			; (mov r8, r8)
 8002654:	ffff0000 	.word	0xffff0000

08002658 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b089      	sub	sp, #36	; 0x24
 800265c:	af02      	add	r7, sp, #8
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8002664:	4b92      	ldr	r3, [pc, #584]	; (80028b0 <I2C_Mem_ISR_DMA+0x258>)
 8002666:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2240      	movs	r2, #64	; 0x40
 800266c:	5c9b      	ldrb	r3, [r3, r2]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d101      	bne.n	8002676 <I2C_Mem_ISR_DMA+0x1e>
 8002672:	2302      	movs	r3, #2
 8002674:	e118      	b.n	80028a8 <I2C_Mem_ISR_DMA+0x250>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2240      	movs	r2, #64	; 0x40
 800267a:	2101      	movs	r1, #1
 800267c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	091b      	lsrs	r3, r3, #4
 8002682:	001a      	movs	r2, r3
 8002684:	2301      	movs	r3, #1
 8002686:	4013      	ands	r3, r2
 8002688:	d019      	beq.n	80026be <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	091b      	lsrs	r3, r3, #4
 800268e:	001a      	movs	r2, r3
 8002690:	2301      	movs	r3, #1
 8002692:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002694:	d013      	beq.n	80026be <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2210      	movs	r2, #16
 800269c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	2204      	movs	r2, #4
 80026a4:	431a      	orrs	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2120      	movs	r1, #32
 80026ae:	0018      	movs	r0, r3
 80026b0:	f000 ffa4 	bl	80035fc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	0018      	movs	r0, r3
 80026b8:	f000 febb 	bl	8003432 <I2C_Flush_TXDR>
 80026bc:	e0ef      	b.n	800289e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	085b      	lsrs	r3, r3, #1
 80026c2:	001a      	movs	r2, r3
 80026c4:	2301      	movs	r3, #1
 80026c6:	4013      	ands	r3, r2
 80026c8:	d00f      	beq.n	80026ea <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	085b      	lsrs	r3, r3, #1
 80026ce:	001a      	movs	r2, r3
 80026d0:	2301      	movs	r3, #1
 80026d2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80026d4:	d009      	beq.n	80026ea <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80026de:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2201      	movs	r2, #1
 80026e4:	4252      	negs	r2, r2
 80026e6:	651a      	str	r2, [r3, #80]	; 0x50
 80026e8:	e0d9      	b.n	800289e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	09db      	lsrs	r3, r3, #7
 80026ee:	001a      	movs	r2, r3
 80026f0:	2301      	movs	r3, #1
 80026f2:	4013      	ands	r3, r2
 80026f4:	d060      	beq.n	80027b8 <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	001a      	movs	r2, r3
 80026fc:	2301      	movs	r3, #1
 80026fe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002700:	d05a      	beq.n	80027b8 <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2110      	movs	r1, #16
 8002706:	0018      	movs	r0, r3
 8002708:	f000 ff78 	bl	80035fc <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002710:	b29b      	uxth	r3, r3
 8002712:	2b00      	cmp	r3, #0
 8002714:	d04a      	beq.n	80027ac <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800271a:	b29b      	uxth	r3, r3
 800271c:	2bff      	cmp	r3, #255	; 0xff
 800271e:	d910      	bls.n	8002742 <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	22ff      	movs	r2, #255	; 0xff
 8002724:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800272a:	b299      	uxth	r1, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002730:	b2da      	uxtb	r2, r3
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	045b      	lsls	r3, r3, #17
 8002736:	68f8      	ldr	r0, [r7, #12]
 8002738:	2400      	movs	r4, #0
 800273a:	9400      	str	r4, [sp, #0]
 800273c:	f000 ff24 	bl	8003588 <I2C_TransferConfig>
 8002740:	e011      	b.n	8002766 <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002750:	b299      	uxth	r1, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002756:	b2da      	uxtb	r2, r3
 8002758:	2380      	movs	r3, #128	; 0x80
 800275a:	049b      	lsls	r3, r3, #18
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	2400      	movs	r4, #0
 8002760:	9400      	str	r4, [sp, #0]
 8002762:	f000 ff11 	bl	8003588 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276a:	b29a      	uxth	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	b29a      	uxth	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2241      	movs	r2, #65	; 0x41
 800277c:	5c9b      	ldrb	r3, [r3, r2]
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b22      	cmp	r3, #34	; 0x22
 8002782:	d109      	bne.n	8002798 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2180      	movs	r1, #128	; 0x80
 8002790:	0209      	lsls	r1, r1, #8
 8002792:	430a      	orrs	r2, r1
 8002794:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002796:	e082      	b.n	800289e <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2180      	movs	r1, #128	; 0x80
 80027a4:	01c9      	lsls	r1, r1, #7
 80027a6:	430a      	orrs	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80027aa:	e078      	b.n	800289e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2140      	movs	r1, #64	; 0x40
 80027b0:	0018      	movs	r0, r3
 80027b2:	f000 fd13 	bl	80031dc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80027b6:	e072      	b.n	800289e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	099b      	lsrs	r3, r3, #6
 80027bc:	001a      	movs	r2, r3
 80027be:	2301      	movs	r3, #1
 80027c0:	4013      	ands	r3, r2
 80027c2:	d05a      	beq.n	800287a <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	099b      	lsrs	r3, r3, #6
 80027c8:	001a      	movs	r2, r3
 80027ca:	2301      	movs	r3, #1
 80027cc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80027ce:	d054      	beq.n	800287a <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2241      	movs	r2, #65	; 0x41
 80027d4:	5c9b      	ldrb	r3, [r3, r2]
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b22      	cmp	r3, #34	; 0x22
 80027da:	d101      	bne.n	80027e0 <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 80027dc:	4b35      	ldr	r3, [pc, #212]	; (80028b4 <I2C_Mem_ISR_DMA+0x25c>)
 80027de:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	2bff      	cmp	r3, #255	; 0xff
 80027e8:	d911      	bls.n	800280e <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	22ff      	movs	r2, #255	; 0xff
 80027ee:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f4:	b299      	uxth	r1, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fa:	b2da      	uxtb	r2, r3
 80027fc:	2380      	movs	r3, #128	; 0x80
 80027fe:	045c      	lsls	r4, r3, #17
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	0023      	movs	r3, r4
 8002808:	f000 febe 	bl	8003588 <I2C_TransferConfig>
 800280c:	e012      	b.n	8002834 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002812:	b29a      	uxth	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281c:	b299      	uxth	r1, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002822:	b2da      	uxtb	r2, r3
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	049c      	lsls	r4, r3, #18
 8002828:	68f8      	ldr	r0, [r7, #12]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	0023      	movs	r3, r4
 8002830:	f000 feaa 	bl	8003588 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002838:	b29a      	uxth	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	b29a      	uxth	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2241      	movs	r2, #65	; 0x41
 800284a:	5c9b      	ldrb	r3, [r3, r2]
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b22      	cmp	r3, #34	; 0x22
 8002850:	d109      	bne.n	8002866 <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2180      	movs	r1, #128	; 0x80
 800285e:	0209      	lsls	r1, r1, #8
 8002860:	430a      	orrs	r2, r1
 8002862:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002864:	e01b      	b.n	800289e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	01c9      	lsls	r1, r1, #7
 8002874:	430a      	orrs	r2, r1
 8002876:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002878:	e011      	b.n	800289e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	095b      	lsrs	r3, r3, #5
 800287e:	001a      	movs	r2, r3
 8002880:	2301      	movs	r3, #1
 8002882:	4013      	ands	r3, r2
 8002884:	d00b      	beq.n	800289e <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	095b      	lsrs	r3, r3, #5
 800288a:	001a      	movs	r2, r3
 800288c:	2301      	movs	r3, #1
 800288e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002890:	d005      	beq.n	800289e <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	0011      	movs	r1, r2
 8002898:	0018      	movs	r0, r3
 800289a:	f000 fa4f 	bl	8002d3c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2240      	movs	r2, #64	; 0x40
 80028a2:	2100      	movs	r1, #0
 80028a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	0018      	movs	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	b007      	add	sp, #28
 80028ae:	bd90      	pop	{r4, r7, pc}
 80028b0:	80002000 	.word	0x80002000
 80028b4:	80002400 	.word	0x80002400

080028b8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2240      	movs	r2, #64	; 0x40
 80028d2:	5c9b      	ldrb	r3, [r3, r2]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d101      	bne.n	80028dc <I2C_Slave_ISR_DMA+0x24>
 80028d8:	2302      	movs	r3, #2
 80028da:	e0dd      	b.n	8002a98 <I2C_Slave_ISR_DMA+0x1e0>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2240      	movs	r2, #64	; 0x40
 80028e0:	2101      	movs	r1, #1
 80028e2:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	001a      	movs	r2, r3
 80028ea:	2301      	movs	r3, #1
 80028ec:	4013      	ands	r3, r2
 80028ee:	d00b      	beq.n	8002908 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	095b      	lsrs	r3, r3, #5
 80028f4:	001a      	movs	r2, r3
 80028f6:	2301      	movs	r3, #1
 80028f8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80028fa:	d005      	beq.n	8002908 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	0011      	movs	r1, r2
 8002902:	0018      	movs	r0, r3
 8002904:	f000 faec 	bl	8002ee0 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	091b      	lsrs	r3, r3, #4
 800290c:	001a      	movs	r2, r3
 800290e:	2301      	movs	r3, #1
 8002910:	4013      	ands	r3, r2
 8002912:	d100      	bne.n	8002916 <I2C_Slave_ISR_DMA+0x5e>
 8002914:	e0a9      	b.n	8002a6a <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	091b      	lsrs	r3, r3, #4
 800291a:	001a      	movs	r2, r3
 800291c:	2301      	movs	r3, #1
 800291e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002920:	d100      	bne.n	8002924 <I2C_Slave_ISR_DMA+0x6c>
 8002922:	e0a2      	b.n	8002a6a <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	0b9b      	lsrs	r3, r3, #14
 8002928:	001a      	movs	r2, r3
 800292a:	2301      	movs	r3, #1
 800292c:	4013      	ands	r3, r2
 800292e:	d106      	bne.n	800293e <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	0bdb      	lsrs	r3, r3, #15
 8002934:	001a      	movs	r2, r3
 8002936:	2301      	movs	r3, #1
 8002938:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800293a:	d100      	bne.n	800293e <I2C_Slave_ISR_DMA+0x86>
 800293c:	e08e      	b.n	8002a5c <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002942:	2b00      	cmp	r3, #0
 8002944:	d00d      	beq.n	8002962 <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	0bdb      	lsrs	r3, r3, #15
 800294a:	001a      	movs	r2, r3
 800294c:	2301      	movs	r3, #1
 800294e:	4013      	ands	r3, r2
 8002950:	d007      	beq.n	8002962 <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 800295e:	2301      	movs	r3, #1
 8002960:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00d      	beq.n	8002986 <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	0b9b      	lsrs	r3, r3, #14
 800296e:	001a      	movs	r2, r3
 8002970:	2301      	movs	r3, #1
 8002972:	4013      	ands	r3, r2
 8002974:	d007      	beq.n	8002986 <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 8002982:	2301      	movs	r3, #1
 8002984:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d12d      	bne.n	80029e8 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2241      	movs	r2, #65	; 0x41
 8002990:	5c9b      	ldrb	r3, [r3, r2]
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b28      	cmp	r3, #40	; 0x28
 8002996:	d10b      	bne.n	80029b0 <I2C_Slave_ISR_DMA+0xf8>
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	2380      	movs	r3, #128	; 0x80
 800299c:	049b      	lsls	r3, r3, #18
 800299e:	429a      	cmp	r2, r3
 80029a0:	d106      	bne.n	80029b0 <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80029a2:	68ba      	ldr	r2, [r7, #8]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	0011      	movs	r1, r2
 80029a8:	0018      	movs	r0, r3
 80029aa:	f000 fbbd 	bl	8003128 <I2C_ITListenCplt>
 80029ae:	e054      	b.n	8002a5a <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2241      	movs	r2, #65	; 0x41
 80029b4:	5c9b      	ldrb	r3, [r3, r2]
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b29      	cmp	r3, #41	; 0x29
 80029ba:	d110      	bne.n	80029de <I2C_Slave_ISR_DMA+0x126>
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	4a38      	ldr	r2, [pc, #224]	; (8002aa0 <I2C_Slave_ISR_DMA+0x1e8>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d00c      	beq.n	80029de <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2210      	movs	r2, #16
 80029ca:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	0018      	movs	r0, r3
 80029d0:	f000 fd2f 	bl	8003432 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	0018      	movs	r0, r3
 80029d8:	f000 f94a 	bl	8002c70 <I2C_ITSlaveSeqCplt>
 80029dc:	e03d      	b.n	8002a5a <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2210      	movs	r2, #16
 80029e4:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 80029e6:	e03e      	b.n	8002a66 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2210      	movs	r2, #16
 80029ee:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f4:	2204      	movs	r2, #4
 80029f6:	431a      	orrs	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80029fc:	2317      	movs	r3, #23
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	2141      	movs	r1, #65	; 0x41
 8002a04:	5c52      	ldrb	r2, [r2, r1]
 8002a06:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d004      	beq.n	8002a18 <I2C_Slave_ISR_DMA+0x160>
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	2380      	movs	r3, #128	; 0x80
 8002a12:	045b      	lsls	r3, r3, #17
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d126      	bne.n	8002a66 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002a18:	2217      	movs	r2, #23
 8002a1a:	18bb      	adds	r3, r7, r2
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	2b21      	cmp	r3, #33	; 0x21
 8002a20:	d003      	beq.n	8002a2a <I2C_Slave_ISR_DMA+0x172>
 8002a22:	18bb      	adds	r3, r7, r2
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	2b29      	cmp	r3, #41	; 0x29
 8002a28:	d103      	bne.n	8002a32 <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2221      	movs	r2, #33	; 0x21
 8002a2e:	631a      	str	r2, [r3, #48]	; 0x30
 8002a30:	e00b      	b.n	8002a4a <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002a32:	2217      	movs	r2, #23
 8002a34:	18bb      	adds	r3, r7, r2
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b22      	cmp	r3, #34	; 0x22
 8002a3a:	d003      	beq.n	8002a44 <I2C_Slave_ISR_DMA+0x18c>
 8002a3c:	18bb      	adds	r3, r7, r2
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	2b2a      	cmp	r3, #42	; 0x2a
 8002a42:	d102      	bne.n	8002a4a <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2222      	movs	r2, #34	; 0x22
 8002a48:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	0011      	movs	r1, r2
 8002a52:	0018      	movs	r0, r3
 8002a54:	f000 fbc2 	bl	80031dc <I2C_ITError>
      if (treatdmanack == 1U)
 8002a58:	e005      	b.n	8002a66 <I2C_Slave_ISR_DMA+0x1ae>
 8002a5a:	e004      	b.n	8002a66 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2210      	movs	r2, #16
 8002a62:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002a64:	e013      	b.n	8002a8e <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8002a66:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002a68:	e011      	b.n	8002a8e <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	08db      	lsrs	r3, r3, #3
 8002a6e:	001a      	movs	r2, r3
 8002a70:	2301      	movs	r3, #1
 8002a72:	4013      	ands	r3, r2
 8002a74:	d00b      	beq.n	8002a8e <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	08db      	lsrs	r3, r3, #3
 8002a7a:	001a      	movs	r2, r3
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002a80:	d005      	beq.n	8002a8e <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	0011      	movs	r1, r2
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f000 f80b 	bl	8002aa4 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2240      	movs	r2, #64	; 0x40
 8002a92:	2100      	movs	r1, #0
 8002a94:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	0018      	movs	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	b008      	add	sp, #32
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	ffff0000 	.word	0xffff0000

08002aa4 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002aa4:	b5b0      	push	{r4, r5, r7, lr}
 8002aa6:	b084      	sub	sp, #16
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2241      	movs	r2, #65	; 0x41
 8002ab2:	5c9b      	ldrb	r3, [r3, r2]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	001a      	movs	r2, r3
 8002ab8:	2328      	movs	r3, #40	; 0x28
 8002aba:	4013      	ands	r3, r2
 8002abc:	2b28      	cmp	r3, #40	; 0x28
 8002abe:	d000      	beq.n	8002ac2 <I2C_ITAddrCplt+0x1e>
 8002ac0:	e088      	b.n	8002bd4 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	0c1b      	lsrs	r3, r3, #16
 8002aca:	b2da      	uxtb	r2, r3
 8002acc:	250f      	movs	r5, #15
 8002ace:	197b      	adds	r3, r7, r5
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	400a      	ands	r2, r1
 8002ad4:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	0c1b      	lsrs	r3, r3, #16
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	200c      	movs	r0, #12
 8002ae2:	183b      	adds	r3, r7, r0
 8002ae4:	21fe      	movs	r1, #254	; 0xfe
 8002ae6:	400a      	ands	r2, r1
 8002ae8:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	240a      	movs	r4, #10
 8002af4:	193b      	adds	r3, r7, r4
 8002af6:	0592      	lsls	r2, r2, #22
 8002af8:	0d92      	lsrs	r2, r2, #22
 8002afa:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	2308      	movs	r3, #8
 8002b06:	18fb      	adds	r3, r7, r3
 8002b08:	21fe      	movs	r1, #254	; 0xfe
 8002b0a:	400a      	ands	r2, r1
 8002b0c:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d148      	bne.n	8002ba8 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002b16:	0021      	movs	r1, r4
 8002b18:	187b      	adds	r3, r7, r1
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	09db      	lsrs	r3, r3, #7
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	183b      	adds	r3, r7, r0
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	4053      	eors	r3, r2
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	001a      	movs	r2, r3
 8002b2a:	2306      	movs	r3, #6
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d120      	bne.n	8002b72 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8002b30:	183b      	adds	r3, r7, r0
 8002b32:	187a      	adds	r2, r7, r1
 8002b34:	8812      	ldrh	r2, [r2, #0]
 8002b36:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b3c:	1c5a      	adds	r2, r3, #1
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d14c      	bne.n	8002be4 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2208      	movs	r2, #8
 8002b56:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2240      	movs	r2, #64	; 0x40
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002b60:	183b      	adds	r3, r7, r0
 8002b62:	881a      	ldrh	r2, [r3, #0]
 8002b64:	197b      	adds	r3, r7, r5
 8002b66:	7819      	ldrb	r1, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f7ff f9e2 	bl	8001f34 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8002b70:	e038      	b.n	8002be4 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8002b72:	240c      	movs	r4, #12
 8002b74:	193b      	adds	r3, r7, r4
 8002b76:	2208      	movs	r2, #8
 8002b78:	18ba      	adds	r2, r7, r2
 8002b7a:	8812      	ldrh	r2, [r2, #0]
 8002b7c:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002b7e:	2380      	movs	r3, #128	; 0x80
 8002b80:	021a      	lsls	r2, r3, #8
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	0011      	movs	r1, r2
 8002b86:	0018      	movs	r0, r3
 8002b88:	f000 fdc6 	bl	8003718 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2240      	movs	r2, #64	; 0x40
 8002b90:	2100      	movs	r1, #0
 8002b92:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002b94:	193b      	adds	r3, r7, r4
 8002b96:	881a      	ldrh	r2, [r3, #0]
 8002b98:	230f      	movs	r3, #15
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	7819      	ldrb	r1, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	f7ff f9c7 	bl	8001f34 <HAL_I2C_AddrCallback>
}
 8002ba6:	e01d      	b.n	8002be4 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002ba8:	2380      	movs	r3, #128	; 0x80
 8002baa:	021a      	lsls	r2, r3, #8
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	0011      	movs	r1, r2
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	f000 fdb1 	bl	8003718 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2240      	movs	r2, #64	; 0x40
 8002bba:	2100      	movs	r1, #0
 8002bbc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002bbe:	230c      	movs	r3, #12
 8002bc0:	18fb      	adds	r3, r7, r3
 8002bc2:	881a      	ldrh	r2, [r3, #0]
 8002bc4:	230f      	movs	r3, #15
 8002bc6:	18fb      	adds	r3, r7, r3
 8002bc8:	7819      	ldrb	r1, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f7ff f9b1 	bl	8001f34 <HAL_I2C_AddrCallback>
}
 8002bd2:	e007      	b.n	8002be4 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2208      	movs	r2, #8
 8002bda:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2240      	movs	r2, #64	; 0x40
 8002be0:	2100      	movs	r1, #0
 8002be2:	5499      	strb	r1, [r3, r2]
}
 8002be4:	46c0      	nop			; (mov r8, r8)
 8002be6:	46bd      	mov	sp, r7
 8002be8:	b004      	add	sp, #16
 8002bea:	bdb0      	pop	{r4, r5, r7, pc}

08002bec <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2242      	movs	r2, #66	; 0x42
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2241      	movs	r2, #65	; 0x41
 8002c00:	5c9b      	ldrb	r3, [r3, r2]
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b21      	cmp	r3, #33	; 0x21
 8002c06:	d117      	bne.n	8002c38 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2241      	movs	r2, #65	; 0x41
 8002c0c:	2120      	movs	r1, #32
 8002c0e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2211      	movs	r2, #17
 8002c14:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2101      	movs	r1, #1
 8002c20:	0018      	movs	r0, r3
 8002c22:	f000 fd79 	bl	8003718 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2240      	movs	r2, #64	; 0x40
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	0018      	movs	r0, r3
 8002c32:	f7fe f82b 	bl	8000c8c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002c36:	e016      	b.n	8002c66 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2241      	movs	r2, #65	; 0x41
 8002c3c:	2120      	movs	r1, #32
 8002c3e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2212      	movs	r2, #18
 8002c44:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2102      	movs	r1, #2
 8002c50:	0018      	movs	r0, r3
 8002c52:	f000 fd61 	bl	8003718 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2240      	movs	r2, #64	; 0x40
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	0018      	movs	r0, r3
 8002c62:	f7ff f94f 	bl	8001f04 <HAL_I2C_MasterRxCpltCallback>
}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b002      	add	sp, #8
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2242      	movs	r2, #66	; 0x42
 8002c84:	2100      	movs	r1, #0
 8002c86:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	0b9b      	lsrs	r3, r3, #14
 8002c8c:	001a      	movs	r2, r3
 8002c8e:	2301      	movs	r3, #1
 8002c90:	4013      	ands	r3, r2
 8002c92:	d008      	beq.n	8002ca6 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4925      	ldr	r1, [pc, #148]	; (8002d34 <I2C_ITSlaveSeqCplt+0xc4>)
 8002ca0:	400a      	ands	r2, r1
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	e00d      	b.n	8002cc2 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	0bdb      	lsrs	r3, r3, #15
 8002caa:	001a      	movs	r2, r3
 8002cac:	2301      	movs	r3, #1
 8002cae:	4013      	ands	r3, r2
 8002cb0:	d007      	beq.n	8002cc2 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	491e      	ldr	r1, [pc, #120]	; (8002d38 <I2C_ITSlaveSeqCplt+0xc8>)
 8002cbe:	400a      	ands	r2, r1
 8002cc0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2241      	movs	r2, #65	; 0x41
 8002cc6:	5c9b      	ldrb	r3, [r3, r2]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b29      	cmp	r3, #41	; 0x29
 8002ccc:	d114      	bne.n	8002cf8 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2241      	movs	r2, #65	; 0x41
 8002cd2:	2128      	movs	r1, #40	; 0x28
 8002cd4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2221      	movs	r2, #33	; 0x21
 8002cda:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2101      	movs	r1, #1
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f000 fd19 	bl	8003718 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2240      	movs	r2, #64	; 0x40
 8002cea:	2100      	movs	r1, #0
 8002cec:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f7ff f90f 	bl	8001f14 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002cf6:	e019      	b.n	8002d2c <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2241      	movs	r2, #65	; 0x41
 8002cfc:	5c9b      	ldrb	r3, [r3, r2]
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b2a      	cmp	r3, #42	; 0x2a
 8002d02:	d113      	bne.n	8002d2c <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2241      	movs	r2, #65	; 0x41
 8002d08:	2128      	movs	r1, #40	; 0x28
 8002d0a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2222      	movs	r2, #34	; 0x22
 8002d10:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2102      	movs	r1, #2
 8002d16:	0018      	movs	r0, r3
 8002d18:	f000 fcfe 	bl	8003718 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2240      	movs	r2, #64	; 0x40
 8002d20:	2100      	movs	r1, #0
 8002d22:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	0018      	movs	r0, r3
 8002d28:	f7ff f8fc 	bl	8001f24 <HAL_I2C_SlaveRxCpltCallback>
}
 8002d2c:	46c0      	nop			; (mov r8, r8)
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	b004      	add	sp, #16
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	ffffbfff 	.word	0xffffbfff
 8002d38:	ffff7fff 	.word	0xffff7fff

08002d3c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2241      	movs	r2, #65	; 0x41
 8002d56:	5c9b      	ldrb	r3, [r3, r2]
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b21      	cmp	r3, #33	; 0x21
 8002d5c:	d108      	bne.n	8002d70 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2101      	movs	r1, #1
 8002d62:	0018      	movs	r0, r3
 8002d64:	f000 fcd8 	bl	8003718 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2211      	movs	r2, #17
 8002d6c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d6e:	e00d      	b.n	8002d8c <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2241      	movs	r2, #65	; 0x41
 8002d74:	5c9b      	ldrb	r3, [r3, r2]
 8002d76:	b2db      	uxtb	r3, r3
 8002d78:	2b22      	cmp	r3, #34	; 0x22
 8002d7a:	d107      	bne.n	8002d8c <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2102      	movs	r1, #2
 8002d80:	0018      	movs	r0, r3
 8002d82:	f000 fcc9 	bl	8003718 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2212      	movs	r2, #18
 8002d8a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4950      	ldr	r1, [pc, #320]	; (8002ed8 <I2C_ITMasterCplt+0x19c>)
 8002d98:	400a      	ands	r2, r1
 8002d9a:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a4d      	ldr	r2, [pc, #308]	; (8002edc <I2C_ITMasterCplt+0x1a0>)
 8002da6:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	091b      	lsrs	r3, r3, #4
 8002dac:	001a      	movs	r2, r3
 8002dae:	2301      	movs	r3, #1
 8002db0:	4013      	ands	r3, r2
 8002db2:	d009      	beq.n	8002dc8 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2210      	movs	r2, #16
 8002dba:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc0:	2204      	movs	r2, #4
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2241      	movs	r2, #65	; 0x41
 8002dcc:	5c9b      	ldrb	r3, [r3, r2]
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b60      	cmp	r3, #96	; 0x60
 8002dd2:	d10b      	bne.n	8002dec <I2C_ITMasterCplt+0xb0>
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	089b      	lsrs	r3, r3, #2
 8002dd8:	001a      	movs	r2, r3
 8002dda:	2301      	movs	r3, #1
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d005      	beq.n	8002dec <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002dea:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	0018      	movs	r0, r3
 8002df0:	f000 fb1f 	bl	8003432 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df8:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2241      	movs	r2, #65	; 0x41
 8002dfe:	5c9b      	ldrb	r3, [r3, r2]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b60      	cmp	r3, #96	; 0x60
 8002e04:	d002      	beq.n	8002e0c <I2C_ITMasterCplt+0xd0>
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d007      	beq.n	8002e1c <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	0011      	movs	r1, r2
 8002e14:	0018      	movs	r0, r3
 8002e16:	f000 f9e1 	bl	80031dc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002e1a:	e058      	b.n	8002ece <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2241      	movs	r2, #65	; 0x41
 8002e20:	5c9b      	ldrb	r3, [r3, r2]
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	2b21      	cmp	r3, #33	; 0x21
 8002e26:	d126      	bne.n	8002e76 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2241      	movs	r2, #65	; 0x41
 8002e2c:	2120      	movs	r1, #32
 8002e2e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2242      	movs	r2, #66	; 0x42
 8002e3a:	5c9b      	ldrb	r3, [r3, r2]
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b40      	cmp	r3, #64	; 0x40
 8002e40:	d10c      	bne.n	8002e5c <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2242      	movs	r2, #66	; 0x42
 8002e46:	2100      	movs	r1, #0
 8002e48:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2240      	movs	r2, #64	; 0x40
 8002e4e:	2100      	movs	r1, #0
 8002e50:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	0018      	movs	r0, r3
 8002e56:	f7ff f885 	bl	8001f64 <HAL_I2C_MemTxCpltCallback>
}
 8002e5a:	e038      	b.n	8002ece <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2242      	movs	r2, #66	; 0x42
 8002e60:	2100      	movs	r1, #0
 8002e62:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2240      	movs	r2, #64	; 0x40
 8002e68:	2100      	movs	r1, #0
 8002e6a:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f7fd ff0c 	bl	8000c8c <HAL_I2C_MasterTxCpltCallback>
}
 8002e74:	e02b      	b.n	8002ece <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2241      	movs	r2, #65	; 0x41
 8002e7a:	5c9b      	ldrb	r3, [r3, r2]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b22      	cmp	r3, #34	; 0x22
 8002e80:	d125      	bne.n	8002ece <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2241      	movs	r2, #65	; 0x41
 8002e86:	2120      	movs	r1, #32
 8002e88:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2242      	movs	r2, #66	; 0x42
 8002e94:	5c9b      	ldrb	r3, [r3, r2]
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b40      	cmp	r3, #64	; 0x40
 8002e9a:	d10c      	bne.n	8002eb6 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2242      	movs	r2, #66	; 0x42
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2240      	movs	r2, #64	; 0x40
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	0018      	movs	r0, r3
 8002eb0:	f7ff f860 	bl	8001f74 <HAL_I2C_MemRxCpltCallback>
}
 8002eb4:	e00b      	b.n	8002ece <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2242      	movs	r2, #66	; 0x42
 8002eba:	2100      	movs	r1, #0
 8002ebc:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2240      	movs	r2, #64	; 0x40
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	0018      	movs	r0, r3
 8002eca:	f7ff f81b 	bl	8001f04 <HAL_I2C_MasterRxCpltCallback>
}
 8002ece:	46c0      	nop			; (mov r8, r8)
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	b006      	add	sp, #24
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	fe00e800 	.word	0xfe00e800
 8002edc:	ffff0000 	.word	0xffff0000

08002ee0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002ef6:	200f      	movs	r0, #15
 8002ef8:	183b      	adds	r3, r7, r0
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	2141      	movs	r1, #65	; 0x41
 8002efe:	5c52      	ldrb	r2, [r2, r1]
 8002f00:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2220      	movs	r2, #32
 8002f08:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002f0a:	183b      	adds	r3, r7, r0
 8002f0c:	781b      	ldrb	r3, [r3, #0]
 8002f0e:	2b21      	cmp	r3, #33	; 0x21
 8002f10:	d003      	beq.n	8002f1a <I2C_ITSlaveCplt+0x3a>
 8002f12:	183b      	adds	r3, r7, r0
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b29      	cmp	r3, #41	; 0x29
 8002f18:	d109      	bne.n	8002f2e <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002f1a:	4a7d      	ldr	r2, [pc, #500]	; (8003110 <I2C_ITSlaveCplt+0x230>)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	0011      	movs	r1, r2
 8002f20:	0018      	movs	r0, r3
 8002f22:	f000 fbf9 	bl	8003718 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2221      	movs	r2, #33	; 0x21
 8002f2a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f2c:	e011      	b.n	8002f52 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002f2e:	220f      	movs	r2, #15
 8002f30:	18bb      	adds	r3, r7, r2
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	2b22      	cmp	r3, #34	; 0x22
 8002f36:	d003      	beq.n	8002f40 <I2C_ITSlaveCplt+0x60>
 8002f38:	18bb      	adds	r3, r7, r2
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b2a      	cmp	r3, #42	; 0x2a
 8002f3e:	d108      	bne.n	8002f52 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002f40:	4a74      	ldr	r2, [pc, #464]	; (8003114 <I2C_ITSlaveCplt+0x234>)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	0011      	movs	r1, r2
 8002f46:	0018      	movs	r0, r3
 8002f48:	f000 fbe6 	bl	8003718 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2222      	movs	r2, #34	; 0x22
 8002f50:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2180      	movs	r1, #128	; 0x80
 8002f5e:	0209      	lsls	r1, r1, #8
 8002f60:	430a      	orrs	r2, r1
 8002f62:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	685a      	ldr	r2, [r3, #4]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	496a      	ldr	r1, [pc, #424]	; (8003118 <I2C_ITSlaveCplt+0x238>)
 8002f70:	400a      	ands	r2, r1
 8002f72:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	0018      	movs	r0, r3
 8002f78:	f000 fa5b 	bl	8003432 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	0b9b      	lsrs	r3, r3, #14
 8002f80:	001a      	movs	r2, r3
 8002f82:	2301      	movs	r3, #1
 8002f84:	4013      	ands	r3, r2
 8002f86:	d013      	beq.n	8002fb0 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4962      	ldr	r1, [pc, #392]	; (800311c <I2C_ITSlaveCplt+0x23c>)
 8002f94:	400a      	ands	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d020      	beq.n	8002fe2 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fae:	e018      	b.n	8002fe2 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	0bdb      	lsrs	r3, r3, #15
 8002fb4:	001a      	movs	r2, r3
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	4013      	ands	r3, r2
 8002fba:	d012      	beq.n	8002fe2 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4956      	ldr	r1, [pc, #344]	; (8003120 <I2C_ITSlaveCplt+0x240>)
 8002fc8:	400a      	ands	r2, r1
 8002fca:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d006      	beq.n	8002fe2 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	089b      	lsrs	r3, r3, #2
 8002fe6:	001a      	movs	r2, r3
 8002fe8:	2301      	movs	r3, #1
 8002fea:	4013      	ands	r3, r2
 8002fec:	d020      	beq.n	8003030 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2204      	movs	r2, #4
 8002ff2:	4393      	bics	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	b2d2      	uxtb	r2, r2
 8003002:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	1c5a      	adds	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00c      	beq.n	8003030 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800301a:	3b01      	subs	r3, #1
 800301c:	b29a      	uxth	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d005      	beq.n	8003046 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303e:	2204      	movs	r2, #4
 8003040:	431a      	orrs	r2, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2242      	movs	r2, #66	; 0x42
 800304a:	2100      	movs	r1, #0
 800304c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003058:	2b00      	cmp	r3, #0
 800305a:	d013      	beq.n	8003084 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	0011      	movs	r1, r2
 8003064:	0018      	movs	r0, r3
 8003066:	f000 f8b9 	bl	80031dc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2241      	movs	r2, #65	; 0x41
 800306e:	5c9b      	ldrb	r3, [r3, r2]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b28      	cmp	r3, #40	; 0x28
 8003074:	d147      	bne.n	8003106 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8003076:	697a      	ldr	r2, [r7, #20]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	0011      	movs	r1, r2
 800307c:	0018      	movs	r0, r3
 800307e:	f000 f853 	bl	8003128 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003082:	e040      	b.n	8003106 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003088:	4a26      	ldr	r2, [pc, #152]	; (8003124 <I2C_ITSlaveCplt+0x244>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d016      	beq.n	80030bc <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	0018      	movs	r0, r3
 8003092:	f7ff fded 	bl	8002c70 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a22      	ldr	r2, [pc, #136]	; (8003124 <I2C_ITSlaveCplt+0x244>)
 800309a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2241      	movs	r2, #65	; 0x41
 80030a0:	2120      	movs	r1, #32
 80030a2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2240      	movs	r2, #64	; 0x40
 80030ae:	2100      	movs	r1, #0
 80030b0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f7fe ff4d 	bl	8001f54 <HAL_I2C_ListenCpltCallback>
}
 80030ba:	e024      	b.n	8003106 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2241      	movs	r2, #65	; 0x41
 80030c0:	5c9b      	ldrb	r3, [r3, r2]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b22      	cmp	r3, #34	; 0x22
 80030c6:	d10f      	bne.n	80030e8 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2241      	movs	r2, #65	; 0x41
 80030cc:	2120      	movs	r1, #32
 80030ce:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2240      	movs	r2, #64	; 0x40
 80030da:	2100      	movs	r1, #0
 80030dc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	0018      	movs	r0, r3
 80030e2:	f7fe ff1f 	bl	8001f24 <HAL_I2C_SlaveRxCpltCallback>
}
 80030e6:	e00e      	b.n	8003106 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2241      	movs	r2, #65	; 0x41
 80030ec:	2120      	movs	r1, #32
 80030ee:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2240      	movs	r2, #64	; 0x40
 80030fa:	2100      	movs	r1, #0
 80030fc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	0018      	movs	r0, r3
 8003102:	f7fe ff07 	bl	8001f14 <HAL_I2C_SlaveTxCpltCallback>
}
 8003106:	46c0      	nop			; (mov r8, r8)
 8003108:	46bd      	mov	sp, r7
 800310a:	b006      	add	sp, #24
 800310c:	bd80      	pop	{r7, pc}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	00008001 	.word	0x00008001
 8003114:	00008002 	.word	0x00008002
 8003118:	fe00e800 	.word	0xfe00e800
 800311c:	ffffbfff 	.word	0xffffbfff
 8003120:	ffff7fff 	.word	0xffff7fff
 8003124:	ffff0000 	.word	0xffff0000

08003128 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a27      	ldr	r2, [pc, #156]	; (80031d4 <I2C_ITListenCplt+0xac>)
 8003136:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2241      	movs	r2, #65	; 0x41
 8003142:	2120      	movs	r1, #32
 8003144:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2242      	movs	r2, #66	; 0x42
 800314a:	2100      	movs	r1, #0
 800314c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	089b      	lsrs	r3, r3, #2
 8003158:	001a      	movs	r2, r3
 800315a:	2301      	movs	r3, #1
 800315c:	4013      	ands	r3, r2
 800315e:	d022      	beq.n	80031a6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003172:	1c5a      	adds	r2, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317c:	2b00      	cmp	r3, #0
 800317e:	d012      	beq.n	80031a6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003190:	b29b      	uxth	r3, r3
 8003192:	3b01      	subs	r3, #1
 8003194:	b29a      	uxth	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319e:	2204      	movs	r2, #4
 80031a0:	431a      	orrs	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80031a6:	4a0c      	ldr	r2, [pc, #48]	; (80031d8 <I2C_ITListenCplt+0xb0>)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	0011      	movs	r1, r2
 80031ac:	0018      	movs	r0, r3
 80031ae:	f000 fab3 	bl	8003718 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2210      	movs	r2, #16
 80031b8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2240      	movs	r2, #64	; 0x40
 80031be:	2100      	movs	r1, #0
 80031c0:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	0018      	movs	r0, r3
 80031c6:	f7fe fec5 	bl	8001f54 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b002      	add	sp, #8
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	ffff0000 	.word	0xffff0000
 80031d8:	00008003 	.word	0x00008003

080031dc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80031e6:	200f      	movs	r0, #15
 80031e8:	183b      	adds	r3, r7, r0
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	2141      	movs	r1, #65	; 0x41
 80031ee:	5c52      	ldrb	r2, [r2, r1]
 80031f0:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2242      	movs	r2, #66	; 0x42
 80031f6:	2100      	movs	r1, #0
 80031f8:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a72      	ldr	r2, [pc, #456]	; (80033c8 <I2C_ITError+0x1ec>)
 80031fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	431a      	orrs	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8003212:	183b      	adds	r3, r7, r0
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2b28      	cmp	r3, #40	; 0x28
 8003218:	d007      	beq.n	800322a <I2C_ITError+0x4e>
 800321a:	183b      	adds	r3, r7, r0
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	2b29      	cmp	r3, #41	; 0x29
 8003220:	d003      	beq.n	800322a <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003222:	183b      	adds	r3, r7, r0
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	2b2a      	cmp	r3, #42	; 0x2a
 8003228:	d10c      	bne.n	8003244 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2103      	movs	r1, #3
 800322e:	0018      	movs	r0, r3
 8003230:	f000 fa72 	bl	8003718 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2241      	movs	r2, #65	; 0x41
 8003238:	2128      	movs	r1, #40	; 0x28
 800323a:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a63      	ldr	r2, [pc, #396]	; (80033cc <I2C_ITError+0x1f0>)
 8003240:	635a      	str	r2, [r3, #52]	; 0x34
 8003242:	e032      	b.n	80032aa <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003244:	4a62      	ldr	r2, [pc, #392]	; (80033d0 <I2C_ITError+0x1f4>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	0011      	movs	r1, r2
 800324a:	0018      	movs	r0, r3
 800324c:	f000 fa64 	bl	8003718 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	0018      	movs	r0, r3
 8003254:	f000 f8ed 	bl	8003432 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2241      	movs	r2, #65	; 0x41
 800325c:	5c9b      	ldrb	r3, [r3, r2]
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b60      	cmp	r3, #96	; 0x60
 8003262:	d01f      	beq.n	80032a4 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2241      	movs	r2, #65	; 0x41
 8003268:	2120      	movs	r1, #32
 800326a:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	2220      	movs	r2, #32
 8003274:	4013      	ands	r3, r2
 8003276:	2b20      	cmp	r3, #32
 8003278:	d114      	bne.n	80032a4 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	2210      	movs	r2, #16
 8003282:	4013      	ands	r3, r2
 8003284:	2b10      	cmp	r3, #16
 8003286:	d109      	bne.n	800329c <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2210      	movs	r2, #16
 800328e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003294:	2204      	movs	r2, #4
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2220      	movs	r2, #32
 80032a2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ae:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d03b      	beq.n	8003330 <I2C_ITError+0x154>
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2b11      	cmp	r3, #17
 80032bc:	d002      	beq.n	80032c4 <I2C_ITError+0xe8>
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b21      	cmp	r3, #33	; 0x21
 80032c2:	d135      	bne.n	8003330 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	2380      	movs	r3, #128	; 0x80
 80032cc:	01db      	lsls	r3, r3, #7
 80032ce:	401a      	ands	r2, r3
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	01db      	lsls	r3, r3, #7
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d107      	bne.n	80032e8 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	493c      	ldr	r1, [pc, #240]	; (80033d4 <I2C_ITError+0x1f8>)
 80032e4:	400a      	ands	r2, r1
 80032e6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7fe fa0e 	bl	800170e <HAL_DMA_GetState>
 80032f2:	0003      	movs	r3, r0
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d016      	beq.n	8003326 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032fc:	4a36      	ldr	r2, [pc, #216]	; (80033d8 <I2C_ITError+0x1fc>)
 80032fe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2240      	movs	r2, #64	; 0x40
 8003304:	2100      	movs	r1, #0
 8003306:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330c:	0018      	movs	r0, r3
 800330e:	f7fe f917 	bl	8001540 <HAL_DMA_Abort_IT>
 8003312:	1e03      	subs	r3, r0, #0
 8003314:	d051      	beq.n	80033ba <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003320:	0018      	movs	r0, r3
 8003322:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003324:	e049      	b.n	80033ba <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	0018      	movs	r0, r3
 800332a:	f000 f859 	bl	80033e0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800332e:	e044      	b.n	80033ba <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003334:	2b00      	cmp	r3, #0
 8003336:	d03b      	beq.n	80033b0 <I2C_ITError+0x1d4>
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b12      	cmp	r3, #18
 800333c:	d002      	beq.n	8003344 <I2C_ITError+0x168>
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b22      	cmp	r3, #34	; 0x22
 8003342:	d135      	bne.n	80033b0 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	2380      	movs	r3, #128	; 0x80
 800334c:	021b      	lsls	r3, r3, #8
 800334e:	401a      	ands	r2, r3
 8003350:	2380      	movs	r3, #128	; 0x80
 8003352:	021b      	lsls	r3, r3, #8
 8003354:	429a      	cmp	r2, r3
 8003356:	d107      	bne.n	8003368 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	491e      	ldr	r1, [pc, #120]	; (80033dc <I2C_ITError+0x200>)
 8003364:	400a      	ands	r2, r1
 8003366:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800336c:	0018      	movs	r0, r3
 800336e:	f7fe f9ce 	bl	800170e <HAL_DMA_GetState>
 8003372:	0003      	movs	r3, r0
 8003374:	2b01      	cmp	r3, #1
 8003376:	d016      	beq.n	80033a6 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800337c:	4a16      	ldr	r2, [pc, #88]	; (80033d8 <I2C_ITError+0x1fc>)
 800337e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2240      	movs	r2, #64	; 0x40
 8003384:	2100      	movs	r1, #0
 8003386:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338c:	0018      	movs	r0, r3
 800338e:	f7fe f8d7 	bl	8001540 <HAL_DMA_Abort_IT>
 8003392:	1e03      	subs	r3, r0, #0
 8003394:	d013      	beq.n	80033be <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a0:	0018      	movs	r0, r3
 80033a2:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80033a4:	e00b      	b.n	80033be <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	0018      	movs	r0, r3
 80033aa:	f000 f819 	bl	80033e0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80033ae:	e006      	b.n	80033be <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	0018      	movs	r0, r3
 80033b4:	f000 f814 	bl	80033e0 <I2C_TreatErrorCallback>
  }
}
 80033b8:	e002      	b.n	80033c0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80033ba:	46c0      	nop			; (mov r8, r8)
 80033bc:	e000      	b.n	80033c0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80033be:	46c0      	nop			; (mov r8, r8)
}
 80033c0:	46c0      	nop			; (mov r8, r8)
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b004      	add	sp, #16
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	ffff0000 	.word	0xffff0000
 80033cc:	08002219 	.word	0x08002219
 80033d0:	00008003 	.word	0x00008003
 80033d4:	ffffbfff 	.word	0xffffbfff
 80033d8:	0800354b 	.word	0x0800354b
 80033dc:	ffff7fff 	.word	0xffff7fff

080033e0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2241      	movs	r2, #65	; 0x41
 80033ec:	5c9b      	ldrb	r3, [r3, r2]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b60      	cmp	r3, #96	; 0x60
 80033f2:	d10f      	bne.n	8003414 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2241      	movs	r2, #65	; 0x41
 80033f8:	2120      	movs	r1, #32
 80033fa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2240      	movs	r2, #64	; 0x40
 8003406:	2100      	movs	r1, #0
 8003408:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	0018      	movs	r0, r3
 800340e:	f7fe fdb9 	bl	8001f84 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003412:	e00a      	b.n	800342a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2240      	movs	r2, #64	; 0x40
 800341e:	2100      	movs	r1, #0
 8003420:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	0018      	movs	r0, r3
 8003426:	f7fd fc3f 	bl	8000ca8 <HAL_I2C_ErrorCallback>
}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	b002      	add	sp, #8
 8003430:	bd80      	pop	{r7, pc}

08003432 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b082      	sub	sp, #8
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	2202      	movs	r2, #2
 8003442:	4013      	ands	r3, r2
 8003444:	2b02      	cmp	r3, #2
 8003446:	d103      	bne.n	8003450 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2200      	movs	r2, #0
 800344e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	2201      	movs	r2, #1
 8003458:	4013      	ands	r3, r2
 800345a:	2b01      	cmp	r3, #1
 800345c:	d007      	beq.n	800346e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	699a      	ldr	r2, [r3, #24]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2101      	movs	r1, #1
 800346a:	430a      	orrs	r2, r1
 800346c:	619a      	str	r2, [r3, #24]
  }
}
 800346e:	46c0      	nop			; (mov r8, r8)
 8003470:	46bd      	mov	sp, r7
 8003472:	b002      	add	sp, #8
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4920      	ldr	r1, [pc, #128]	; (8003514 <I2C_DMAMasterTransmitCplt+0x9c>)
 8003492:	400a      	ands	r2, r1
 8003494:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	d105      	bne.n	80034ac <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2120      	movs	r1, #32
 80034a4:	0018      	movs	r0, r3
 80034a6:	f000 f8a9 	bl	80035fc <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80034aa:	e02e      	b.n	800350a <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80034b4:	189a      	adds	r2, r3, r2
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	2bff      	cmp	r3, #255	; 0xff
 80034c2:	d903      	bls.n	80034cc <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	22ff      	movs	r2, #255	; 0xff
 80034c8:	851a      	strh	r2, [r3, #40]	; 0x28
 80034ca:	e004      	b.n	80034d6 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034de:	0019      	movs	r1, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	3328      	adds	r3, #40	; 0x28
 80034e6:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80034ec:	f7fd ff8a 	bl	8001404 <HAL_DMA_Start_IT>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d005      	beq.n	8003500 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2110      	movs	r1, #16
 80034f8:	0018      	movs	r0, r3
 80034fa:	f7ff fe6f 	bl	80031dc <I2C_ITError>
}
 80034fe:	e004      	b.n	800350a <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2140      	movs	r1, #64	; 0x40
 8003504:	0018      	movs	r0, r3
 8003506:	f000 f879 	bl	80035fc <I2C_Enable_IRQ>
}
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	46bd      	mov	sp, r7
 800350e:	b004      	add	sp, #16
 8003510:	bd80      	pop	{r7, pc}
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	ffffbfff 	.word	0xffffbfff

08003518 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003524:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2180      	movs	r1, #128	; 0x80
 8003532:	0209      	lsls	r1, r1, #8
 8003534:	430a      	orrs	r2, r1
 8003536:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2110      	movs	r1, #16
 800353c:	0018      	movs	r0, r3
 800353e:	f7ff fe4d 	bl	80031dc <I2C_ITError>
}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	46bd      	mov	sp, r7
 8003546:	b004      	add	sp, #16
 8003548:	bd80      	pop	{r7, pc}

0800354a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800354a:	b580      	push	{r7, lr}
 800354c:	b084      	sub	sp, #16
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003564:	2200      	movs	r2, #0
 8003566:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003574:	2200      	movs	r2, #0
 8003576:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	0018      	movs	r0, r3
 800357c:	f7ff ff30 	bl	80033e0 <I2C_TreatErrorCallback>
}
 8003580:	46c0      	nop			; (mov r8, r8)
 8003582:	46bd      	mov	sp, r7
 8003584:	b004      	add	sp, #16
 8003586:	bd80      	pop	{r7, pc}

08003588 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003588:	b590      	push	{r4, r7, lr}
 800358a:	b087      	sub	sp, #28
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	0008      	movs	r0, r1
 8003592:	0011      	movs	r1, r2
 8003594:	607b      	str	r3, [r7, #4]
 8003596:	240a      	movs	r4, #10
 8003598:	193b      	adds	r3, r7, r4
 800359a:	1c02      	adds	r2, r0, #0
 800359c:	801a      	strh	r2, [r3, #0]
 800359e:	2009      	movs	r0, #9
 80035a0:	183b      	adds	r3, r7, r0
 80035a2:	1c0a      	adds	r2, r1, #0
 80035a4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035a6:	193b      	adds	r3, r7, r4
 80035a8:	881b      	ldrh	r3, [r3, #0]
 80035aa:	059b      	lsls	r3, r3, #22
 80035ac:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035ae:	183b      	adds	r3, r7, r0
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	0419      	lsls	r1, r3, #16
 80035b4:	23ff      	movs	r3, #255	; 0xff
 80035b6:	041b      	lsls	r3, r3, #16
 80035b8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035ba:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80035c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035c2:	4313      	orrs	r3, r2
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	085b      	lsrs	r3, r3, #1
 80035c8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035d2:	0d51      	lsrs	r1, r2, #21
 80035d4:	2280      	movs	r2, #128	; 0x80
 80035d6:	00d2      	lsls	r2, r2, #3
 80035d8:	400a      	ands	r2, r1
 80035da:	4907      	ldr	r1, [pc, #28]	; (80035f8 <I2C_TransferConfig+0x70>)
 80035dc:	430a      	orrs	r2, r1
 80035de:	43d2      	mvns	r2, r2
 80035e0:	401a      	ands	r2, r3
 80035e2:	0011      	movs	r1, r2
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80035ee:	46c0      	nop			; (mov r8, r8)
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b007      	add	sp, #28
 80035f4:	bd90      	pop	{r4, r7, pc}
 80035f6:	46c0      	nop			; (mov r8, r8)
 80035f8:	03ff63ff 	.word	0x03ff63ff

080035fc <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	000a      	movs	r2, r1
 8003606:	1cbb      	adds	r3, r7, #2
 8003608:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003612:	4b3e      	ldr	r3, [pc, #248]	; (800370c <I2C_Enable_IRQ+0x110>)
 8003614:	429a      	cmp	r2, r3
 8003616:	d035      	beq.n	8003684 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800361c:	4b3c      	ldr	r3, [pc, #240]	; (8003710 <I2C_Enable_IRQ+0x114>)
 800361e:	429a      	cmp	r2, r3
 8003620:	d030      	beq.n	8003684 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8003626:	4b3b      	ldr	r3, [pc, #236]	; (8003714 <I2C_Enable_IRQ+0x118>)
 8003628:	429a      	cmp	r2, r3
 800362a:	d02b      	beq.n	8003684 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800362c:	1cbb      	adds	r3, r7, #2
 800362e:	2200      	movs	r2, #0
 8003630:	5e9b      	ldrsh	r3, [r3, r2]
 8003632:	2b00      	cmp	r3, #0
 8003634:	da03      	bge.n	800363e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	22b8      	movs	r2, #184	; 0xb8
 800363a:	4313      	orrs	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800363e:	1cbb      	adds	r3, r7, #2
 8003640:	881b      	ldrh	r3, [r3, #0]
 8003642:	2201      	movs	r2, #1
 8003644:	4013      	ands	r3, r2
 8003646:	d003      	beq.n	8003650 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	22f2      	movs	r2, #242	; 0xf2
 800364c:	4313      	orrs	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003650:	1cbb      	adds	r3, r7, #2
 8003652:	881b      	ldrh	r3, [r3, #0]
 8003654:	2202      	movs	r2, #2
 8003656:	4013      	ands	r3, r2
 8003658:	d003      	beq.n	8003662 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	22f4      	movs	r2, #244	; 0xf4
 800365e:	4313      	orrs	r3, r2
 8003660:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003662:	1cbb      	adds	r3, r7, #2
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	2b10      	cmp	r3, #16
 8003668:	d103      	bne.n	8003672 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2290      	movs	r2, #144	; 0x90
 800366e:	4313      	orrs	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003672:	1cbb      	adds	r3, r7, #2
 8003674:	881b      	ldrh	r3, [r3, #0]
 8003676:	2b20      	cmp	r3, #32
 8003678:	d13c      	bne.n	80036f4 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2220      	movs	r2, #32
 800367e:	4313      	orrs	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003682:	e037      	b.n	80036f4 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003684:	1cbb      	adds	r3, r7, #2
 8003686:	2200      	movs	r2, #0
 8003688:	5e9b      	ldrsh	r3, [r3, r2]
 800368a:	2b00      	cmp	r3, #0
 800368c:	da03      	bge.n	8003696 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	22b8      	movs	r2, #184	; 0xb8
 8003692:	4313      	orrs	r3, r2
 8003694:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003696:	1cbb      	adds	r3, r7, #2
 8003698:	881b      	ldrh	r3, [r3, #0]
 800369a:	2201      	movs	r2, #1
 800369c:	4013      	ands	r3, r2
 800369e:	d003      	beq.n	80036a8 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	22f2      	movs	r2, #242	; 0xf2
 80036a4:	4313      	orrs	r3, r2
 80036a6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80036a8:	1cbb      	adds	r3, r7, #2
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	2202      	movs	r2, #2
 80036ae:	4013      	ands	r3, r2
 80036b0:	d003      	beq.n	80036ba <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	22f4      	movs	r2, #244	; 0xf4
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80036ba:	1cbb      	adds	r3, r7, #2
 80036bc:	881b      	ldrh	r3, [r3, #0]
 80036be:	2b10      	cmp	r3, #16
 80036c0:	d103      	bne.n	80036ca <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2290      	movs	r2, #144	; 0x90
 80036c6:	4313      	orrs	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80036ca:	1cbb      	adds	r3, r7, #2
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	2b20      	cmp	r3, #32
 80036d0:	d103      	bne.n	80036da <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2260      	movs	r2, #96	; 0x60
 80036d6:	4313      	orrs	r3, r2
 80036d8:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036de:	4b0d      	ldr	r3, [pc, #52]	; (8003714 <I2C_Enable_IRQ+0x118>)
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d007      	beq.n	80036f4 <I2C_Enable_IRQ+0xf8>
 80036e4:	1cbb      	adds	r3, r7, #2
 80036e6:	881b      	ldrh	r3, [r3, #0]
 80036e8:	2b40      	cmp	r3, #64	; 0x40
 80036ea:	d103      	bne.n	80036f4 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2240      	movs	r2, #64	; 0x40
 80036f0:	4313      	orrs	r3, r2
 80036f2:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6819      	ldr	r1, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	430a      	orrs	r2, r1
 8003702:	601a      	str	r2, [r3, #0]
}
 8003704:	46c0      	nop			; (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	b004      	add	sp, #16
 800370a:	bd80      	pop	{r7, pc}
 800370c:	08002441 	.word	0x08002441
 8003710:	080028b9 	.word	0x080028b9
 8003714:	08002659 	.word	0x08002659

08003718 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	000a      	movs	r2, r1
 8003722:	1cbb      	adds	r3, r7, #2
 8003724:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8003726:	2300      	movs	r3, #0
 8003728:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800372a:	1cbb      	adds	r3, r7, #2
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	2201      	movs	r2, #1
 8003730:	4013      	ands	r3, r2
 8003732:	d010      	beq.n	8003756 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2242      	movs	r2, #66	; 0x42
 8003738:	4313      	orrs	r3, r2
 800373a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2241      	movs	r2, #65	; 0x41
 8003740:	5c9b      	ldrb	r3, [r3, r2]
 8003742:	b2db      	uxtb	r3, r3
 8003744:	001a      	movs	r2, r3
 8003746:	2328      	movs	r3, #40	; 0x28
 8003748:	4013      	ands	r3, r2
 800374a:	2b28      	cmp	r3, #40	; 0x28
 800374c:	d003      	beq.n	8003756 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	22b0      	movs	r2, #176	; 0xb0
 8003752:	4313      	orrs	r3, r2
 8003754:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003756:	1cbb      	adds	r3, r7, #2
 8003758:	881b      	ldrh	r3, [r3, #0]
 800375a:	2202      	movs	r2, #2
 800375c:	4013      	ands	r3, r2
 800375e:	d010      	beq.n	8003782 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2244      	movs	r2, #68	; 0x44
 8003764:	4313      	orrs	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2241      	movs	r2, #65	; 0x41
 800376c:	5c9b      	ldrb	r3, [r3, r2]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	001a      	movs	r2, r3
 8003772:	2328      	movs	r3, #40	; 0x28
 8003774:	4013      	ands	r3, r2
 8003776:	2b28      	cmp	r3, #40	; 0x28
 8003778:	d003      	beq.n	8003782 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	22b0      	movs	r2, #176	; 0xb0
 800377e:	4313      	orrs	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003782:	1cbb      	adds	r3, r7, #2
 8003784:	2200      	movs	r2, #0
 8003786:	5e9b      	ldrsh	r3, [r3, r2]
 8003788:	2b00      	cmp	r3, #0
 800378a:	da03      	bge.n	8003794 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	22b8      	movs	r2, #184	; 0xb8
 8003790:	4313      	orrs	r3, r2
 8003792:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003794:	1cbb      	adds	r3, r7, #2
 8003796:	881b      	ldrh	r3, [r3, #0]
 8003798:	2b10      	cmp	r3, #16
 800379a:	d103      	bne.n	80037a4 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2290      	movs	r2, #144	; 0x90
 80037a0:	4313      	orrs	r3, r2
 80037a2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80037a4:	1cbb      	adds	r3, r7, #2
 80037a6:	881b      	ldrh	r3, [r3, #0]
 80037a8:	2b20      	cmp	r3, #32
 80037aa:	d103      	bne.n	80037b4 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2220      	movs	r2, #32
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80037b4:	1cbb      	adds	r3, r7, #2
 80037b6:	881b      	ldrh	r3, [r3, #0]
 80037b8:	2b40      	cmp	r3, #64	; 0x40
 80037ba:	d103      	bne.n	80037c4 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2240      	movs	r2, #64	; 0x40
 80037c0:	4313      	orrs	r3, r2
 80037c2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	43d9      	mvns	r1, r3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	400a      	ands	r2, r1
 80037d4:	601a      	str	r2, [r3, #0]
}
 80037d6:	46c0      	nop			; (mov r8, r8)
 80037d8:	46bd      	mov	sp, r7
 80037da:	b004      	add	sp, #16
 80037dc:	bd80      	pop	{r7, pc}
	...

080037e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2241      	movs	r2, #65	; 0x41
 80037ee:	5c9b      	ldrb	r3, [r3, r2]
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b20      	cmp	r3, #32
 80037f4:	d138      	bne.n	8003868 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2240      	movs	r2, #64	; 0x40
 80037fa:	5c9b      	ldrb	r3, [r3, r2]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d101      	bne.n	8003804 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003800:	2302      	movs	r3, #2
 8003802:	e032      	b.n	800386a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2240      	movs	r2, #64	; 0x40
 8003808:	2101      	movs	r1, #1
 800380a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2241      	movs	r2, #65	; 0x41
 8003810:	2124      	movs	r1, #36	; 0x24
 8003812:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2101      	movs	r1, #1
 8003820:	438a      	bics	r2, r1
 8003822:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4911      	ldr	r1, [pc, #68]	; (8003874 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003830:	400a      	ands	r2, r1
 8003832:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6819      	ldr	r1, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2101      	movs	r1, #1
 8003850:	430a      	orrs	r2, r1
 8003852:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2241      	movs	r2, #65	; 0x41
 8003858:	2120      	movs	r1, #32
 800385a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2240      	movs	r2, #64	; 0x40
 8003860:	2100      	movs	r1, #0
 8003862:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003864:	2300      	movs	r3, #0
 8003866:	e000      	b.n	800386a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003868:	2302      	movs	r3, #2
  }
}
 800386a:	0018      	movs	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	b002      	add	sp, #8
 8003870:	bd80      	pop	{r7, pc}
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	ffffefff 	.word	0xffffefff

08003878 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2241      	movs	r2, #65	; 0x41
 8003886:	5c9b      	ldrb	r3, [r3, r2]
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b20      	cmp	r3, #32
 800388c:	d139      	bne.n	8003902 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2240      	movs	r2, #64	; 0x40
 8003892:	5c9b      	ldrb	r3, [r3, r2]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d101      	bne.n	800389c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003898:	2302      	movs	r3, #2
 800389a:	e033      	b.n	8003904 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2240      	movs	r2, #64	; 0x40
 80038a0:	2101      	movs	r1, #1
 80038a2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2241      	movs	r2, #65	; 0x41
 80038a8:	2124      	movs	r1, #36	; 0x24
 80038aa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2101      	movs	r1, #1
 80038b8:	438a      	bics	r2, r1
 80038ba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4a11      	ldr	r2, [pc, #68]	; (800390c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	021b      	lsls	r3, r3, #8
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2101      	movs	r1, #1
 80038ea:	430a      	orrs	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2241      	movs	r2, #65	; 0x41
 80038f2:	2120      	movs	r1, #32
 80038f4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2240      	movs	r2, #64	; 0x40
 80038fa:	2100      	movs	r1, #0
 80038fc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80038fe:	2300      	movs	r3, #0
 8003900:	e000      	b.n	8003904 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003902:	2302      	movs	r3, #2
  }
}
 8003904:	0018      	movs	r0, r3
 8003906:	46bd      	mov	sp, r7
 8003908:	b004      	add	sp, #16
 800390a:	bd80      	pop	{r7, pc}
 800390c:	fffff0ff 	.word	0xfffff0ff

08003910 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b088      	sub	sp, #32
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d101      	bne.n	8003922 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e301      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2201      	movs	r2, #1
 8003928:	4013      	ands	r3, r2
 800392a:	d100      	bne.n	800392e <HAL_RCC_OscConfig+0x1e>
 800392c:	e08d      	b.n	8003a4a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800392e:	4bc3      	ldr	r3, [pc, #780]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	220c      	movs	r2, #12
 8003934:	4013      	ands	r3, r2
 8003936:	2b04      	cmp	r3, #4
 8003938:	d00e      	beq.n	8003958 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800393a:	4bc0      	ldr	r3, [pc, #768]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	220c      	movs	r2, #12
 8003940:	4013      	ands	r3, r2
 8003942:	2b08      	cmp	r3, #8
 8003944:	d116      	bne.n	8003974 <HAL_RCC_OscConfig+0x64>
 8003946:	4bbd      	ldr	r3, [pc, #756]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	2380      	movs	r3, #128	; 0x80
 800394c:	025b      	lsls	r3, r3, #9
 800394e:	401a      	ands	r2, r3
 8003950:	2380      	movs	r3, #128	; 0x80
 8003952:	025b      	lsls	r3, r3, #9
 8003954:	429a      	cmp	r2, r3
 8003956:	d10d      	bne.n	8003974 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003958:	4bb8      	ldr	r3, [pc, #736]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	2380      	movs	r3, #128	; 0x80
 800395e:	029b      	lsls	r3, r3, #10
 8003960:	4013      	ands	r3, r2
 8003962:	d100      	bne.n	8003966 <HAL_RCC_OscConfig+0x56>
 8003964:	e070      	b.n	8003a48 <HAL_RCC_OscConfig+0x138>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d000      	beq.n	8003970 <HAL_RCC_OscConfig+0x60>
 800396e:	e06b      	b.n	8003a48 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e2d8      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d107      	bne.n	800398c <HAL_RCC_OscConfig+0x7c>
 800397c:	4baf      	ldr	r3, [pc, #700]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	4bae      	ldr	r3, [pc, #696]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003982:	2180      	movs	r1, #128	; 0x80
 8003984:	0249      	lsls	r1, r1, #9
 8003986:	430a      	orrs	r2, r1
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	e02f      	b.n	80039ec <HAL_RCC_OscConfig+0xdc>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d10c      	bne.n	80039ae <HAL_RCC_OscConfig+0x9e>
 8003994:	4ba9      	ldr	r3, [pc, #676]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	4ba8      	ldr	r3, [pc, #672]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 800399a:	49a9      	ldr	r1, [pc, #676]	; (8003c40 <HAL_RCC_OscConfig+0x330>)
 800399c:	400a      	ands	r2, r1
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	4ba6      	ldr	r3, [pc, #664]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4ba5      	ldr	r3, [pc, #660]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039a6:	49a7      	ldr	r1, [pc, #668]	; (8003c44 <HAL_RCC_OscConfig+0x334>)
 80039a8:	400a      	ands	r2, r1
 80039aa:	601a      	str	r2, [r3, #0]
 80039ac:	e01e      	b.n	80039ec <HAL_RCC_OscConfig+0xdc>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b05      	cmp	r3, #5
 80039b4:	d10e      	bne.n	80039d4 <HAL_RCC_OscConfig+0xc4>
 80039b6:	4ba1      	ldr	r3, [pc, #644]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	4ba0      	ldr	r3, [pc, #640]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039bc:	2180      	movs	r1, #128	; 0x80
 80039be:	02c9      	lsls	r1, r1, #11
 80039c0:	430a      	orrs	r2, r1
 80039c2:	601a      	str	r2, [r3, #0]
 80039c4:	4b9d      	ldr	r3, [pc, #628]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4b9c      	ldr	r3, [pc, #624]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039ca:	2180      	movs	r1, #128	; 0x80
 80039cc:	0249      	lsls	r1, r1, #9
 80039ce:	430a      	orrs	r2, r1
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	e00b      	b.n	80039ec <HAL_RCC_OscConfig+0xdc>
 80039d4:	4b99      	ldr	r3, [pc, #612]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	4b98      	ldr	r3, [pc, #608]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039da:	4999      	ldr	r1, [pc, #612]	; (8003c40 <HAL_RCC_OscConfig+0x330>)
 80039dc:	400a      	ands	r2, r1
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	4b96      	ldr	r3, [pc, #600]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	4b95      	ldr	r3, [pc, #596]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 80039e6:	4997      	ldr	r1, [pc, #604]	; (8003c44 <HAL_RCC_OscConfig+0x334>)
 80039e8:	400a      	ands	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d014      	beq.n	8003a1e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f4:	f7fd fbb2 	bl	800115c <HAL_GetTick>
 80039f8:	0003      	movs	r3, r0
 80039fa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fc:	e008      	b.n	8003a10 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039fe:	f7fd fbad 	bl	800115c <HAL_GetTick>
 8003a02:	0002      	movs	r2, r0
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b64      	cmp	r3, #100	; 0x64
 8003a0a:	d901      	bls.n	8003a10 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e28a      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a10:	4b8a      	ldr	r3, [pc, #552]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	2380      	movs	r3, #128	; 0x80
 8003a16:	029b      	lsls	r3, r3, #10
 8003a18:	4013      	ands	r3, r2
 8003a1a:	d0f0      	beq.n	80039fe <HAL_RCC_OscConfig+0xee>
 8003a1c:	e015      	b.n	8003a4a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a1e:	f7fd fb9d 	bl	800115c <HAL_GetTick>
 8003a22:	0003      	movs	r3, r0
 8003a24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a28:	f7fd fb98 	bl	800115c <HAL_GetTick>
 8003a2c:	0002      	movs	r2, r0
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b64      	cmp	r3, #100	; 0x64
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e275      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a3a:	4b80      	ldr	r3, [pc, #512]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	2380      	movs	r3, #128	; 0x80
 8003a40:	029b      	lsls	r3, r3, #10
 8003a42:	4013      	ands	r3, r2
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0x118>
 8003a46:	e000      	b.n	8003a4a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a48:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	4013      	ands	r3, r2
 8003a52:	d100      	bne.n	8003a56 <HAL_RCC_OscConfig+0x146>
 8003a54:	e069      	b.n	8003b2a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003a56:	4b79      	ldr	r3, [pc, #484]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	220c      	movs	r2, #12
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d00b      	beq.n	8003a78 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003a60:	4b76      	ldr	r3, [pc, #472]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	220c      	movs	r2, #12
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	d11c      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x196>
 8003a6c:	4b73      	ldr	r3, [pc, #460]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	2380      	movs	r3, #128	; 0x80
 8003a72:	025b      	lsls	r3, r3, #9
 8003a74:	4013      	ands	r3, r2
 8003a76:	d116      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a78:	4b70      	ldr	r3, [pc, #448]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d005      	beq.n	8003a8e <HAL_RCC_OscConfig+0x17e>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d001      	beq.n	8003a8e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e24b      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8e:	4b6b      	ldr	r3, [pc, #428]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	22f8      	movs	r2, #248	; 0xf8
 8003a94:	4393      	bics	r3, r2
 8003a96:	0019      	movs	r1, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	00da      	lsls	r2, r3, #3
 8003a9e:	4b67      	ldr	r3, [pc, #412]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aa4:	e041      	b.n	8003b2a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d024      	beq.n	8003af8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aae:	4b63      	ldr	r3, [pc, #396]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	4b62      	ldr	r3, [pc, #392]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aba:	f7fd fb4f 	bl	800115c <HAL_GetTick>
 8003abe:	0003      	movs	r3, r0
 8003ac0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ac4:	f7fd fb4a 	bl	800115c <HAL_GetTick>
 8003ac8:	0002      	movs	r2, r0
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e227      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad6:	4b59      	ldr	r3, [pc, #356]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2202      	movs	r2, #2
 8003adc:	4013      	ands	r3, r2
 8003ade:	d0f1      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae0:	4b56      	ldr	r3, [pc, #344]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	22f8      	movs	r2, #248	; 0xf8
 8003ae6:	4393      	bics	r3, r2
 8003ae8:	0019      	movs	r1, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	00da      	lsls	r2, r3, #3
 8003af0:	4b52      	ldr	r3, [pc, #328]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003af2:	430a      	orrs	r2, r1
 8003af4:	601a      	str	r2, [r3, #0]
 8003af6:	e018      	b.n	8003b2a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003af8:	4b50      	ldr	r3, [pc, #320]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b4f      	ldr	r3, [pc, #316]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003afe:	2101      	movs	r1, #1
 8003b00:	438a      	bics	r2, r1
 8003b02:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd fb2a 	bl	800115c <HAL_GetTick>
 8003b08:	0003      	movs	r3, r0
 8003b0a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0c:	e008      	b.n	8003b20 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b0e:	f7fd fb25 	bl	800115c <HAL_GetTick>
 8003b12:	0002      	movs	r2, r0
 8003b14:	69bb      	ldr	r3, [r7, #24]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d901      	bls.n	8003b20 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e202      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b20:	4b46      	ldr	r3, [pc, #280]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2202      	movs	r2, #2
 8003b26:	4013      	ands	r3, r2
 8003b28:	d1f1      	bne.n	8003b0e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2208      	movs	r2, #8
 8003b30:	4013      	ands	r3, r2
 8003b32:	d036      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	69db      	ldr	r3, [r3, #28]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d019      	beq.n	8003b70 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b3c:	4b3f      	ldr	r3, [pc, #252]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003b3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b40:	4b3e      	ldr	r3, [pc, #248]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003b42:	2101      	movs	r1, #1
 8003b44:	430a      	orrs	r2, r1
 8003b46:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b48:	f7fd fb08 	bl	800115c <HAL_GetTick>
 8003b4c:	0003      	movs	r3, r0
 8003b4e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b50:	e008      	b.n	8003b64 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b52:	f7fd fb03 	bl	800115c <HAL_GetTick>
 8003b56:	0002      	movs	r2, r0
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e1e0      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b64:	4b35      	ldr	r3, [pc, #212]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	2202      	movs	r2, #2
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	d0f1      	beq.n	8003b52 <HAL_RCC_OscConfig+0x242>
 8003b6e:	e018      	b.n	8003ba2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b70:	4b32      	ldr	r3, [pc, #200]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003b72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b74:	4b31      	ldr	r3, [pc, #196]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003b76:	2101      	movs	r1, #1
 8003b78:	438a      	bics	r2, r1
 8003b7a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b7c:	f7fd faee 	bl	800115c <HAL_GetTick>
 8003b80:	0003      	movs	r3, r0
 8003b82:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b86:	f7fd fae9 	bl	800115c <HAL_GetTick>
 8003b8a:	0002      	movs	r2, r0
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e1c6      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b98:	4b28      	ldr	r3, [pc, #160]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d1f1      	bne.n	8003b86 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	2204      	movs	r2, #4
 8003ba8:	4013      	ands	r3, r2
 8003baa:	d100      	bne.n	8003bae <HAL_RCC_OscConfig+0x29e>
 8003bac:	e0b4      	b.n	8003d18 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bae:	201f      	movs	r0, #31
 8003bb0:	183b      	adds	r3, r7, r0
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bb6:	4b21      	ldr	r3, [pc, #132]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003bb8:	69da      	ldr	r2, [r3, #28]
 8003bba:	2380      	movs	r3, #128	; 0x80
 8003bbc:	055b      	lsls	r3, r3, #21
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	d110      	bne.n	8003be4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bc2:	4b1e      	ldr	r3, [pc, #120]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003bc4:	69da      	ldr	r2, [r3, #28]
 8003bc6:	4b1d      	ldr	r3, [pc, #116]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003bc8:	2180      	movs	r1, #128	; 0x80
 8003bca:	0549      	lsls	r1, r1, #21
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	61da      	str	r2, [r3, #28]
 8003bd0:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003bd2:	69da      	ldr	r2, [r3, #28]
 8003bd4:	2380      	movs	r3, #128	; 0x80
 8003bd6:	055b      	lsls	r3, r3, #21
 8003bd8:	4013      	ands	r3, r2
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003bde:	183b      	adds	r3, r7, r0
 8003be0:	2201      	movs	r2, #1
 8003be2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003be4:	4b18      	ldr	r3, [pc, #96]	; (8003c48 <HAL_RCC_OscConfig+0x338>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	2380      	movs	r3, #128	; 0x80
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	4013      	ands	r3, r2
 8003bee:	d11a      	bne.n	8003c26 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bf0:	4b15      	ldr	r3, [pc, #84]	; (8003c48 <HAL_RCC_OscConfig+0x338>)
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	4b14      	ldr	r3, [pc, #80]	; (8003c48 <HAL_RCC_OscConfig+0x338>)
 8003bf6:	2180      	movs	r1, #128	; 0x80
 8003bf8:	0049      	lsls	r1, r1, #1
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bfe:	f7fd faad 	bl	800115c <HAL_GetTick>
 8003c02:	0003      	movs	r3, r0
 8003c04:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c08:	f7fd faa8 	bl	800115c <HAL_GetTick>
 8003c0c:	0002      	movs	r2, r0
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b64      	cmp	r3, #100	; 0x64
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e185      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_RCC_OscConfig+0x338>)
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	2380      	movs	r3, #128	; 0x80
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	4013      	ands	r3, r2
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d10e      	bne.n	8003c4c <HAL_RCC_OscConfig+0x33c>
 8003c2e:	4b03      	ldr	r3, [pc, #12]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003c30:	6a1a      	ldr	r2, [r3, #32]
 8003c32:	4b02      	ldr	r3, [pc, #8]	; (8003c3c <HAL_RCC_OscConfig+0x32c>)
 8003c34:	2101      	movs	r1, #1
 8003c36:	430a      	orrs	r2, r1
 8003c38:	621a      	str	r2, [r3, #32]
 8003c3a:	e035      	b.n	8003ca8 <HAL_RCC_OscConfig+0x398>
 8003c3c:	40021000 	.word	0x40021000
 8003c40:	fffeffff 	.word	0xfffeffff
 8003c44:	fffbffff 	.word	0xfffbffff
 8003c48:	40007000 	.word	0x40007000
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10c      	bne.n	8003c6e <HAL_RCC_OscConfig+0x35e>
 8003c54:	4bb6      	ldr	r3, [pc, #728]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c56:	6a1a      	ldr	r2, [r3, #32]
 8003c58:	4bb5      	ldr	r3, [pc, #724]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	438a      	bics	r2, r1
 8003c5e:	621a      	str	r2, [r3, #32]
 8003c60:	4bb3      	ldr	r3, [pc, #716]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c62:	6a1a      	ldr	r2, [r3, #32]
 8003c64:	4bb2      	ldr	r3, [pc, #712]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c66:	2104      	movs	r1, #4
 8003c68:	438a      	bics	r2, r1
 8003c6a:	621a      	str	r2, [r3, #32]
 8003c6c:	e01c      	b.n	8003ca8 <HAL_RCC_OscConfig+0x398>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	2b05      	cmp	r3, #5
 8003c74:	d10c      	bne.n	8003c90 <HAL_RCC_OscConfig+0x380>
 8003c76:	4bae      	ldr	r3, [pc, #696]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c78:	6a1a      	ldr	r2, [r3, #32]
 8003c7a:	4bad      	ldr	r3, [pc, #692]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c7c:	2104      	movs	r1, #4
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	621a      	str	r2, [r3, #32]
 8003c82:	4bab      	ldr	r3, [pc, #684]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c84:	6a1a      	ldr	r2, [r3, #32]
 8003c86:	4baa      	ldr	r3, [pc, #680]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c88:	2101      	movs	r1, #1
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	621a      	str	r2, [r3, #32]
 8003c8e:	e00b      	b.n	8003ca8 <HAL_RCC_OscConfig+0x398>
 8003c90:	4ba7      	ldr	r3, [pc, #668]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c92:	6a1a      	ldr	r2, [r3, #32]
 8003c94:	4ba6      	ldr	r3, [pc, #664]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c96:	2101      	movs	r1, #1
 8003c98:	438a      	bics	r2, r1
 8003c9a:	621a      	str	r2, [r3, #32]
 8003c9c:	4ba4      	ldr	r3, [pc, #656]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003c9e:	6a1a      	ldr	r2, [r3, #32]
 8003ca0:	4ba3      	ldr	r3, [pc, #652]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003ca2:	2104      	movs	r1, #4
 8003ca4:	438a      	bics	r2, r1
 8003ca6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d014      	beq.n	8003cda <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb0:	f7fd fa54 	bl	800115c <HAL_GetTick>
 8003cb4:	0003      	movs	r3, r0
 8003cb6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb8:	e009      	b.n	8003cce <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cba:	f7fd fa4f 	bl	800115c <HAL_GetTick>
 8003cbe:	0002      	movs	r2, r0
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	4a9b      	ldr	r2, [pc, #620]	; (8003f34 <HAL_RCC_OscConfig+0x624>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e12b      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cce:	4b98      	ldr	r3, [pc, #608]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d0f0      	beq.n	8003cba <HAL_RCC_OscConfig+0x3aa>
 8003cd8:	e013      	b.n	8003d02 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cda:	f7fd fa3f 	bl	800115c <HAL_GetTick>
 8003cde:	0003      	movs	r3, r0
 8003ce0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ce2:	e009      	b.n	8003cf8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ce4:	f7fd fa3a 	bl	800115c <HAL_GetTick>
 8003ce8:	0002      	movs	r2, r0
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	4a91      	ldr	r2, [pc, #580]	; (8003f34 <HAL_RCC_OscConfig+0x624>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e116      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cf8:	4b8d      	ldr	r3, [pc, #564]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003cfa:	6a1b      	ldr	r3, [r3, #32]
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	4013      	ands	r3, r2
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d02:	231f      	movs	r3, #31
 8003d04:	18fb      	adds	r3, r7, r3
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d105      	bne.n	8003d18 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d0c:	4b88      	ldr	r3, [pc, #544]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	4b87      	ldr	r3, [pc, #540]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d12:	4989      	ldr	r1, [pc, #548]	; (8003f38 <HAL_RCC_OscConfig+0x628>)
 8003d14:	400a      	ands	r2, r1
 8003d16:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	4013      	ands	r3, r2
 8003d20:	d063      	beq.n	8003dea <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d12a      	bne.n	8003d80 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d2a:	4b81      	ldr	r3, [pc, #516]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d2e:	4b80      	ldr	r3, [pc, #512]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d30:	2104      	movs	r1, #4
 8003d32:	430a      	orrs	r2, r1
 8003d34:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003d36:	4b7e      	ldr	r3, [pc, #504]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d3a:	4b7d      	ldr	r3, [pc, #500]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d42:	f7fd fa0b 	bl	800115c <HAL_GetTick>
 8003d46:	0003      	movs	r3, r0
 8003d48:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d4c:	f7fd fa06 	bl	800115c <HAL_GetTick>
 8003d50:	0002      	movs	r2, r0
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e0e3      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003d5e:	4b74      	ldr	r3, [pc, #464]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d62:	2202      	movs	r2, #2
 8003d64:	4013      	ands	r3, r2
 8003d66:	d0f1      	beq.n	8003d4c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d68:	4b71      	ldr	r3, [pc, #452]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d6c:	22f8      	movs	r2, #248	; 0xf8
 8003d6e:	4393      	bics	r3, r2
 8003d70:	0019      	movs	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	00da      	lsls	r2, r3, #3
 8003d78:	4b6d      	ldr	r3, [pc, #436]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d7e:	e034      	b.n	8003dea <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	3305      	adds	r3, #5
 8003d86:	d111      	bne.n	8003dac <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003d88:	4b69      	ldr	r3, [pc, #420]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d8c:	4b68      	ldr	r3, [pc, #416]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d8e:	2104      	movs	r1, #4
 8003d90:	438a      	bics	r2, r1
 8003d92:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d94:	4b66      	ldr	r3, [pc, #408]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d98:	22f8      	movs	r2, #248	; 0xf8
 8003d9a:	4393      	bics	r3, r2
 8003d9c:	0019      	movs	r1, r3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	699b      	ldr	r3, [r3, #24]
 8003da2:	00da      	lsls	r2, r3, #3
 8003da4:	4b62      	ldr	r3, [pc, #392]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003da6:	430a      	orrs	r2, r1
 8003da8:	635a      	str	r2, [r3, #52]	; 0x34
 8003daa:	e01e      	b.n	8003dea <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003dac:	4b60      	ldr	r3, [pc, #384]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003dae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003db0:	4b5f      	ldr	r3, [pc, #380]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003db2:	2104      	movs	r1, #4
 8003db4:	430a      	orrs	r2, r1
 8003db6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003db8:	4b5d      	ldr	r3, [pc, #372]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003dba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003dbc:	4b5c      	ldr	r3, [pc, #368]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003dbe:	2101      	movs	r1, #1
 8003dc0:	438a      	bics	r2, r1
 8003dc2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dc4:	f7fd f9ca 	bl	800115c <HAL_GetTick>
 8003dc8:	0003      	movs	r3, r0
 8003dca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003dce:	f7fd f9c5 	bl	800115c <HAL_GetTick>
 8003dd2:	0002      	movs	r2, r0
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e0a2      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003de0:	4b53      	ldr	r3, [pc, #332]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003de4:	2202      	movs	r2, #2
 8003de6:	4013      	ands	r3, r2
 8003de8:	d1f1      	bne.n	8003dce <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d100      	bne.n	8003df4 <HAL_RCC_OscConfig+0x4e4>
 8003df2:	e097      	b.n	8003f24 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003df4:	4b4e      	ldr	r3, [pc, #312]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	220c      	movs	r2, #12
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	2b08      	cmp	r3, #8
 8003dfe:	d100      	bne.n	8003e02 <HAL_RCC_OscConfig+0x4f2>
 8003e00:	e06b      	b.n	8003eda <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d14c      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e0a:	4b49      	ldr	r3, [pc, #292]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	4b48      	ldr	r3, [pc, #288]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e10:	494a      	ldr	r1, [pc, #296]	; (8003f3c <HAL_RCC_OscConfig+0x62c>)
 8003e12:	400a      	ands	r2, r1
 8003e14:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e16:	f7fd f9a1 	bl	800115c <HAL_GetTick>
 8003e1a:	0003      	movs	r3, r0
 8003e1c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e1e:	e008      	b.n	8003e32 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e20:	f7fd f99c 	bl	800115c <HAL_GetTick>
 8003e24:	0002      	movs	r2, r0
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e079      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e32:	4b3f      	ldr	r3, [pc, #252]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	2380      	movs	r3, #128	; 0x80
 8003e38:	049b      	lsls	r3, r3, #18
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	d1f0      	bne.n	8003e20 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e3e:	4b3c      	ldr	r3, [pc, #240]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e42:	220f      	movs	r2, #15
 8003e44:	4393      	bics	r3, r2
 8003e46:	0019      	movs	r1, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e4c:	4b38      	ldr	r3, [pc, #224]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e52:	4b37      	ldr	r3, [pc, #220]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	4a3a      	ldr	r2, [pc, #232]	; (8003f40 <HAL_RCC_OscConfig+0x630>)
 8003e58:	4013      	ands	r3, r2
 8003e5a:	0019      	movs	r1, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e64:	431a      	orrs	r2, r3
 8003e66:	4b32      	ldr	r3, [pc, #200]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e6c:	4b30      	ldr	r3, [pc, #192]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	4b2f      	ldr	r3, [pc, #188]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e72:	2180      	movs	r1, #128	; 0x80
 8003e74:	0449      	lsls	r1, r1, #17
 8003e76:	430a      	orrs	r2, r1
 8003e78:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7a:	f7fd f96f 	bl	800115c <HAL_GetTick>
 8003e7e:	0003      	movs	r3, r0
 8003e80:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e84:	f7fd f96a 	bl	800115c <HAL_GetTick>
 8003e88:	0002      	movs	r2, r0
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e047      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e96:	4b26      	ldr	r3, [pc, #152]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	2380      	movs	r3, #128	; 0x80
 8003e9c:	049b      	lsls	r3, r3, #18
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	d0f0      	beq.n	8003e84 <HAL_RCC_OscConfig+0x574>
 8003ea2:	e03f      	b.n	8003f24 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ea4:	4b22      	ldr	r3, [pc, #136]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	4b21      	ldr	r3, [pc, #132]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003eaa:	4924      	ldr	r1, [pc, #144]	; (8003f3c <HAL_RCC_OscConfig+0x62c>)
 8003eac:	400a      	ands	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eb0:	f7fd f954 	bl	800115c <HAL_GetTick>
 8003eb4:	0003      	movs	r3, r0
 8003eb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eb8:	e008      	b.n	8003ecc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003eba:	f7fd f94f 	bl	800115c <HAL_GetTick>
 8003ebe:	0002      	movs	r2, r0
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e02c      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ecc:	4b18      	ldr	r3, [pc, #96]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	2380      	movs	r3, #128	; 0x80
 8003ed2:	049b      	lsls	r3, r3, #18
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d1f0      	bne.n	8003eba <HAL_RCC_OscConfig+0x5aa>
 8003ed8:	e024      	b.n	8003f24 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d101      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e01f      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003ee6:	4b12      	ldr	r3, [pc, #72]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003eec:	4b10      	ldr	r3, [pc, #64]	; (8003f30 <HAL_RCC_OscConfig+0x620>)
 8003eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ef2:	697a      	ldr	r2, [r7, #20]
 8003ef4:	2380      	movs	r3, #128	; 0x80
 8003ef6:	025b      	lsls	r3, r3, #9
 8003ef8:	401a      	ands	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d10e      	bne.n	8003f20 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	220f      	movs	r2, #15
 8003f06:	401a      	ands	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d107      	bne.n	8003f20 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	23f0      	movs	r3, #240	; 0xf0
 8003f14:	039b      	lsls	r3, r3, #14
 8003f16:	401a      	ands	r2, r3
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e000      	b.n	8003f26 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	0018      	movs	r0, r3
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	b008      	add	sp, #32
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	46c0      	nop			; (mov r8, r8)
 8003f30:	40021000 	.word	0x40021000
 8003f34:	00001388 	.word	0x00001388
 8003f38:	efffffff 	.word	0xefffffff
 8003f3c:	feffffff 	.word	0xfeffffff
 8003f40:	ffc2ffff 	.word	0xffc2ffff

08003f44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e0b3      	b.n	80040c0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f58:	4b5b      	ldr	r3, [pc, #364]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	4013      	ands	r3, r2
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d911      	bls.n	8003f8a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f66:	4b58      	ldr	r3, [pc, #352]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	4393      	bics	r3, r2
 8003f6e:	0019      	movs	r1, r3
 8003f70:	4b55      	ldr	r3, [pc, #340]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 8003f72:	683a      	ldr	r2, [r7, #0]
 8003f74:	430a      	orrs	r2, r1
 8003f76:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f78:	4b53      	ldr	r3, [pc, #332]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	4013      	ands	r3, r2
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d001      	beq.n	8003f8a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e09a      	b.n	80040c0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	4013      	ands	r3, r2
 8003f92:	d015      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2204      	movs	r2, #4
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	d006      	beq.n	8003fac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003f9e:	4b4b      	ldr	r3, [pc, #300]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	4b4a      	ldr	r3, [pc, #296]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8003fa4:	21e0      	movs	r1, #224	; 0xe0
 8003fa6:	00c9      	lsls	r1, r1, #3
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fac:	4b47      	ldr	r3, [pc, #284]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	22f0      	movs	r2, #240	; 0xf0
 8003fb2:	4393      	bics	r3, r2
 8003fb4:	0019      	movs	r1, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689a      	ldr	r2, [r3, #8]
 8003fba:	4b44      	ldr	r3, [pc, #272]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8003fbc:	430a      	orrs	r2, r1
 8003fbe:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d040      	beq.n	800404c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d107      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd2:	4b3e      	ldr	r3, [pc, #248]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	2380      	movs	r3, #128	; 0x80
 8003fd8:	029b      	lsls	r3, r3, #10
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d114      	bne.n	8004008 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e06e      	b.n	80040c0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d107      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fea:	4b38      	ldr	r3, [pc, #224]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	2380      	movs	r3, #128	; 0x80
 8003ff0:	049b      	lsls	r3, r3, #18
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	d108      	bne.n	8004008 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e062      	b.n	80040c0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ffa:	4b34      	ldr	r3, [pc, #208]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2202      	movs	r2, #2
 8004000:	4013      	ands	r3, r2
 8004002:	d101      	bne.n	8004008 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	e05b      	b.n	80040c0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004008:	4b30      	ldr	r3, [pc, #192]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	2203      	movs	r2, #3
 800400e:	4393      	bics	r3, r2
 8004010:	0019      	movs	r1, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	4b2d      	ldr	r3, [pc, #180]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8004018:	430a      	orrs	r2, r1
 800401a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800401c:	f7fd f89e 	bl	800115c <HAL_GetTick>
 8004020:	0003      	movs	r3, r0
 8004022:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004024:	e009      	b.n	800403a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004026:	f7fd f899 	bl	800115c <HAL_GetTick>
 800402a:	0002      	movs	r2, r0
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	4a27      	ldr	r2, [pc, #156]	; (80040d0 <HAL_RCC_ClockConfig+0x18c>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d901      	bls.n	800403a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e042      	b.n	80040c0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403a:	4b24      	ldr	r3, [pc, #144]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	220c      	movs	r2, #12
 8004040:	401a      	ands	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	429a      	cmp	r2, r3
 800404a:	d1ec      	bne.n	8004026 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800404c:	4b1e      	ldr	r3, [pc, #120]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2201      	movs	r2, #1
 8004052:	4013      	ands	r3, r2
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d211      	bcs.n	800407e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405a:	4b1b      	ldr	r3, [pc, #108]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2201      	movs	r2, #1
 8004060:	4393      	bics	r3, r2
 8004062:	0019      	movs	r1, r3
 8004064:	4b18      	ldr	r3, [pc, #96]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800406c:	4b16      	ldr	r3, [pc, #88]	; (80040c8 <HAL_RCC_ClockConfig+0x184>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2201      	movs	r2, #1
 8004072:	4013      	ands	r3, r2
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d001      	beq.n	800407e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e020      	b.n	80040c0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2204      	movs	r2, #4
 8004084:	4013      	ands	r3, r2
 8004086:	d009      	beq.n	800409c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004088:	4b10      	ldr	r3, [pc, #64]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	4a11      	ldr	r2, [pc, #68]	; (80040d4 <HAL_RCC_ClockConfig+0x190>)
 800408e:	4013      	ands	r3, r2
 8004090:	0019      	movs	r1, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	4b0d      	ldr	r3, [pc, #52]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 8004098:	430a      	orrs	r2, r1
 800409a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800409c:	f000 f820 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 80040a0:	0001      	movs	r1, r0
 80040a2:	4b0a      	ldr	r3, [pc, #40]	; (80040cc <HAL_RCC_ClockConfig+0x188>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	091b      	lsrs	r3, r3, #4
 80040a8:	220f      	movs	r2, #15
 80040aa:	4013      	ands	r3, r2
 80040ac:	4a0a      	ldr	r2, [pc, #40]	; (80040d8 <HAL_RCC_ClockConfig+0x194>)
 80040ae:	5cd3      	ldrb	r3, [r2, r3]
 80040b0:	000a      	movs	r2, r1
 80040b2:	40da      	lsrs	r2, r3
 80040b4:	4b09      	ldr	r3, [pc, #36]	; (80040dc <HAL_RCC_ClockConfig+0x198>)
 80040b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80040b8:	2000      	movs	r0, #0
 80040ba:	f7fd f809 	bl	80010d0 <HAL_InitTick>
  
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	0018      	movs	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b004      	add	sp, #16
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40022000 	.word	0x40022000
 80040cc:	40021000 	.word	0x40021000
 80040d0:	00001388 	.word	0x00001388
 80040d4:	fffff8ff 	.word	0xfffff8ff
 80040d8:	08005604 	.word	0x08005604
 80040dc:	20000004 	.word	0x20000004

080040e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60fb      	str	r3, [r7, #12]
 80040ea:	2300      	movs	r3, #0
 80040ec:	60bb      	str	r3, [r7, #8]
 80040ee:	2300      	movs	r3, #0
 80040f0:	617b      	str	r3, [r7, #20]
 80040f2:	2300      	movs	r3, #0
 80040f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80040fa:	4b20      	ldr	r3, [pc, #128]	; (800417c <HAL_RCC_GetSysClockFreq+0x9c>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	220c      	movs	r2, #12
 8004104:	4013      	ands	r3, r2
 8004106:	2b04      	cmp	r3, #4
 8004108:	d002      	beq.n	8004110 <HAL_RCC_GetSysClockFreq+0x30>
 800410a:	2b08      	cmp	r3, #8
 800410c:	d003      	beq.n	8004116 <HAL_RCC_GetSysClockFreq+0x36>
 800410e:	e02c      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004110:	4b1b      	ldr	r3, [pc, #108]	; (8004180 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004112:	613b      	str	r3, [r7, #16]
      break;
 8004114:	e02c      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	0c9b      	lsrs	r3, r3, #18
 800411a:	220f      	movs	r2, #15
 800411c:	4013      	ands	r3, r2
 800411e:	4a19      	ldr	r2, [pc, #100]	; (8004184 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004120:	5cd3      	ldrb	r3, [r2, r3]
 8004122:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004124:	4b15      	ldr	r3, [pc, #84]	; (800417c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004128:	220f      	movs	r2, #15
 800412a:	4013      	ands	r3, r2
 800412c:	4a16      	ldr	r2, [pc, #88]	; (8004188 <HAL_RCC_GetSysClockFreq+0xa8>)
 800412e:	5cd3      	ldrb	r3, [r2, r3]
 8004130:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	2380      	movs	r3, #128	; 0x80
 8004136:	025b      	lsls	r3, r3, #9
 8004138:	4013      	ands	r3, r2
 800413a:	d009      	beq.n	8004150 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800413c:	68b9      	ldr	r1, [r7, #8]
 800413e:	4810      	ldr	r0, [pc, #64]	; (8004180 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004140:	f7fb ffe2 	bl	8000108 <__udivsi3>
 8004144:	0003      	movs	r3, r0
 8004146:	001a      	movs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4353      	muls	r3, r2
 800414c:	617b      	str	r3, [r7, #20]
 800414e:	e009      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004150:	6879      	ldr	r1, [r7, #4]
 8004152:	000a      	movs	r2, r1
 8004154:	0152      	lsls	r2, r2, #5
 8004156:	1a52      	subs	r2, r2, r1
 8004158:	0193      	lsls	r3, r2, #6
 800415a:	1a9b      	subs	r3, r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	185b      	adds	r3, r3, r1
 8004160:	021b      	lsls	r3, r3, #8
 8004162:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	613b      	str	r3, [r7, #16]
      break;
 8004168:	e002      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800416a:	4b05      	ldr	r3, [pc, #20]	; (8004180 <HAL_RCC_GetSysClockFreq+0xa0>)
 800416c:	613b      	str	r3, [r7, #16]
      break;
 800416e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004170:	693b      	ldr	r3, [r7, #16]
}
 8004172:	0018      	movs	r0, r3
 8004174:	46bd      	mov	sp, r7
 8004176:	b006      	add	sp, #24
 8004178:	bd80      	pop	{r7, pc}
 800417a:	46c0      	nop			; (mov r8, r8)
 800417c:	40021000 	.word	0x40021000
 8004180:	007a1200 	.word	0x007a1200
 8004184:	0800561c 	.word	0x0800561c
 8004188:	0800562c 	.word	0x0800562c

0800418c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004190:	4b02      	ldr	r3, [pc, #8]	; (800419c <HAL_RCC_GetHCLKFreq+0x10>)
 8004192:	681b      	ldr	r3, [r3, #0]
}
 8004194:	0018      	movs	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	46c0      	nop			; (mov r8, r8)
 800419c:	20000004 	.word	0x20000004

080041a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80041a4:	f7ff fff2 	bl	800418c <HAL_RCC_GetHCLKFreq>
 80041a8:	0001      	movs	r1, r0
 80041aa:	4b06      	ldr	r3, [pc, #24]	; (80041c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	0a1b      	lsrs	r3, r3, #8
 80041b0:	2207      	movs	r2, #7
 80041b2:	4013      	ands	r3, r2
 80041b4:	4a04      	ldr	r2, [pc, #16]	; (80041c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80041b6:	5cd3      	ldrb	r3, [r2, r3]
 80041b8:	40d9      	lsrs	r1, r3
 80041ba:	000b      	movs	r3, r1
}    
 80041bc:	0018      	movs	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	46c0      	nop			; (mov r8, r8)
 80041c4:	40021000 	.word	0x40021000
 80041c8:	08005614 	.word	0x08005614

080041cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	2380      	movs	r3, #128	; 0x80
 80041e2:	025b      	lsls	r3, r3, #9
 80041e4:	4013      	ands	r3, r2
 80041e6:	d100      	bne.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80041e8:	e08e      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80041ea:	2017      	movs	r0, #23
 80041ec:	183b      	adds	r3, r7, r0
 80041ee:	2200      	movs	r2, #0
 80041f0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041f2:	4b57      	ldr	r3, [pc, #348]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80041f4:	69da      	ldr	r2, [r3, #28]
 80041f6:	2380      	movs	r3, #128	; 0x80
 80041f8:	055b      	lsls	r3, r3, #21
 80041fa:	4013      	ands	r3, r2
 80041fc:	d110      	bne.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80041fe:	4b54      	ldr	r3, [pc, #336]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004200:	69da      	ldr	r2, [r3, #28]
 8004202:	4b53      	ldr	r3, [pc, #332]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004204:	2180      	movs	r1, #128	; 0x80
 8004206:	0549      	lsls	r1, r1, #21
 8004208:	430a      	orrs	r2, r1
 800420a:	61da      	str	r2, [r3, #28]
 800420c:	4b50      	ldr	r3, [pc, #320]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800420e:	69da      	ldr	r2, [r3, #28]
 8004210:	2380      	movs	r3, #128	; 0x80
 8004212:	055b      	lsls	r3, r3, #21
 8004214:	4013      	ands	r3, r2
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800421a:	183b      	adds	r3, r7, r0
 800421c:	2201      	movs	r2, #1
 800421e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004220:	4b4c      	ldr	r3, [pc, #304]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	2380      	movs	r3, #128	; 0x80
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	4013      	ands	r3, r2
 800422a:	d11a      	bne.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800422c:	4b49      	ldr	r3, [pc, #292]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	4b48      	ldr	r3, [pc, #288]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004232:	2180      	movs	r1, #128	; 0x80
 8004234:	0049      	lsls	r1, r1, #1
 8004236:	430a      	orrs	r2, r1
 8004238:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800423a:	f7fc ff8f 	bl	800115c <HAL_GetTick>
 800423e:	0003      	movs	r3, r0
 8004240:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004242:	e008      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004244:	f7fc ff8a 	bl	800115c <HAL_GetTick>
 8004248:	0002      	movs	r2, r0
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b64      	cmp	r3, #100	; 0x64
 8004250:	d901      	bls.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e077      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004256:	4b3f      	ldr	r3, [pc, #252]	; (8004354 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	2380      	movs	r3, #128	; 0x80
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	4013      	ands	r3, r2
 8004260:	d0f0      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004262:	4b3b      	ldr	r3, [pc, #236]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004264:	6a1a      	ldr	r2, [r3, #32]
 8004266:	23c0      	movs	r3, #192	; 0xc0
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4013      	ands	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d034      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	23c0      	movs	r3, #192	; 0xc0
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4013      	ands	r3, r2
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	429a      	cmp	r2, r3
 8004282:	d02c      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004284:	4b32      	ldr	r3, [pc, #200]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	4a33      	ldr	r2, [pc, #204]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800428a:	4013      	ands	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800428e:	4b30      	ldr	r3, [pc, #192]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004290:	6a1a      	ldr	r2, [r3, #32]
 8004292:	4b2f      	ldr	r3, [pc, #188]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004294:	2180      	movs	r1, #128	; 0x80
 8004296:	0249      	lsls	r1, r1, #9
 8004298:	430a      	orrs	r2, r1
 800429a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800429c:	4b2c      	ldr	r3, [pc, #176]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800429e:	6a1a      	ldr	r2, [r3, #32]
 80042a0:	4b2b      	ldr	r3, [pc, #172]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80042a2:	492e      	ldr	r1, [pc, #184]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80042a4:	400a      	ands	r2, r1
 80042a6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042a8:	4b29      	ldr	r3, [pc, #164]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2201      	movs	r2, #1
 80042b2:	4013      	ands	r3, r2
 80042b4:	d013      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b6:	f7fc ff51 	bl	800115c <HAL_GetTick>
 80042ba:	0003      	movs	r3, r0
 80042bc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042be:	e009      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c0:	f7fc ff4c 	bl	800115c <HAL_GetTick>
 80042c4:	0002      	movs	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	4a25      	ldr	r2, [pc, #148]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d901      	bls.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e038      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042d4:	4b1e      	ldr	r3, [pc, #120]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	2202      	movs	r2, #2
 80042da:	4013      	ands	r3, r2
 80042dc:	d0f0      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042de:	4b1c      	ldr	r3, [pc, #112]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	4a1d      	ldr	r2, [pc, #116]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80042e4:	4013      	ands	r3, r2
 80042e6:	0019      	movs	r1, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685a      	ldr	r2, [r3, #4]
 80042ec:	4b18      	ldr	r3, [pc, #96]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80042ee:	430a      	orrs	r2, r1
 80042f0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042f2:	2317      	movs	r3, #23
 80042f4:	18fb      	adds	r3, r7, r3
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d105      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042fc:	4b14      	ldr	r3, [pc, #80]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80042fe:	69da      	ldr	r2, [r3, #28]
 8004300:	4b13      	ldr	r3, [pc, #76]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004302:	4918      	ldr	r1, [pc, #96]	; (8004364 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004304:	400a      	ands	r2, r1
 8004306:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2201      	movs	r2, #1
 800430e:	4013      	ands	r3, r2
 8004310:	d009      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004312:	4b0f      	ldr	r3, [pc, #60]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004316:	2203      	movs	r2, #3
 8004318:	4393      	bics	r3, r2
 800431a:	0019      	movs	r1, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	689a      	ldr	r2, [r3, #8]
 8004320:	4b0b      	ldr	r3, [pc, #44]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004322:	430a      	orrs	r2, r1
 8004324:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2220      	movs	r2, #32
 800432c:	4013      	ands	r3, r2
 800432e:	d009      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004330:	4b07      	ldr	r3, [pc, #28]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004334:	2210      	movs	r2, #16
 8004336:	4393      	bics	r3, r2
 8004338:	0019      	movs	r1, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68da      	ldr	r2, [r3, #12]
 800433e:	4b04      	ldr	r3, [pc, #16]	; (8004350 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004340:	430a      	orrs	r2, r1
 8004342:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	0018      	movs	r0, r3
 8004348:	46bd      	mov	sp, r7
 800434a:	b006      	add	sp, #24
 800434c:	bd80      	pop	{r7, pc}
 800434e:	46c0      	nop			; (mov r8, r8)
 8004350:	40021000 	.word	0x40021000
 8004354:	40007000 	.word	0x40007000
 8004358:	fffffcff 	.word	0xfffffcff
 800435c:	fffeffff 	.word	0xfffeffff
 8004360:	00001388 	.word	0x00001388
 8004364:	efffffff 	.word	0xefffffff

08004368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e042      	b.n	8004400 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	223d      	movs	r2, #61	; 0x3d
 800437e:	5c9b      	ldrb	r3, [r3, r2]
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d107      	bne.n	8004396 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	223c      	movs	r2, #60	; 0x3c
 800438a:	2100      	movs	r1, #0
 800438c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	0018      	movs	r0, r3
 8004392:	f7fc fd83 	bl	8000e9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	223d      	movs	r2, #61	; 0x3d
 800439a:	2102      	movs	r1, #2
 800439c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	3304      	adds	r3, #4
 80043a6:	0019      	movs	r1, r3
 80043a8:	0010      	movs	r0, r2
 80043aa:	f000 f991 	bl	80046d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2246      	movs	r2, #70	; 0x46
 80043b2:	2101      	movs	r1, #1
 80043b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	223e      	movs	r2, #62	; 0x3e
 80043ba:	2101      	movs	r1, #1
 80043bc:	5499      	strb	r1, [r3, r2]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	223f      	movs	r2, #63	; 0x3f
 80043c2:	2101      	movs	r1, #1
 80043c4:	5499      	strb	r1, [r3, r2]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2240      	movs	r2, #64	; 0x40
 80043ca:	2101      	movs	r1, #1
 80043cc:	5499      	strb	r1, [r3, r2]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2241      	movs	r2, #65	; 0x41
 80043d2:	2101      	movs	r1, #1
 80043d4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2242      	movs	r2, #66	; 0x42
 80043da:	2101      	movs	r1, #1
 80043dc:	5499      	strb	r1, [r3, r2]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2243      	movs	r2, #67	; 0x43
 80043e2:	2101      	movs	r1, #1
 80043e4:	5499      	strb	r1, [r3, r2]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2244      	movs	r2, #68	; 0x44
 80043ea:	2101      	movs	r1, #1
 80043ec:	5499      	strb	r1, [r3, r2]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2245      	movs	r2, #69	; 0x45
 80043f2:	2101      	movs	r1, #1
 80043f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	223d      	movs	r2, #61	; 0x3d
 80043fa:	2101      	movs	r1, #1
 80043fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	0018      	movs	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	b002      	add	sp, #8
 8004406:	bd80      	pop	{r7, pc}

08004408 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2101      	movs	r1, #1
 800441c:	438a      	bics	r2, r1
 800441e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	4a0d      	ldr	r2, [pc, #52]	; (800445c <HAL_TIM_Base_Stop_IT+0x54>)
 8004428:	4013      	ands	r3, r2
 800442a:	d10d      	bne.n	8004448 <HAL_TIM_Base_Stop_IT+0x40>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	4a0b      	ldr	r2, [pc, #44]	; (8004460 <HAL_TIM_Base_Stop_IT+0x58>)
 8004434:	4013      	ands	r3, r2
 8004436:	d107      	bne.n	8004448 <HAL_TIM_Base_Stop_IT+0x40>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2101      	movs	r1, #1
 8004444:	438a      	bics	r2, r1
 8004446:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	223d      	movs	r2, #61	; 0x3d
 800444c:	2101      	movs	r1, #1
 800444e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	0018      	movs	r0, r3
 8004454:	46bd      	mov	sp, r7
 8004456:	b002      	add	sp, #8
 8004458:	bd80      	pop	{r7, pc}
 800445a:	46c0      	nop			; (mov r8, r8)
 800445c:	00001111 	.word	0x00001111
 8004460:	00000444 	.word	0x00000444

08004464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	2202      	movs	r2, #2
 8004474:	4013      	ands	r3, r2
 8004476:	2b02      	cmp	r3, #2
 8004478:	d124      	bne.n	80044c4 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	2202      	movs	r2, #2
 8004482:	4013      	ands	r3, r2
 8004484:	2b02      	cmp	r3, #2
 8004486:	d11d      	bne.n	80044c4 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2203      	movs	r2, #3
 800448e:	4252      	negs	r2, r2
 8004490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	2203      	movs	r2, #3
 80044a0:	4013      	ands	r3, r2
 80044a2:	d004      	beq.n	80044ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	0018      	movs	r0, r3
 80044a8:	f000 f8fa 	bl	80046a0 <HAL_TIM_IC_CaptureCallback>
 80044ac:	e007      	b.n	80044be <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	0018      	movs	r0, r3
 80044b2:	f000 f8ed 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	0018      	movs	r0, r3
 80044ba:	f000 f8f9 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2204      	movs	r2, #4
 80044cc:	4013      	ands	r3, r2
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d125      	bne.n	800451e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	2204      	movs	r2, #4
 80044da:	4013      	ands	r3, r2
 80044dc:	2b04      	cmp	r3, #4
 80044de:	d11e      	bne.n	800451e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2205      	movs	r2, #5
 80044e6:	4252      	negs	r2, r2
 80044e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2202      	movs	r2, #2
 80044ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699a      	ldr	r2, [r3, #24]
 80044f6:	23c0      	movs	r3, #192	; 0xc0
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	4013      	ands	r3, r2
 80044fc:	d004      	beq.n	8004508 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	0018      	movs	r0, r3
 8004502:	f000 f8cd 	bl	80046a0 <HAL_TIM_IC_CaptureCallback>
 8004506:	e007      	b.n	8004518 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	0018      	movs	r0, r3
 800450c:	f000 f8c0 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	0018      	movs	r0, r3
 8004514:	f000 f8cc 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	2208      	movs	r2, #8
 8004526:	4013      	ands	r3, r2
 8004528:	2b08      	cmp	r3, #8
 800452a:	d124      	bne.n	8004576 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	2208      	movs	r2, #8
 8004534:	4013      	ands	r3, r2
 8004536:	2b08      	cmp	r3, #8
 8004538:	d11d      	bne.n	8004576 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2209      	movs	r2, #9
 8004540:	4252      	negs	r2, r2
 8004542:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2204      	movs	r2, #4
 8004548:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69db      	ldr	r3, [r3, #28]
 8004550:	2203      	movs	r2, #3
 8004552:	4013      	ands	r3, r2
 8004554:	d004      	beq.n	8004560 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	0018      	movs	r0, r3
 800455a:	f000 f8a1 	bl	80046a0 <HAL_TIM_IC_CaptureCallback>
 800455e:	e007      	b.n	8004570 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	0018      	movs	r0, r3
 8004564:	f000 f894 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	0018      	movs	r0, r3
 800456c:	f000 f8a0 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	2210      	movs	r2, #16
 800457e:	4013      	ands	r3, r2
 8004580:	2b10      	cmp	r3, #16
 8004582:	d125      	bne.n	80045d0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	2210      	movs	r2, #16
 800458c:	4013      	ands	r3, r2
 800458e:	2b10      	cmp	r3, #16
 8004590:	d11e      	bne.n	80045d0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2211      	movs	r2, #17
 8004598:	4252      	negs	r2, r2
 800459a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2208      	movs	r2, #8
 80045a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	69da      	ldr	r2, [r3, #28]
 80045a8:	23c0      	movs	r3, #192	; 0xc0
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	4013      	ands	r3, r2
 80045ae:	d004      	beq.n	80045ba <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	0018      	movs	r0, r3
 80045b4:	f000 f874 	bl	80046a0 <HAL_TIM_IC_CaptureCallback>
 80045b8:	e007      	b.n	80045ca <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	0018      	movs	r0, r3
 80045be:	f000 f867 	bl	8004690 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	0018      	movs	r0, r3
 80045c6:	f000 f873 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	2201      	movs	r2, #1
 80045d8:	4013      	ands	r3, r2
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d10f      	bne.n	80045fe <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	4013      	ands	r3, r2
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d108      	bne.n	80045fe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2202      	movs	r2, #2
 80045f2:	4252      	negs	r2, r2
 80045f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	0018      	movs	r0, r3
 80045fa:	f7fc fb6d 	bl	8000cd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	2280      	movs	r2, #128	; 0x80
 8004606:	4013      	ands	r3, r2
 8004608:	2b80      	cmp	r3, #128	; 0x80
 800460a:	d10f      	bne.n	800462c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	2280      	movs	r2, #128	; 0x80
 8004614:	4013      	ands	r3, r2
 8004616:	2b80      	cmp	r3, #128	; 0x80
 8004618:	d108      	bne.n	800462c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2281      	movs	r2, #129	; 0x81
 8004620:	4252      	negs	r2, r2
 8004622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	0018      	movs	r0, r3
 8004628:	f000 f8d0 	bl	80047cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	2240      	movs	r2, #64	; 0x40
 8004634:	4013      	ands	r3, r2
 8004636:	2b40      	cmp	r3, #64	; 0x40
 8004638:	d10f      	bne.n	800465a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	2240      	movs	r2, #64	; 0x40
 8004642:	4013      	ands	r3, r2
 8004644:	2b40      	cmp	r3, #64	; 0x40
 8004646:	d108      	bne.n	800465a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2241      	movs	r2, #65	; 0x41
 800464e:	4252      	negs	r2, r2
 8004650:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	0018      	movs	r0, r3
 8004656:	f000 f833 	bl	80046c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	2220      	movs	r2, #32
 8004662:	4013      	ands	r3, r2
 8004664:	2b20      	cmp	r3, #32
 8004666:	d10f      	bne.n	8004688 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	2220      	movs	r2, #32
 8004670:	4013      	ands	r3, r2
 8004672:	2b20      	cmp	r3, #32
 8004674:	d108      	bne.n	8004688 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2221      	movs	r2, #33	; 0x21
 800467c:	4252      	negs	r2, r2
 800467e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	0018      	movs	r0, r3
 8004684:	f000 f89a 	bl	80047bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004688:	46c0      	nop			; (mov r8, r8)
 800468a:	46bd      	mov	sp, r7
 800468c:	b002      	add	sp, #8
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004698:	46c0      	nop			; (mov r8, r8)
 800469a:	46bd      	mov	sp, r7
 800469c:	b002      	add	sp, #8
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046a8:	46c0      	nop			; (mov r8, r8)
 80046aa:	46bd      	mov	sp, r7
 80046ac:	b002      	add	sp, #8
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046b8:	46c0      	nop			; (mov r8, r8)
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b002      	add	sp, #8
 80046be:	bd80      	pop	{r7, pc}

080046c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046c8:	46c0      	nop			; (mov r8, r8)
 80046ca:	46bd      	mov	sp, r7
 80046cc:	b002      	add	sp, #8
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a2f      	ldr	r2, [pc, #188]	; (80047a0 <TIM_Base_SetConfig+0xd0>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d003      	beq.n	80046f0 <TIM_Base_SetConfig+0x20>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a2e      	ldr	r2, [pc, #184]	; (80047a4 <TIM_Base_SetConfig+0xd4>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d108      	bne.n	8004702 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2270      	movs	r2, #112	; 0x70
 80046f4:	4393      	bics	r3, r2
 80046f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	4313      	orrs	r3, r2
 8004700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a26      	ldr	r2, [pc, #152]	; (80047a0 <TIM_Base_SetConfig+0xd0>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d013      	beq.n	8004732 <TIM_Base_SetConfig+0x62>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a25      	ldr	r2, [pc, #148]	; (80047a4 <TIM_Base_SetConfig+0xd4>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d00f      	beq.n	8004732 <TIM_Base_SetConfig+0x62>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a24      	ldr	r2, [pc, #144]	; (80047a8 <TIM_Base_SetConfig+0xd8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d00b      	beq.n	8004732 <TIM_Base_SetConfig+0x62>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a23      	ldr	r2, [pc, #140]	; (80047ac <TIM_Base_SetConfig+0xdc>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d007      	beq.n	8004732 <TIM_Base_SetConfig+0x62>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a22      	ldr	r2, [pc, #136]	; (80047b0 <TIM_Base_SetConfig+0xe0>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d003      	beq.n	8004732 <TIM_Base_SetConfig+0x62>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a21      	ldr	r2, [pc, #132]	; (80047b4 <TIM_Base_SetConfig+0xe4>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d108      	bne.n	8004744 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4a20      	ldr	r2, [pc, #128]	; (80047b8 <TIM_Base_SetConfig+0xe8>)
 8004736:	4013      	ands	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4313      	orrs	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2280      	movs	r2, #128	; 0x80
 8004748:	4393      	bics	r3, r2
 800474a:	001a      	movs	r2, r3
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	695b      	ldr	r3, [r3, #20]
 8004750:	4313      	orrs	r3, r2
 8004752:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	689a      	ldr	r2, [r3, #8]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a0c      	ldr	r2, [pc, #48]	; (80047a0 <TIM_Base_SetConfig+0xd0>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d00b      	beq.n	800478a <TIM_Base_SetConfig+0xba>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a0d      	ldr	r2, [pc, #52]	; (80047ac <TIM_Base_SetConfig+0xdc>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d007      	beq.n	800478a <TIM_Base_SetConfig+0xba>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a0c      	ldr	r2, [pc, #48]	; (80047b0 <TIM_Base_SetConfig+0xe0>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d003      	beq.n	800478a <TIM_Base_SetConfig+0xba>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a0b      	ldr	r2, [pc, #44]	; (80047b4 <TIM_Base_SetConfig+0xe4>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d103      	bne.n	8004792 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	691a      	ldr	r2, [r3, #16]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	615a      	str	r2, [r3, #20]
}
 8004798:	46c0      	nop			; (mov r8, r8)
 800479a:	46bd      	mov	sp, r7
 800479c:	b004      	add	sp, #16
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40012c00 	.word	0x40012c00
 80047a4:	40000400 	.word	0x40000400
 80047a8:	40002000 	.word	0x40002000
 80047ac:	40014000 	.word	0x40014000
 80047b0:	40014400 	.word	0x40014400
 80047b4:	40014800 	.word	0x40014800
 80047b8:	fffffcff 	.word	0xfffffcff

080047bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047c4:	46c0      	nop			; (mov r8, r8)
 80047c6:	46bd      	mov	sp, r7
 80047c8:	b002      	add	sp, #8
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047d4:	46c0      	nop			; (mov r8, r8)
 80047d6:	46bd      	mov	sp, r7
 80047d8:	b002      	add	sp, #8
 80047da:	bd80      	pop	{r7, pc}

080047dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d101      	bne.n	80047ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e044      	b.n	8004878 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d107      	bne.n	8004806 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2278      	movs	r2, #120	; 0x78
 80047fa:	2100      	movs	r1, #0
 80047fc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	0018      	movs	r0, r3
 8004802:	f7fc fb71 	bl	8000ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2224      	movs	r2, #36	; 0x24
 800480a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2101      	movs	r1, #1
 8004818:	438a      	bics	r2, r1
 800481a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	0018      	movs	r0, r3
 8004820:	f000 fb0c 	bl	8004e3c <UART_SetConfig>
 8004824:	0003      	movs	r3, r0
 8004826:	2b01      	cmp	r3, #1
 8004828:	d101      	bne.n	800482e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e024      	b.n	8004878 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	0018      	movs	r0, r3
 800483a:	f000 fc3f 	bl	80050bc <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	490d      	ldr	r1, [pc, #52]	; (8004880 <HAL_UART_Init+0xa4>)
 800484a:	400a      	ands	r2, r1
 800484c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2108      	movs	r1, #8
 800485a:	438a      	bics	r2, r1
 800485c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2101      	movs	r1, #1
 800486a:	430a      	orrs	r2, r1
 800486c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	0018      	movs	r0, r3
 8004872:	f000 fcd7 	bl	8005224 <UART_CheckIdleState>
 8004876:	0003      	movs	r3, r0
}
 8004878:	0018      	movs	r0, r3
 800487a:	46bd      	mov	sp, r7
 800487c:	b002      	add	sp, #8
 800487e:	bd80      	pop	{r7, pc}
 8004880:	fffff7ff 	.word	0xfffff7ff

08004884 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004884:	b590      	push	{r4, r7, lr}
 8004886:	b0ab      	sub	sp, #172	; 0xac
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	22a4      	movs	r2, #164	; 0xa4
 8004894:	18b9      	adds	r1, r7, r2
 8004896:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	20a0      	movs	r0, #160	; 0xa0
 80048a0:	1839      	adds	r1, r7, r0
 80048a2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	219c      	movs	r1, #156	; 0x9c
 80048ac:	1879      	adds	r1, r7, r1
 80048ae:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048b0:	0011      	movs	r1, r2
 80048b2:	18bb      	adds	r3, r7, r2
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a99      	ldr	r2, [pc, #612]	; (8004b1c <HAL_UART_IRQHandler+0x298>)
 80048b8:	4013      	ands	r3, r2
 80048ba:	2298      	movs	r2, #152	; 0x98
 80048bc:	18bc      	adds	r4, r7, r2
 80048be:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80048c0:	18bb      	adds	r3, r7, r2
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d114      	bne.n	80048f2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048c8:	187b      	adds	r3, r7, r1
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2220      	movs	r2, #32
 80048ce:	4013      	ands	r3, r2
 80048d0:	d00f      	beq.n	80048f2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048d2:	183b      	adds	r3, r7, r0
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2220      	movs	r2, #32
 80048d8:	4013      	ands	r3, r2
 80048da:	d00a      	beq.n	80048f2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d100      	bne.n	80048e6 <HAL_UART_IRQHandler+0x62>
 80048e4:	e286      	b.n	8004df4 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	0010      	movs	r0, r2
 80048ee:	4798      	blx	r3
      }
      return;
 80048f0:	e280      	b.n	8004df4 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80048f2:	2398      	movs	r3, #152	; 0x98
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d100      	bne.n	80048fe <HAL_UART_IRQHandler+0x7a>
 80048fc:	e114      	b.n	8004b28 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80048fe:	239c      	movs	r3, #156	; 0x9c
 8004900:	18fb      	adds	r3, r7, r3
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2201      	movs	r2, #1
 8004906:	4013      	ands	r3, r2
 8004908:	d106      	bne.n	8004918 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800490a:	23a0      	movs	r3, #160	; 0xa0
 800490c:	18fb      	adds	r3, r7, r3
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a83      	ldr	r2, [pc, #524]	; (8004b20 <HAL_UART_IRQHandler+0x29c>)
 8004912:	4013      	ands	r3, r2
 8004914:	d100      	bne.n	8004918 <HAL_UART_IRQHandler+0x94>
 8004916:	e107      	b.n	8004b28 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004918:	23a4      	movs	r3, #164	; 0xa4
 800491a:	18fb      	adds	r3, r7, r3
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2201      	movs	r2, #1
 8004920:	4013      	ands	r3, r2
 8004922:	d012      	beq.n	800494a <HAL_UART_IRQHandler+0xc6>
 8004924:	23a0      	movs	r3, #160	; 0xa0
 8004926:	18fb      	adds	r3, r7, r3
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	2380      	movs	r3, #128	; 0x80
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	4013      	ands	r3, r2
 8004930:	d00b      	beq.n	800494a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2201      	movs	r2, #1
 8004938:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2284      	movs	r2, #132	; 0x84
 800493e:	589b      	ldr	r3, [r3, r2]
 8004940:	2201      	movs	r2, #1
 8004942:	431a      	orrs	r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2184      	movs	r1, #132	; 0x84
 8004948:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800494a:	23a4      	movs	r3, #164	; 0xa4
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2202      	movs	r2, #2
 8004952:	4013      	ands	r3, r2
 8004954:	d011      	beq.n	800497a <HAL_UART_IRQHandler+0xf6>
 8004956:	239c      	movs	r3, #156	; 0x9c
 8004958:	18fb      	adds	r3, r7, r3
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2201      	movs	r2, #1
 800495e:	4013      	ands	r3, r2
 8004960:	d00b      	beq.n	800497a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2202      	movs	r2, #2
 8004968:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2284      	movs	r2, #132	; 0x84
 800496e:	589b      	ldr	r3, [r3, r2]
 8004970:	2204      	movs	r2, #4
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2184      	movs	r1, #132	; 0x84
 8004978:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800497a:	23a4      	movs	r3, #164	; 0xa4
 800497c:	18fb      	adds	r3, r7, r3
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2204      	movs	r2, #4
 8004982:	4013      	ands	r3, r2
 8004984:	d011      	beq.n	80049aa <HAL_UART_IRQHandler+0x126>
 8004986:	239c      	movs	r3, #156	; 0x9c
 8004988:	18fb      	adds	r3, r7, r3
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2201      	movs	r2, #1
 800498e:	4013      	ands	r3, r2
 8004990:	d00b      	beq.n	80049aa <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2204      	movs	r2, #4
 8004998:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2284      	movs	r2, #132	; 0x84
 800499e:	589b      	ldr	r3, [r3, r2]
 80049a0:	2202      	movs	r2, #2
 80049a2:	431a      	orrs	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2184      	movs	r1, #132	; 0x84
 80049a8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049aa:	23a4      	movs	r3, #164	; 0xa4
 80049ac:	18fb      	adds	r3, r7, r3
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2208      	movs	r2, #8
 80049b2:	4013      	ands	r3, r2
 80049b4:	d017      	beq.n	80049e6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049b6:	23a0      	movs	r3, #160	; 0xa0
 80049b8:	18fb      	adds	r3, r7, r3
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2220      	movs	r2, #32
 80049be:	4013      	ands	r3, r2
 80049c0:	d105      	bne.n	80049ce <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80049c2:	239c      	movs	r3, #156	; 0x9c
 80049c4:	18fb      	adds	r3, r7, r3
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2201      	movs	r2, #1
 80049ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049cc:	d00b      	beq.n	80049e6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2208      	movs	r2, #8
 80049d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2284      	movs	r2, #132	; 0x84
 80049da:	589b      	ldr	r3, [r3, r2]
 80049dc:	2208      	movs	r2, #8
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2184      	movs	r1, #132	; 0x84
 80049e4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80049e6:	23a4      	movs	r3, #164	; 0xa4
 80049e8:	18fb      	adds	r3, r7, r3
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	2380      	movs	r3, #128	; 0x80
 80049ee:	011b      	lsls	r3, r3, #4
 80049f0:	4013      	ands	r3, r2
 80049f2:	d013      	beq.n	8004a1c <HAL_UART_IRQHandler+0x198>
 80049f4:	23a0      	movs	r3, #160	; 0xa0
 80049f6:	18fb      	adds	r3, r7, r3
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	2380      	movs	r3, #128	; 0x80
 80049fc:	04db      	lsls	r3, r3, #19
 80049fe:	4013      	ands	r3, r2
 8004a00:	d00c      	beq.n	8004a1c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2280      	movs	r2, #128	; 0x80
 8004a08:	0112      	lsls	r2, r2, #4
 8004a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2284      	movs	r2, #132	; 0x84
 8004a10:	589b      	ldr	r3, [r3, r2]
 8004a12:	2220      	movs	r2, #32
 8004a14:	431a      	orrs	r2, r3
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2184      	movs	r1, #132	; 0x84
 8004a1a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2284      	movs	r2, #132	; 0x84
 8004a20:	589b      	ldr	r3, [r3, r2]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d100      	bne.n	8004a28 <HAL_UART_IRQHandler+0x1a4>
 8004a26:	e1e7      	b.n	8004df8 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a28:	23a4      	movs	r3, #164	; 0xa4
 8004a2a:	18fb      	adds	r3, r7, r3
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2220      	movs	r2, #32
 8004a30:	4013      	ands	r3, r2
 8004a32:	d00e      	beq.n	8004a52 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a34:	23a0      	movs	r3, #160	; 0xa0
 8004a36:	18fb      	adds	r3, r7, r3
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	d008      	beq.n	8004a52 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d004      	beq.n	8004a52 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	0010      	movs	r0, r2
 8004a50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2284      	movs	r2, #132	; 0x84
 8004a56:	589b      	ldr	r3, [r3, r2]
 8004a58:	2194      	movs	r1, #148	; 0x94
 8004a5a:	187a      	adds	r2, r7, r1
 8004a5c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	2240      	movs	r2, #64	; 0x40
 8004a66:	4013      	ands	r3, r2
 8004a68:	2b40      	cmp	r3, #64	; 0x40
 8004a6a:	d004      	beq.n	8004a76 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a6c:	187b      	adds	r3, r7, r1
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2228      	movs	r2, #40	; 0x28
 8004a72:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a74:	d047      	beq.n	8004b06 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	0018      	movs	r0, r3
 8004a7a:	f000 fce5 	bl	8005448 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	2240      	movs	r2, #64	; 0x40
 8004a86:	4013      	ands	r3, r2
 8004a88:	2b40      	cmp	r3, #64	; 0x40
 8004a8a:	d137      	bne.n	8004afc <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a90:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004a92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a94:	2090      	movs	r0, #144	; 0x90
 8004a96:	183a      	adds	r2, r7, r0
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004aa0:	f383 8810 	msr	PRIMASK, r3
}
 8004aa4:	46c0      	nop			; (mov r8, r8)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	689a      	ldr	r2, [r3, #8]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2140      	movs	r1, #64	; 0x40
 8004ab2:	438a      	bics	r2, r1
 8004ab4:	609a      	str	r2, [r3, #8]
 8004ab6:	183b      	adds	r3, r7, r0
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004abc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004abe:	f383 8810 	msr	PRIMASK, r3
}
 8004ac2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d012      	beq.n	8004af2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ad0:	4a14      	ldr	r2, [pc, #80]	; (8004b24 <HAL_UART_IRQHandler+0x2a0>)
 8004ad2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f7fc fd31 	bl	8001540 <HAL_DMA_Abort_IT>
 8004ade:	1e03      	subs	r3, r0, #0
 8004ae0:	d01a      	beq.n	8004b18 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ae6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aec:	0018      	movs	r0, r3
 8004aee:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af0:	e012      	b.n	8004b18 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	0018      	movs	r0, r3
 8004af6:	f000 f98d 	bl	8004e14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004afa:	e00d      	b.n	8004b18 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	0018      	movs	r0, r3
 8004b00:	f000 f988 	bl	8004e14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b04:	e008      	b.n	8004b18 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	0018      	movs	r0, r3
 8004b0a:	f000 f983 	bl	8004e14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2284      	movs	r2, #132	; 0x84
 8004b12:	2100      	movs	r1, #0
 8004b14:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004b16:	e16f      	b.n	8004df8 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b18:	46c0      	nop			; (mov r8, r8)
    return;
 8004b1a:	e16d      	b.n	8004df8 <HAL_UART_IRQHandler+0x574>
 8004b1c:	0000080f 	.word	0x0000080f
 8004b20:	04000120 	.word	0x04000120
 8004b24:	08005511 	.word	0x08005511

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d000      	beq.n	8004b32 <HAL_UART_IRQHandler+0x2ae>
 8004b30:	e139      	b.n	8004da6 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b32:	23a4      	movs	r3, #164	; 0xa4
 8004b34:	18fb      	adds	r3, r7, r3
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2210      	movs	r2, #16
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	d100      	bne.n	8004b40 <HAL_UART_IRQHandler+0x2bc>
 8004b3e:	e132      	b.n	8004da6 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b40:	23a0      	movs	r3, #160	; 0xa0
 8004b42:	18fb      	adds	r3, r7, r3
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2210      	movs	r2, #16
 8004b48:	4013      	ands	r3, r2
 8004b4a:	d100      	bne.n	8004b4e <HAL_UART_IRQHandler+0x2ca>
 8004b4c:	e12b      	b.n	8004da6 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2210      	movs	r2, #16
 8004b54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	2240      	movs	r2, #64	; 0x40
 8004b5e:	4013      	ands	r3, r2
 8004b60:	2b40      	cmp	r3, #64	; 0x40
 8004b62:	d000      	beq.n	8004b66 <HAL_UART_IRQHandler+0x2e2>
 8004b64:	e09f      	b.n	8004ca6 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	217e      	movs	r1, #126	; 0x7e
 8004b70:	187b      	adds	r3, r7, r1
 8004b72:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004b74:	187b      	adds	r3, r7, r1
 8004b76:	881b      	ldrh	r3, [r3, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d100      	bne.n	8004b7e <HAL_UART_IRQHandler+0x2fa>
 8004b7c:	e13e      	b.n	8004dfc <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2258      	movs	r2, #88	; 0x58
 8004b82:	5a9b      	ldrh	r3, [r3, r2]
 8004b84:	187a      	adds	r2, r7, r1
 8004b86:	8812      	ldrh	r2, [r2, #0]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d300      	bcc.n	8004b8e <HAL_UART_IRQHandler+0x30a>
 8004b8c:	e136      	b.n	8004dfc <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	187a      	adds	r2, r7, r1
 8004b92:	215a      	movs	r1, #90	; 0x5a
 8004b94:	8812      	ldrh	r2, [r2, #0]
 8004b96:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	2b20      	cmp	r3, #32
 8004ba0:	d06f      	beq.n	8004c82 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004baa:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bac:	2301      	movs	r3, #1
 8004bae:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb2:	f383 8810 	msr	PRIMASK, r3
}
 8004bb6:	46c0      	nop			; (mov r8, r8)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4992      	ldr	r1, [pc, #584]	; (8004e0c <HAL_UART_IRQHandler+0x588>)
 8004bc4:	400a      	ands	r2, r1
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004bca:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bce:	f383 8810 	msr	PRIMASK, r3
}
 8004bd2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bdc:	677b      	str	r3, [r7, #116]	; 0x74
 8004bde:	2301      	movs	r3, #1
 8004be0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004be2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004be4:	f383 8810 	msr	PRIMASK, r3
}
 8004be8:	46c0      	nop			; (mov r8, r8)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	438a      	bics	r2, r1
 8004bf8:	609a      	str	r2, [r3, #8]
 8004bfa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bfc:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c00:	f383 8810 	msr	PRIMASK, r3
}
 8004c04:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c06:	f3ef 8310 	mrs	r3, PRIMASK
 8004c0a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c0e:	673b      	str	r3, [r7, #112]	; 0x70
 8004c10:	2301      	movs	r3, #1
 8004c12:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c16:	f383 8810 	msr	PRIMASK, r3
}
 8004c1a:	46c0      	nop			; (mov r8, r8)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689a      	ldr	r2, [r3, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2140      	movs	r1, #64	; 0x40
 8004c28:	438a      	bics	r2, r1
 8004c2a:	609a      	str	r2, [r3, #8]
 8004c2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004c2e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c32:	f383 8810 	msr	PRIMASK, r3
}
 8004c36:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2280      	movs	r2, #128	; 0x80
 8004c3c:	2120      	movs	r1, #32
 8004c3e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c46:	f3ef 8310 	mrs	r3, PRIMASK
 8004c4a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004c4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c50:	2301      	movs	r3, #1
 8004c52:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c56:	f383 8810 	msr	PRIMASK, r3
}
 8004c5a:	46c0      	nop			; (mov r8, r8)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2110      	movs	r1, #16
 8004c68:	438a      	bics	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]
 8004c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c6e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c72:	f383 8810 	msr	PRIMASK, r3
}
 8004c76:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	f7fc fc27 	bl	80014d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2202      	movs	r2, #2
 8004c86:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2258      	movs	r2, #88	; 0x58
 8004c8c:	5a9a      	ldrh	r2, [r3, r2]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	215a      	movs	r1, #90	; 0x5a
 8004c92:	5a5b      	ldrh	r3, [r3, r1]
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	b29a      	uxth	r2, r3
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	0011      	movs	r1, r2
 8004c9e:	0018      	movs	r0, r3
 8004ca0:	f000 f8c0 	bl	8004e24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ca4:	e0aa      	b.n	8004dfc <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2258      	movs	r2, #88	; 0x58
 8004caa:	5a99      	ldrh	r1, [r3, r2]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	225a      	movs	r2, #90	; 0x5a
 8004cb0:	5a9b      	ldrh	r3, [r3, r2]
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	208e      	movs	r0, #142	; 0x8e
 8004cb6:	183b      	adds	r3, r7, r0
 8004cb8:	1a8a      	subs	r2, r1, r2
 8004cba:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	225a      	movs	r2, #90	; 0x5a
 8004cc0:	5a9b      	ldrh	r3, [r3, r2]
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d100      	bne.n	8004cca <HAL_UART_IRQHandler+0x446>
 8004cc8:	e09a      	b.n	8004e00 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8004cca:	183b      	adds	r3, r7, r0
 8004ccc:	881b      	ldrh	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d100      	bne.n	8004cd4 <HAL_UART_IRQHandler+0x450>
 8004cd2:	e095      	b.n	8004e00 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cd4:	f3ef 8310 	mrs	r3, PRIMASK
 8004cd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8004cda:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cdc:	2488      	movs	r4, #136	; 0x88
 8004cde:	193a      	adds	r2, r7, r4
 8004ce0:	6013      	str	r3, [r2, #0]
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	f383 8810 	msr	PRIMASK, r3
}
 8004cec:	46c0      	nop			; (mov r8, r8)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4945      	ldr	r1, [pc, #276]	; (8004e10 <HAL_UART_IRQHandler+0x58c>)
 8004cfa:	400a      	ands	r2, r1
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	193b      	adds	r3, r7, r4
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f383 8810 	msr	PRIMASK, r3
}
 8004d0a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d0c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d10:	61bb      	str	r3, [r7, #24]
  return(result);
 8004d12:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d14:	2484      	movs	r4, #132	; 0x84
 8004d16:	193a      	adds	r2, r7, r4
 8004d18:	6013      	str	r3, [r2, #0]
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	f383 8810 	msr	PRIMASK, r3
}
 8004d24:	46c0      	nop			; (mov r8, r8)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689a      	ldr	r2, [r3, #8]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	2101      	movs	r1, #1
 8004d32:	438a      	bics	r2, r1
 8004d34:	609a      	str	r2, [r3, #8]
 8004d36:	193b      	adds	r3, r7, r4
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d3c:	6a3b      	ldr	r3, [r7, #32]
 8004d3e:	f383 8810 	msr	PRIMASK, r3
}
 8004d42:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2280      	movs	r2, #128	; 0x80
 8004d48:	2120      	movs	r1, #32
 8004d4a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d58:	f3ef 8310 	mrs	r3, PRIMASK
 8004d5c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d60:	2480      	movs	r4, #128	; 0x80
 8004d62:	193a      	adds	r2, r7, r4
 8004d64:	6013      	str	r3, [r2, #0]
 8004d66:	2301      	movs	r3, #1
 8004d68:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6c:	f383 8810 	msr	PRIMASK, r3
}
 8004d70:	46c0      	nop			; (mov r8, r8)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2110      	movs	r1, #16
 8004d7e:	438a      	bics	r2, r1
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	193b      	adds	r3, r7, r4
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8a:	f383 8810 	msr	PRIMASK, r3
}
 8004d8e:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004d96:	183b      	adds	r3, r7, r0
 8004d98:	881a      	ldrh	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	0011      	movs	r1, r2
 8004d9e:	0018      	movs	r0, r3
 8004da0:	f000 f840 	bl	8004e24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004da4:	e02c      	b.n	8004e00 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004da6:	23a4      	movs	r3, #164	; 0xa4
 8004da8:	18fb      	adds	r3, r7, r3
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2280      	movs	r2, #128	; 0x80
 8004dae:	4013      	ands	r3, r2
 8004db0:	d00f      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004db2:	23a0      	movs	r3, #160	; 0xa0
 8004db4:	18fb      	adds	r3, r7, r3
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2280      	movs	r2, #128	; 0x80
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d009      	beq.n	8004dd2 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d01e      	beq.n	8004e04 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	0010      	movs	r0, r2
 8004dce:	4798      	blx	r3
    }
    return;
 8004dd0:	e018      	b.n	8004e04 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004dd2:	23a4      	movs	r3, #164	; 0xa4
 8004dd4:	18fb      	adds	r3, r7, r3
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2240      	movs	r2, #64	; 0x40
 8004dda:	4013      	ands	r3, r2
 8004ddc:	d013      	beq.n	8004e06 <HAL_UART_IRQHandler+0x582>
 8004dde:	23a0      	movs	r3, #160	; 0xa0
 8004de0:	18fb      	adds	r3, r7, r3
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2240      	movs	r2, #64	; 0x40
 8004de6:	4013      	ands	r3, r2
 8004de8:	d00d      	beq.n	8004e06 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	0018      	movs	r0, r3
 8004dee:	f000 fba6 	bl	800553e <UART_EndTransmit_IT>
    return;
 8004df2:	e008      	b.n	8004e06 <HAL_UART_IRQHandler+0x582>
      return;
 8004df4:	46c0      	nop			; (mov r8, r8)
 8004df6:	e006      	b.n	8004e06 <HAL_UART_IRQHandler+0x582>
    return;
 8004df8:	46c0      	nop			; (mov r8, r8)
 8004dfa:	e004      	b.n	8004e06 <HAL_UART_IRQHandler+0x582>
      return;
 8004dfc:	46c0      	nop			; (mov r8, r8)
 8004dfe:	e002      	b.n	8004e06 <HAL_UART_IRQHandler+0x582>
      return;
 8004e00:	46c0      	nop			; (mov r8, r8)
 8004e02:	e000      	b.n	8004e06 <HAL_UART_IRQHandler+0x582>
    return;
 8004e04:	46c0      	nop			; (mov r8, r8)
  }

}
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b02b      	add	sp, #172	; 0xac
 8004e0a:	bd90      	pop	{r4, r7, pc}
 8004e0c:	fffffeff 	.word	0xfffffeff
 8004e10:	fffffedf 	.word	0xfffffedf

08004e14 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e1c:	46c0      	nop			; (mov r8, r8)
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	b002      	add	sp, #8
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	000a      	movs	r2, r1
 8004e2e:	1cbb      	adds	r3, r7, #2
 8004e30:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004e32:	46c0      	nop			; (mov r8, r8)
 8004e34:	46bd      	mov	sp, r7
 8004e36:	b002      	add	sp, #8
 8004e38:	bd80      	pop	{r7, pc}
	...

08004e3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e44:	231e      	movs	r3, #30
 8004e46:	18fb      	adds	r3, r7, r3
 8004e48:	2200      	movs	r2, #0
 8004e4a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	691b      	ldr	r3, [r3, #16]
 8004e54:	431a      	orrs	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	69db      	ldr	r3, [r3, #28]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a8d      	ldr	r2, [pc, #564]	; (80050a0 <UART_SetConfig+0x264>)
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	0019      	movs	r1, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	697a      	ldr	r2, [r7, #20]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	4a88      	ldr	r2, [pc, #544]	; (80050a4 <UART_SetConfig+0x268>)
 8004e82:	4013      	ands	r3, r2
 8004e84:	0019      	movs	r1, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68da      	ldr	r2, [r3, #12]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	4a7f      	ldr	r2, [pc, #508]	; (80050a8 <UART_SetConfig+0x26c>)
 8004eaa:	4013      	ands	r3, r2
 8004eac:	0019      	movs	r1, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a7b      	ldr	r2, [pc, #492]	; (80050ac <UART_SetConfig+0x270>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d127      	bne.n	8004f12 <UART_SetConfig+0xd6>
 8004ec2:	4b7b      	ldr	r3, [pc, #492]	; (80050b0 <UART_SetConfig+0x274>)
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	2203      	movs	r2, #3
 8004ec8:	4013      	ands	r3, r2
 8004eca:	2b03      	cmp	r3, #3
 8004ecc:	d00d      	beq.n	8004eea <UART_SetConfig+0xae>
 8004ece:	d81b      	bhi.n	8004f08 <UART_SetConfig+0xcc>
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d014      	beq.n	8004efe <UART_SetConfig+0xc2>
 8004ed4:	d818      	bhi.n	8004f08 <UART_SetConfig+0xcc>
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d002      	beq.n	8004ee0 <UART_SetConfig+0xa4>
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d00a      	beq.n	8004ef4 <UART_SetConfig+0xb8>
 8004ede:	e013      	b.n	8004f08 <UART_SetConfig+0xcc>
 8004ee0:	231f      	movs	r3, #31
 8004ee2:	18fb      	adds	r3, r7, r3
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	701a      	strb	r2, [r3, #0]
 8004ee8:	e021      	b.n	8004f2e <UART_SetConfig+0xf2>
 8004eea:	231f      	movs	r3, #31
 8004eec:	18fb      	adds	r3, r7, r3
 8004eee:	2202      	movs	r2, #2
 8004ef0:	701a      	strb	r2, [r3, #0]
 8004ef2:	e01c      	b.n	8004f2e <UART_SetConfig+0xf2>
 8004ef4:	231f      	movs	r3, #31
 8004ef6:	18fb      	adds	r3, r7, r3
 8004ef8:	2204      	movs	r2, #4
 8004efa:	701a      	strb	r2, [r3, #0]
 8004efc:	e017      	b.n	8004f2e <UART_SetConfig+0xf2>
 8004efe:	231f      	movs	r3, #31
 8004f00:	18fb      	adds	r3, r7, r3
 8004f02:	2208      	movs	r2, #8
 8004f04:	701a      	strb	r2, [r3, #0]
 8004f06:	e012      	b.n	8004f2e <UART_SetConfig+0xf2>
 8004f08:	231f      	movs	r3, #31
 8004f0a:	18fb      	adds	r3, r7, r3
 8004f0c:	2210      	movs	r2, #16
 8004f0e:	701a      	strb	r2, [r3, #0]
 8004f10:	e00d      	b.n	8004f2e <UART_SetConfig+0xf2>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a67      	ldr	r2, [pc, #412]	; (80050b4 <UART_SetConfig+0x278>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d104      	bne.n	8004f26 <UART_SetConfig+0xea>
 8004f1c:	231f      	movs	r3, #31
 8004f1e:	18fb      	adds	r3, r7, r3
 8004f20:	2200      	movs	r2, #0
 8004f22:	701a      	strb	r2, [r3, #0]
 8004f24:	e003      	b.n	8004f2e <UART_SetConfig+0xf2>
 8004f26:	231f      	movs	r3, #31
 8004f28:	18fb      	adds	r3, r7, r3
 8004f2a:	2210      	movs	r2, #16
 8004f2c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	69da      	ldr	r2, [r3, #28]
 8004f32:	2380      	movs	r3, #128	; 0x80
 8004f34:	021b      	lsls	r3, r3, #8
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d15c      	bne.n	8004ff4 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004f3a:	231f      	movs	r3, #31
 8004f3c:	18fb      	adds	r3, r7, r3
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d015      	beq.n	8004f70 <UART_SetConfig+0x134>
 8004f44:	dc18      	bgt.n	8004f78 <UART_SetConfig+0x13c>
 8004f46:	2b04      	cmp	r3, #4
 8004f48:	d00d      	beq.n	8004f66 <UART_SetConfig+0x12a>
 8004f4a:	dc15      	bgt.n	8004f78 <UART_SetConfig+0x13c>
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d002      	beq.n	8004f56 <UART_SetConfig+0x11a>
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d005      	beq.n	8004f60 <UART_SetConfig+0x124>
 8004f54:	e010      	b.n	8004f78 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f56:	f7ff f923 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8004f5a:	0003      	movs	r3, r0
 8004f5c:	61bb      	str	r3, [r7, #24]
        break;
 8004f5e:	e012      	b.n	8004f86 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f60:	4b55      	ldr	r3, [pc, #340]	; (80050b8 <UART_SetConfig+0x27c>)
 8004f62:	61bb      	str	r3, [r7, #24]
        break;
 8004f64:	e00f      	b.n	8004f86 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f66:	f7ff f8bb 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 8004f6a:	0003      	movs	r3, r0
 8004f6c:	61bb      	str	r3, [r7, #24]
        break;
 8004f6e:	e00a      	b.n	8004f86 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f70:	2380      	movs	r3, #128	; 0x80
 8004f72:	021b      	lsls	r3, r3, #8
 8004f74:	61bb      	str	r3, [r7, #24]
        break;
 8004f76:	e006      	b.n	8004f86 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f7c:	231e      	movs	r3, #30
 8004f7e:	18fb      	adds	r3, r7, r3
 8004f80:	2201      	movs	r2, #1
 8004f82:	701a      	strb	r2, [r3, #0]
        break;
 8004f84:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d100      	bne.n	8004f8e <UART_SetConfig+0x152>
 8004f8c:	e07a      	b.n	8005084 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f8e:	69bb      	ldr	r3, [r7, #24]
 8004f90:	005a      	lsls	r2, r3, #1
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	085b      	lsrs	r3, r3, #1
 8004f98:	18d2      	adds	r2, r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	0019      	movs	r1, r3
 8004fa0:	0010      	movs	r0, r2
 8004fa2:	f7fb f8b1 	bl	8000108 <__udivsi3>
 8004fa6:	0003      	movs	r3, r0
 8004fa8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	2b0f      	cmp	r3, #15
 8004fae:	d91c      	bls.n	8004fea <UART_SetConfig+0x1ae>
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	2380      	movs	r3, #128	; 0x80
 8004fb4:	025b      	lsls	r3, r3, #9
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d217      	bcs.n	8004fea <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	200e      	movs	r0, #14
 8004fc0:	183b      	adds	r3, r7, r0
 8004fc2:	210f      	movs	r1, #15
 8004fc4:	438a      	bics	r2, r1
 8004fc6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	085b      	lsrs	r3, r3, #1
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2207      	movs	r2, #7
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	b299      	uxth	r1, r3
 8004fd4:	183b      	adds	r3, r7, r0
 8004fd6:	183a      	adds	r2, r7, r0
 8004fd8:	8812      	ldrh	r2, [r2, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	183a      	adds	r2, r7, r0
 8004fe4:	8812      	ldrh	r2, [r2, #0]
 8004fe6:	60da      	str	r2, [r3, #12]
 8004fe8:	e04c      	b.n	8005084 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004fea:	231e      	movs	r3, #30
 8004fec:	18fb      	adds	r3, r7, r3
 8004fee:	2201      	movs	r2, #1
 8004ff0:	701a      	strb	r2, [r3, #0]
 8004ff2:	e047      	b.n	8005084 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ff4:	231f      	movs	r3, #31
 8004ff6:	18fb      	adds	r3, r7, r3
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	2b08      	cmp	r3, #8
 8004ffc:	d015      	beq.n	800502a <UART_SetConfig+0x1ee>
 8004ffe:	dc18      	bgt.n	8005032 <UART_SetConfig+0x1f6>
 8005000:	2b04      	cmp	r3, #4
 8005002:	d00d      	beq.n	8005020 <UART_SetConfig+0x1e4>
 8005004:	dc15      	bgt.n	8005032 <UART_SetConfig+0x1f6>
 8005006:	2b00      	cmp	r3, #0
 8005008:	d002      	beq.n	8005010 <UART_SetConfig+0x1d4>
 800500a:	2b02      	cmp	r3, #2
 800500c:	d005      	beq.n	800501a <UART_SetConfig+0x1de>
 800500e:	e010      	b.n	8005032 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005010:	f7ff f8c6 	bl	80041a0 <HAL_RCC_GetPCLK1Freq>
 8005014:	0003      	movs	r3, r0
 8005016:	61bb      	str	r3, [r7, #24]
        break;
 8005018:	e012      	b.n	8005040 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800501a:	4b27      	ldr	r3, [pc, #156]	; (80050b8 <UART_SetConfig+0x27c>)
 800501c:	61bb      	str	r3, [r7, #24]
        break;
 800501e:	e00f      	b.n	8005040 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005020:	f7ff f85e 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 8005024:	0003      	movs	r3, r0
 8005026:	61bb      	str	r3, [r7, #24]
        break;
 8005028:	e00a      	b.n	8005040 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800502a:	2380      	movs	r3, #128	; 0x80
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	61bb      	str	r3, [r7, #24]
        break;
 8005030:	e006      	b.n	8005040 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005032:	2300      	movs	r3, #0
 8005034:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005036:	231e      	movs	r3, #30
 8005038:	18fb      	adds	r3, r7, r3
 800503a:	2201      	movs	r2, #1
 800503c:	701a      	strb	r2, [r3, #0]
        break;
 800503e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d01e      	beq.n	8005084 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	085a      	lsrs	r2, r3, #1
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	18d2      	adds	r2, r2, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	0019      	movs	r1, r3
 8005056:	0010      	movs	r0, r2
 8005058:	f7fb f856 	bl	8000108 <__udivsi3>
 800505c:	0003      	movs	r3, r0
 800505e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b0f      	cmp	r3, #15
 8005064:	d90a      	bls.n	800507c <UART_SetConfig+0x240>
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	2380      	movs	r3, #128	; 0x80
 800506a:	025b      	lsls	r3, r3, #9
 800506c:	429a      	cmp	r2, r3
 800506e:	d205      	bcs.n	800507c <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	b29a      	uxth	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	60da      	str	r2, [r3, #12]
 800507a:	e003      	b.n	8005084 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800507c:	231e      	movs	r3, #30
 800507e:	18fb      	adds	r3, r7, r3
 8005080:	2201      	movs	r2, #1
 8005082:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005090:	231e      	movs	r3, #30
 8005092:	18fb      	adds	r3, r7, r3
 8005094:	781b      	ldrb	r3, [r3, #0]
}
 8005096:	0018      	movs	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	b008      	add	sp, #32
 800509c:	bd80      	pop	{r7, pc}
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	ffff69f3 	.word	0xffff69f3
 80050a4:	ffffcfff 	.word	0xffffcfff
 80050a8:	fffff4ff 	.word	0xfffff4ff
 80050ac:	40013800 	.word	0x40013800
 80050b0:	40021000 	.word	0x40021000
 80050b4:	40004400 	.word	0x40004400
 80050b8:	007a1200 	.word	0x007a1200

080050bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	2201      	movs	r2, #1
 80050ca:	4013      	ands	r3, r2
 80050cc:	d00b      	beq.n	80050e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	4a4a      	ldr	r2, [pc, #296]	; (8005200 <UART_AdvFeatureConfig+0x144>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	0019      	movs	r1, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ea:	2202      	movs	r2, #2
 80050ec:	4013      	ands	r3, r2
 80050ee:	d00b      	beq.n	8005108 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	4a43      	ldr	r2, [pc, #268]	; (8005204 <UART_AdvFeatureConfig+0x148>)
 80050f8:	4013      	ands	r3, r2
 80050fa:	0019      	movs	r1, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510c:	2204      	movs	r2, #4
 800510e:	4013      	ands	r3, r2
 8005110:	d00b      	beq.n	800512a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	4a3b      	ldr	r2, [pc, #236]	; (8005208 <UART_AdvFeatureConfig+0x14c>)
 800511a:	4013      	ands	r3, r2
 800511c:	0019      	movs	r1, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512e:	2208      	movs	r2, #8
 8005130:	4013      	ands	r3, r2
 8005132:	d00b      	beq.n	800514c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	4a34      	ldr	r2, [pc, #208]	; (800520c <UART_AdvFeatureConfig+0x150>)
 800513c:	4013      	ands	r3, r2
 800513e:	0019      	movs	r1, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	430a      	orrs	r2, r1
 800514a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005150:	2210      	movs	r2, #16
 8005152:	4013      	ands	r3, r2
 8005154:	d00b      	beq.n	800516e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	4a2c      	ldr	r2, [pc, #176]	; (8005210 <UART_AdvFeatureConfig+0x154>)
 800515e:	4013      	ands	r3, r2
 8005160:	0019      	movs	r1, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005172:	2220      	movs	r2, #32
 8005174:	4013      	ands	r3, r2
 8005176:	d00b      	beq.n	8005190 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	4a25      	ldr	r2, [pc, #148]	; (8005214 <UART_AdvFeatureConfig+0x158>)
 8005180:	4013      	ands	r3, r2
 8005182:	0019      	movs	r1, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	430a      	orrs	r2, r1
 800518e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005194:	2240      	movs	r2, #64	; 0x40
 8005196:	4013      	ands	r3, r2
 8005198:	d01d      	beq.n	80051d6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	4a1d      	ldr	r2, [pc, #116]	; (8005218 <UART_AdvFeatureConfig+0x15c>)
 80051a2:	4013      	ands	r3, r2
 80051a4:	0019      	movs	r1, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051b6:	2380      	movs	r3, #128	; 0x80
 80051b8:	035b      	lsls	r3, r3, #13
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d10b      	bne.n	80051d6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	4a15      	ldr	r2, [pc, #84]	; (800521c <UART_AdvFeatureConfig+0x160>)
 80051c6:	4013      	ands	r3, r2
 80051c8:	0019      	movs	r1, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	430a      	orrs	r2, r1
 80051d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051da:	2280      	movs	r2, #128	; 0x80
 80051dc:	4013      	ands	r3, r2
 80051de:	d00b      	beq.n	80051f8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	4a0e      	ldr	r2, [pc, #56]	; (8005220 <UART_AdvFeatureConfig+0x164>)
 80051e8:	4013      	ands	r3, r2
 80051ea:	0019      	movs	r1, r3
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	430a      	orrs	r2, r1
 80051f6:	605a      	str	r2, [r3, #4]
  }
}
 80051f8:	46c0      	nop			; (mov r8, r8)
 80051fa:	46bd      	mov	sp, r7
 80051fc:	b002      	add	sp, #8
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	fffdffff 	.word	0xfffdffff
 8005204:	fffeffff 	.word	0xfffeffff
 8005208:	fffbffff 	.word	0xfffbffff
 800520c:	ffff7fff 	.word	0xffff7fff
 8005210:	ffffefff 	.word	0xffffefff
 8005214:	ffffdfff 	.word	0xffffdfff
 8005218:	ffefffff 	.word	0xffefffff
 800521c:	ff9fffff 	.word	0xff9fffff
 8005220:	fff7ffff 	.word	0xfff7ffff

08005224 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b092      	sub	sp, #72	; 0x48
 8005228:	af02      	add	r7, sp, #8
 800522a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2284      	movs	r2, #132	; 0x84
 8005230:	2100      	movs	r1, #0
 8005232:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005234:	f7fb ff92 	bl	800115c <HAL_GetTick>
 8005238:	0003      	movs	r3, r0
 800523a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2208      	movs	r2, #8
 8005244:	4013      	ands	r3, r2
 8005246:	2b08      	cmp	r3, #8
 8005248:	d12c      	bne.n	80052a4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800524a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800524c:	2280      	movs	r2, #128	; 0x80
 800524e:	0391      	lsls	r1, r2, #14
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	4a46      	ldr	r2, [pc, #280]	; (800536c <UART_CheckIdleState+0x148>)
 8005254:	9200      	str	r2, [sp, #0]
 8005256:	2200      	movs	r2, #0
 8005258:	f000 f88c 	bl	8005374 <UART_WaitOnFlagUntilTimeout>
 800525c:	1e03      	subs	r3, r0, #0
 800525e:	d021      	beq.n	80052a4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005260:	f3ef 8310 	mrs	r3, PRIMASK
 8005264:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005268:	63bb      	str	r3, [r7, #56]	; 0x38
 800526a:	2301      	movs	r3, #1
 800526c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800526e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005270:	f383 8810 	msr	PRIMASK, r3
}
 8005274:	46c0      	nop			; (mov r8, r8)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2180      	movs	r1, #128	; 0x80
 8005282:	438a      	bics	r2, r1
 8005284:	601a      	str	r2, [r3, #0]
 8005286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005288:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800528a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800528c:	f383 8810 	msr	PRIMASK, r3
}
 8005290:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2220      	movs	r2, #32
 8005296:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2278      	movs	r2, #120	; 0x78
 800529c:	2100      	movs	r1, #0
 800529e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e05f      	b.n	8005364 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	2204      	movs	r2, #4
 80052ac:	4013      	ands	r3, r2
 80052ae:	2b04      	cmp	r3, #4
 80052b0:	d146      	bne.n	8005340 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052b4:	2280      	movs	r2, #128	; 0x80
 80052b6:	03d1      	lsls	r1, r2, #15
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	4a2c      	ldr	r2, [pc, #176]	; (800536c <UART_CheckIdleState+0x148>)
 80052bc:	9200      	str	r2, [sp, #0]
 80052be:	2200      	movs	r2, #0
 80052c0:	f000 f858 	bl	8005374 <UART_WaitOnFlagUntilTimeout>
 80052c4:	1e03      	subs	r3, r0, #0
 80052c6:	d03b      	beq.n	8005340 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052c8:	f3ef 8310 	mrs	r3, PRIMASK
 80052cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80052ce:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d0:	637b      	str	r3, [r7, #52]	; 0x34
 80052d2:	2301      	movs	r3, #1
 80052d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f383 8810 	msr	PRIMASK, r3
}
 80052dc:	46c0      	nop			; (mov r8, r8)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4921      	ldr	r1, [pc, #132]	; (8005370 <UART_CheckIdleState+0x14c>)
 80052ea:	400a      	ands	r2, r1
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f383 8810 	msr	PRIMASK, r3
}
 80052f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052fa:	f3ef 8310 	mrs	r3, PRIMASK
 80052fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8005300:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005302:	633b      	str	r3, [r7, #48]	; 0x30
 8005304:	2301      	movs	r3, #1
 8005306:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	f383 8810 	msr	PRIMASK, r3
}
 800530e:	46c0      	nop			; (mov r8, r8)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2101      	movs	r1, #1
 800531c:	438a      	bics	r2, r1
 800531e:	609a      	str	r2, [r3, #8]
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005324:	6a3b      	ldr	r3, [r7, #32]
 8005326:	f383 8810 	msr	PRIMASK, r3
}
 800532a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2280      	movs	r2, #128	; 0x80
 8005330:	2120      	movs	r1, #32
 8005332:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2278      	movs	r2, #120	; 0x78
 8005338:	2100      	movs	r1, #0
 800533a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e011      	b.n	8005364 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2220      	movs	r2, #32
 8005344:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2280      	movs	r2, #128	; 0x80
 800534a:	2120      	movs	r1, #32
 800534c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2278      	movs	r2, #120	; 0x78
 800535e:	2100      	movs	r1, #0
 8005360:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	0018      	movs	r0, r3
 8005366:	46bd      	mov	sp, r7
 8005368:	b010      	add	sp, #64	; 0x40
 800536a:	bd80      	pop	{r7, pc}
 800536c:	01ffffff 	.word	0x01ffffff
 8005370:	fffffedf 	.word	0xfffffedf

08005374 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	1dfb      	adds	r3, r7, #7
 8005382:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005384:	e04b      	b.n	800541e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	3301      	adds	r3, #1
 800538a:	d048      	beq.n	800541e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800538c:	f7fb fee6 	bl	800115c <HAL_GetTick>
 8005390:	0002      	movs	r2, r0
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	69ba      	ldr	r2, [r7, #24]
 8005398:	429a      	cmp	r2, r3
 800539a:	d302      	bcc.n	80053a2 <UART_WaitOnFlagUntilTimeout+0x2e>
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e04b      	b.n	800543e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2204      	movs	r2, #4
 80053ae:	4013      	ands	r3, r2
 80053b0:	d035      	beq.n	800541e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	69db      	ldr	r3, [r3, #28]
 80053b8:	2208      	movs	r2, #8
 80053ba:	4013      	ands	r3, r2
 80053bc:	2b08      	cmp	r3, #8
 80053be:	d111      	bne.n	80053e4 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2208      	movs	r2, #8
 80053c6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	0018      	movs	r0, r3
 80053cc:	f000 f83c 	bl	8005448 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2284      	movs	r2, #132	; 0x84
 80053d4:	2108      	movs	r1, #8
 80053d6:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2278      	movs	r2, #120	; 0x78
 80053dc:	2100      	movs	r1, #0
 80053de:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e02c      	b.n	800543e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	69da      	ldr	r2, [r3, #28]
 80053ea:	2380      	movs	r3, #128	; 0x80
 80053ec:	011b      	lsls	r3, r3, #4
 80053ee:	401a      	ands	r2, r3
 80053f0:	2380      	movs	r3, #128	; 0x80
 80053f2:	011b      	lsls	r3, r3, #4
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d112      	bne.n	800541e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2280      	movs	r2, #128	; 0x80
 80053fe:	0112      	lsls	r2, r2, #4
 8005400:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	0018      	movs	r0, r3
 8005406:	f000 f81f 	bl	8005448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2284      	movs	r2, #132	; 0x84
 800540e:	2120      	movs	r1, #32
 8005410:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2278      	movs	r2, #120	; 0x78
 8005416:	2100      	movs	r1, #0
 8005418:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800541a:	2303      	movs	r3, #3
 800541c:	e00f      	b.n	800543e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	4013      	ands	r3, r2
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	425a      	negs	r2, r3
 800542e:	4153      	adcs	r3, r2
 8005430:	b2db      	uxtb	r3, r3
 8005432:	001a      	movs	r2, r3
 8005434:	1dfb      	adds	r3, r7, #7
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	429a      	cmp	r2, r3
 800543a:	d0a4      	beq.n	8005386 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	0018      	movs	r0, r3
 8005440:	46bd      	mov	sp, r7
 8005442:	b004      	add	sp, #16
 8005444:	bd80      	pop	{r7, pc}
	...

08005448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b08e      	sub	sp, #56	; 0x38
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005450:	f3ef 8310 	mrs	r3, PRIMASK
 8005454:	617b      	str	r3, [r7, #20]
  return(result);
 8005456:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005458:	637b      	str	r3, [r7, #52]	; 0x34
 800545a:	2301      	movs	r3, #1
 800545c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	f383 8810 	msr	PRIMASK, r3
}
 8005464:	46c0      	nop			; (mov r8, r8)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4926      	ldr	r1, [pc, #152]	; (800550c <UART_EndRxTransfer+0xc4>)
 8005472:	400a      	ands	r2, r1
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005478:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	f383 8810 	msr	PRIMASK, r3
}
 8005480:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005482:	f3ef 8310 	mrs	r3, PRIMASK
 8005486:	623b      	str	r3, [r7, #32]
  return(result);
 8005488:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800548a:	633b      	str	r3, [r7, #48]	; 0x30
 800548c:	2301      	movs	r3, #1
 800548e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005492:	f383 8810 	msr	PRIMASK, r3
}
 8005496:	46c0      	nop			; (mov r8, r8)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689a      	ldr	r2, [r3, #8]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	2101      	movs	r1, #1
 80054a4:	438a      	bics	r2, r1
 80054a6:	609a      	str	r2, [r3, #8]
 80054a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054aa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ae:	f383 8810 	msr	PRIMASK, r3
}
 80054b2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d118      	bne.n	80054ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054bc:	f3ef 8310 	mrs	r3, PRIMASK
 80054c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80054c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054c6:	2301      	movs	r3, #1
 80054c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f383 8810 	msr	PRIMASK, r3
}
 80054d0:	46c0      	nop			; (mov r8, r8)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2110      	movs	r1, #16
 80054de:	438a      	bics	r2, r1
 80054e0:	601a      	str	r2, [r3, #0]
 80054e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	f383 8810 	msr	PRIMASK, r3
}
 80054ec:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2280      	movs	r2, #128	; 0x80
 80054f2:	2120      	movs	r1, #32
 80054f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	46bd      	mov	sp, r7
 8005506:	b00e      	add	sp, #56	; 0x38
 8005508:	bd80      	pop	{r7, pc}
 800550a:	46c0      	nop			; (mov r8, r8)
 800550c:	fffffedf 	.word	0xfffffedf

08005510 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	225a      	movs	r2, #90	; 0x5a
 8005522:	2100      	movs	r1, #0
 8005524:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2252      	movs	r2, #82	; 0x52
 800552a:	2100      	movs	r1, #0
 800552c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	0018      	movs	r0, r3
 8005532:	f7ff fc6f 	bl	8004e14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005536:	46c0      	nop			; (mov r8, r8)
 8005538:	46bd      	mov	sp, r7
 800553a:	b004      	add	sp, #16
 800553c:	bd80      	pop	{r7, pc}

0800553e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b086      	sub	sp, #24
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005546:	f3ef 8310 	mrs	r3, PRIMASK
 800554a:	60bb      	str	r3, [r7, #8]
  return(result);
 800554c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800554e:	617b      	str	r3, [r7, #20]
 8005550:	2301      	movs	r3, #1
 8005552:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f383 8810 	msr	PRIMASK, r3
}
 800555a:	46c0      	nop			; (mov r8, r8)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2140      	movs	r1, #64	; 0x40
 8005568:	438a      	bics	r2, r1
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	f383 8810 	msr	PRIMASK, r3
}
 8005576:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	0018      	movs	r0, r3
 8005588:	f7fb fb96 	bl	8000cb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800558c:	46c0      	nop			; (mov r8, r8)
 800558e:	46bd      	mov	sp, r7
 8005590:	b006      	add	sp, #24
 8005592:	bd80      	pop	{r7, pc}

08005594 <__libc_init_array>:
 8005594:	b570      	push	{r4, r5, r6, lr}
 8005596:	2600      	movs	r6, #0
 8005598:	4d0c      	ldr	r5, [pc, #48]	; (80055cc <__libc_init_array+0x38>)
 800559a:	4c0d      	ldr	r4, [pc, #52]	; (80055d0 <__libc_init_array+0x3c>)
 800559c:	1b64      	subs	r4, r4, r5
 800559e:	10a4      	asrs	r4, r4, #2
 80055a0:	42a6      	cmp	r6, r4
 80055a2:	d109      	bne.n	80055b8 <__libc_init_array+0x24>
 80055a4:	2600      	movs	r6, #0
 80055a6:	f000 f821 	bl	80055ec <_init>
 80055aa:	4d0a      	ldr	r5, [pc, #40]	; (80055d4 <__libc_init_array+0x40>)
 80055ac:	4c0a      	ldr	r4, [pc, #40]	; (80055d8 <__libc_init_array+0x44>)
 80055ae:	1b64      	subs	r4, r4, r5
 80055b0:	10a4      	asrs	r4, r4, #2
 80055b2:	42a6      	cmp	r6, r4
 80055b4:	d105      	bne.n	80055c2 <__libc_init_array+0x2e>
 80055b6:	bd70      	pop	{r4, r5, r6, pc}
 80055b8:	00b3      	lsls	r3, r6, #2
 80055ba:	58eb      	ldr	r3, [r5, r3]
 80055bc:	4798      	blx	r3
 80055be:	3601      	adds	r6, #1
 80055c0:	e7ee      	b.n	80055a0 <__libc_init_array+0xc>
 80055c2:	00b3      	lsls	r3, r6, #2
 80055c4:	58eb      	ldr	r3, [r5, r3]
 80055c6:	4798      	blx	r3
 80055c8:	3601      	adds	r6, #1
 80055ca:	e7f2      	b.n	80055b2 <__libc_init_array+0x1e>
 80055cc:	0800563c 	.word	0x0800563c
 80055d0:	0800563c 	.word	0x0800563c
 80055d4:	0800563c 	.word	0x0800563c
 80055d8:	08005640 	.word	0x08005640

080055dc <memset>:
 80055dc:	0003      	movs	r3, r0
 80055de:	1882      	adds	r2, r0, r2
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d100      	bne.n	80055e6 <memset+0xa>
 80055e4:	4770      	bx	lr
 80055e6:	7019      	strb	r1, [r3, #0]
 80055e8:	3301      	adds	r3, #1
 80055ea:	e7f9      	b.n	80055e0 <memset+0x4>

080055ec <_init>:
 80055ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ee:	46c0      	nop			; (mov r8, r8)
 80055f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055f2:	bc08      	pop	{r3}
 80055f4:	469e      	mov	lr, r3
 80055f6:	4770      	bx	lr

080055f8 <_fini>:
 80055f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055fe:	bc08      	pop	{r3}
 8005600:	469e      	mov	lr, r3
 8005602:	4770      	bx	lr
