strict digraph "compose( ,  )" {
	node [label="\N"];
	"64:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f96d62aab50>",
		fillcolor=springgreen,
		label="64:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"64:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f96d664cbd0>",
		fillcolor=firebrick,
		label="64:NS
a_FF <= #1 a;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f96d664cbd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"64:IF" -> "64:NS"	 [cond="['valid']",
		label=valid,
		lineno=64];
	"Leaf_62:AL"	 [def_var="['a_FF']",
		label="Leaf_62:AL"];
	"64:NS" -> "Leaf_62:AL"	 [cond="[]",
		lineno=None];
	"63:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f96d62aad90>",
		fillcolor=firebrick,
		label="63:NS
a_FF <= #1 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f96d62aad90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"63:NS" -> "Leaf_62:AL"	 [cond="[]",
		lineno=None];
	"66:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f96d6157f10>",
		def_var="['p_tmp']",
		fillcolor=deepskyblue,
		label="66:AS
p_tmp = $signed(a_FF) * $signed(mult_constant);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a_FF']"];
	"69:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f96d629b250>",
		def_var="['p']",
		fillcolor=deepskyblue,
		label="69:AS
p = p_tmp >> 16;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['p_tmp']"];
	"66:AS" -> "69:AS";
	"62:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f96d62b0d50>",
		clk_sens=True,
		fillcolor=gold,
		label="62:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'rstn', 'valid']"];
	"63:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f96d62aa290>",
		fillcolor=springgreen,
		label="63:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"62:AL" -> "63:IF"	 [cond="[]",
		lineno=None];
	"63:IF" -> "64:IF"	 [cond="['rstn']",
		label="!((!rstn))",
		lineno=63];
	"63:IF" -> "63:NS"	 [cond="['rstn']",
		label="(!rstn)",
		lineno=63];
	"Leaf_62:AL" -> "66:AS";
}
