`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 09.06.2026 16:39:17
// Design Name: 
// Module Name: srff_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module sr_flip_flop_tb;

reg clk;
reg s;
reg r;
wire q;

sr_flip_flop uut (
    .clk(clk),
    .s(s),
    .r(r),
    .q(q)
);


always #5 clk = ~clk;

initial begin
    clk = 0;

    
    s = 0; r = 0;
    #10;

    
    s = 1; r = 0;
    #10;

    
    s = 0; r = 0;
    #10;

    
    s = 0; r = 1;
    #10;

    
    s = 0; r = 0;
    #10;

    
    s = 1; r = 1;
    #10;

    $finish;
end

endmodule