<!-- URL: https://en.wikipedia.org/wiki/Transistor_count -->
<!DOCTYPE html>
<html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-enabled skin-theme-clientpref-day vector-sticky-header-enabled vector-toc-available" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>Transistor count - Wikipedia</title>
<script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-1 vector-feature-appearance-pinned-clientpref-1 vector-feature-night-mode-enabled skin-theme-clientpref-day vector-sticky-header-enabled vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"05991619-c958-4d0a-be83-3b7049ee8e31","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Transistor_count","wgTitle":"Transistor count","wgCurRevisionId":1292223862,"wgRevisionId":1292223862,"wgArticleId":4469365,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Pages with reference errors","Pages with broken reference names","Webarchive template wayback links","CS1 German-language sources (de)","All articles with dead YouTube links","Articles with dead YouTube links from February 2022","Articles with short description","Short description is different from Wikidata","Use mdy dates from January 2015","Articles containing potentially dated statements from 2023","All articles containing potentially dated statements","Articles containing potentially dated statements from 2020","Articles containing potentially dated statements from 2024","Articles containing potentially dated statements from March 2025","Wikipedia articles needing clarification from November 2024","Articles containing potentially dated statements from 2016","Articles containing potentially dated statements from 2018","Articles needing additional references from December 2019","All articles needing additional references","All articles with unsourced statements","Articles with unsourced statements from May 2024","Wikipedia articles needing clarification from June 2023","Articles with unsourced statements from April 2022","Articles with unsourced statements from June 2020","All articles lacking reliable references","Articles lacking reliable references from December 2019","Articles containing potentially dated statements from 2019","Integrated circuits","MOSFETs","Transistors"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Transistor_count","wgRelevantArticleId":4469365,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgNoticeProject":"wikipedia","wgCiteReferencePreviewsActive":false,"wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":0,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":200000,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":false,"wgVector2022LanguageInHeader":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q2623746","wgCheckUserClientHintsHeadersJsApi":["brands","architecture","bitness","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGELevelingUpEnabledForUser":false};
RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.search.codex.styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.tablesorter.styles":"ready","jquery.makeCollapsible.styles":"ready","ext.wikimediamessages.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","mediawiki.page.media","site","mediawiki.page.ready","jquery.tablesorter","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.bootstrap","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.quicksurveys.init","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
}];});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediamessages.styles%7Cjquery.makeCollapsible.styles%7Cjquery.tablesorter.styles%7Cskins.vector.icons%2Cstyles%7Cskins.vector.search.codex.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.45.0-wmf.2">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta name="viewport" content="width=1120">
<meta property="og:title" content="Transistor count - Wikipedia">
<meta property="og:type" content="website">
<link rel="preconnect" href="//upload.wikimedia.org">
<link rel="alternate" media="only screen and (max-width: 640px)" href="//en.m.wikipedia.org/wiki/Transistor_count">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Transistor_count&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/rest.php/v1/search" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Transistor_count">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="auth.wikimedia.org">
</head>
<body class="skin--responsive skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Transistor_count rootpage-Transistor_count skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header no-font-mode-scale">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site">
				
<div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right"  title="Main menu" >
	<input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox "  aria-label="Main menu"  >
	<label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>

<span class="vector-dropdown-label-text">Main menu</span>
	</label>
	<div class="vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="main-menu-pinned"
	data-pinnable-element-id="vector-main-menu"
	data-pinned-container-id="vector-main-menu-pinned-container"
	data-unpinned-container-id="vector-main-menu-unpinned-container"
>
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation"  >
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li>
		</ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction"  >
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li><li id="n-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages"><span>Special pages</span></a></li>
		</ul>
		
	</div>
</div>

</div>

				</div>

	</div>
</div>

		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container skin-invert">
		<img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input
							class="cdx-text-input__input mw-searchInput"
							 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" spellcheck="false" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
							>
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links vector-user-links-wide" aria-label="Personal tools">
	<div class="vector-user-links-main">
	
<div id="p-vector-user-menu-preferences" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-userpage" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	<nav class="vector-appearance-landmark" aria-label="Appearance">
		
<div id="vector-appearance-dropdown" class="vector-dropdown "  title="Change the appearance of the page&#039;s font size, width, and color" >
	<input type="checkbox" id="vector-appearance-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-appearance-dropdown" class="vector-dropdown-checkbox "  aria-label="Appearance"  >
	<label id="vector-appearance-dropdown-label" for="vector-appearance-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-appearance mw-ui-icon-wikimedia-appearance"></span>

<span class="vector-dropdown-label-text">Appearance</span>
	</label>
	<div class="vector-dropdown-content">


			<div id="vector-appearance-unpinned-container" class="vector-unpinned-container">
				
			</div>
		
	</div>
</div>

	</nav>
	
<div id="p-vector-user-menu-notifications" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			<li id="pt-sitesupport-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="https://donate.wikimedia.org/?wmf_source=donate&amp;wmf_medium=sidebar&amp;wmf_campaign=en.wikipedia.org&amp;uselang=en" class=""><span>Donate</span></a>
</li>
<li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:CreateAccount&amp;returnto=Transistor+count" title="You are encouraged to create an account and log in; however, it is not mandatory" class=""><span>Create account</span></a>
</li>
<li id="pt-login-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:UserLogin&amp;returnto=Transistor+count" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o" class=""><span>Log in</span></a>
</li>

			
		</ul>
		
	</div>
</div>

	</div>
	
<div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out"  title="Log in and more options" >
	<input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox "  aria-label="Personal tools"  >
	<label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>

<span class="vector-dropdown-label-text">Personal tools</span>
	</label>
	<div class="vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item"  title="User menu" >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-sitesupport" class="user-links-collapsible-item mw-list-item"><a href="https://donate.wikimedia.org/?wmf_source=donate&amp;wmf_medium=sidebar&amp;wmf_campaign=en.wikipedia.org&amp;uselang=en"><span>Donate</span></a></li><li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Transistor+count" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Transistor+count" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor"  >
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

	
	</div>
</div>

</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-sitenotice-container">
			<div id="siteNotice"><!-- CentralNotice --></div>
		</div>
		<div class="vector-column-start">
			<div class="vector-main-menu-container">
		<div id="mw-navigation">
			<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site">
				<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
				</div>
		</nav>
		</div>
	</div>
	<div class="vector-sticky-pinned-container">
				<nav id="mw-panel-toc" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark">
					<div id="vector-toc-pinned-container" class="vector-pinned-container">
					<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="toc-pinned"
	data-pinnable-element-id="vector-toc"
	
	
>
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text"
			class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-Records"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#Records">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">1</span>
				<span>Records</span>
			</div>
		</a>
		
		<ul id="toc-Records-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Transistor_count"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#Transistor_count">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">2</span>
				<span>Transistor count</span>
			</div>
		</a>
		
			<button aria-controls="toc-Transistor_count-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Transistor count subsection</span>
			</button>
		
		<ul id="toc-Transistor_count-sublist" class="vector-toc-list">
			<li id="toc-Microprocessors"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Microprocessors">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.1</span>
					<span>Microprocessors</span>
				</div>
			</a>
			
			<ul id="toc-Microprocessors-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-GPUs"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#GPUs">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.2</span>
					<span>GPUs</span>
				</div>
			</a>
			
			<ul id="toc-GPUs-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-FPGA"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#FPGA">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.3</span>
					<span>FPGA</span>
				</div>
			</a>
			
			<ul id="toc-FPGA-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Memory"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Memory">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.4</span>
					<span>Memory</span>
				</div>
			</a>
			
			<ul id="toc-Memory-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Transistor_computers"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Transistor_computers">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.5</span>
					<span>Transistor computers</span>
				</div>
			</a>
			
			<ul id="toc-Transistor_computers-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Logic_functions"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Logic_functions">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.6</span>
					<span>Logic functions</span>
				</div>
			</a>
			
			<ul id="toc-Logic_functions-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Parallel_systems"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Parallel_systems">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.7</span>
					<span>Parallel systems</span>
				</div>
			</a>
			
			<ul id="toc-Parallel_systems-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Other_devices"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Other_devices">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">2.8</span>
					<span>Other devices</span>
				</div>
			</a>
			
			<ul id="toc-Other_devices-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Transistor_density"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#Transistor_density">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">3</span>
				<span>Transistor density</span>
			</div>
		</a>
		
			<button aria-controls="toc-Transistor_density-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Transistor density subsection</span>
			</button>
		
		<ul id="toc-Transistor_density-sublist" class="vector-toc-list">
			<li id="toc-MOSFET_nodes"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#MOSFET_nodes">
				<div class="vector-toc-text">
					<span class="vector-toc-numb">3.1</span>
					<span>MOSFET nodes</span>
				</div>
			</a>
			
			<ul id="toc-MOSFET_nodes-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Gate_count"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#Gate_count">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">4</span>
				<span>Gate count</span>
			</div>
		</a>
		
		<ul id="toc-Gate_count-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-See_also"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">5</span>
				<span>See also</span>
			</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Notes"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#Notes">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">6</span>
				<span>Notes</span>
			</div>
		</a>
		
		<ul id="toc-Notes-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">7</span>
				<span>References</span>
			</div>
		</a>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-External_links"
		class="vector-toc-list-item vector-toc-level-1 vector-toc-list-item-expanded">
		<a class="vector-toc-link" href="#External_links">
			<div class="vector-toc-text">
				<span class="vector-toc-numb">8</span>
				<span>External links</span>
			</div>
		</a>
		
		<ul id="toc-External_links-sublist" class="vector-toc-list">
		</ul>
	</li>
</ul>
</div>

					</div>
		</nav>
			</div>
		</div>
		<div class="mw-content-container">
			<main id="content" class="mw-body">
				<header class="mw-body-header vector-page-titlebar no-font-mode-scale">
					<nav aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left"  title="Table of Contents" >
	<input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox "  aria-label="Toggle the table of contents"  >
	<label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
	</label>
	<div class="vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>

					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">Transistor count</span></h1>
							
<div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang"  >
	<input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 6 languages"   >
	<label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-6" aria-hidden="true"  ><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>

<span class="vector-dropdown-label-text">6 languages</span>
	</label>
	<div class="vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list">
				
				<li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Nombre_de_transistors" title="Nombre de transistors – Catalan" lang="ca" hreflang="ca" data-title="Nombre de transistors" data-language-autonym="Català" data-language-local-name="Catalan" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/%D8%B9%D8%AF%D8%AF_%D8%AA%D8%B1%D8%A7%D9%86%D8%B2%DB%8C%D8%B3%D8%AA%D9%88%D8%B1" title="عدد ترانزیستور – Persian" lang="fa" hreflang="fa" data-title="عدد ترانزیستور" data-language-autonym="فارسی" data-language-local-name="Persian" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-nl mw-list-item"><a href="https://nl.wikipedia.org/wiki/Aantal_transistors" title="Aantal transistors – Dutch" lang="nl" hreflang="nl" data-title="Aantal transistors" data-language-autonym="Nederlands" data-language-local-name="Dutch" class="interlanguage-link-target"><span>Nederlands</span></a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/Transist%C3%B6r_say%C4%B1s%C4%B1" title="Transistör sayısı – Turkish" lang="tr" hreflang="tr" data-title="Transistör sayısı" data-language-autonym="Türkçe" data-language-local-name="Turkish" class="interlanguage-link-target"><span>Türkçe</span></a></li><li class="interlanguage-link interwiki-zh-yue mw-list-item"><a href="https://zh-yue.wikipedia.org/wiki/%E9%9B%BB%E6%99%B6%E9%AB%94%E6%95%B8%E9%87%8F" title="電晶體數量 – Cantonese" lang="yue" hreflang="yue" data-title="電晶體數量" data-language-autonym="粵語" data-language-local-name="Cantonese" class="interlanguage-link-target"><span>粵語</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/%E6%99%B6%E9%AB%94%E7%AE%A1%E6%95%B8%E9%87%8F" title="晶體管數量 – Chinese" lang="zh" hreflang="zh" data-title="晶體管數量" data-language-autonym="中文" data-language-local-name="Chinese" class="interlanguage-link-target"><span>中文</span></a></li>
			</ul>
			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q2623746#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
		</div>

	</div>
</div>
</header>
				<div class="vector-page-toolbar vector-feature-custom-font-size-clientpref--excluded">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Transistor_count" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:Transistor_count" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

								
<div id="vector-variants-dropdown" class="vector-dropdown emptyPortlet"  >
	<input type="checkbox" id="vector-variants-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-variants-dropdown" class="vector-dropdown-checkbox " aria-label="Change language variant"   >
	<label id="vector-variants-dropdown-label" for="vector-variants-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">English</span>
	</label>
	<div class="vector-dropdown-content">


					
<div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

				
	</div>
</div>

							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Transistor_count"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Transistor_count&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Transistor_count&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="Page tools">
								
<div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown"  >
	<input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox "  aria-label="Tools"  >
	<label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">Tools</span>
	</label>
	<div class="vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="page-tools-pinned"
	data-pinnable-element-id="vector-page-tools"
	data-pinned-container-id="vector-page-tools-pinned-container"
	data-unpinned-container-id="vector-page-tools-unpinned-container"
>
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items"  title="More options" >
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/Transistor_count"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Transistor_count&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Transistor_count&amp;action=history"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb"  >
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/Transistor_count" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/Transistor_count" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=Transistor_count&amp;oldid=1292223862" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=Transistor_count&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Transistor_count&amp;id=1292223862&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FTransistor_count"><span>Get shortened URL</span></a></li><li id="t-urlshortener-qrcode" class="mw-list-item"><a href="/w/index.php?title=Special:QrCode&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FTransistor_count"><span>Download QR code</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export"  >
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=Transistor_count&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=Transistor_count&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-wikibase-otherprojects" class="vector-menu mw-portlet mw-portlet-wikibase-otherprojects"  >
	<div class="vector-menu-heading">
		In other projects
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-wikibase" class="wb-otherproject-link wb-otherproject-wikibase-dataitem mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q2623746" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li>
		</ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>

							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end no-font-mode-scale">
					<div class="vector-sticky-pinned-container">
						<nav class="vector-page-tools-landmark" aria-label="Page tools">
							<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
				
							</div>
		</nav>
						<nav class="vector-appearance-landmark" aria-label="Appearance">
							<div id="vector-appearance-pinned-container" class="vector-pinned-container">
				<div id="vector-appearance" class="vector-appearance vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-appearance-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="appearance-pinned"
	data-pinnable-element-id="vector-appearance"
	data-pinned-container-id="vector-appearance-pinned-container"
	data-unpinned-container-id="vector-appearance-unpinned-container"
>
	<div class="vector-pinnable-header-label">Appearance</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-appearance.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-appearance.unpin">hide</button>
</div>


</div>

							</div>
		</nav>
					</div>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container>
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content"><div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Number of transistors in a device</div>
<p class="mw-empty-elt">
</p>
<style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><style data-mw-deduplicate="TemplateStyles:r1246091330">.mw-parser-output .sidebar{width:22em;float:right;clear:right;margin:0.5em 0 1em 1em;background:var(--background-color-neutral-subtle,#f8f9fa);border:1px solid var(--border-color-base,#a2a9b1);padding:0.2em;text-align:center;line-height:1.4em;font-size:88%;border-collapse:collapse;display:table}body.skin-minerva .mw-parser-output .sidebar{display:table!important;float:right!important;margin:0.5em 0 1em 1em!important}.mw-parser-output .sidebar-subgroup{width:100%;margin:0;border-spacing:0}.mw-parser-output .sidebar-left{float:left;clear:left;margin:0.5em 1em 1em 0}.mw-parser-output .sidebar-none{float:none;clear:both;margin:0.5em 1em 1em 0}.mw-parser-output .sidebar-outer-title{padding:0 0.4em 0.2em;font-size:125%;line-height:1.2em;font-weight:bold}.mw-parser-output .sidebar-top-image{padding:0.4em}.mw-parser-output .sidebar-top-caption,.mw-parser-output .sidebar-pretitle-with-top-image,.mw-parser-output .sidebar-caption{padding:0.2em 0.4em 0;line-height:1.2em}.mw-parser-output .sidebar-pretitle{padding:0.4em 0.4em 0;line-height:1.2em}.mw-parser-output .sidebar-title,.mw-parser-output .sidebar-title-with-pretitle{padding:0.2em 0.8em;font-size:145%;line-height:1.2em}.mw-parser-output .sidebar-title-with-pretitle{padding:0.1em 0.4em}.mw-parser-output .sidebar-image{padding:0.2em 0.4em 0.4em}.mw-parser-output .sidebar-heading{padding:0.1em 0.4em}.mw-parser-output .sidebar-content{padding:0 0.5em 0.4em}.mw-parser-output .sidebar-content-with-subgroup{padding:0.1em 0.4em 0.2em}.mw-parser-output .sidebar-above,.mw-parser-output .sidebar-below{padding:0.3em 0.8em;font-weight:bold}.mw-parser-output .sidebar-collapse .sidebar-above,.mw-parser-output .sidebar-collapse .sidebar-below{border-top:1px solid #aaa;border-bottom:1px solid #aaa}.mw-parser-output .sidebar-navbar{text-align:right;font-size:115%;padding:0 0.4em 0.4em}.mw-parser-output .sidebar-list-title{padding:0 0.4em;text-align:left;font-weight:bold;line-height:1.6em;font-size:105%}.mw-parser-output .sidebar-list-title-c{padding:0 0.4em;text-align:center;margin:0 3.3em}@media(max-width:640px){body.mediawiki .mw-parser-output .sidebar{width:100%!important;clear:both;float:none!important;margin-left:0!important;margin-right:0!important}}body.skin--responsive .mw-parser-output .sidebar a>img{max-width:none!important}@media screen{html.skin-theme-clientpref-night .mw-parser-output .sidebar:not(.notheme) .sidebar-list-title,html.skin-theme-clientpref-night .mw-parser-output .sidebar:not(.notheme) .sidebar-title-with-pretitle{background:transparent!important}html.skin-theme-clientpref-night .mw-parser-output .sidebar:not(.notheme) .sidebar-title-with-pretitle a{color:var(--color-progressive)!important}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .sidebar:not(.notheme) .sidebar-list-title,html.skin-theme-clientpref-os .mw-parser-output .sidebar:not(.notheme) .sidebar-title-with-pretitle{background:transparent!important}html.skin-theme-clientpref-os .mw-parser-output .sidebar:not(.notheme) .sidebar-title-with-pretitle a{color:var(--color-progressive)!important}}@media print{body.ns-0 .mw-parser-output .sidebar{display:none!important}}</style><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1239400231">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}html.skin-theme-clientpref-night .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .navbar li a abbr{color:var(--color-base)!important}}@media print{.mw-parser-output .navbar{display:none!important}}</style><table class="sidebar nomobile nowraplinks" style="width:auto"><tbody><tr><th class="sidebar-title" style="font-size: 110%"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor<br />device<br />fabrication</a></th></tr><tr><td class="sidebar-image"><span typeof="mw:File"><a href="/wiki/File:4-fach-NAND-C10.JPG" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/d/d5/4-fach-NAND-C10.JPG/120px-4-fach-NAND-C10.JPG" decoding="async" width="100" height="125" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/d/d5/4-fach-NAND-C10.JPG/250px-4-fach-NAND-C10.JPG 1.5x" data-file-width="967" data-file-height="1206" /></a></span></td></tr><tr><td class="sidebar-content plainlist" style="text-align:left;;text-align:center;">
<a href="/wiki/MOSFET#Scaling" title="MOSFET">MOSFET scaling</a><br />(<a href="/wiki/List_of_semiconductor_scale_examples" title="List of semiconductor scale examples">process nodes</a>)</td>
</tr><tr><td class="sidebar-content plainlist" style="text-align:left;">
<div style="padding-left:14px;">
<ul><li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/20_%CE%BCm_process" class="mw-redirect" title="20 μm process">20&#160;μm</a>&#160;– 1968</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/10_%CE%BCm_process" class="mw-redirect" title="10 μm process">10&#160;μm</a>&#160;– 1971</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/6_%CE%BCm_process" title="6 μm process">6&#160;μm</a>&#160;– 1974</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/3_%CE%BCm_process" title="3 μm process">3&#160;μm</a>&#160;– 1977</li>
<li><span style="padding-left:0.05em;">&#160;</span><a href="/wiki/1.5_%CE%BCm_process" title="1.5 μm process">1.5&#160;μm</a>&#160;– 1981</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/1_%CE%BCm_process" title="1 μm process">1&#160;μm</a>&#160;– 1984</li>
<li><a href="/wiki/800_nm_process" title="800 nm process">800&#160;nm</a>&#160;– 1987</li>
<li><a href="/wiki/600_nm_process" title="600 nm process">600&#160;nm</a>&#160;– 1990</li>
<li><a href="/wiki/350_nm_process" title="350 nm process">350&#160;nm</a>&#160;– 1993</li>
<li><a href="/wiki/250_nm_process" title="250 nm process">250&#160;nm</a>&#160;– 1996</li>
<li><a href="/wiki/180_nm_process" title="180 nm process">180&#160;nm</a>&#160;– 1999</li>
<li><a href="/wiki/130_nm_process" title="130 nm process">130&#160;nm</a>&#160;– 2001</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/90_nm_process" title="90 nm process">90&#160;nm</a>&#160;– 2003</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/65_nm_process" title="65 nm process">65&#160;nm</a>&#160;– 2005</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/45_nm_process" title="45 nm process">45&#160;nm</a>&#160;– 2007</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/32_nm_process" title="32 nm process">32&#160;nm</a>&#160;– 2009</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/28_nm_process" title="28 nm process">28&#160;nm</a>&#160;– 2010</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/22_nm_process" title="22 nm process">22&#160;nm</a>&#160;– 2012</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/14_nm_process" title="14 nm process">14&#160;nm</a>&#160;– 2014</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">0</span><a href="/wiki/10_nm_process" title="10 nm process">10&#160;nm</a>&#160;– 2016</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/7_nm_process" title="7 nm process">7&#160;nm</a>&#160;– 2018</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>&#160;– 2020</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/3_nm_process" title="3 nm process">3&#160;nm</a>&#160;– 2022</li></ul>
</div></td>
</tr><tr><td class="sidebar-content plainlist" style="text-align:left;">
<div style="padding-left:14px;">Future
<ul><li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/2_nm_process" title="2 nm process">2&#160;nm</a>&#160;~ 2025</li>
<li><span aria-hidden="true" style="visibility:hidden;color:transparent;">00</span><a href="/wiki/1_nm_process" title="1 nm process">1&#160;nm</a>&#160;~ 2027</li></ul>
</div></td>
</tr><tr><td class="sidebar-content plainlist" style="text-align:left;">
<div style="padding-right:5px; padding-left:5px;"><hr /><div class="paragraphbreak" style="margin-top:0.5em"></div>
<ul><li><a href="/wiki/Die_shrink#Half-shrink" title="Die shrink">Half-nodes</a></li>
<li><a class="mw-selflink-fragment" href="#Transistor_density">Density</a></li>
<li><a href="/wiki/CMOS" title="CMOS">CMOS</a></li>
<li><a href="/wiki/Semiconductor_device" title="Semiconductor device">Device</a> (<a href="/wiki/Multigate_device" title="Multigate device">multi-gate</a>)</li>
<li><a href="/wiki/Moore%27s_law" title="Moore&#39;s law">Moore's law</a></li>
<li><a class="mw-selflink selflink">Transistor count</a></li>
<li><a href="/wiki/Semiconductor" title="Semiconductor">Semiconductor</a></li>
<li><a href="/wiki/Semiconductor_industry" title="Semiconductor industry">Industry</a></li>
<li><a href="/wiki/Nanoelectronics" title="Nanoelectronics">Nanoelectronics</a></li></ul>
</div></td>
</tr><tr><td class="sidebar-below" style="padding-right: 0.5em; font-weight: normal; text-align: right; font-size: 115%">
<div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Semiconductor_manufacturing_processes" title="Template:Semiconductor manufacturing processes"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Semiconductor_manufacturing_processes" title="Template talk:Semiconductor manufacturing processes"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Semiconductor_manufacturing_processes" title="Special:EditPage/Template:Semiconductor manufacturing processes"><abbr title="Edit this template">e</abbr></a></li></ul></div></td></tr></tbody></table>
<p>The <b>transistor count</b> is the number of <a href="/wiki/Transistor" title="Transistor">transistors</a> in an electronic device (typically on a single substrate or silicon <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>). It is the most common measure of <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> complexity (although the majority of transistors in modern <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a> are contained in <a href="/wiki/CPU_cache" title="CPU cache">cache memories</a>, which consist mostly of the same <a href="/wiki/Memory_cell_(computing)" title="Memory cell (computing)">memory cell</a> circuits replicated many times). The rate at which <a href="/wiki/MOSFET" title="MOSFET">MOS</a> transistor counts have increased generally follows <a href="/wiki/Moore%27s_law" title="Moore&#39;s law">Moore's law</a>, which observes that transistor count doubles approximately every two years. However, being directly proportional to the area of a die, transistor count does not represent how advanced the corresponding manufacturing technology is. A better indication of this is transistor density which is the ratio of a semiconductor's transistor count to its die area.
</p>
<meta property="mw:PageProp/toc" />
<div class="mw-heading mw-heading2"><h2 id="Records">Records</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=1" title="Edit section: Records"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<p>As of 2023<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;action=edit">&#91;update&#93;</a></sup>, the highest transistor count in flash memory is <a href="/wiki/Micron_Technology" title="Micron Technology">Micron</a>'s 2<span class="nowrap">&#160;</span><a href="/wiki/Terabyte" class="mw-redirect" title="Terabyte">terabyte</a> (<a href="/wiki/3D_integrated_circuit" class="mw-redirect" title="3D integrated circuit">3D-stacked</a>) 16-die, 232-layer <a href="/wiki/V-NAND" class="mw-redirect" title="V-NAND">V-NAND</a> flash <a href="/wiki/Memory_chip" class="mw-redirect" title="Memory chip">memory chip</a>, with 5.3<span class="nowrap">&#160;</span>trillion <a href="/wiki/Floating-gate_MOSFET" title="Floating-gate MOSFET">floating-gate MOSFETs</a> (<a href="/wiki/Multi-level_cell" title="Multi-level cell">3<span class="nowrap">&#160;</span>bits per transistor</a>).
</p><p>The highest transistor count in a single chip processor as of 2020<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;action=edit">&#91;update&#93;</a></sup> is that of the <a href="/wiki/Deep_learning" title="Deep learning">deep learning</a> processor <a href="/wiki/Cerebras#Technology" title="Cerebras">Wafer Scale Engine 2</a> by <a href="/wiki/Cerebras" title="Cerebras">Cerebras</a>. It has 2.6<span class="nowrap">&#160;</span>trillion MOSFETs in 84 exposed fields (dies) on a wafer, manufactured using TSMC's <a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7 nm</a> FinFET process.<sup id="cite_ref-ExtremeTech-WSE_1-0" class="reference"><a href="#cite_note-ExtremeTech-WSE-1"><span class="cite-bracket">&#91;</span>1<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-NextPlatform-WSE_2-0" class="reference"><a href="#cite_note-NextPlatform-WSE-2"><span class="cite-bracket">&#91;</span>2<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-AnandTech-WSE_3-0" class="reference"><a href="#cite_note-AnandTech-WSE-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-WikichipFuse-WSE_4-0" class="reference"><a href="#cite_note-WikichipFuse-WSE-4"><span class="cite-bracket">&#91;</span>4<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-:1_5-0" class="reference"><a href="#cite_note-:1-5"><span class="cite-bracket">&#91;</span>5<span class="cite-bracket">&#93;</span></a></sup>
</p><p>As of 2024<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;action=edit">&#91;update&#93;</a></sup>, the <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> with the highest transistor count is <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>'s <a href="/wiki/Blackwell_(microarchitecture)" title="Blackwell (microarchitecture)">Blackwell</a>-based B100 accelerator, built on <a href="/wiki/TSMC" title="TSMC">TSMC</a>'s custom 4NP process node and totaling 208 billion MOSFETs.
</p><p>The highest transistor count in a consumer microprocessor as of March&#160;2025<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;action=edit">&#91;update&#93;</a></sup> is 184<span class="nowrap">&#160;</span>billion transistors, in <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>'s <a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a>-based dual-die <a href="/wiki/Apple_M3" title="Apple M3">M3 Ultra</a> SoC, which is fabricated using <a href="/wiki/TSMC" title="TSMC">TSMC</a>'s <a href="/wiki/3_nm_process" title="3 nm process">3 nm</a> <a href="/wiki/Semiconductor_manufacturing_process" class="mw-redirect" title="Semiconductor manufacturing process">semiconductor manufacturing process</a>.<sup id="cite_ref-m3ultra_6-0" class="reference"><a href="#cite_note-m3ultra-6"><span class="cite-bracket">&#91;</span>6<span class="cite-bracket">&#93;</span></a></sup>
</p>
<table class="wikitable" style="text-align:center">

<tbody><tr>
<th>Year
</th>
<th>Component
</th>
<th>Name
</th>
<th>Number of MOSFETs <br />(in trillions)
</th>
<th>Remarks
</th></tr>
<tr>
<td>2022
</td>
<td>Flash memory
</td>
<td>Micron's <a href="/wiki/V-NAND" class="mw-redirect" title="V-NAND">V-NAND</a> module
</td>
<td>5.3
</td>
<td style="text-align:left;"><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">stacked package</a> of sixteen 232-layer <a href="/wiki/Flash_memory#Vertical_NAND" title="Flash memory">3D NAND</a> dies
</td></tr>
<tr>
<td>2020
</td>
<td>any processor
</td>
<td><a href="/wiki/Cerebras#Technology" title="Cerebras">Wafer Scale Engine 2</a>
</td>
<td>2.6
</td>
<td style="text-align:left;"><a href="/wiki/Wafer-scale_integration" title="Wafer-scale integration">wafer-scale</a> design of 84 exposed fields (dies)
</td></tr>
<tr>
<td>2024
</td>
<td><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a>
</td>
<td>Nvidia B100
</td>
<td>0.208
</td>
<td style="text-align:left;">Uses two reticle limit dies, with 104 billion transistors each, joined together and acting as a single large monolithic piece of silicon
</td></tr>
<tr>
<td>2025
</td>
<td>Microprocessor <br /> (consumer)
</td>
<td><a href="/wiki/Apple_M3" title="Apple M3">Apple M3 Ultra</a>
</td>
<td>0.184
</td>
<td style="text-align:left;">SoC using two dies joined together with a high-speed bridge
</td></tr>
<tr>
<td>2020
</td>
<td><a href="/wiki/Deep_learning_processor" class="mw-redirect" title="Deep learning processor">DLP</a>
</td>
<td><a href="/wiki/Graphcore#Products" title="Graphcore">Colossus Mk2 GC200</a>
</td>
<td>0.059
</td>
<td style="text-align:left;">An IPU<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (November 2024)">clarification needed</span></a></i>&#93;</sup> in contrast to <a href="/wiki/Central_processing_unit" title="Central processing unit">CPU</a> and <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a>
</td></tr>
</tbody></table>
<p>In terms of computer systems that consist of numerous integrated circuits, the <a href="/wiki/Supercomputer" title="Supercomputer">supercomputer</a> with the highest transistor count as of 2016<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;action=edit">&#91;update&#93;</a></sup> was the Chinese-designed <a href="/wiki/Sunway_TaihuLight" title="Sunway TaihuLight">Sunway TaihuLight</a>, which has for all CPUs/nodes combined "about 400 trillion transistors in the processing part of the hardware" and "the <a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">DRAM</a> includes about 12 <a href="/wiki/Quadrillion" class="mw-redirect" title="Quadrillion">quadrillion</a> transistors, and that's about 97 percent of all the transistors."<sup id="cite_ref-Quora-Gustafson_7-0" class="reference"><a href="#cite_note-Quora-Gustafson-7"><span class="cite-bracket">&#91;</span>7<span class="cite-bracket">&#93;</span></a></sup> To compare, the <a href="/wiki/Microcontroller#Smallest_computer" title="Microcontroller">smallest computer</a>, as of 2018<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;action=edit">&#91;update&#93;</a></sup> dwarfed by a grain of rice, had on the order of 100,000 transistors. Early experimental solid-state computers had as few as 130 transistors but used large amounts of <a href="/wiki/Diode_logic" title="Diode logic">diode logic</a>. The first <a href="/wiki/Carbon_nanotube_computer" title="Carbon nanotube computer">carbon nanotube computer</a> had 178 transistors and was a <a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a> <a href="/wiki/One-instruction_set_computer" title="One-instruction set computer">one-instruction set computer</a>, while a later one is <a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a> (its <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> is 32-bit <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a> though).
</p><p>Ionic transistor chips ("water-based" <a href="/wiki/Analog_computer" title="Analog computer">analog</a> limited processor), have up to hundreds of such transistors.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span class="cite-bracket">&#91;</span>8<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Estimates of the total numbers of transistors manufactured:
</p>
<ul><li>Up to 2014: <span class="nowrap"><span data-sort-value="7021290000000000000♠"></span>2.9<span style="margin-left:0.25em;margin-right:0.15em;">×</span>10<sup>21</sup></span></li>
<li>Up to 2018: <span class="nowrap"><span data-sort-value="7022130000000000000♠"></span>1.3<span style="margin-left:0.25em;margin-right:0.15em;">×</span>10<sup>22</sup></span><sup id="cite_ref-9" class="reference"><a href="#cite_note-9"><span class="cite-bracket">&#91;</span>9<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span class="cite-bracket">&#91;</span>10<span class="cite-bracket">&#93;</span></a></sup></li></ul>
<div class="mw-heading mw-heading2"><h2 id="Transistor_count">Transistor count</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=2" title="Edit section: Transistor count"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Moore%27s_Law_Transistor_Count_1970-2020.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/0/00/Moore%27s_Law_Transistor_Count_1970-2020.png/500px-Moore%27s_Law_Transistor_Count_1970-2020.png" decoding="async" width="480" height="355" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/00/Moore%27s_Law_Transistor_Count_1970-2020.png/960px-Moore%27s_Law_Transistor_Count_1970-2020.png 1.5x" data-file-width="3133" data-file-height="2318" /></a><figcaption>Plot of <a href="/wiki/MOS_transistor" class="mw-redirect" title="MOS transistor">MOS transistor</a> counts for <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a> against dates of in&#173;tro&#173;duction. The curve shows counts doubling every two years, per <a href="/wiki/Moore%27s_law" title="Moore&#39;s law">Moore's law</a>. </figcaption></figure>
<div class="mw-heading mw-heading3"><h3 id="Microprocessors">Microprocessors</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=3" title="Edit section: Microprocessors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<style data-mw-deduplicate="TemplateStyles:r1236090951">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}@media print{body.ns-0 .mw-parser-output .hatnote{display:none!important}}</style><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a> and <a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></div>
<style data-mw-deduplicate="TemplateStyles:r1251242444">.mw-parser-output .ambox{border:1px solid #a2a9b1;border-left:10px solid #36c;background-color:#fbfbfb;box-sizing:border-box}.mw-parser-output .ambox+link+.ambox,.mw-parser-output .ambox+link+style+.ambox,.mw-parser-output .ambox+link+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+style+.ambox,.mw-parser-output .ambox+.mw-empty-elt+link+link+.ambox{margin-top:-1px}html body.mediawiki .mw-parser-output .ambox.mbox-small-left{margin:4px 1em 4px 0;overflow:hidden;width:238px;border-collapse:collapse;font-size:88%;line-height:1.25em}.mw-parser-output .ambox-speedy{border-left:10px solid #b32424;background-color:#fee7e6}.mw-parser-output .ambox-delete{border-left:10px solid #b32424}.mw-parser-output .ambox-content{border-left:10px solid #f28500}.mw-parser-output .ambox-style{border-left:10px solid #fc3}.mw-parser-output .ambox-move{border-left:10px solid #9932cc}.mw-parser-output .ambox-protection{border-left:10px solid #a2a9b1}.mw-parser-output .ambox .mbox-text{border:none;padding:0.25em 0.5em;width:100%}.mw-parser-output .ambox .mbox-image{border:none;padding:2px 0 2px 0.5em;text-align:center}.mw-parser-output .ambox .mbox-imageright{border:none;padding:2px 0.5em 2px 0;text-align:center}.mw-parser-output .ambox .mbox-empty-cell{border:none;padding:0;width:1px}.mw-parser-output .ambox .mbox-image-div{width:52px}@media(min-width:720px){.mw-parser-output .ambox{margin:0 10%}}@media print{body.ns-0 .mw-parser-output .ambox{display:none!important}}</style><table class="box-More_citations_needed plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div class="mbox-image-div"><span typeof="mw:File"><a href="/wiki/File:Question_book-new.svg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/60px-Question_book-new.svg.png" decoding="async" width="50" height="39" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/120px-Question_book-new.svg.png 1.5x" data-file-width="512" data-file-height="399" /></a></span></div></td><td class="mbox-text"><div class="mbox-text-span">This subsection <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Relevant discussion may be found on the <a href="/wiki/Talk:Transistor_count#Microprocessors_-_More_citations_needed" title="Talk:Transistor count">talk page</a>. Please help <a href="/wiki/Special:EditPage/Transistor_count" title="Special:EditPage/Transistor count">improve this article</a> by <a href="/wiki/Help:Referencing_for_beginners" title="Help:Referencing for beginners">adding citations to reliable sources</a>&#32;in this subsection. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="https://www.google.com/search?as_eq=wikipedia&amp;q=%22Transistor+count%22">"Transistor count"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="https://www.google.com/search?tbm=nws&amp;q=%22Transistor+count%22+-wikipedia&amp;tbs=ar:1">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.google.com/search?&amp;q=%22Transistor+count%22&amp;tbs=bkt:s&amp;tbm=bks">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.google.com/search?tbs=bks:1&amp;q=%22Transistor+count%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://scholar.google.com/scholar?q=%22Transistor+count%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22Transistor+count%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <span class="date-container"><i>(<span class="date">December 2019</span>)</i></span><span class="hide-when-compact"><i> (<small><a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this message</a></small>)</i></span></div></td></tr></tbody></table>
<p>A <a href="/wiki/Microprocessor" title="Microprocessor">microprocessor</a> incorporates the functions of a computer's <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> on a single <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a>. It is a multi-purpose, programmable device that accepts digital data as input, processes it according to instructions stored in its memory, and provides results as output.
</p><p>The development of <a href="/wiki/MOS_integrated_circuit" class="mw-redirect" title="MOS integrated circuit">MOS integrated circuit</a> technology in the 1960s led to the development of the first microprocessors.<sup id="cite_ref-computerhistory1971_11-0" class="reference"><a href="#cite_note-computerhistory1971-11"><span class="cite-bracket">&#91;</span>11<span class="cite-bracket">&#93;</span></a></sup> The 20-bit <a href="/wiki/MP944" class="mw-redirect" title="MP944">MP944</a>, developed by <a href="/wiki/Garrett_AiResearch" title="Garrett AiResearch">Garrett AiResearch</a> for the <a href="/wiki/U.S._Navy" class="mw-redirect" title="U.S. Navy">U.S. Navy</a>'s <a href="/wiki/F-14_Tomcat" class="mw-redirect" title="F-14 Tomcat">F-14 Tomcat</a> fighter in 1970, is considered by its designer <a href="/wiki/Ray_Holt_(computer_scientist)" title="Ray Holt (computer scientist)">Ray Holt</a> to be the first microprocessor.<sup id="cite_ref-F-14_12-0" class="reference"><a href="#cite_note-F-14-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup> It was a multi-chip microprocessor, fabricated on six MOS chips. However, it was classified by the Navy until 1998. The <a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a> <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>, released in 1971, was the first single-chip microprocessor.
</p><p>Modern microprocessors typically include on-chip <a href="/wiki/CPU_cache" title="CPU cache">cache memories</a>. The number of transistors used for these cache memories typically far exceeds the number of transistors used to implement the logic of the microprocessor (that is, excluding the cache). For example, the last <a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a> chip uses 90% of its transistors for cache.<sup id="cite_ref-DEC_Alpha_13-0" class="reference"><a href="#cite_note-DEC_Alpha-13"><span class="cite-bracket">&#91;</span>13<span class="cite-bracket">&#93;</span></a></sup>
</p>
<table class="wikitable sortable" style="text-align:left;">
<tbody><tr>
<th width="300px"><a href="/wiki/Microprocessor" title="Microprocessor">Processor</a>
</th>
<th width="130px" data-sort-type="number">Transistor count
</th>
<th>Year
</th>
<th>Designer
</th>
<th data-sort-type="number"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a><br />(<a href="/wiki/Nanometre" title="Nanometre">nm</a>)
</th>
<th data-sort-type="number">Area (<a href="/wiki/Millimetre" title="Millimetre">mm</a><sup>2</sup>)
</th>
<th data-sort-type="number">Transistor<br />density<br />(tr./mm<sup>2</sup>)
</th></tr>
<tr>
<td><a href="/wiki/MP944" class="mw-redirect" title="MP944">MP944</a> (20-bit, 6-chip, 28 chips total)
</td>
<td>74,442 (5,360 excl. ROM &amp; RAM)<sup id="cite_ref-14" class="reference"><a href="#cite_note-14"><span class="cite-bracket">&#91;</span>14<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-15" class="reference"><a href="#cite_note-15"><span class="cite-bracket">&#91;</span>15<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1970<sup id="cite_ref-F-14_12-1" class="reference"><a href="#cite_note-F-14-12"><span class="cite-bracket">&#91;</span>12<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-16" class="reference"><a href="#cite_note-16"><span class="cite-bracket">&#91;</span>a<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><a href="/wiki/Garrett_AiResearch" title="Garrett AiResearch">Garrett AiResearch</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a> (4-bit, 16-pin)
</td>
<td>2,250
</td>
<td>1971
</td>
<td><a href="/wiki/Intel" title="Intel">Intel</a>
</td>
<td><a href="/wiki/10_%CE%BCm_process" class="mw-redirect" title="10 μm process">10,000&#160;nm</a>
</td>
<td>12&#160;mm<sup>2</sup>
</td>
<td>188
</td></tr>
<tr>
<td><a href="/wiki/Microprocessor#Texas_Instruments_TMX_1795_(1970-1971)" title="Microprocessor">TMX 1795</a> (8-bit, 24-pin)
</td>
<td>3,078<sup id="cite_ref-tmx_shirriff_17-0" class="reference"><a href="#cite_note-tmx_shirriff-17"><span class="cite-bracket">&#91;</span>16<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1971
</td>
<td><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>
</td>
<td><i><b>?</b></i>
</td>
<td>30.64&#160;mm<sup>2</sup>
</td>
<td>100.5
</td></tr>
<tr>
<td><a href="/wiki/Intel_8008" title="Intel 8008">Intel 8008</a> (8-bit, 18-pin)
</td>
<td>3,500
</td>
<td>1972
</td>
<td>Intel
</td>
<td>10,000&#160;nm
</td>
<td>14&#160;mm<sup>2</sup>
</td>
<td>250
</td></tr>
<tr>
<td><a href="/wiki/%CE%9CCOM-4" class="mw-redirect" title="ΜCOM-4">NEC μCOM-4</a> (4-bit, 42-pin)
</td>
<td>2,500<sup id="cite_ref-18" class="reference"><a href="#cite_note-18"><span class="cite-bracket">&#91;</span>17<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-ucom-4_19-0" class="reference"><a href="#cite_note-ucom-4-19"><span class="cite-bracket">&#91;</span>18<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1973
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td>7,500&#160;nm<sup id="cite_ref-shmj70s_20-0" class="reference"><a href="#cite_note-shmj70s-20"><span class="cite-bracket">&#91;</span>19<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Toshiba_TLCS-12" class="mw-redirect" title="Toshiba TLCS-12">Toshiba TLCS-12</a> (12-bit)
</td>
<td>11,000+<sup id="cite_ref-shmj-1973-toshiba_21-0" class="reference"><a href="#cite_note-shmj-1973-toshiba-21"><span class="cite-bracket">&#91;</span>20<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1973
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td><a href="/wiki/6_%CE%BCm_process" title="6 μm process">6,000&#160;nm</a>
</td>
<td>32.45&#160;mm<sup>2</sup>
</td>
<td>340+
</td></tr>
<tr>
<td><a href="/wiki/Intel_4040" title="Intel 4040">Intel 4040</a> (4-bit, 16-pin)
</td>
<td>3,000
</td>
<td>1974
</td>
<td>Intel
</td>
<td>10,000&#160;nm
</td>
<td>12&#160;mm<sup>2</sup>
</td>
<td>250
</td></tr>
<tr>
<td><a href="/wiki/Motorola_6800" title="Motorola 6800">Motorola 6800</a> (8-bit, 40-pin)
</td>
<td>4,100
</td>
<td>1974
</td>
<td><a href="/wiki/Motorola" title="Motorola">Motorola</a>
</td>
<td>6,000&#160;nm
</td>
<td>16&#160;mm<sup>2</sup>
</td>
<td>256
</td></tr>
<tr>
<td><a href="/wiki/Intel_8080" title="Intel 8080">Intel 8080</a> (8-bit, 40-pin)
</td>
<td>6,000
</td>
<td>1974
</td>
<td>Intel
</td>
<td>6,000&#160;nm
</td>
<td>20&#160;mm<sup>2</sup>
</td>
<td>300
</td></tr>
<tr>
<td><a href="/wiki/Texas_Instruments_TMS1000" title="Texas Instruments TMS1000">TMS 1000</a> (4-bit, 28-pin)
</td>
<td>8,000<sup id="cite_ref-22" class="reference"><a href="#cite_note-22"><span class="cite-bracket">&#91;</span>b<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1974<sup id="cite_ref-23" class="reference"><a href="#cite_note-23"><span class="cite-bracket">&#91;</span>21<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Texas Instruments
</td>
<td>8,000&#160;nm
</td>
<td>11&#160;mm<sup>2</sup>
</td>
<td>730
</td></tr>
<tr>
<td><a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> (8-bit, 40-pin)
</td>
<td>4,528<sup id="cite_ref-24" class="reference"><a href="#cite_note-24"><span class="cite-bracket">&#91;</span>c<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-25" class="reference"><a href="#cite_note-25"><span class="cite-bracket">&#91;</span>22<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1975
</td>
<td><a href="/wiki/MOS_Technology" title="MOS Technology">MOS Technology</a>
</td>
<td>8,000&#160;nm
</td>
<td>21&#160;mm<sup>2</sup>
</td>
<td>216
</td></tr>
<tr>
<td><a href="/wiki/Intersil_6100" title="Intersil 6100">Intersil IM6100</a> (12-bit, 40-pin; <small>clone of <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a></small>)
</td>
<td>4,000
</td>
<td>1975
</td>
<td><a href="/wiki/Intersil" title="Intersil">Intersil</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/CDP_1801" class="mw-redirect" title="CDP 1801">CDP 1801</a> (8-bit, 2-chip, 40-pin)
</td>
<td>5,000
</td>
<td>1975
</td>
<td><a href="/wiki/RCA" title="RCA">RCA</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/RCA_1802" title="RCA 1802">RCA 1802</a> (8-bit, 40-pin)
</td>
<td>5,000
</td>
<td>1976
</td>
<td>RCA
</td>
<td>5,000&#160;nm
</td>
<td>27&#160;mm<sup>2</sup>
</td>
<td>185
</td></tr>
<tr>
<td><a href="/wiki/Zilog_Z80" title="Zilog Z80">Zilog Z80</a> (8-bit, 4-bit <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALU</a>, 40-pin)
</td>
<td>8,500<sup id="cite_ref-26" class="reference"><a href="#cite_note-26"><span class="cite-bracket">&#91;</span>d<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1976
</td>
<td><a href="/wiki/Zilog" title="Zilog">Zilog</a>
</td>
<td>4,000&#160;nm
</td>
<td>18&#160;mm<sup>2</sup>
</td>
<td>470
</td></tr>
<tr>
<td><a href="/wiki/Intel_8085" title="Intel 8085">Intel 8085</a> (8-bit, 40-pin)
</td>
<td>6,500
</td>
<td>1976
</td>
<td>Intel
</td>
<td><a href="/wiki/3_%CE%BCm_process" title="3 μm process">3,000&#160;nm</a>
</td>
<td>20&#160;mm<sup>2</sup>
</td>
<td>325
</td></tr>
<tr>
<td><a href="/wiki/TMS9900" title="TMS9900">TMS9900</a> (16-bit)
</td>
<td>8,000
</td>
<td>1976
</td>
<td>Texas Instruments
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>Bellmac-8 (8-bit)
</td>
<td>7,000
</td>
<td>1977
</td>
<td><a href="/wiki/Bell_Labs" title="Bell Labs">Bell Labs</a>
</td>
<td>5,000&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Motorola_6809" title="Motorola 6809">Motorola 6809</a> (8-bit <small>with some 16-bit features</small>, 40-pin)
</td>
<td>9,000
</td>
<td>1978
</td>
<td>Motorola
</td>
<td>5,000&#160;nm
</td>
<td>21&#160;mm<sup>2</sup>
</td>
<td>430
</td></tr>
<tr>
<td><a href="/wiki/Intel_8086" title="Intel 8086">Intel 8086</a> (16-bit, 40-pin)
</td>
<td>29,000<sup id="cite_ref-27" class="reference"><a href="#cite_note-27"><span class="cite-bracket">&#91;</span>23<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1978
</td>
<td>Intel
</td>
<td>3,000&#160;nm
</td>
<td>33&#160;mm<sup>2</sup>
</td>
<td>880
</td></tr>
<tr>
<td><a href="/wiki/Zilog_Z8000" title="Zilog Z8000">Zilog Z8000</a> (16-bit)
</td>
<td>17,500<sup id="cite_ref-28" class="reference"><a href="#cite_note-28"><span class="cite-bracket">&#91;</span>24<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1979
</td>
<td>Zilog
</td>
<td>5,000-6,000&#160;nm (design rules)
</td>
<td>39.31&#160;mm<sup>2</sup> (238x256 mil<sup>2</sup>)
</td>
<td>445
</td></tr>
<tr>
<td><a href="/wiki/Intel_8088" title="Intel 8088">Intel 8088</a> (16-bit, 8-bit data bus)
</td>
<td>29,000
</td>
<td>1979
</td>
<td>Intel
</td>
<td>3,000&#160;nm
</td>
<td>33&#160;mm<sup>2</sup>
</td>
<td>880
</td></tr>
<tr>
<td><a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a> (16/32-bit, <small>32-bit registers, 16-bit  <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALU</a></small>)
</td>
<td>68,000<sup id="cite_ref-29" class="reference"><a href="#cite_note-29"><span class="cite-bracket">&#91;</span>25<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1979
</td>
<td>Motorola
</td>
<td>3,500&#160;nm
</td>
<td>44&#160;mm<sup>2</sup>
</td>
<td>1,550
</td></tr>
<tr>
<td><a href="/wiki/Intel_MCS-51" title="Intel MCS-51">Intel 8051</a> (8-bit, 40-pin)
</td>
<td>50,000
</td>
<td>1980
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/WDC_65C02" title="WDC 65C02">WDC 65C02</a>
</td>
<td>11,500<sup id="cite_ref-Christiansen_30-0" class="reference"><a href="#cite_note-Christiansen-30"><span class="cite-bracket">&#91;</span>26<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1981
</td>
<td><a href="/wiki/Western_Design_Center" title="Western Design Center">WDC</a>
</td>
<td>3,000&#160;nm
</td>
<td>6&#160;mm<sup>2</sup>
</td>
<td>1,920
</td></tr>
<tr>
<td><a href="/wiki/IBM_ROMP" title="IBM ROMP">ROMP</a> (32-bit)
</td>
<td>45,000
</td>
<td>1981
</td>
<td><a href="/wiki/IBM" title="IBM">IBM</a>
</td>
<td>2,000&#160;nm
</td>
<td>58.52&#160;mm<sup>2</sup>
</td>
<td>770
</td></tr>
<tr>
<td><a href="/wiki/Intel_80186" title="Intel 80186">Intel 80186</a> (16-bit, 68-pin)
</td>
<td>55,000
</td>
<td>1982
</td>
<td>Intel
</td>
<td>3,000&#160;nm
</td>
<td>60&#160;mm<sup>2</sup>
</td>
<td>920
</td></tr>
<tr>
<td><a href="/wiki/Intel_80286" title="Intel 80286">Intel 80286</a> (16-bit, 68-pin)
</td>
<td>134,000
</td>
<td>1982
</td>
<td>Intel
</td>
<td><a href="/wiki/1.5_%CE%BCm_process" title="1.5 μm process">1,500&#160;nm</a>
</td>
<td>49&#160;mm<sup>2</sup>
</td>
<td>2,730
</td></tr>
<tr>
<td><a href="/wiki/WDC_65C816" title="WDC 65C816">WDC 65C816</a> (8/16-bit)
</td>
<td>22,000<sup id="cite_ref-31" class="reference"><a href="#cite_note-31"><span class="cite-bracket">&#91;</span>27<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1983
</td>
<td>WDC
</td>
<td>3,000&#160;nm<sup id="cite_ref-32" class="reference"><a href="#cite_note-32"><span class="cite-bracket">&#91;</span>28<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>9&#160;mm<sup>2</sup>
</td>
<td>2,400
</td></tr>
<tr>
<td><a href="/wiki/NEC_V20" title="NEC V20">NEC V20</a>
</td>
<td>63,000
</td>
<td>1984
</td>
<td>NEC
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Motorola_68020" title="Motorola 68020">Motorola 68020</a> (32-bit; 114 pins used)
</td>
<td>190,000<sup id="cite_ref-DeMone_33-0" class="reference"><a href="#cite_note-DeMone-33"><span class="cite-bracket">&#91;</span>29<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1984
</td>
<td>Motorola
</td>
<td>2,000&#160;nm
</td>
<td>85&#160;mm<sup>2</sup>
</td>
<td>2,200
</td></tr>
<tr>
<td><a href="/wiki/Intel_80386" class="mw-redirect" title="Intel 80386">Intel 80386</a> (32-bit, 132-pin; no cache)
</td>
<td>275,000
</td>
<td>1985
</td>
<td>Intel
</td>
<td>1,500&#160;nm
</td>
<td>104&#160;mm<sup>2</sup>
</td>
<td>2,640
</td></tr>
<tr>
<td><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM 1</a> (32-bit; no cache)
</td>
<td>25,000<sup id="cite_ref-DeMone_33-1" class="reference"><a href="#cite_note-DeMone-33"><span class="cite-bracket">&#91;</span>29<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1985
</td>
<td><a href="/wiki/Acorn_Computers" title="Acorn Computers">Acorn</a>
</td>
<td>3,000&#160;nm
</td>
<td>50&#160;mm<sup>2</sup>
</td>
<td>500
</td></tr>
<tr>
<td>Novix NC4016 (16-bit)
</td>
<td>16,000<sup id="cite_ref-34" class="reference"><a href="#cite_note-34"><span class="cite-bracket">&#91;</span>30<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1985<sup id="cite_ref-35" class="reference"><a href="#cite_note-35"><span class="cite-bracket">&#91;</span>31<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><a href="/wiki/Harris_Corporation" title="Harris Corporation">Harris Corporation</a>
</td>
<td>3,000&#160;nm<sup id="cite_ref-36" class="reference"><a href="#cite_note-36"><span class="cite-bracket">&#91;</span>32<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/MB86900" title="MB86900">SPARC MB86900</a> (32-bit; no cache)
</td>
<td>110,000<sup id="cite_ref-37" class="reference"><a href="#cite_note-37"><span class="cite-bracket">&#91;</span>33<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1986
</td>
<td><a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>
</td>
<td>1,200&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/NEC_V60" title="NEC V60">NEC V60</a><sup id="cite_ref-NEC_38-0" class="reference"><a href="#cite_note-NEC-38"><span class="cite-bracket">&#91;</span>34<span class="cite-bracket">&#93;</span></a></sup> (32-bit; no cache)
</td>
<td>375,000
</td>
<td>1986
</td>
<td>NEC
</td>
<td>1,500&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM 2</a> (32-bit, 84-pin; no cache)
</td>
<td>27,000<sup id="cite_ref-39" class="reference"><a href="#cite_note-39"><span class="cite-bracket">&#91;</span>35<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-DeMone_33-2" class="reference"><a href="#cite_note-DeMone-33"><span class="cite-bracket">&#91;</span>29<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1986
</td>
<td>Acorn
</td>
<td>2,000&#160;nm
</td>
<td>30.25&#160;mm<sup>2</sup>
</td>
<td>890
</td></tr>
<tr>
<td><a href="/wiki/Z80000" class="mw-redirect" title="Z80000">Z80000</a> (32-bit; very small cache)
</td>
<td>91,000
</td>
<td>1986
</td>
<td>Zilog
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/NEC_V70" class="mw-redirect" title="NEC V70">NEC V70</a><sup id="cite_ref-NEC_38-1" class="reference"><a href="#cite_note-NEC-38"><span class="cite-bracket">&#91;</span>34<span class="cite-bracket">&#93;</span></a></sup> (32-bit; no cache)
</td>
<td>385,000
</td>
<td>1987
</td>
<td>NEC
</td>
<td>1,500&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/TRON_Project" class="mw-redirect" title="TRON Project">Hitachi Gmicro/200</a><sup id="cite_ref-40" class="reference"><a href="#cite_note-40"><span class="cite-bracket">&#91;</span>36<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>730,000
</td>
<td>1987
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td>
<td><a href="/wiki/1_%CE%BCm_process" title="1 μm process">1,000&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Motorola_68030" title="Motorola 68030">Motorola 68030</a> (32-bit, very small caches)
</td>
<td>273,000
</td>
<td>1987
</td>
<td>Motorola
</td>
<td><a href="/wiki/800_nm_process" title="800 nm process">800&#160;nm</a>
</td>
<td>102&#160;mm<sup>2</sup>
</td>
<td>2,680
</td></tr>
<tr>
<td><a href="/wiki/TI_Explorer" class="mw-redirect" title="TI Explorer">TI Explorer</a>'s 32-bit <small><a href="/wiki/Lisp_(programming_language)" title="Lisp (programming language)">Lisp</a> <a href="/wiki/Lisp_machine" title="Lisp machine">machine</a> chip</small>
</td>
<td>553,000<sup id="cite_ref-MegaChip_41-0" class="reference"><a href="#cite_note-MegaChip-41"><span class="cite-bracket">&#91;</span>37<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1987
</td>
<td>Texas Instruments
</td>
<td>2,000&#160;nm<sup id="cite_ref-42" class="reference"><a href="#cite_note-42"><span class="cite-bracket">&#91;</span>38<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>DEC WRL MultiTitan
</td>
<td>180,000<sup id="cite_ref-43" class="reference"><a href="#cite_note-43"><span class="cite-bracket">&#91;</span>39<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1988
</td>
<td><a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">DEC WRL</a>
</td>
<td>1,500&#160;nm
</td>
<td>61&#160;mm<sup>2</sup>
</td>
<td>2,950
</td></tr>
<tr>
<td><a href="/wiki/Intel_i960" title="Intel i960">Intel i960</a> (32-bit, <small>33-bit memory subsystem</small>, no cache)
</td>
<td>250,000<sup id="cite_ref-44" class="reference"><a href="#cite_note-44"><span class="cite-bracket">&#91;</span>40<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1988
</td>
<td>Intel
</td>
<td>1,500&#160;nm<sup id="cite_ref-i960_45-0" class="reference"><a href="#cite_note-i960-45"><span class="cite-bracket">&#91;</span>41<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Intel_i960" title="Intel i960">Intel i960CA</a> (32-bit, cache)
</td>
<td>600,000<sup id="cite_ref-i960_45-1" class="reference"><a href="#cite_note-i960-45"><span class="cite-bracket">&#91;</span>41<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1989
</td>
<td>Intel
</td>
<td>800&#160;nm
</td>
<td>143&#160;mm<sup>2</sup>
</td>
<td>4,200
</td></tr>
<tr>
<td><a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a> (32/64-bit, 128-bit <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, cache, <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>)
</td>
<td>1,000,000<sup id="cite_ref-46" class="reference"><a href="#cite_note-46"><span class="cite-bracket">&#91;</span>42<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1989
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Intel_80486" class="mw-redirect" title="Intel 80486">Intel 80486</a> (32-bit, 8&#160;KB cache)
</td>
<td>1,180,235
</td>
<td>1989
</td>
<td>Intel
</td>
<td>1,000&#160;nm
</td>
<td>173&#160;mm<sup>2</sup>
</td>
<td>6,822
</td></tr>
<tr>
<td><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM 3</a> (32-bit, 4&#160;KB cache)
</td>
<td>310,000
</td>
<td>1989
</td>
<td>Acorn
</td>
<td>1,500&#160;nm
</td>
<td>87&#160;mm<sup>2</sup>
</td>
<td>3,600
</td></tr>
<tr>
<td><a href="/wiki/POWER1" title="POWER1">POWER1</a> (9-chip module, 72 kB of cache)
</td>
<td>6,900,000<sup id="cite_ref-47" class="reference"><a href="#cite_note-47"><span class="cite-bracket">&#91;</span>43<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1990
</td>
<td>IBM
</td>
<td>1,000&#160;nm
</td>
<td>1,283.61&#160;mm<sup>2</sup>
</td>
<td>5,375
</td></tr>
<tr>
<td><a href="/wiki/Motorola_68040" title="Motorola 68040">Motorola 68040</a> (32-bit, 8&#160;KB caches)
</td>
<td>1,200,000
</td>
<td>1990
</td>
<td>Motorola
</td>
<td>650&#160;nm
</td>
<td>152&#160;mm<sup>2</sup>
</td>
<td>7,900
</td></tr>
<tr>
<td><a href="/wiki/R4000" title="R4000">R4000</a> (64-bit, 16&#160;KB of caches)
</td>
<td>1,350,000
</td>
<td>1991
</td>
<td><a href="/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS</a>
</td>
<td>1,000&#160;nm
</td>
<td>213&#160;mm<sup>2</sup>
</td>
<td>6,340
</td></tr>
<tr>
<td><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM 6</a> (32-bit, no cache for this 60 variant)
</td>
<td>35,000
</td>
<td>1991
</td>
<td><a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM</a>
</td>
<td>800&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/SuperH" title="SuperH">Hitachi SH-1</a> (32-bit, no cache)
</td>
<td>600,000<sup id="cite_ref-48" class="reference"><a href="#cite_note-48"><span class="cite-bracket">&#91;</span>44<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1992<sup id="cite_ref-49" class="reference"><a href="#cite_note-49"><span class="cite-bracket">&#91;</span>45<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Hitachi
</td>
<td>800&#160;nm
</td>
<td>100&#160;mm<sup>2</sup>
</td>
<td>6,000
</td></tr>
<tr>
<td><a href="/wiki/Intel_i960" title="Intel i960">Intel i960CF</a> (32-bit, cache)
</td>
<td>900,000<sup id="cite_ref-i960_45-2" class="reference"><a href="#cite_note-i960-45"><span class="cite-bracket">&#91;</span>41<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1992
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td>125&#160;mm<sup>2</sup>
</td>
<td>7,200
</td></tr>
<tr>
<td><a href="/wiki/Alpha_21064" title="Alpha 21064">Alpha 21064</a> (64-bit, 290-pin; 16&#160;KB of caches)
</td>
<td>1,680,000
</td>
<td>1992
</td>
<td><a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">DEC</a>
</td>
<td>750&#160;nm
</td>
<td>233.52&#160;mm<sup>2</sup>
</td>
<td>7,190
</td></tr>
<tr>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> HARP-1 (32-bit, cache)
</td>
<td>2,800,000<sup id="cite_ref-50" class="reference"><a href="#cite_note-50"><span class="cite-bracket">&#91;</span>46<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1993
</td>
<td>Hitachi
</td>
<td>500&#160;nm
</td>
<td>267&#160;mm<sup>2</sup>
</td>
<td>10,500
</td></tr>
<tr>
<td><a href="/wiki/Intel_P5" class="mw-redirect" title="Intel P5">Pentium</a> (32-bit, 16&#160;KB of caches)
</td>
<td>3,100,000
</td>
<td>1993
</td>
<td>Intel
</td>
<td>800&#160;nm
</td>
<td>294&#160;mm<sup>2</sup>
</td>
<td>10,500
</td></tr>
<tr>
<td><a href="/wiki/POWER2" title="POWER2">POWER2</a> (8-chip module, 288 kB of cache)
</td>
<td>23,037,000<sup id="cite_ref-51" class="reference"><a href="#cite_note-51"><span class="cite-bracket">&#91;</span>47<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1993
</td>
<td>IBM
</td>
<td>720&#160;nm
</td>
<td>1,217.39&#160;mm<sup>2</sup>
</td>
<td>18,923
</td></tr>
<tr>
<td><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM700</a> (32-bit; 8&#160;KB cache)
</td>
<td>578,977<sup id="cite_ref-52" class="reference"><a href="#cite_note-52"><span class="cite-bracket">&#91;</span>48<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1994
</td>
<td>ARM
</td>
<td>700&#160;nm
</td>
<td>68.51&#160;mm<sup>2</sup>
</td>
<td>8,451
</td></tr>
<tr>
<td>MuP21 (21-bit,<sup id="cite_ref-53" class="reference"><a href="#cite_note-53"><span class="cite-bracket">&#91;</span>49<span class="cite-bracket">&#93;</span></a></sup> 40-pin; includes <a href="/wiki/Video_card" class="mw-redirect" title="Video card">video</a>)
</td>
<td>7,000<sup id="cite_ref-F21_54-0" class="reference"><a href="#cite_note-F21-54"><span class="cite-bracket">&#91;</span>50<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1994
</td>
<td>Offete Enterprises
</td>
<td>1,200&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Motorola_68060" title="Motorola 68060">Motorola 68060</a> (32-bit, 16&#160;KB of caches)
</td>
<td>2,500,000
</td>
<td>1994
</td>
<td>Motorola
</td>
<td><a href="/wiki/600_nm_process" title="600 nm process">600&#160;nm</a>
</td>
<td>218&#160;mm<sup>2</sup>
</td>
<td>11,500
</td></tr>
<tr>
<td><a href="/wiki/PowerPC_600" title="PowerPC 600">PowerPC 601</a> (32-bit, 32&#160;KB of caches)
</td>
<td>2,800,000<sup id="cite_ref-55" class="reference"><a href="#cite_note-55"><span class="cite-bracket">&#91;</span>51<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1994
</td>
<td><a href="/wiki/AIM_alliance" title="AIM alliance">Apple, IBM, Motorola</a>
</td>
<td>600&#160;nm
</td>
<td>121&#160;mm<sup>2</sup>
</td>
<td>23,000
</td></tr>
<tr>
<td><a href="/wiki/PowerPC_600" title="PowerPC 600">PowerPC 603</a> (32-bit, 16&#160;KB of caches)
</td>
<td>1,600,000<sup id="cite_ref-56" class="reference"><a href="#cite_note-56"><span class="cite-bracket">&#91;</span>52<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1994
</td>
<td><a href="/wiki/AIM_alliance" title="AIM alliance">Apple, IBM, Motorola</a>
</td>
<td>500&#160;nm
</td>
<td>84.76&#160;mm<sup>2</sup>
</td>
<td>18,900
</td></tr>
<tr>
<td><a href="/wiki/PowerPC_600" title="PowerPC 600">PowerPC 603e</a> (32-bit, 32&#160;KB of caches)
</td>
<td>2,600,000<sup id="cite_ref-57" class="reference"><a href="#cite_note-57"><span class="cite-bracket">&#91;</span>53<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1995
</td>
<td><a href="/wiki/AIM_alliance" title="AIM alliance">Apple, IBM, Motorola</a>
</td>
<td>500&#160;nm
</td>
<td>98&#160;mm<sup>2</sup>
</td>
<td>26,500
</td></tr>
<tr>
<td><a href="/wiki/Alpha_21164" title="Alpha 21164">Alpha 21164</a> EV5 (64-bit, 112 kB cache)
</td>
<td>9,300,000<sup id="cite_ref-58" class="reference"><a href="#cite_note-58"><span class="cite-bracket">&#91;</span>54<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1995
</td>
<td>DEC
</td>
<td>500&#160;nm
</td>
<td>298.65&#160;mm<sup>2</sup>
</td>
<td>31,140
</td></tr>
<tr>
<td><a href="/wiki/StrongARM" title="StrongARM">SA-110</a> (32-bit, 32&#160;KB of caches)
</td>
<td>2,500,000<sup id="cite_ref-DeMone_33-3" class="reference"><a href="#cite_note-DeMone-33"><span class="cite-bracket">&#91;</span>29<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1995
</td>
<td>Acorn, DEC, <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>
</td>
<td><a href="/wiki/350_nm_process" title="350 nm process">350&#160;nm</a>
</td>
<td>50&#160;mm<sup>2</sup>
</td>
<td>50,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pentium Pro</a> (32-bit, 16&#160;KB of caches;<sup id="cite_ref-59" class="reference"><a href="#cite_note-59"><span class="cite-bracket">&#91;</span>55<span class="cite-bracket">&#93;</span></a></sup> L2 cache on-package, but on separate die)
</td>
<td>5,500,000<sup id="cite_ref-60" class="reference"><a href="#cite_note-60"><span class="cite-bracket">&#91;</span>56<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1995
</td>
<td>Intel
</td>
<td>500&#160;nm
</td>
<td>307&#160;mm<sup>2</sup>
</td>
<td>18,000
</td></tr>
<tr>
<td><a href="/wiki/PA-8000" title="PA-8000">PA-8000</a> 64-bit, no cache
</td>
<td>3,800,000<sup id="cite_ref-61" class="reference"><a href="#cite_note-61"><span class="cite-bracket">&#91;</span>57<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1995
</td>
<td>HP
</td>
<td>500&#160;nm
</td>
<td>337.69&#160;mm<sup>2</sup>
</td>
<td>11,300
</td></tr>
<tr>
<td><a href="/wiki/Alpha_21164" title="Alpha 21164">Alpha 21164A</a> EV56 (64-bit, 112 kB cache)
</td>
<td>9,660,000<sup id="cite_ref-62" class="reference"><a href="#cite_note-62"><span class="cite-bracket">&#91;</span>58<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1996
</td>
<td>DEC
</td>
<td>350&#160;nm
</td>
<td>208.8&#160;mm<sup>2</sup>
</td>
<td>46,260
</td></tr>
<tr>
<td><a href="/wiki/AMD_K5" title="AMD K5">AMD K5</a> (32-bit, caches)
</td>
<td>4,300,000
</td>
<td>1996
</td>
<td><a href="/wiki/AMD" title="AMD">AMD</a>
</td>
<td>500&#160;nm
</td>
<td>251&#160;mm<sup>2</sup>
</td>
<td>17,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a> Klamath (32-bit, 64-bit <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>7,500,000
</td>
<td>1997
</td>
<td>Intel
</td>
<td>350&#160;nm
</td>
<td>195&#160;mm<sup>2</sup>
</td>
<td>39,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_K6" title="AMD K6">AMD K6</a> (32-bit, caches)
</td>
<td>8,800,000
</td>
<td>1997
</td>
<td>AMD
</td>
<td>350&#160;nm
</td>
<td>162&#160;mm<sup>2</sup>
</td>
<td>54,000
</td></tr>
<tr>
<td>F21 (21-bit; includes e.g. <a href="/wiki/Video_card" class="mw-redirect" title="Video card">video</a>)
</td>
<td>15,000
</td>
<td>1997<sup id="cite_ref-F21_54-1" class="reference"><a href="#cite_note-F21-54"><span class="cite-bracket">&#91;</span>50<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Offete Enterprises
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a> (8-bit, 40-pin; w/memory)
</td>
<td>140,000 (48,000 <br /><small>excl. memory</small><sup id="cite_ref-63" class="reference"><a href="#cite_note-63"><span class="cite-bracket">&#91;</span>59<span class="cite-bracket">&#93;</span></a></sup>)
</td>
<td>1997
</td>
<td><a href="/wiki/Nordic_Semiconductor" title="Nordic Semiconductor">Nordic VLSI</a>/<a href="/wiki/Atmel" title="Atmel">Atmel</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a> Deschutes (32-bit, large cache)
</td>
<td>7,500,000
</td>
<td>1998
</td>
<td>Intel
</td>
<td><a href="/wiki/250_nm_process" title="250 nm process">250&#160;nm</a>
</td>
<td>113&#160;mm<sup>2</sup>
</td>
<td>66,000
</td></tr>
<tr>
<td><a href="/wiki/Alpha_21264" title="Alpha 21264">Alpha 21264</a> EV6 (64-bit)
</td>
<td>15,200,000<sup id="cite_ref-64" class="reference"><a href="#cite_note-64"><span class="cite-bracket">&#91;</span>60<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1998
</td>
<td>DEC
</td>
<td>350&#160;nm
</td>
<td>313.96&#160;mm<sup>2</sup>
</td>
<td>48,400
</td></tr>
<tr>
<td><a href="/wiki/Alpha_21164PC" class="mw-redirect" title="Alpha 21164PC">Alpha 21164PC</a> PCA57 (64-bit, 48 kB cache)
</td>
<td>5,700,000
</td>
<td>1998
</td>
<td>Samsung
</td>
<td>280&#160;nm
</td>
<td>100.5&#160;mm<sup>2</sup>
</td>
<td>56,700
</td></tr>
<tr>
<td><a href="/wiki/Hitachi_SH-4" class="mw-redirect" title="Hitachi SH-4">Hitachi SH-4</a> (32-bit, caches)<sup id="cite_ref-65" class="reference"><a href="#cite_note-65"><span class="cite-bracket">&#91;</span>61<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>3,200,000<sup id="cite_ref-66" class="reference"><a href="#cite_note-66"><span class="cite-bracket">&#91;</span>62<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1998
</td>
<td>Hitachi
</td>
<td>250&#160;nm
</td>
<td>57.76&#160;mm<sup>2</sup>
</td>
<td>55,400
</td></tr>
<tr>
<td><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM 9TDMI</a> (32-bit, no cache)
</td>
<td>111,000<sup id="cite_ref-DeMone_33-4" class="reference"><a href="#cite_note-DeMone-33"><span class="cite-bracket">&#91;</span>29<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1999
</td>
<td>Acorn
</td>
<td>350&#160;nm
</td>
<td>4.8&#160;mm<sup>2</sup>
</td>
<td>23,100
</td></tr>
<tr>
<td><a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a> Katmai (32-bit, 128-bit SIMD, caches)
</td>
<td>9,500,000
</td>
<td>1999
</td>
<td>Intel
</td>
<td>250&#160;nm
</td>
<td>128&#160;mm<sup>2</sup>
</td>
<td>74,000
</td></tr>
<tr>
<td><a href="/wiki/Emotion_Engine" title="Emotion Engine">Emotion Engine</a> (64-bit, 128-bit <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, cache)
</td>
<td>10,500,000<sup id="cite_ref-Diefendorff_67-0" class="reference"><a href="#cite_note-Diefendorff-67"><span class="cite-bracket">&#91;</span>63<span class="cite-bracket">&#93;</span></a></sup><br />– 13,500,000<sup id="cite_ref-hennessy_68-0" class="reference"><a href="#cite_note-hennessy-68"><span class="cite-bracket">&#91;</span>64<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1999
</td>
<td><a href="/wiki/Sony" title="Sony">Sony</a>, <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td>250&#160;nm
</td>
<td>239.7&#160;mm<sup>2</sup><sup id="cite_ref-Diefendorff_67-1" class="reference"><a href="#cite_note-Diefendorff-67"><span class="cite-bracket">&#91;</span>63<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>43,800 – 56,300
</td></tr>
<tr>
<td><a href="/wiki/Pentium_II" title="Pentium II">Pentium II</a> Mobile Dixon (32-bit, caches)
</td>
<td>27,400,000
</td>
<td>1999
</td>
<td>Intel
</td>
<td>180&#160;nm
</td>
<td>180&#160;mm<sup>2</sup>
</td>
<td>152,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_K6-III" title="AMD K6-III">AMD K6-III</a> (32-bit, caches)
</td>
<td>21,300,000
</td>
<td>1999
</td>
<td>AMD
</td>
<td>250&#160;nm
</td>
<td>118&#160;mm<sup>2</sup>
</td>
<td>181,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">AMD K7</a> (32-bit, caches)
</td>
<td>22,000,000
</td>
<td>1999
</td>
<td>AMD
</td>
<td>250&#160;nm
</td>
<td>184&#160;mm<sup>2</sup>
</td>
<td>120,000
</td></tr>
<tr>
<td><a href="/wiki/Gekko_(microprocessor)" class="mw-redirect" title="Gekko (microprocessor)">Gekko</a> (32-bit, large cache)
</td>
<td>21,000,000<sup id="cite_ref-pcper2005_69-0" class="reference"><a href="#cite_note-pcper2005-69"><span class="cite-bracket">&#91;</span>65<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2000
</td>
<td>IBM, <a href="/wiki/Nintendo" title="Nintendo">Nintendo</a>
</td>
<td>180&#160;nm
</td>
<td>43&#160;mm<sup>2</sup>
</td>
<td>490,000 (check)
</td></tr>
<tr>
<td><a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a> Coppermine (32-bit, large cache)
</td>
<td>21,000,000
</td>
<td>2000
</td>
<td>Intel
</td>
<td>180&#160;nm
</td>
<td>80&#160;mm<sup>2</sup>
</td>
<td>263,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> Willamette (32-bit, large cache)
</td>
<td>42,000,000
</td>
<td>2000
</td>
<td>Intel
</td>
<td>180&#160;nm
</td>
<td>217&#160;mm<sup>2</sup>
</td>
<td>194,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_V" title="SPARC64 V">SPARC64 V</a> (64-bit, large cache)
</td>
<td>191,000,000<sup id="cite_ref-70" class="reference"><a href="#cite_note-70"><span class="cite-bracket">&#91;</span>66<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2001
</td>
<td>Fujitsu
</td>
<td><a href="/wiki/130_nm_process" title="130 nm process">130&#160;nm</a><sup id="cite_ref-71" class="reference"><a href="#cite_note-71"><span class="cite-bracket">&#91;</span>67<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>290&#160;mm<sup>2</sup>
</td>
<td>659,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_III" title="Pentium III">Pentium III</a> Tualatin (32-bit, large cache)
</td>
<td>45,000,000
</td>
<td>2001
</td>
<td>Intel
</td>
<td>130&#160;nm
</td>
<td>81&#160;mm<sup>2</sup>
</td>
<td>556,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> Northwood (32-bit, large cache)
</td>
<td>55,000,000
</td>
<td>2002
</td>
<td>Intel
</td>
<td>130&#160;nm
</td>
<td>145&#160;mm<sup>2</sup>
</td>
<td>379,000
</td></tr>
<tr>
<td><a href="/wiki/Itanium_2" class="mw-redirect" title="Itanium 2">Itanium 2</a> McKinley (64-bit, large cache)
</td>
<td>220,000,000
</td>
<td>2002
</td>
<td>Intel
</td>
<td>180&#160;nm
</td>
<td>421&#160;mm<sup>2</sup>
</td>
<td>523,000
</td></tr>
<tr>
<td><a href="/wiki/Alpha_21364" title="Alpha 21364">Alpha 21364</a> (64-bit, 946-pin, SIMD, very large caches)
</td>
<td>152,000,000<sup id="cite_ref-DEC_Alpha_13-1" class="reference"><a href="#cite_note-DEC_Alpha-13"><span class="cite-bracket">&#91;</span>13<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2003
</td>
<td>DEC
</td>
<td>180&#160;nm
</td>
<td>397&#160;mm<sup>2</sup>
</td>
<td>383,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_K7" class="mw-redirect" title="AMD K7">AMD K7</a> <a href="/wiki/Athlon#Barton_/_Thorton" title="Athlon">Barton</a> (32-bit, large cache)
</td>
<td>54,300,000
</td>
<td>2003
</td>
<td>AMD
</td>
<td>130&#160;nm
</td>
<td>101&#160;mm<sup>2</sup>
</td>
<td>538,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_K8" title="AMD K8">AMD K8</a> (64-bit, large cache)
</td>
<td>105,900,000
</td>
<td>2003
</td>
<td>AMD
</td>
<td>130&#160;nm
</td>
<td>193&#160;mm<sup>2</sup>
</td>
<td>548,700
</td></tr>
<tr>
<td><a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a> Banias (32-bit)
</td>
<td>77,000,000<sup id="cite_ref-72" class="reference"><a href="#cite_note-72"><span class="cite-bracket">&#91;</span>68<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2003
</td>
<td>Intel
</td>
<td>130&#160;nm
</td>
<td>83&#160;mm<sup>2</sup>
</td>
<td>928,000
</td></tr>
<tr>
<td><a href="/wiki/Itanium_2" class="mw-redirect" title="Itanium 2">Itanium 2</a> Madison 6M (64-bit)
</td>
<td>410,000,000
</td>
<td>2003
</td>
<td>Intel
</td>
<td>130&#160;nm
</td>
<td>374&#160;mm<sup>2</sup>
</td>
<td>1,096,000
</td></tr>
<tr>
<td><a href="/wiki/PlayStation_2" title="PlayStation 2">PlayStation 2</a> single chip (CPU + GPU)
</td>
<td>53,500,000<sup id="cite_ref-73" class="reference"><a href="#cite_note-73"><span class="cite-bracket">&#91;</span>69<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2003<sup id="cite_ref-74" class="reference"><a href="#cite_note-74"><span class="cite-bracket">&#91;</span>70<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Sony, Toshiba
</td>
<td>90&#160;nm<sup id="cite_ref-75" class="reference"><a href="#cite_note-75"><span class="cite-bracket">&#91;</span>71<span class="cite-bracket">&#93;</span></a></sup><br />130&#160;nm<sup id="cite_ref-76" class="reference"><a href="#cite_note-76"><span class="cite-bracket">&#91;</span>72<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-77" class="reference"><a href="#cite_note-77"><span class="cite-bracket">&#91;</span>73<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>86&#160;mm<sup>2</sup>
</td>
<td>622,100
</td></tr>
<tr>
<td><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> Prescott (32-bit, large cache)
</td>
<td>112,000,000
</td>
<td>2004
</td>
<td>Intel
</td>
<td><a href="/wiki/90_nm_process" title="90 nm process">90&#160;nm</a>
</td>
<td>110&#160;mm<sup>2</sup>
</td>
<td>1,018,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a> Dothan (32-bit)
</td>
<td>144,000,000<sup id="cite_ref-78" class="reference"><a href="#cite_note-78"><span class="cite-bracket">&#91;</span>74<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2004
</td>
<td>Intel
</td>
<td>90&#160;nm
</td>
<td>87&#160;mm<sup>2</sup>
</td>
<td>1,655,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_V%2B" class="mw-redirect" title="SPARC64 V+">SPARC64 V+</a> (64-bit, large cache)
</td>
<td>400,000,000<sup id="cite_ref-79" class="reference"><a href="#cite_note-79"><span class="cite-bracket">&#91;</span>75<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2004
</td>
<td>Fujitsu
</td>
<td>90&#160;nm
</td>
<td>294&#160;mm<sup>2</sup>
</td>
<td>1,360,000
</td></tr>
<tr>
<td><a href="/wiki/Itanium_2" class="mw-redirect" title="Itanium 2">Itanium 2</a> (64-bit;9&#160;<a href="/wiki/Mebibyte" class="mw-redirect" title="Mebibyte">MB</a> cache)
</td>
<td>592,000,000
</td>
<td>2004
</td>
<td>Intel
</td>
<td>130&#160;nm
</td>
<td>432&#160;mm<sup>2</sup>
</td>
<td>1,370,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> Prescott-2M (32-bit, large cache)
</td>
<td>169,000,000
</td>
<td>2005
</td>
<td>Intel
</td>
<td>90&#160;nm
</td>
<td>143&#160;mm<sup>2</sup>
</td>
<td>1,182,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a> Smithfield (64-bit, large cache)
</td>
<td>228,000,000
</td>
<td>2005
</td>
<td>Intel
</td>
<td>90&#160;nm
</td>
<td>206&#160;mm<sup>2</sup>
</td>
<td>1,107,000
</td></tr>
<tr>
<td><a href="/wiki/Xenon_(processor)" title="Xenon (processor)">Xenon</a> (64-bit, 128-bit SIMD, large cache)
</td>
<td>165,000,000
</td>
<td>2005
</td>
<td>IBM
</td>
<td>90&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Cell_(microprocessor)" class="mw-redirect" title="Cell (microprocessor)">Cell</a> (32-bit, cache)
</td>
<td>250,000,000<sup id="cite_ref-80" class="reference"><a href="#cite_note-80"><span class="cite-bracket">&#91;</span>76<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2005
</td>
<td>Sony, IBM, Toshiba
</td>
<td>90&#160;nm
</td>
<td>221&#160;mm<sup>2</sup>
</td>
<td>1,131,000
</td></tr>
<tr>
<td><a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> Cedar Mill (32-bit, large cache)
</td>
<td>184,000,000
</td>
<td>2006
</td>
<td>Intel
</td>
<td><a href="/wiki/65_nm_process" title="65 nm process">65&#160;nm</a>
</td>
<td>90&#160;mm<sup>2</sup>
</td>
<td>2,044,000
</td></tr>

<tr>
<td><a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a> Presler (64-bit, large cache)
</td>
<td>362,000,000 <sup id="cite_ref-81" class="reference"><a href="#cite_note-81"><span class="cite-bracket">&#91;</span>77<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2006
</td>
<td>Intel
</td>
<td>65&#160;nm
</td>
<td>162&#160;mm<sup>2</sup>
</td>
<td>2,235,000
</td></tr>
<tr>
<td><a href="/wiki/Core_2_Duo" class="mw-redirect" title="Core 2 Duo">Core 2 Duo</a> Conroe (dual-core 64-bit, large caches)
</td>
<td>291,000,000
</td>
<td>2006
</td>
<td>Intel
</td>
<td>65&#160;nm
</td>
<td>143&#160;mm<sup>2</sup>
</td>
<td>2,035,000
</td></tr>
<tr>
<td>Dual-core <a href="/wiki/Itanium_2" class="mw-redirect" title="Itanium 2">Itanium 2</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>1,700,000,000<sup id="cite_ref-82" class="reference"><a href="#cite_note-82"><span class="cite-bracket">&#91;</span>78<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2006
</td>
<td>Intel
</td>
<td>90&#160;nm
</td>
<td>596&#160;mm<sup>2</sup>
</td>
<td>2,852,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">AMD K10</a> quad-core 2M L3 (64-bit, large caches)
</td>
<td>463,000,000<sup id="cite_ref-tomshardware.com_83-0" class="reference"><a href="#cite_note-tomshardware.com-83"><span class="cite-bracket">&#91;</span>79<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2007
</td>
<td>AMD
</td>
<td>65&#160;nm
</td>
<td>283&#160;mm<sup>2</sup>
</td>
<td>1,636,000
</td></tr>
<tr>
<td><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM Cortex-A9</a> (32-bit, (optional) <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>26,000,000<sup id="cite_ref-84" class="reference"><a href="#cite_note-84"><span class="cite-bracket">&#91;</span>80<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2007
</td>
<td>ARM
</td>
<td>45&#160;nm
</td>
<td>31&#160;mm<sup>2</sup>
</td>
<td>839,000
</td></tr>
<tr>
<td><a href="/wiki/Core_2_Duo" class="mw-redirect" title="Core 2 Duo">Core 2 Duo</a> Wolfdale (dual-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>411,000,000
</td>
<td>2007
</td>
<td>Intel
</td>
<td>45&#160;nm
</td>
<td>107&#160;mm<sup>2</sup>
</td>
<td>3,841,000
</td></tr>
<tr>
<td><a href="/wiki/POWER6" title="POWER6">POWER6</a> (64-bit, large caches)
</td>
<td>789,000,000
</td>
<td>2007
</td>
<td>IBM
</td>
<td>65&#160;nm
</td>
<td>341&#160;mm<sup>2</sup>
</td>
<td>2,314,000
</td></tr>
<tr>
<td><a href="/wiki/Core_2_Duo" class="mw-redirect" title="Core 2 Duo">Core 2 Duo</a> Allendale (dual-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>169,000,000
</td>
<td>2007
</td>
<td>Intel
</td>
<td>65&#160;nm
</td>
<td>111&#160;mm<sup>2</sup>
</td>
<td>1,523,000
</td></tr>
<tr>
<td><a href="/wiki/Venus_Engine" title="Venus Engine">Uniphier</a>
</td>
<td>250,000,000<sup id="cite_ref-panasonic2007_85-0" class="reference"><a href="#cite_note-panasonic2007-85"><span class="cite-bracket">&#91;</span>81<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2007
</td>
<td><a href="/wiki/Panasonic" title="Panasonic">Matsushita</a>
</td>
<td>45&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_VI" class="mw-redirect" title="SPARC64 VI">SPARC64 VI</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>540,000,000
</td>
<td>2007<sup id="cite_ref-86" class="reference"><a href="#cite_note-86"><span class="cite-bracket">&#91;</span>82<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Fujitsu
</td>
<td>90&#160;nm
</td>
<td>421&#160;mm<sup>2</sup>
</td>
<td>1,283,000
</td></tr>
<tr>
<td><a href="/wiki/Core_2_Duo" class="mw-redirect" title="Core 2 Duo">Core 2 Duo</a> Wolfdale 3M (dual-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>230,000,000
</td>
<td>2008
</td>
<td>Intel
</td>
<td>45&#160;nm
</td>
<td>83&#160;mm<sup>2</sup>
</td>
<td>2,771,000
</td></tr>
<tr>
<td><a href="/wiki/Core_i7" class="mw-redirect" title="Core i7">Core i7</a> (quad-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>731,000,000
</td>
<td>2008
</td>
<td>Intel
</td>
<td>45&#160;nm
</td>
<td>263&#160;mm<sup>2</sup>
</td>
<td>2,779,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">AMD K10</a> quad-core 6M L3 (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>758,000,000<sup id="cite_ref-tomshardware.com_83-1" class="reference"><a href="#cite_note-tomshardware.com-83"><span class="cite-bracket">&#91;</span>79<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2008
</td>
<td>AMD
</td>
<td>45&#160;nm
</td>
<td>258&#160;mm<sup>2</sup>
</td>
<td>2,938,000
</td></tr>
<tr>
<td><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> (32-bit, large cache)
</td>
<td>47,000,000
</td>
<td>2008
</td>
<td>Intel
</td>
<td><a href="/wiki/45_nm_process" title="45 nm process">45&#160;nm</a>
</td>
<td>24&#160;mm<sup>2</sup>
</td>
<td>1,958,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_VII" class="mw-redirect" title="SPARC64 VII">SPARC64 VII</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>600,000,000
</td>
<td>2008<sup id="cite_ref-87" class="reference"><a href="#cite_note-87"><span class="cite-bracket">&#91;</span>83<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Fujitsu
</td>
<td>65&#160;nm
</td>
<td>445&#160;mm<sup>2</sup>
</td>
<td>1,348,000
</td></tr>
<tr>
<td>Six-core <a href="/wiki/Xeon" title="Xeon">Xeon</a> 7400 (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>1,900,000,000
</td>
<td>2008
</td>
<td>Intel
</td>
<td>45&#160;nm
</td>
<td>503&#160;mm<sup>2</sup>
</td>
<td>3,777,000
</td></tr>
<tr>
<td>Six-core <a href="/wiki/Opteron" title="Opteron">Opteron</a> 2400 (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>904,000,000
</td>
<td>2009
</td>
<td>AMD
</td>
<td>45&#160;nm
</td>
<td>346&#160;mm<sup>2</sup>
</td>
<td>2,613,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_VIIIfx" class="mw-redirect" title="SPARC64 VIIIfx">SPARC64 VIIIfx</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>760,000,000<sup id="cite_ref-88" class="reference"><a href="#cite_note-88"><span class="cite-bracket">&#91;</span>84<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2009
</td>
<td>Fujitsu
</td>
<td>45&#160;nm
</td>
<td>513&#160;mm<sup>2</sup>
</td>
<td>1,481,000
</td></tr>
<tr>
<td><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> (<a href="/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a>) 64-bit, 1-core, 512 kB L2 cache
</td>
<td>123,000,000<sup id="cite_ref-89" class="reference"><a href="#cite_note-89"><span class="cite-bracket">&#91;</span>85<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2010
</td>
<td>Intel
</td>
<td>45&#160;nm
</td>
<td>66&#160;mm<sup>2</sup>
</td>
<td>1,864,000
</td></tr>
<tr>
<td><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> (<a href="/wiki/Pineview_(microprocessor)" class="mw-redirect" title="Pineview (microprocessor)">Pineview</a>) 64-bit, 2-core, 1 MB L2 cache
</td>
<td>176,000,000<sup id="cite_ref-90" class="reference"><a href="#cite_note-90"><span class="cite-bracket">&#91;</span>86<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2010
</td>
<td>Intel
</td>
<td>45&#160;nm
</td>
<td>87&#160;mm<sup>2</sup>
</td>
<td>2,023,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC_T3" title="SPARC T3">SPARC T3</a> (16-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>1,000,000,000<sup id="cite_ref-91" class="reference"><a href="#cite_note-91"><span class="cite-bracket">&#91;</span>87<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2010
</td>
<td><a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun</a>/<a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle</a>
</td>
<td>40&#160;nm
</td>
<td>377&#160;mm<sup>2</sup>
</td>
<td>2,653,000
</td></tr>
<tr>
<td>Six-core <a href="/wiki/Gulftown_(microprocessor)" class="mw-redirect" title="Gulftown (microprocessor)">Core i7</a> (Gulftown)
</td>
<td>1,170,000,000
</td>
<td>2010
</td>
<td>Intel
</td>
<td>32&#160;nm
</td>
<td>240&#160;mm<sup>2</sup>
</td>
<td>4,875,000
</td></tr>
<tr>
<td><a href="/wiki/POWER7" title="POWER7">POWER7</a> 32M L3 (8-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>1,200,000,000
</td>
<td>2010
</td>
<td>IBM
</td>
<td>45&#160;nm
</td>
<td>567&#160;mm<sup>2</sup>
</td>
<td>2,116,000
</td></tr>
<tr>
<td>Quad-core <a href="/wiki/IBM_z196" title="IBM z196">z196</a><sup id="cite_ref-92" class="reference"><a href="#cite_note-92"><span class="cite-bracket">&#91;</span>88<span class="cite-bracket">&#93;</span></a></sup> (64-bit, very large caches)
</td>
<td>1,400,000,000
</td>
<td>2010
</td>
<td>IBM
</td>
<td>45&#160;nm
</td>
<td>512&#160;mm<sup>2</sup>
</td>
<td>2,734,000
</td></tr>
<tr>
<td>Quad-core Itanium <a href="/wiki/Tukwila_(processor)" title="Tukwila (processor)">Tukwila</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>2,000,000,000<sup id="cite_ref-93" class="reference"><a href="#cite_note-93"><span class="cite-bracket">&#91;</span>89<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2010
</td>
<td>Intel
</td>
<td>65&#160;nm
</td>
<td>699&#160;mm<sup>2</sup>
</td>
<td>2,861,000
</td></tr>
<tr>
<td><a href="/wiki/Xeon" title="Xeon">Xeon</a> <a href="/wiki/Beckton_(microprocessor)" class="mw-redirect" title="Beckton (microprocessor)">Nehalem-EX</a> (8-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>2,300,000,000<sup id="cite_ref-94" class="reference"><a href="#cite_note-94"><span class="cite-bracket">&#91;</span>90<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2010
</td>
<td>Intel
</td>
<td>45&#160;nm
</td>
<td>684&#160;mm<sup>2</sup>
</td>
<td>3,363,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_IXfx" class="mw-redirect" title="SPARC64 IXfx">SPARC64 IXfx</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>1,870,000,000<sup id="cite_ref-fujitsu-s64ixfx_95-0" class="reference"><a href="#cite_note-fujitsu-s64ixfx-95"><span class="cite-bracket">&#91;</span>91<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2011
</td>
<td>Fujitsu
</td>
<td>40&#160;nm
</td>
<td>484&#160;mm<sup>2</sup>
</td>
<td>3,864,000
</td></tr>
<tr>
<td>Quad-core + <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> <a href="/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Core i7</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>1,160,000,000
</td>
<td>2011
</td>
<td>Intel
</td>
<td>32&#160;nm
</td>
<td>216&#160;mm<sup>2</sup>
</td>
<td>5,370,000
</td></tr>
<tr>
<td>Six-core <a href="/wiki/Sandy_Bridge-E_(microprocessor)" class="mw-redirect" title="Sandy Bridge-E (microprocessor)">Core i7</a>/8-core Xeon E5<br /> (Sandy Bridge-E/EP) (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>2,270,000,000<sup id="cite_ref-96" class="reference"><a href="#cite_note-96"><span class="cite-bracket">&#91;</span>92<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2011
</td>
<td>Intel
</td>
<td>32&#160;nm
</td>
<td>434&#160;mm<sup>2</sup>
</td>
<td>5,230,000
</td></tr>
<tr>
<td><a href="/wiki/Xeon" title="Xeon">Xeon</a> <a href="/wiki/Westmere-EX" class="mw-redirect" title="Westmere-EX">Westmere-EX</a> (10-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>2,600,000,000
</td>
<td>2011
</td>
<td>Intel
</td>
<td>32&#160;nm
</td>
<td>512&#160;mm<sup>2</sup>
</td>
<td>5,078,000
</td></tr>
<tr>
<td><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> "Medfield" (64-bit)
</td>
<td>432,000,000<sup id="cite_ref-97" class="reference"><a href="#cite_note-97"><span class="cite-bracket">&#91;</span>93<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2012
</td>
<td>Intel
</td>
<td><a href="/wiki/32_nm_process" title="32 nm process">32&#160;nm</a>
</td>
<td>64&#160;mm<sup>2</sup>
</td>
<td>6,750,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_X" class="mw-redirect" title="SPARC64 X">SPARC64 X</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>2,990,000,000<sup id="cite_ref-98" class="reference"><a href="#cite_note-98"><span class="cite-bracket">&#91;</span>94<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2012
</td>
<td>Fujitsu
</td>
<td>28&#160;nm
</td>
<td>600&#160;mm<sup>2</sup>
</td>
<td>4,983,000
</td></tr>
<tr>
<td><a href="/wiki/AMD_Bulldozer" class="mw-redirect" title="AMD Bulldozer">AMD Bulldozer</a> (8-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,200,000,000<sup id="cite_ref-anandtech.com_99-0" class="reference"><a href="#cite_note-anandtech.com-99"><span class="cite-bracket">&#91;</span>95<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2012
</td>
<td>AMD
</td>
<td>32&#160;nm
</td>
<td>315&#160;mm<sup>2</sup>
</td>
<td>3,810,000
</td></tr>
<tr>
<td>Quad-core + GPU <a href="/wiki/AMD_Trinity" class="mw-redirect" title="AMD Trinity">AMD Trinity</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,303,000,000
</td>
<td>2012
</td>
<td>AMD
</td>
<td>32&#160;nm
</td>
<td>246&#160;mm<sup>2</sup>
</td>
<td>5,297,000
</td></tr>
<tr>
<td>Quad-core + GPU <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Core i7 Ivy Bridge</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,400,000,000
</td>
<td>2012
</td>
<td>Intel
</td>
<td><a href="/wiki/22_nm_process" title="22 nm process">22&#160;nm</a>
</td>
<td>160&#160;mm<sup>2</sup>
</td>
<td>8,750,000
</td></tr>
<tr>
<td><a href="/wiki/POWER7#POWER7+" title="POWER7">POWER7+</a> (8-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, 80&#160;MB L3 cache)
</td>
<td>2,100,000,000
</td>
<td>2012
</td>
<td>IBM
</td>
<td>32&#160;nm
</td>
<td>567&#160;mm<sup>2</sup>
</td>
<td>3,704,000
</td></tr>
<tr>
<td>Six-core <a href="/wiki/IBM_zEC12_(microprocessor)" class="mw-redirect" title="IBM zEC12 (microprocessor)">zEC12</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>2,750,000,000
</td>
<td>2012
</td>
<td>IBM
</td>
<td>32&#160;nm
</td>
<td>597&#160;mm<sup>2</sup>
</td>
<td>4,606,000
</td></tr>
<tr>
<td>Itanium <a href="/wiki/Poulson_(processor)" class="mw-redirect" title="Poulson (processor)">Poulson</a> (8-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>3,100,000,000
</td>
<td>2012
</td>
<td>Intel
</td>
<td>32&#160;nm
</td>
<td>544&#160;mm<sup>2</sup>
</td>
<td>5,699,000
</td></tr>
<tr>
<td><a href="/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> (61-core 32-bit, 512-bit <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,000,000,000<sup id="cite_ref-100" class="reference"><a href="#cite_note-100"><span class="cite-bracket">&#91;</span>96<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2012
</td>
<td>Intel
</td>
<td>22&#160;nm
</td>
<td>720&#160;mm<sup>2</sup>
</td>
<td>6,944,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A7" title="Apple A7">Apple A7</a> (dual-core 64/32-bit <a href="/wiki/ARM64" class="mw-redirect" title="ARM64">ARM64</a>, "mobile <a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a>", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,000,000,000
</td>
<td>2013
</td>
<td><a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>
</td>
<td>28&#160;nm
</td>
<td>102&#160;mm<sup>2</sup>
</td>
<td>9,804,000
</td></tr>
<tr>
<td>Six-core <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Core i7 Ivy Bridge E</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,860,000,000
</td>
<td>2013
</td>
<td>Intel
</td>
<td>22&#160;nm
</td>
<td>256&#160;mm<sup>2</sup>
</td>
<td>7,266,000
</td></tr>
<tr>
<td><a href="/wiki/POWER8" title="POWER8">POWER8</a> (12-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>4,200,000,000
</td>
<td>2013
</td>
<td>IBM
</td>
<td>22&#160;nm
</td>
<td>650&#160;mm<sup>2</sup>
</td>
<td>6,462,000
</td></tr>
<tr>
<td><a href="/wiki/Xbox_One" title="Xbox One">Xbox One</a> main SoC (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,000,000,000
</td>
<td>2013
</td>
<td><a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>, AMD
</td>
<td>28&#160;nm
</td>
<td>363&#160;mm<sup>2</sup>
</td>
<td>13,770,000
</td></tr>
<tr>
<td>Quad-core + GPU <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Core i7 Haswell</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,400,000,000<sup id="cite_ref-anandtech_101-0" class="reference"><a href="#cite_note-anandtech-101"><span class="cite-bracket">&#91;</span>97<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2014
</td>
<td>Intel
</td>
<td>22&#160;nm
</td>
<td>177&#160;mm<sup>2</sup>
</td>
<td>7,910,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A8" title="Apple A8">Apple A8</a> (dual-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>2,000,000,000
</td>
<td>2014
</td>
<td>Apple
</td>
<td>20&#160;nm
</td>
<td>89&#160;mm<sup>2</sup>
</td>
<td>22,470,000
</td></tr>
<tr>
<td><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Core i7 Haswell-E</a> (8-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>2,600,000,000<sup id="cite_ref-102" class="reference"><a href="#cite_note-102"><span class="cite-bracket">&#91;</span>98<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2014
</td>
<td>Intel
</td>
<td>22&#160;nm
</td>
<td>355&#160;mm<sup>2</sup>
</td>
<td>7,324,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A8X" title="Apple A8X">Apple A8X</a> (tri-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>3,000,000,000<sup id="cite_ref-103" class="reference"><a href="#cite_note-103"><span class="cite-bracket">&#91;</span>99<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2014
</td>
<td>Apple
</td>
<td>20&#160;nm
</td>
<td>128&#160;mm<sup>2</sup>
</td>
<td>23,440,000
</td></tr>
<tr>
<td>Xeon Ivy Bridge-EX (15-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>4,310,000,000<sup id="cite_ref-104" class="reference"><a href="#cite_note-104"><span class="cite-bracket">&#91;</span>100<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2014
</td>
<td>Intel
</td>
<td>22&#160;nm
</td>
<td>541&#160;mm<sup>2</sup>
</td>
<td>7,967,000
</td></tr>
<tr>
<td><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Xeon Haswell-E5</a> (18-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,560,000,000<sup id="cite_ref-pcper_105-0" class="reference"><a href="#cite_note-pcper-105"><span class="cite-bracket">&#91;</span>101<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2014
</td>
<td>Intel
</td>
<td>22&#160;nm
</td>
<td>661&#160;mm<sup>2</sup>
</td>
<td>8,411,000
</td></tr>
<tr>
<td>Quad-core + GPU GT2 <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Core i7 Skylake K</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,750,000,000
</td>
<td>2015
</td>
<td>Intel
</td>
<td><a href="/wiki/14_nm_process" title="14 nm process">14&#160;nm</a>
</td>
<td>122&#160;mm<sup>2</sup>
</td>
<td>14,340,000
</td></tr>
<tr>
<td>Dual-core + GPU Iris <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Core i7 Broadwell-U</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>1,900,000,000<sup id="cite_ref-techreport_106-0" class="reference"><a href="#cite_note-techreport-106"><span class="cite-bracket">&#91;</span>102<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2015
</td>
<td>Intel
</td>
<td>14&#160;nm
</td>
<td>133&#160;mm<sup>2</sup>
</td>
<td>14,290,000
</td></tr>
<tr>
<td rowspan="2"><a href="/wiki/Apple_A9" title="Apple A9">Apple A9</a> (dual-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td rowspan="2">2,000,000,000+
</td>
<td rowspan="2">2015
</td>
<td rowspan="2">Apple
</td>
<td>14&#160;nm<br />(<a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>)
</td>
<td>96&#160;mm<sup>2</sup><br />(<a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>)
</td>
<td>20,800,000+
</td></tr>
<tr>
<td>16&#160;nm<br />(<a href="/wiki/TSMC" title="TSMC">TSMC</a>)
</td>
<td>104.5&#160;mm<sup>2</sup><br />(<a href="/wiki/TSMC" title="TSMC">TSMC</a>)
</td>
<td>19,100,000+
</td></tr>
<tr>
<td><a href="/wiki/Apple_A9X" title="Apple A9X">Apple A9X</a> (dual core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>3,000,000,000+
</td>
<td>2015
</td>
<td>Apple
</td>
<td>16&#160;nm
</td>
<td>143.9&#160;mm<sup>2</sup>
</td>
<td>20,800,000+
</td></tr>
<tr>
<td><a href="/wiki/IBM_z13_(microprocessor)" class="mw-redirect" title="IBM z13 (microprocessor)">IBM z13</a> (64-bit, caches)
</td>
<td>3,990,000,000
</td>
<td>2015
</td>
<td>IBM
</td>
<td>22&#160;nm
</td>
<td>678&#160;mm<sup>2</sup>
</td>
<td>5,885,000
</td></tr>
<tr>
<td><a href="/wiki/IBM_z13_(microprocessor)#Storage_Controller" class="mw-redirect" title="IBM z13 (microprocessor)">IBM z13 Storage Controller</a>
</td>
<td>7,100,000,000
</td>
<td>2015
</td>
<td>IBM
</td>
<td>22&#160;nm
</td>
<td>678&#160;mm<sup>2</sup>
</td>
<td>10,472,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC" title="SPARC">SPARC</a> M7 (32-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>10,000,000,000<sup id="cite_ref-107" class="reference"><a href="#cite_note-107"><span class="cite-bracket">&#91;</span>103<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2015
</td>
<td>Oracle
</td>
<td>20&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Broadwell_(microarchitecture)#&quot;Broadwell-E&quot;_HEDT_(14_nm)" title="Broadwell (microarchitecture)">Core i7 Broadwell-E</a> (10-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>3,200,000,000<sup id="cite_ref-108" class="reference"><a href="#cite_note-108"><span class="cite-bracket">&#91;</span>104<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2016
</td>
<td>Intel
</td>
<td>14&#160;nm
</td>
<td>246&#160;mm<sup>2</sup><sup id="cite_ref-109" class="reference"><a href="#cite_note-109"><span class="cite-bracket">&#91;</span>105<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>13,010,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A10" title="Apple A10">Apple A10 Fusion</a> (quad-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>3,300,000,000
</td>
<td>2016
</td>
<td>Apple
</td>
<td>16&#160;nm
</td>
<td>125&#160;mm<sup>2</sup>
</td>
<td>26,400,000
</td></tr>
<tr>
<td>HiSilicon Kirin 960 (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>4,000,000,000<sup id="cite_ref-110" class="reference"><a href="#cite_note-110"><span class="cite-bracket">&#91;</span>106<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2016
</td>
<td><a href="/wiki/Huawei" title="Huawei">Huawei</a>
</td>
<td>16&#160;nm
</td>
<td>110.00&#160;mm<sup>2</sup>
</td>
<td>36,360,000
</td></tr>
<tr>
<td><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Xeon Broadwell-E5</a> (22-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>7,200,000,000<sup id="cite_ref-111" class="reference"><a href="#cite_note-111"><span class="cite-bracket">&#91;</span>107<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2016
</td>
<td>Intel
</td>
<td>14&#160;nm
</td>
<td>456&#160;mm<sup>2</sup>
</td>
<td>15,790,000
</td></tr>
<tr>
<td><a href="/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> (72-core 64-bit, 512-bit <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>8,000,000,000
</td>
<td>2016
</td>
<td>Intel
</td>
<td>14&#160;nm
</td>
<td>683&#160;mm<sup>2</sup>
</td>
<td>11,710,000
</td></tr>
<tr>
<td>Zip CPU (32-bit, for <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGAs</a>)
</td>
<td>1,286 6-LUTs<sup id="cite_ref-112" class="reference"><a href="#cite_note-112"><span class="cite-bracket">&#91;</span>108<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2016
</td>
<td>Gisselquist Technology
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon 835</a> (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>3,000,000,000<sup id="cite_ref-113" class="reference"><a href="#cite_note-113"><span class="cite-bracket">&#91;</span>109<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-114" class="reference"><a href="#cite_note-114"><span class="cite-bracket">&#91;</span>110<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2016
</td>
<td><a href="/wiki/Qualcomm" title="Qualcomm">Qualcomm</a>
</td>
<td><a href="/wiki/10_nm_process" title="10 nm process">10&#160;nm</a>
</td>
<td>72.3&#160;mm<sup>2</sup>
</td>
<td>41,490,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A11" title="Apple A11">Apple A11 Bionic</a> (hexa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>4,300,000,000
</td>
<td>2017
</td>
<td>Apple
</td>
<td>10&#160;nm
</td>
<td>89.23&#160;mm<sup>2</sup>
</td>
<td>48,190,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_(first_generation)" title="Zen (first generation)">Zen</a> CCX (core complex unit: 4 cores, 8 MB L3 cache)
</td>
<td>1,400,000,000<sup id="cite_ref-115" class="reference"><a href="#cite_note-115"><span class="cite-bracket">&#91;</span>111<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>AMD
</td>
<td>14&#160;nm<br />(GF&#160;14LPP)
</td>
<td>44&#160;mm<sup>2</sup>
</td>
<td>31,800,000
</td></tr>
<tr>
<td>AMD Zeppelin SoC <a href="/wiki/Zen_(microarchitecture)" title="Zen (microarchitecture)">Ryzen</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>4,800,000,000<sup id="cite_ref-Anand_zen_announcement_116-0" class="reference"><a href="#cite_note-Anand_zen_announcement-116"><span class="cite-bracket">&#91;</span>112<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>AMD
</td>
<td>14&#160;nm
</td>
<td>192&#160;mm<sup>2</sup>
</td>
<td>25,000,000
</td></tr>
<tr>
<td>AMD Ryzen 5 1600 <a href="/wiki/Zen_(microarchitecture)" title="Zen (microarchitecture)">Ryzen</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>4,800,000,000<sup id="cite_ref-117" class="reference"><a href="#cite_note-117"><span class="cite-bracket">&#91;</span>113<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>AMD
</td>
<td>14&#160;nm
</td>
<td>213&#160;mm<sup>2</sup>
</td>
<td>22,530,000
</td></tr>
<tr>
<td><a href="/wiki/IBM_z14_(microprocessor)" class="mw-redirect" title="IBM z14 (microprocessor)">IBM z14</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>6,100,000,000
</td>
<td>2017
</td>
<td>IBM
</td>
<td>14&#160;nm
</td>
<td>696&#160;mm<sup>2</sup>
</td>
<td>8,764,000
</td></tr>
<tr>
<td><a href="/wiki/IBM_z14_(microprocessor)#Storage_Controller" class="mw-redirect" title="IBM z14 (microprocessor)">IBM z14 Storage Controller</a> (64-bit)
</td>
<td>9,700,000,000
</td>
<td>2017
</td>
<td>IBM
</td>
<td>14&#160;nm
</td>
<td>696&#160;mm<sup>2</sup>
</td>
<td>13,940,000
</td></tr>
<tr>
<td>HiSilicon Kirin 970 (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,500,000,000<sup id="cite_ref-118" class="reference"><a href="#cite_note-118"><span class="cite-bracket">&#91;</span>114<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Huawei
</td>
<td>10&#160;nm
</td>
<td>96.72&#160;mm<sup>2</sup>
</td>
<td>56,900,000
</td></tr>
<tr>
<td><a href="/wiki/Xbox_One_X" class="mw-redirect" title="Xbox One X">Xbox One X (Project Scorpio)</a> main SoC (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>7,000,000,000<sup id="cite_ref-:0_119-0" class="reference"><a href="#cite_note-:0-119"><span class="cite-bracket">&#91;</span>115<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Microsoft, AMD
</td>
<td>16&#160;nm
</td>
<td>360&#160;mm<sup>2</sup><sup id="cite_ref-:0_119-1" class="reference"><a href="#cite_note-:0-119"><span class="cite-bracket">&#91;</span>115<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>19,440,000
</td></tr>
<tr>
<td><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Xeon Platinum 8180</a> (28-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>8,000,000,000<sup id="cite_ref-120" class="reference"><a href="#cite_note-120"><span class="cite-bracket">&#91;</span>116<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Intel
</td>
<td>14&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>Xeon (unspecified)
</td>
<td>7,100,000,000<sup id="cite_ref-121" class="reference"><a href="#cite_note-121"><span class="cite-bracket">&#91;</span>117<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Intel
</td>
<td>14&#160;nm
</td>
<td>672&#160;mm<sup>2</sup>
</td>
<td>10,570,000
</td></tr>
<tr>
<td><a href="/wiki/POWER9" title="POWER9">POWER9</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>8,000,000,000
</td>
<td>2017
</td>
<td>IBM
</td>
<td>14&#160;nm
</td>
<td>695&#160;mm<sup>2</sup>
</td>
<td>11,500,000
</td></tr>
<tr>
<td>Freedom U500 Base Platform Chip (E51, 4×U54) <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a> (64-bit, caches)
</td>
<td>250,000,000<sup id="cite_ref-122" class="reference"><a href="#cite_note-122"><span class="cite-bracket">&#91;</span>118<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td><a href="/wiki/SiFive" title="SiFive">SiFive</a>
</td>
<td>28&#160;nm
</td>
<td data-sort-value="30">~30&#160;mm<sup>2</sup>
</td>
<td>8,330,000
</td></tr>
<tr>
<td><a href="/wiki/SPARC64_V" title="SPARC64 V">SPARC64 XII</a> (12-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,450,000,000<sup id="cite_ref-123" class="reference"><a href="#cite_note-123"><span class="cite-bracket">&#91;</span>119<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Fujitsu
</td>
<td>20&#160;nm
</td>
<td>795&#160;mm<sup>2</sup>
</td>
<td>6,850,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A10X_Fusion" class="mw-redirect" title="Apple A10X Fusion">Apple A10X Fusion</a> (hexa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>4,300,000,000<sup id="cite_ref-124" class="reference"><a href="#cite_note-124"><span class="cite-bracket">&#91;</span>120<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Apple
</td>
<td>10&#160;nm
</td>
<td>96.40&#160;mm<sup>2</sup>
</td>
<td>44,600,000
</td></tr>
<tr>
<td><a href="/wiki/Centriq" class="mw-redirect" title="Centriq">Centriq</a> 2400 (64/32-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>18,000,000,000<sup id="cite_ref-125" class="reference"><a href="#cite_note-125"><span class="cite-bracket">&#91;</span>121<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Qualcomm
</td>
<td>10&#160;nm
</td>
<td>398&#160;mm<sup>2</sup>
</td>
<td>45,200,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Epyc" title="Epyc">Epyc</a> (32-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>19,200,000,000
</td>
<td>2017
</td>
<td>AMD
</td>
<td>14&#160;nm
</td>
<td>768&#160;mm<sup>2</sup>
</td>
<td>25,000,000
</td></tr>
<tr>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon 845</a> (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,300,000,000<sup id="cite_ref-126" class="reference"><a href="#cite_note-126"><span class="cite-bracket">&#91;</span>122<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Qualcomm
</td>
<td>10&#160;nm
</td>
<td>94&#160;mm<sup>2</sup>
</td>
<td>56,400,000
</td></tr>
<tr>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon 850</a> (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,300,000,000<sup id="cite_ref-127" class="reference"><a href="#cite_note-127"><span class="cite-bracket">&#91;</span>123<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2017
</td>
<td>Qualcomm
</td>
<td>10&#160;nm
</td>
<td>94&#160;mm<sup>2</sup>
</td>
<td>56,400,000
</td></tr>
<tr>
<td>HiSilicon Kirin 710 (octa-core ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>5,500,000,000<sup id="cite_ref-128" class="reference"><a href="#cite_note-128"><span class="cite-bracket">&#91;</span>124<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018
</td>
<td>Huawei
</td>
<td>12&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_A12_Bionic" class="mw-redirect" title="Apple A12 Bionic">Apple A12 Bionic</a> (hexa-core ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>6,900,000,000<br /><sup id="cite_ref-TechInsights-iPhoneXSmax_129-0" class="reference"><a href="#cite_note-TechInsights-iPhoneXSmax-129"><span class="cite-bracket">&#91;</span>125<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-130" class="reference"><a href="#cite_note-130"><span class="cite-bracket">&#91;</span>126<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018
</td>
<td>Apple
</td>
<td>7&#160;nm
</td>
<td>83.27&#160;mm<sup>2</sup>
</td>
<td>82,900,000
</td></tr>
<tr>
<td>HiSilicon Kirin 980 (octa-core ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>6,900,000,000<sup id="cite_ref-131" class="reference"><a href="#cite_note-131"><span class="cite-bracket">&#91;</span>127<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018
</td>
<td>Huawei
</td>
<td>7&#160;nm
</td>
<td>74.13&#160;mm<sup>2</sup>
</td>
<td>93,100,000
</td></tr>
<tr>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon 8cx / SCX8180</a> (octa-core ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>8,500,000,000<sup id="cite_ref-132" class="reference"><a href="#cite_note-132"><span class="cite-bracket">&#91;</span>128<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018
</td>
<td>Qualcomm
</td>
<td>7&#160;nm
</td>
<td>112&#160;mm<sup>2</sup>
</td>
<td>75,900,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A12X_Bionic" class="mw-redirect" title="Apple A12X Bionic">Apple A12X Bionic</a> (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>10,000,000,000<sup id="cite_ref-133" class="reference"><a href="#cite_note-133"><span class="cite-bracket">&#91;</span>129<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018
</td>
<td>Apple
</td>
<td>7&#160;nm
</td>
<td>122&#160;mm<sup>2</sup>
</td>
<td>82,000,000
</td></tr>
<tr>
<td><a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a> A64FX (64/32-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>8,786,000,000<sup id="cite_ref-134" class="reference"><a href="#cite_note-134"><span class="cite-bracket">&#91;</span>130<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018<sup id="cite_ref-135" class="reference"><a href="#cite_note-135"><span class="cite-bracket">&#91;</span>131<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Fujitsu
</td>
<td>7&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Tegra" title="Tegra">Tegra</a> Xavier SoC (64/32-bit)
</td>
<td>9,000,000,000<sup id="cite_ref-136" class="reference"><a href="#cite_note-136"><span class="cite-bracket">&#91;</span>132<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018
</td>
<td><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>
</td>
<td>12&#160;nm
</td>
<td>350&#160;mm<sup>2</sup>
</td>
<td>25,700,000
</td></tr>
<tr>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon 855</a> (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>6,700,000,000<sup id="cite_ref-137" class="reference"><a href="#cite_note-137"><span class="cite-bracket">&#91;</span>133<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2018
</td>
<td>Qualcomm
</td>
<td>7&#160;nm
</td>
<td>73&#160;mm<sup>2</sup>
</td>
<td>91,800,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> core (0.5 MB L2 + 4 MB L3 cache)
</td>
<td>475,000,000<sup id="cite_ref-zen2_138-0" class="reference"><a href="#cite_note-zen2-138"><span class="cite-bracket">&#91;</span>134<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>7&#160;nm
</td>
<td>7.83&#160;mm<sup>2</sup>
</td>
<td>60,664,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> CCX (core complex: 4 cores, 16 MB L3 cache)
</td>
<td>1,900,000,000<sup id="cite_ref-zen2_138-1" class="reference"><a href="#cite_note-zen2-138"><span class="cite-bracket">&#91;</span>134<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>7&#160;nm
</td>
<td>31.32&#160;mm<sup>2</sup>
</td>
<td>60,664,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> CCD (core complex die: 8 cores, 32 MB L3 cache)
</td>
<td>3,800,000,000<sup id="cite_ref-zen2_138-2" class="reference"><a href="#cite_note-zen2-138"><span class="cite-bracket">&#91;</span>134<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>7&#160;nm
</td>
<td>74&#160;mm<sup>2</sup>
</td>
<td>51,350,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> client I/O die
</td>
<td>2,090,000,000<sup id="cite_ref-zen2_138-3" class="reference"><a href="#cite_note-zen2-138"><span class="cite-bracket">&#91;</span>134<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>12&#160;nm
</td>
<td>125&#160;mm<sup>2</sup>
</td>
<td>16,720,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> server I/O die
</td>
<td>8,340,000,000<sup id="cite_ref-zen2_138-4" class="reference"><a href="#cite_note-zen2-138"><span class="cite-bracket">&#91;</span>134<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>12&#160;nm
</td>
<td>416&#160;mm<sup>2</sup>
</td>
<td>20,050,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_2" title="Zen 2">Zen 2</a> Renoir die
</td>
<td>9,800,000,000<sup id="cite_ref-zen2_138-5" class="reference"><a href="#cite_note-zen2-138"><span class="cite-bracket">&#91;</span>134<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>7&#160;nm
</td>
<td>156&#160;mm<sup>2</sup>
</td>
<td>62,820,000
</td></tr>
<tr>
<td><a href="/wiki/AMD" title="AMD">AMD</a> <a href="/wiki/Zen_2#Desktop_processors" title="Zen 2">Ryzen</a> 7 3700X (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches, I/O die)
</td>
<td>5,990,000,000<sup id="cite_ref-139" class="reference"><a href="#cite_note-139"><span class="cite-bracket">&#91;</span>135<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-140" class="reference"><a href="#cite_note-140"><span class="cite-bracket">&#91;</span>e<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>7 &amp; 12&#160;nm<br />(<a href="/wiki/TSMC" title="TSMC">TSMC</a>)
</td>
<td>199&#160;<br /><small>(74+125)&#160;mm<sup>2</sup></small>
</td>
<td>30,100,000
</td></tr>
<tr>
<td>HiSilicon Kirin 990 4G
</td>
<td>8,000,000,000<sup id="cite_ref-141" class="reference"><a href="#cite_note-141"><span class="cite-bracket">&#91;</span>136<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>Huawei
</td>
<td>7&#160;nm
</td>
<td>90.00&#160;mm<sup>2</sup>
</td>
<td>89,000,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_A13" title="Apple A13">Apple A13</a> (hexa-core 64-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>8,500,000,000<br /><sup id="cite_ref-142" class="reference"><a href="#cite_note-142"><span class="cite-bracket">&#91;</span>137<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-143" class="reference"><a href="#cite_note-143"><span class="cite-bracket">&#91;</span>138<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>Apple
</td>
<td>7&#160;nm
</td>
<td>98.48&#160;mm<sup>2</sup>
</td>
<td>86,300,000
</td></tr>
<tr>
<td><a href="/wiki/IBM_z15_(microprocessor)" class="mw-redirect" title="IBM z15 (microprocessor)">IBM z15 CP chip</a> (12 cores, 256 MB L3 cache)
</td>
<td>9,200,000,000<sup id="cite_ref-144" class="reference"><a href="#cite_note-144"><span class="cite-bracket">&#91;</span>139<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>IBM
</td>
<td>14&#160;nm
</td>
<td>696&#160;mm<sup>2</sup>
</td>
<td>13,220,000
</td></tr>
<tr>
<td><a href="/wiki/IBM_z15_(microprocessor)" class="mw-redirect" title="IBM z15 (microprocessor)">IBM z15 SC chip</a> (960 MB L4 cache)
</td>
<td>12,200,000,000
</td>
<td>2019
</td>
<td>IBM
</td>
<td>14&#160;nm
</td>
<td>696&#160;mm<sup>2</sup>
</td>
<td>17,530,000
</td></tr>
<tr>
<td><a href="/wiki/AMD" title="AMD">AMD</a> <a href="/wiki/Zen_2#Desktop_processors" title="Zen 2">Ryzen</a> 9 3900X (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches, I/O die)
</td>
<td>9,890,000,000<br /><sup id="cite_ref-Zen2_THW_145-0" class="reference"><a href="#cite_note-Zen2_THW-145"><span class="cite-bracket">&#91;</span>140<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Zen2_wcftech_146-0" class="reference"><a href="#cite_note-Zen2_wcftech-146"><span class="cite-bracket">&#91;</span>141<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>7 &amp; 12&#160;nm<br />(<a href="/wiki/TSMC" title="TSMC">TSMC</a>)
</td>
<td>273&#160;mm<sup>2</sup>
</td>
<td>36,230,000
</td></tr>
<tr>
<td>HiSilicon Kirin 990 5G
</td>
<td>10,300,000,000<sup id="cite_ref-147" class="reference"><a href="#cite_note-147"><span class="cite-bracket">&#91;</span>142<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>Huawei
</td>
<td>7&#160;nm
</td>
<td>113.31&#160;mm<sup>2</sup>
</td>
<td>90,900,000
</td></tr>
<tr>
<td>AWS Graviton2 (64-bit, 64-core ARM-based, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)<sup id="cite_ref-148" class="reference"><a href="#cite_note-148"><span class="cite-bracket">&#91;</span>143<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-149" class="reference"><a href="#cite_note-149"><span class="cite-bracket">&#91;</span>144<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>30,000,000,000
</td>
<td>2019
</td>
<td><a href="/wiki/Amazon_(company)" title="Amazon (company)">Amazon</a>
</td>
<td>7&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>AMD <a href="/wiki/Epyc" title="Epyc">Epyc</a> Rome (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>39,540,000,000<br /><sup id="cite_ref-Zen2_THW_145-1" class="reference"><a href="#cite_note-Zen2_THW-145"><span class="cite-bracket">&#91;</span>140<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Zen2_wcftech_146-1" class="reference"><a href="#cite_note-Zen2_wcftech-146"><span class="cite-bracket">&#91;</span>141<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>AMD
</td>
<td>7 &amp; 12&#160;nm<br />(<a href="/wiki/TSMC" title="TSMC">TSMC</a>)
</td>
<td>1,008&#160;mm<sup>2</sup>
</td>
<td>39,226,000
</td></tr>
<tr>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon 865</a> (octa-core 64/32-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>10,300,000,000<sup id="cite_ref-150" class="reference"><a href="#cite_note-150"><span class="cite-bracket">&#91;</span>145<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2019
</td>
<td>Qualcomm
</td>
<td>7&#160;nm
</td>
<td>83.54&#160;mm<sup>2</sup><sup id="cite_ref-151" class="reference"><a href="#cite_note-151"><span class="cite-bracket">&#91;</span>146<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>123,300,000
</td></tr>
<tr>
<td>TI Jacinto TDA4VM (ARM A72, DSP, SRAM)
</td>
<td>3,500,000,000<sup id="cite_ref-152" class="reference"><a href="#cite_note-152"><span class="cite-bracket">&#91;</span>147<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2020
</td>
<td>Texas Instruments
</td>
<td>16&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_A14_Bionic" class="mw-redirect" title="Apple A14 Bionic">Apple A14 Bionic</a> (hexa-core 64-bit ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>11,800,000,000<sup id="cite_ref-153" class="reference"><a href="#cite_note-153"><span class="cite-bracket">&#91;</span>148<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2020
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td>88&#160;mm<sup>2</sup>
</td>
<td>134,100,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_M1" title="Apple M1">Apple M1</a> (octa-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>16,000,000,000<sup id="cite_ref-154" class="reference"><a href="#cite_note-154"><span class="cite-bracket">&#91;</span>149<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2020
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td>119&#160;mm<sup>2</sup>
</td>
<td>134,500,000
</td></tr>
<tr>
<td><a href="/wiki/HiSilicon#Kirin_9000_5G/4G_and_Kirin_9000E" title="HiSilicon">HiSilicon Kirin 9000</a>
</td>
<td>15,300,000,000<br /><sup id="cite_ref-155" class="reference"><a href="#cite_note-155"><span class="cite-bracket">&#91;</span>150<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-156" class="reference"><a href="#cite_note-156"><span class="cite-bracket">&#91;</span>151<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2020
</td>
<td>Huawei
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td>114&#160;mm<sup>2</sup>
</td>
<td>134,200,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_3" title="Zen 3">Zen 3</a> CCX (core complex unit: 8 cores, 32 MB L3 cache)
</td>
<td>4,080,000,000<sup id="cite_ref-zen3_157-0" class="reference"><a href="#cite_note-zen3-157"><span class="cite-bracket">&#91;</span>152<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2020
</td>
<td>AMD
</td>
<td>7&#160;nm
</td>
<td>68&#160;mm<sup>2</sup>
</td>
<td>60,000,000
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_3" title="Zen 3">Zen 3</a> CCD (core complex die)
</td>
<td>4,150,000,000<sup id="cite_ref-zen3_157-1" class="reference"><a href="#cite_note-zen3-157"><span class="cite-bracket">&#91;</span>152<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2020
</td>
<td>AMD
</td>
<td>7&#160;nm
</td>
<td>81&#160;mm<sup>2</sup>
</td>
<td>51,230,000
</td></tr>
<tr>
<td>Core 11th gen <a href="/wiki/Rocket_Lake" title="Rocket Lake">Rocket Lake</a> (8-core 64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, large caches)
</td>
<td>6,000,000,000+ <sup id="cite_ref-158" class="reference"><a href="#cite_note-158"><span class="cite-bracket">&#91;</span>153<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>Intel
</td>
<td>14&#160;nm +++ <a href="/wiki/14_nm_process" title="14 nm process">14&#160;nm</a>
</td>
<td>276&#160;mm<sup>2</sup><sup id="cite_ref-159" class="reference"><a href="#cite_note-159"><span class="cite-bracket">&#91;</span>154<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>37,500,000 or 21,800,000+ <sup id="cite_ref-160" class="reference"><a href="#cite_note-160"><span class="cite-bracket">&#91;</span>155<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/AMD_Ryzen_Mobile" class="mw-redirect" title="AMD Ryzen Mobile">AMD Ryzen 7 5800H</a> (64-bit, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches, I/O and GPU)
</td>
<td>10,700,000,000<sup id="cite_ref-161" class="reference"><a href="#cite_note-161"><span class="cite-bracket">&#91;</span>156<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>AMD
</td>
<td><a href="/wiki/7_nm_process" title="7 nm process">7&#160;nm</a>
</td>
<td>180&#160;mm<sup>2</sup>
</td>
<td>59,440,000
</td></tr>
<tr>
<td><a href="/wiki/Epyc" title="Epyc">AMD Epyc 7763 (Milan)</a> (64-core, 64-bit)
</td>
<td>?
</td>
<td>2021
</td>
<td>AMD
</td>
<td>7 &amp; 12&#160;nm<br />(<a href="/wiki/TSMC" title="TSMC">TSMC</a>)
</td>
<td>1,064&#160;mm<sup>2</sup><br />(8×81+416)<sup id="cite_ref-162" class="reference"><a href="#cite_note-162"><span class="cite-bracket">&#91;</span>157<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_A15" title="Apple A15">Apple A15</a>
</td>
<td>15,000,000,000<br /><sup id="cite_ref-163" class="reference"><a href="#cite_note-163"><span class="cite-bracket">&#91;</span>158<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-164" class="reference"><a href="#cite_note-164"><span class="cite-bracket">&#91;</span>159<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td>107.68&#160;mm<sup>2</sup>
</td>
<td>139,300,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_M1_Pro_and_M1_Max" class="mw-redirect" title="Apple M1 Pro and M1 Max">Apple M1 Pro</a> (10-core, 64-bit)
</td>
<td>33,700,000,000<sup id="cite_ref-VentureBeat_M1_Pro_and_Max_165-0" class="reference"><a href="#cite_note-VentureBeat_M1_Pro_and_Max-165"><span class="cite-bracket">&#91;</span>160<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>Apple
</td>
<td>5&#160;nm
</td>
<td>245&#160;mm<sup>2</sup><sup id="cite_ref-AnandTech_M1_Pro_and_Max_166-0" class="reference"><a href="#cite_note-AnandTech_M1_Pro_and_Max-166"><span class="cite-bracket">&#91;</span>161<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>137,600,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_M1_Pro_and_M1_Max" class="mw-redirect" title="Apple M1 Pro and M1 Max">Apple M1 Max</a> (10-core, 64-bit)
</td>
<td>57,000,000,000<br /><sup id="cite_ref-BBC_M1_Pro_and_Max_167-0" class="reference"><a href="#cite_note-BBC_M1_Pro_and_Max-167"><span class="cite-bracket">&#91;</span>162<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-VentureBeat_M1_Pro_and_Max_165-1" class="reference"><a href="#cite_note-VentureBeat_M1_Pro_and_Max-165"><span class="cite-bracket">&#91;</span>160<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>Apple
</td>
<td>5&#160;nm
</td>
<td>420.2&#160;mm<sup>2</sup><sup id="cite_ref-m1_max_die_TI_168-0" class="reference"><a href="#cite_note-m1_max_die_TI-168"><span class="cite-bracket">&#91;</span>163<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>135,600,000
</td></tr>
<tr>
<td><a href="/wiki/Power10" title="Power10">Power10</a> dual-chip module (30 SMT8 cores or 60 SMT4 cores)
</td>
<td>36,000,000,000<sup id="cite_ref-169" class="reference"><a href="#cite_note-169"><span class="cite-bracket">&#91;</span>164<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>IBM
</td>
<td>7&#160;nm
</td>
<td>1,204&#160;mm<sup>2</sup>
</td>
<td>29,900,000
</td></tr>
<tr>
<td><a href="/wiki/List_of_MediaTek_processors#Dimensity_9000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 9000</a> (ARM64 SoC)
</td>
<td>15,300,000,000<br /><sup id="cite_ref-170" class="reference"><a href="#cite_note-170"><span class="cite-bracket">&#91;</span>165<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-171" class="reference"><a href="#cite_note-171"><span class="cite-bracket">&#91;</span>166<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>Mediatek
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">4&#160;nm<br />(TSMC N4)</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_A16" title="Apple A16">Apple A16</a> (ARM64 SoC)
</td>
<td>16,000,000,000<br /><sup id="cite_ref-172" class="reference"><a href="#cite_note-172"><span class="cite-bracket">&#91;</span>167<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-173" class="reference"><a href="#cite_note-173"><span class="cite-bracket">&#91;</span>168<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-174" class="reference"><a href="#cite_note-174"><span class="cite-bracket">&#91;</span>169<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">4&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_M1_Ultra" class="mw-redirect" title="Apple M1 Ultra">Apple M1 Ultra</a> (dual-chip module, 2×10 cores)
</td>
<td>114,000,000,000<br /><sup id="cite_ref-Apple_M1_Ultra_175-0" class="reference"><a href="#cite_note-Apple_M1_Ultra-175"><span class="cite-bracket">&#91;</span>170<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-CNET_M1_Ultra_176-0" class="reference"><a href="#cite_note-CNET_M1_Ultra-176"><span class="cite-bracket">&#91;</span>171<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>Apple
</td>
<td>5&#160;nm
</td>
<td>840.5&#160;mm<sup>2</sup><sup id="cite_ref-m1_max_die_TI_168-1" class="reference"><a href="#cite_note-m1_max_die_TI-168"><span class="cite-bracket">&#91;</span>163<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>135,600,000
</td></tr>
<tr>
<td><a href="/wiki/Epyc" title="Epyc">AMD Epyc 7773X (Milan-X)</a> (multi-chip module, 64 cores, 768 MB L3 cache)
</td>
<td>26,000,000,000 + Milan<sup id="cite_ref-milanx_at_177-0" class="reference"><a href="#cite_note-milanx_at-177"><span class="cite-bracket">&#91;</span>172<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>AMD
</td>
<td>7 &amp; 12&#160;nm<br />(<a href="/wiki/TSMC" title="TSMC">TSMC</a>)
</td>
<td>1,352&#160;mm<sup>2</sup><br />(Milan + 8×36)<sup id="cite_ref-milanx_at_177-1" class="reference"><a href="#cite_note-milanx_at-177"><span class="cite-bracket">&#91;</span>172<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/IBM_Telum_(microprocessor)" class="mw-redirect" title="IBM Telum (microprocessor)">IBM Telum</a> dual-chip module (2×8 cores, 2×256 MB cache)
</td>
<td>45,000,000,000<br /><sup id="cite_ref-178" class="reference"><a href="#cite_note-178"><span class="cite-bracket">&#91;</span>173<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-179" class="reference"><a href="#cite_note-179"><span class="cite-bracket">&#91;</span>174<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>IBM
</td>
<td>7&#160;nm (Samsung)
</td>
<td>1,060&#160;mm<sup>2</sup>
</td>
<td>42,450,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_M2" title="Apple M2">Apple M2</a> (deca-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>20,000,000,000<sup id="cite_ref-180" class="reference"><a href="#cite_note-180"><span class="cite-bracket">&#91;</span>175<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/List_of_MediaTek_processors#Dimensity_9000_Series" class="mw-redirect" title="List of MediaTek processors">Dimensity 9200</a> (ARM64 SoC)
</td>
<td>17,000,000,000<br /><sup id="cite_ref-181" class="reference"><a href="#cite_note-181"><span class="cite-bracket">&#91;</span>176<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-182" class="reference"><a href="#cite_note-182"><span class="cite-bracket">&#91;</span>177<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-183" class="reference"><a href="#cite_note-183"><span class="cite-bracket">&#91;</span>178<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>Mediatek
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">4&#160;nm<br />(TSMC N4P)</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Qualcomm_Snapdragon" title="Qualcomm Snapdragon">Qualcomm Snapdragon 8 Gen 2</a> (octa-core ARM64 "mobile SoC", <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>16,000,000,000
</td>
<td>2022
</td>
<td>Qualcomm
</td>
<td>4&#160;nm
</td>
<td>268&#160;mm<sup>2</sup>
</td>
<td>59,701,492
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_4#Genoa" title="Zen 4">EPYC Genoa (4th gen/9004 series)</a> 13-chip module (up to 96 cores and 384 MB (L3) + 96 MB (L2) cache)<sup id="cite_ref-184" class="reference"><a href="#cite_note-184"><span class="cite-bracket">&#91;</span>179<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>90,000,000,000<br /><sup id="cite_ref-185" class="reference"><a href="#cite_note-185"><span class="cite-bracket">&#91;</span>180<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-186" class="reference"><a href="#cite_note-186"><span class="cite-bracket">&#91;</span>181<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>AMD
</td>
<td>5&#160;nm (CCD)<br />6&#160;nm (IOD)
</td>
<td>1,263.34&#160;mm<sup>2</sup><br />12×72.225 (CCD)<br />396.64 (IOD)<br /><sup id="cite_ref-187" class="reference"><a href="#cite_note-187"><span class="cite-bracket">&#91;</span>182<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-188" class="reference"><a href="#cite_note-188"><span class="cite-bracket">&#91;</span>183<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>71,240,000
</td></tr>
<tr>
<td><a href="/wiki/HiSilicon#Kirin_9000s" title="HiSilicon">HiSilicon Kirin 9000s</a>
</td>
<td>9,510,000,000<sup id="cite_ref-189" class="reference"><a href="#cite_note-189"><span class="cite-bracket">&#91;</span>184<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Huawei
</td>
<td><a href="/wiki/7_nm_process" title="7 nm process">7&#160;nm</a>
</td>
<td>107&#160;mm<sup>2</sup>
</td>
<td>107,690,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_M4" title="Apple M4">Apple M4</a> (deca-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>28,000,000,000<sup id="cite_ref-anandtech.com2024_190-0" class="reference"><a href="#cite_note-anandtech.com2024-190"><span class="cite-bracket">&#91;</span>185<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2024
</td>
<td>Apple
</td>
<td><a href="/wiki/3_nm_process" title="3 nm process">3&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_M3" title="Apple M3">Apple M3</a> (octa-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>25,000,000,000<sup id="cite_ref-arstechnica.com_191-0" class="reference"><a href="#cite_note-arstechnica.com-191"><span class="cite-bracket">&#91;</span>186<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Apple
</td>
<td><a href="/wiki/3_nm_process" title="3 nm process">3&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_M3_Pro" class="mw-redirect" title="Apple M3 Pro">Apple M3 Pro</a> (dodeca-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>37,000,000,000<sup id="cite_ref-arstechnica.com_191-1" class="reference"><a href="#cite_note-arstechnica.com-191"><span class="cite-bracket">&#91;</span>186<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Apple
</td>
<td><a href="/wiki/3_nm_process" title="3 nm process">3&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/w/index.php?title=Apple_M3_Max&amp;action=edit&amp;redlink=1" class="new" title="Apple M3 Max (page does not exist)">Apple M3 Max</a> (16-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>92,000,000,000<sup id="cite_ref-arstechnica.com_191-2" class="reference"><a href="#cite_note-arstechnica.com-191"><span class="cite-bracket">&#91;</span>186<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Apple
</td>
<td><a href="/wiki/3_nm_process" title="3 nm process">3&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_A17" title="Apple A17">Apple A17</a>
</td>
<td>19,000,000,000<br /><sup id="cite_ref-192" class="reference"><a href="#cite_note-192"><span class="cite-bracket">&#91;</span>187<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Apple
</td>
<td><a href="/wiki/3_nm_process" title="3 nm process">3&#160;nm</a>
</td>
<td>103.8&#160;mm<sup>2</sup>
</td>
<td>183,044,315
</td></tr>

<tr>
<td><a href="/wiki/Sapphire_Rapids" title="Sapphire Rapids">Sapphire Rapids</a> quad-chip module (up to 60 cores and 112.5 MB of cache)<sup id="cite_ref-193" class="reference"><a href="#cite_note-193"><span class="cite-bracket">&#91;</span>188<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>44,000,000,000–<br />48,000,000,000<sup id="cite_ref-194" class="reference"><a href="#cite_note-194"><span class="cite-bracket">&#91;</span>189<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Intel
</td>
<td><a href="/wiki/10_nm_process" title="10 nm process">10&#160;nm ESF</a> (Intel 7)
</td>
<td>1,600&#160;mm<sup>2</sup>
</td>
<td>27,500,000–<br />30,000,000
</td></tr>
<tr>
<td><a href="/wiki/Apple_M2_Pro" class="mw-redirect" title="Apple M2 Pro">Apple M2 Pro</a> (12-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>40,000,000,000<sup id="cite_ref-m2promax_195-0" class="reference"><a href="#cite_note-m2promax-195"><span class="cite-bracket">&#91;</span>190<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_M2_Max" class="mw-redirect" title="Apple M2 Max">Apple M2 Max</a> (12-core 64-bit ARM64 SoC, <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>, caches)
</td>
<td>67,000,000,000<sup id="cite_ref-m2promax_195-1" class="reference"><a href="#cite_note-m2promax-195"><span class="cite-bracket">&#91;</span>190<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Apple_M2_Ultra" class="mw-redirect" title="Apple M2 Ultra">Apple M2 Ultra</a> (two M2 Max dies)
</td>
<td>134,000,000,000<sup id="cite_ref-m2ultra_196-0" class="reference"><a href="#cite_note-m2ultra-196"><span class="cite-bracket">&#91;</span>191<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>Apple
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">5&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>AMD <a href="/wiki/Zen_4#Server" title="Zen 4">Epyc Bergamo (4th gen/97X4 series)</a> 9-chip module (up to 128 cores and 256 MB (L3) + 128 MB (L2) cache)
</td>
<td>82,000,000,000<sup id="cite_ref-197" class="reference"><a href="#cite_note-197"><span class="cite-bracket">&#91;</span>192<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>AMD
</td>
<td>5&#160;nm (CCD)<br />6&#160;nm (IOD)
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/AMD_Instinct" title="AMD Instinct">AMD Instinct</a> MI300A (multi-chip module, 24 cores, 128&#160;GB GPU memory + 256&#160;MB (LLC/L3) cache)
</td>
<td>146,000,000,000<sup id="cite_ref-198" class="reference"><a href="#cite_note-198"><span class="cite-bracket">&#91;</span>193<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-199" class="reference"><a href="#cite_note-199"><span class="cite-bracket">&#91;</span>194<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>AMD
</td>
<td>5&#160;nm (CCD, GCD)<br />6&#160;nm (IOD)
</td>
<td>1,017&#160;mm<sup>2</sup>
</td>
<td>144,000,000
</td></tr>
<tr>
<td>RV32-WUJI: 3-atom-thick molybdenum disulfide on sapphire; <a href="/wiki/RISC-V" title="RISC-V">RISC-V</a> architecture
</td>
<td>5931<sup id="cite_ref-200" class="reference"><a href="#cite_note-200"><span class="cite-bracket">&#91;</span>195<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2025
</td>
<td><i><b>?</b></i>
</td>
<td>3000&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<th><a href="/wiki/Microprocessor" title="Microprocessor">Processor</a>
</th>
<th>Transistor count
</th>
<th>Year
</th>
<th>Designer
</th>
<th><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a><br />(<a href="/wiki/Nanometre" title="Nanometre">nm</a>)
</th>
<th>Area (<a href="/wiki/Millimetre" title="Millimetre">mm</a><sup>2</sup>)
</th>
<th>Transistor<br />density<br />(tr./mm<sup>2</sup>)
</th></tr></tbody></table>
<div class="mw-heading mw-heading3"><h3 id="GPUs">GPUs</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=4" title="Edit section: GPUs"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<p>A <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">graphics processing unit</a> (GPU) is a specialized electronic circuit designed to rapidly manipulate and alter memory to accelerate the building of images in a frame buffer intended for output to a display.
</p><p>The designer refers to the <a href="/wiki/Technology_company" title="Technology company">technology company</a> that designs the logic of the <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> chip (such as <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> and <a href="/wiki/AMD" title="AMD">AMD</a>). The manufacturer ("Fab.") refers to the <a href="/wiki/Semiconductor_company" class="mw-redirect" title="Semiconductor company">semiconductor company</a> that fabricates the chip using its <a href="/wiki/Semiconductor_manufacturing_process" class="mw-redirect" title="Semiconductor manufacturing process">semiconductor manufacturing process</a> at a <a href="/wiki/Semiconductor_fabrication_plant" title="Semiconductor fabrication plant">foundry</a> (such as <a href="/wiki/TSMC" title="TSMC">TSMC</a> and <a href="/wiki/Samsung_Semiconductor" class="mw-redirect" title="Samsung Semiconductor">Samsung Semiconductor</a>). The transistor count in a chip is dependent on a manufacturer's fabrication process, with smaller <a href="/wiki/Semiconductor_node" class="mw-redirect" title="Semiconductor node">semiconductor nodes</a> typically enabling higher transistor density and thus higher transistor counts.
</p><p>The <a href="/wiki/Random-access_memory" title="Random-access memory">random-access memory</a> (RAM) that comes with GPUs (such as <a href="/wiki/VRAM" class="mw-redirect" title="VRAM">VRAM</a>, <a href="/wiki/SGRAM" class="mw-redirect" title="SGRAM">SGRAM</a> or <a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">HBM</a>) greatly increases the total transistor count, with the <a href="/wiki/Computer_memory" title="Computer memory">memory</a> typically accounting for the majority of transistors in a <a href="/wiki/Graphics_card" title="Graphics card">graphics card</a>. For example, <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>'s <a href="/wiki/Nvidia_Tesla" title="Nvidia Tesla">Tesla P100</a> has 15<span class="nowrap">&#160;</span>billion <a href="/wiki/FinFET" class="mw-redirect" title="FinFET">FinFETs</a> (<a href="/w/index.php?title=16_nm&amp;action=edit&amp;redlink=1" class="new" title="16 nm (page does not exist)">16&#160;nm</a>) in the GPU in addition to 16<span class="nowrap">&#160;</span><a href="/wiki/Gibibyte" class="mw-redirect" title="Gibibyte">GB</a> of <a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a> memory, totaling about 150<span class="nowrap">&#160;</span>billion <a href="/wiki/MOSFET" title="MOSFET">MOSFETs</a> on the graphics card.<sup id="cite_ref-201" class="reference"><a href="#cite_note-201"><span class="cite-bracket">&#91;</span>196<span class="cite-bracket">&#93;</span></a></sup> The following table does not include the memory. For memory transistor counts, see the <i><a href="#Memory">Memory</a></i> section below.
<style data-mw-deduplicate="TemplateStyles:r1232966811">.mw-parser-output .hover-highlight tr:hover,.mw-parser-output .mw-datatable tr:hover{background-color:var(--background-color-progressive-subtle,#eaf3ff);color:var(--color-base,#333)}.mw-parser-output .mw-datatable{background-color:var(--background-color-base,#fff);color:var(--color-base,#333)}</style>
</p>
<table class="wikitable sortable mw-datatable" style="font-size:96%;">

<tbody><tr>
<th>Processor
</th>
<th data-sort-type="number">Transistor count
</th>
<th>Year
</th>
<th>Designer(s)
</th>
<th><a href="/wiki/Semiconductor_manufacturer" class="mw-redirect" title="Semiconductor manufacturer">Fab(s)</a>
</th>
<th data-sort-type="number"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a>
</th>
<th data-sort-type="number">Area
</th>
<th data-sort-type="number">Transistor<br />density<br />(tr./mm<sup>2</sup>)
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td><a href="/wiki/NEC_%CE%BCPD7220" title="NEC μPD7220">μPD7220 GDC</a>
</td>
<td>40,000
</td>
<td>1982
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td><a href="/wiki/6_%CE%BCm_process" title="6 μm process">5,000&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-202" class="reference"><a href="#cite_note-202"><span class="cite-bracket">&#91;</span>197<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>ARTC HD63484
</td>
<td>60,000
</td>
<td>1984
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-203" class="reference"><a href="#cite_note-203"><span class="cite-bracket">&#91;</span>198<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Original_Chip_Set#Agnus" class="mw-redirect" title="Original Chip Set">CBM Agnus</a>
</td>
<td>21,000
</td>
<td>1985
</td>
<td><a href="/wiki/Commodore_International" title="Commodore International">Commodore</a>
</td>
<td><a href="/wiki/MOS_Technology" title="MOS Technology">CSG</a>
</td>
<td>5,000&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-204" class="reference"><a href="#cite_note-204"><span class="cite-bracket">&#91;</span>199<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-205" class="reference"><a href="#cite_note-205"><span class="cite-bracket">&#91;</span>200<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Sega_Genesis/Mega_Drive" class="mw-redirect" title="Sega Genesis/Mega Drive">YM7101 VDP</a>
</td>
<td>100,000
</td>
<td>1988
</td>
<td><a href="/wiki/Yamaha_Corporation" title="Yamaha Corporation">Yamaha</a>, <a href="/wiki/Sega" title="Sega">Sega</a>
</td>
<td><a href="/wiki/Yamaha_Corporation" title="Yamaha Corporation">Yamaha</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-klingerphotography_206-0" class="reference"><a href="#cite_note-klingerphotography-206"><span class="cite-bracket">&#91;</span>201<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Atari_Jaguar" title="Atari Jaguar">Tom &amp; Jerry</a>
</td>
<td>750,000
</td>
<td>1993
</td>
<td><a href="/wiki/Flare_Technology" title="Flare Technology">Flare</a>
</td>
<td><a href="/wiki/IBM" title="IBM">IBM</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-klingerphotography_206-1" class="reference"><a href="#cite_note-klingerphotography-206"><span class="cite-bracket">&#91;</span>201<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Sega_Saturn" title="Sega Saturn">VDP1</a>
</td>
<td>1,000,000
</td>
<td>1994
</td>
<td>Sega
</td>
<td>Hitachi
</td>
<td><a href="/wiki/600_nanometer" class="mw-redirect" title="600 nanometer">500&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-207" class="reference"><a href="#cite_note-207"><span class="cite-bracket">&#91;</span>202<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/PlayStation_technical_specifications" title="PlayStation technical specifications">Sony GPU</a>
</td>
<td>1,000,000
</td>
<td>1994
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td><a href="/wiki/LSI_Corporation" class="mw-redirect" title="LSI Corporation">LSI</a>
</td>
<td>500&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-208" class="reference"><a href="#cite_note-208"><span class="cite-bracket">&#91;</span>203<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-209" class="reference"><a href="#cite_note-209"><span class="cite-bracket">&#91;</span>204<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-patpend_210-0" class="reference"><a href="#cite_note-patpend-210"><span class="cite-bracket">&#91;</span>205<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV1" title="NV1">NV1</a>
</td>
<td>1,000,000
</td>
<td>1995
</td>
<td><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>, Sega
</td>
<td><a href="/wiki/STMicroelectronics" title="STMicroelectronics">SGS</a>
</td>
<td>500&#160;nm
</td>
<td>90&#160;mm<sup>2</sup>
</td>
<td>11,000
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Reality_Coprocessor" class="mw-redirect" title="Reality Coprocessor">Reality Coprocessor</a>
</td>
<td>2,600,000
</td>
<td>1996
</td>
<td><a href="/wiki/Silicon_Graphics" title="Silicon Graphics">SGI</a>
</td>
<td>NEC
</td>
<td><a href="/wiki/350_nm" class="mw-redirect" title="350 nm">350&#160;nm</a>
</td>
<td>81&#160;mm<sup>2</sup>
</td>
<td>32,100
</td>
<td><sup id="cite_ref-rcp_211-0" class="reference"><a href="#cite_note-rcp-211"><span class="cite-bracket">&#91;</span>206<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/PowerVR" title="PowerVR">PowerVR</a>
</td>
<td>1,200,000
</td>
<td>1996
</td>
<td><a href="/wiki/VideoLogic" class="mw-redirect" title="VideoLogic">VideoLogic</a>
</td>
<td>NEC
</td>
<td>350&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-212" class="reference"><a href="#cite_note-212"><span class="cite-bracket">&#91;</span>207<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Voodoo_Graphics" class="mw-redirect" title="Voodoo Graphics">Voodoo Graphics</a>
</td>
<td>1,000,000
</td>
<td>1996
</td>
<td><a href="/wiki/3dfx_Interactive" class="mw-redirect" title="3dfx Interactive">3dfx</a>
</td>
<td><a href="/wiki/TSMC" title="TSMC">TSMC</a>
</td>
<td>500&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-pcgamer_213-0" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-vintage3d_214-0" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Voodoo_Rush" class="mw-redirect" title="Voodoo Rush">Voodoo Rush</a>
</td>
<td>1,000,000
</td>
<td>1997
</td>
<td>3dfx
</td>
<td>TSMC
</td>
<td>500&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-pcgamer_213-1" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-vintage3d_214-1" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV3" class="mw-redirect" title="NV3">NV3</a>
</td>
<td>3,500,000
</td>
<td>1997
</td>
<td><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>
</td>
<td>SGS, TSMC
</td>
<td>350&#160;nm
</td>
<td>90&#160;mm<sup>2</sup>
</td>
<td>38,900
</td>
<td><sup id="cite_ref-215" class="reference"><a href="#cite_note-215"><span class="cite-bracket">&#91;</span>210<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-techspot_216-0" class="reference"><a href="#cite_note-techspot-216"><span class="cite-bracket">&#91;</span>211<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/I740" class="mw-redirect" title="I740">i740</a>
</td>
<td>3,500,000
</td>
<td>1998
</td>
<td><a href="/wiki/Intel" title="Intel">Intel</a>, <a href="/wiki/Real3D" title="Real3D">Real3D</a>
</td>
<td><a href="/wiki/Real3D" title="Real3D">Real3D</a>
</td>
<td>350&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td rowspan="3"><sup id="cite_ref-pcgamer_213-2" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-vintage3d_214-2" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Voodoo_2" class="mw-redirect" title="Voodoo 2">Voodoo 2</a>
</td>
<td>4,000,000
</td>
<td>1998
</td>
<td>3dfx
</td>
<td>TSMC
</td>
<td>350&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Voodoo_Rush" class="mw-redirect" title="Voodoo Rush">Voodoo Rush</a>
</td>
<td>4,000,000
</td>
<td>1998
</td>
<td>3dfx
</td>
<td>TSMC
</td>
<td>350&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td><a href="/wiki/Riva_TNT" class="mw-redirect" title="Riva TNT">NV4</a>
</td>
<td>7,000,000
</td>
<td>1998
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>350&#160;nm
</td>
<td>90&#160;mm<sup>2</sup>
</td>
<td>78,000
</td>
<td><sup id="cite_ref-pcgamer_213-3" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-techspot_216-1" class="reference"><a href="#cite_note-techspot-216"><span class="cite-bracket">&#91;</span>211<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/PowerVR#Series2_(NEC)" title="PowerVR">PowerVR2 CLX2</a>
</td>
<td>10,000,000
</td>
<td>1998
</td>
<td>VideoLogic
</td>
<td>NEC
</td>
<td><a href="/wiki/250_nanometer" class="mw-redirect" title="250 nanometer">250&#160;nm</a>
</td>
<td>116&#160;mm<sup>2</sup>
</td>
<td>86,200
</td>
<td><sup id="cite_ref-bit-tech_217-0" class="reference"><a href="#cite_note-bit-tech-217"><span class="cite-bracket">&#91;</span>212<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-218" class="reference"><a href="#cite_note-218"><span class="cite-bracket">&#91;</span>213<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-219" class="reference"><a href="#cite_note-219"><span class="cite-bracket">&#91;</span>214<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Unified_220-0" class="reference"><a href="#cite_note-Unified-220"><span class="cite-bracket">&#91;</span>215<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/PowerVR#Series2_(NEC)" title="PowerVR">PowerVR2 PMX1</a>
</td>
<td>6,000,000
</td>
<td>1999
</td>
<td>VideoLogic
</td>
<td>NEC
</td>
<td>250&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-221" class="reference"><a href="#cite_note-221"><span class="cite-bracket">&#91;</span>216<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Rage_128" class="mw-redirect" title="Rage 128">Rage 128</a>
</td>
<td>8,000,000
</td>
<td>1999
</td>
<td><a href="/wiki/ATI_Technologies" title="ATI Technologies">ATI</a>
</td>
<td>TSMC, <a href="/wiki/United_Microelectronics_Corporation" title="United Microelectronics Corporation">UMC</a>
</td>
<td>250&#160;nm
</td>
<td>70&#160;mm<sup>2</sup>
</td>
<td>114,000
</td>
<td><sup id="cite_ref-vintage3d_214-3" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Voodoo_3" class="mw-redirect" title="Voodoo 3">Voodoo 3</a>
</td>
<td>8,100,000
</td>
<td>1999
</td>
<td>3dfx
</td>
<td>TSMC
</td>
<td>250&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-222" class="reference"><a href="#cite_note-222"><span class="cite-bracket">&#91;</span>217<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Graphics_Synthesizer" class="mw-redirect" title="Graphics Synthesizer">Graphics Synthesizer</a>
</td>
<td>43,000,000
</td>
<td>1999
</td>
<td><a href="/wiki/Sony" title="Sony">Sony</a>, Toshiba
</td>
<td><a href="/wiki/Sony" title="Sony">Sony</a>, <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td><a href="/wiki/180_nm" class="mw-redirect" title="180 nm">180&#160;nm</a>
</td>
<td>279&#160;mm<sup>2</sup>
</td>
<td>154,000
</td>
<td><sup id="cite_ref-pcper2005_69-1" class="reference"><a href="#cite_note-pcper2005-69"><span class="cite-bracket">&#91;</span>65<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-sony2003_223-0" class="reference"><a href="#cite_note-sony2003-223"><span class="cite-bracket">&#91;</span>218<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-hennessy_68-1" class="reference"><a href="#cite_note-hennessy-68"><span class="cite-bracket">&#91;</span>64<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Diefendorff_67-2" class="reference"><a href="#cite_note-Diefendorff-67"><span class="cite-bracket">&#91;</span>63<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV5" class="mw-redirect" title="NV5">NV5</a>
</td>
<td>15,000,000
</td>
<td>1999
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>250&#160;nm
</td>
<td>90&#160;mm<sup>2</sup>
</td>
<td>167,000
</td>
<td><sup id="cite_ref-vintage3d_214-4" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV10" class="mw-redirect" title="NV10">NV10</a>
</td>
<td>17,000,000
</td>
<td>1999
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>220&#160;nm
</td>
<td>111&#160;mm<sup>2</sup>
</td>
<td>153,000
</td>
<td><sup id="cite_ref-224" class="reference"><a href="#cite_note-224"><span class="cite-bracket">&#91;</span>219<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-techspot_216-2" class="reference"><a href="#cite_note-techspot-216"><span class="cite-bracket">&#91;</span>211<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV11" class="mw-redirect" title="NV11">NV11</a>
</td>
<td>20,000,000
</td>
<td>2000
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>180&#160;nm
</td>
<td>65&#160;mm<sup>2</sup>
</td>
<td>308,000
</td>
<td><sup id="cite_ref-vintage3d_214-5" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV15" class="mw-redirect" title="NV15">NV15</a>
</td>
<td>25,000,000
</td>
<td>2000
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>180&#160;nm
</td>
<td>81&#160;mm<sup>2</sup>
</td>
<td>309,000
</td>
<td><sup id="cite_ref-vintage3d_214-6" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Voodoo_4" class="mw-redirect" title="Voodoo 4">Voodoo 4</a>
</td>
<td>14,000,000
</td>
<td>2000
</td>
<td>3dfx
</td>
<td>TSMC
</td>
<td>220&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-pcgamer_213-4" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-vintage3d_214-7" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Voodoo_5" title="Voodoo 5">Voodoo 5</a>
</td>
<td>28,000,000
</td>
<td>2000
</td>
<td>3dfx
</td>
<td>TSMC
</td>
<td>220&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-pcgamer_213-5" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-vintage3d_214-8" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_R100" class="mw-redirect" title="Radeon R100">R100</a>
</td>
<td>30,000,000
</td>
<td>2000
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>180&#160;nm
</td>
<td>97&#160;mm<sup>2</sup>
</td>
<td>309,000
</td>
<td><sup id="cite_ref-vintage3d_214-9" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GameCube_technical_specifications" title="GameCube technical specifications">Flipper</a>
</td>
<td>51,000,000
</td>
<td>2000
</td>
<td><a href="/wiki/ArtX" title="ArtX">ArtX</a>
</td>
<td>NEC
</td>
<td>180&#160;nm
</td>
<td>106&#160;mm<sup>2</sup>
</td>
<td>481,000
</td>
<td><sup id="cite_ref-pcper2005_69-2" class="reference"><a href="#cite_note-pcper2005-69"><span class="cite-bracket">&#91;</span>65<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-225" class="reference"><a href="#cite_note-225"><span class="cite-bracket">&#91;</span>220<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/PowerVR#Series3_(STMicro)" title="PowerVR">PowerVR3 KYRO</a>
</td>
<td>14,000,000
</td>
<td>2001
</td>
<td><a href="/wiki/Imagination_Technologies" title="Imagination Technologies">Imagination</a>
</td>
<td><a href="/wiki/STMicroelectronics" title="STMicroelectronics">ST</a>
</td>
<td>250&#160;nm
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-pcgamer_213-6" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-vintage3d_214-10" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/PowerVR#Series3_(STMicro)" title="PowerVR">PowerVR3 KYRO II</a>
</td>
<td>15,000,000
</td>
<td>2001
</td>
<td>Imagination
</td>
<td>ST
</td>
<td>180&#160;nm
</td></tr>
<tr>
<td><a href="/wiki/Xbox_technical_specifications" title="Xbox technical specifications">NV2A</a>
</td>
<td>60,000,000
</td>
<td>2001
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td><a href="/wiki/130_nanometer" class="mw-redirect" title="130 nanometer">150&#160;nm</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-pcgamer_213-7" class="reference"><a href="#cite_note-pcgamer-213"><span class="cite-bracket">&#91;</span>208<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-226" class="reference"><a href="#cite_note-226"><span class="cite-bracket">&#91;</span>221<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV20" class="mw-redirect" title="NV20">NV20</a>
</td>
<td>57,000,000
</td>
<td>2001
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>128&#160;mm<sup>2</sup>
</td>
<td>445,000
</td>
<td rowspan="16"><sup id="cite_ref-vintage3d_214-11" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/NV25" class="mw-redirect" title="NV25">NV25</a>
</td>
<td>63,000,000
</td>
<td>2002
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>142&#160;mm<sup>2</sup>
</td>
<td>444,000
</td></tr>
<tr>
<td><a href="/wiki/NV25" class="mw-redirect" title="NV25">NV28</a>
</td>
<td>36,000,000
</td>
<td>2002
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>101&#160;mm<sup>2</sup>
</td>
<td>356,000
</td></tr>
<tr>
<td><a href="/wiki/NV25" class="mw-redirect" title="NV25">NV17/18</a>
</td>
<td>29,000,000
</td>
<td>2002
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>65&#160;mm<sup>2</sup>
</td>
<td>446,000
</td></tr>
<tr>
<td><a href="/wiki/R200" class="mw-redirect" title="R200">R200</a>
</td>
<td>60,000,000
</td>
<td>2001
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>68&#160;mm<sup>2</sup>
</td>
<td>882,000
</td></tr>
<tr>
<td><a href="/wiki/R300" class="mw-redirect" title="R300">R300</a>
</td>
<td>107,000,000
</td>
<td>2002
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>218&#160;mm<sup>2</sup>
</td>
<td>490,800
</td></tr>
<tr>
<td>R360
</td>
<td>117,000,000
</td>
<td>2003
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>218&#160;mm<sup>2</sup>
</td>
<td>536,700
</td></tr>
<tr>
<td><a href="/wiki/GeForce_FX_series" title="GeForce FX series">NV34</a>
</td>
<td>45,000,000
</td>
<td>2003
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>150&#160;nm
</td>
<td>124&#160;mm<sup>2</sup>
</td>
<td>363,000
</td></tr>
<tr>
<td><a href="/wiki/GeForce_FX_series" title="GeForce FX series">NV34b</a>
</td>
<td>45,000,000
</td>
<td>2004
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>140&#160;nm
</td>
<td>91&#160;mm<sup>2</sup>
</td>
<td>495,000
</td></tr>
<tr>
<td><a href="/wiki/GeForce_FX_series" title="GeForce FX series">NV30</a>
</td>
<td>125,000,000
</td>
<td>2003
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td><a href="/wiki/130_nm" class="mw-redirect" title="130 nm">130&#160;nm</a>
</td>
<td>199&#160;mm<sup>2</sup>
</td>
<td>628,000
</td></tr>
<tr>
<td><a href="/wiki/GeForce_FX_series" title="GeForce FX series">NV31</a>
</td>
<td>80,000,000
</td>
<td>2003
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td><a href="/wiki/130_nm" class="mw-redirect" title="130 nm">130&#160;nm</a>
</td>
<td>121&#160;mm<sup>2</sup>
</td>
<td>661,000
</td></tr>
<tr>
<td><a href="/wiki/GeForce_FX_series" title="GeForce FX series">NV35/38</a>
</td>
<td>135,000,000
</td>
<td>2003
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td><a href="/wiki/130_nm" class="mw-redirect" title="130 nm">130&#160;nm</a>
</td>
<td>207&#160;mm<sup>2</sup>
</td>
<td>652,000
</td></tr>
<tr>
<td><a href="/wiki/GeForce_FX_series" title="GeForce FX series">NV36</a>
</td>
<td>82,000,000
</td>
<td>2003
</td>
<td>Nvidia
</td>
<td>IBM
</td>
<td><a href="/wiki/130_nm" class="mw-redirect" title="130 nm">130&#160;nm</a>
</td>
<td>133&#160;mm<sup>2</sup>
</td>
<td>617,000
</td></tr>
<tr>
<td>R480
</td>
<td>160,000,000
</td>
<td>2004
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>130&#160;nm
</td>
<td>297&#160;mm<sup>2</sup>
</td>
<td>538,700
</td></tr>
<tr>
<td><a href="/wiki/NV40" class="mw-redirect" title="NV40">NV40</a>
</td>
<td>222,000,000
</td>
<td>2004
</td>
<td>Nvidia
</td>
<td>IBM
</td>
<td>130&#160;nm
</td>
<td>305&#160;mm<sup>2</sup>
</td>
<td>727,900
</td></tr>
<tr>
<td><a href="/wiki/NV40" class="mw-redirect" title="NV40">NV44</a>
</td>
<td>75,000,000
</td>
<td>2004
</td>
<td>Nvidia
</td>
<td>IBM
</td>
<td>130&#160;nm
</td>
<td>110&#160;mm<sup>2</sup>
</td>
<td>681,800
</td></tr>
<tr>
<td><a href="/wiki/Curie_(microarchitecture)" title="Curie (microarchitecture)">NV41</a>
</td>
<td>222,000,000
</td>
<td>2005
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>110&#160;nm
</td>
<td>225&#160;mm<sup>2</sup>
</td>
<td>986,700
</td>
<td rowspan="4"><sup id="cite_ref-vintage3d_214-12" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Curie_(microarchitecture)" title="Curie (microarchitecture)">NV42</a>
</td>
<td>198,000,000
</td>
<td>2005
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>110&#160;nm
</td>
<td>222&#160;mm<sup>2</sup>
</td>
<td>891,900
</td></tr>
<tr>
<td><a href="/wiki/Curie_(microarchitecture)" title="Curie (microarchitecture)">NV43</a>
</td>
<td>146,000,000
</td>
<td>2005
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>110&#160;nm
</td>
<td>154&#160;mm<sup>2</sup>
</td>
<td>948,100
</td></tr>
<tr>
<td><a href="/wiki/GeForce_7_series" title="GeForce 7 series">G70</a>
</td>
<td>303,000,000
</td>
<td>2005
</td>
<td>Nvidia
</td>
<td>TSMC, <a href="/wiki/Chartered_Semiconductor_Manufacturing" title="Chartered Semiconductor Manufacturing">Chartered</a>
</td>
<td>110&#160;nm
</td>
<td>333&#160;mm<sup>2</sup>
</td>
<td>909,900
</td></tr>
<tr>
<td><a href="/wiki/Xenos_(graphics_chip)" title="Xenos (graphics chip)">Xenos</a>
</td>
<td>232,000,000
</td>
<td>2005
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td><a href="/wiki/90_nm" class="mw-redirect" title="90 nm">90&#160;nm</a>
</td>
<td>182&#160;mm<sup>2</sup>
</td>
<td>1,275,000
</td>
<td><sup id="cite_ref-227" class="reference"><a href="#cite_note-227"><span class="cite-bracket">&#91;</span>222<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-228" class="reference"><a href="#cite_note-228"><span class="cite-bracket">&#91;</span>223<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/RSX_Reality_Synthesizer" title="RSX Reality Synthesizer">RSX Reality Synthesizer</a>
</td>
<td>300,000,000
</td>
<td>2005
</td>
<td>Nvidia, Sony
</td>
<td><a href="/wiki/Sony" title="Sony">Sony</a>
</td>
<td>90&#160;nm
</td>
<td>186&#160;mm<sup>2</sup>
</td>
<td>1,613,000
</td>
<td><sup id="cite_ref-229" class="reference"><a href="#cite_note-229"><span class="cite-bracket">&#91;</span>224<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-shrink_plan_230-0" class="reference"><a href="#cite_note-shrink_plan-230"><span class="cite-bracket">&#91;</span>225<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/R520" class="mw-redirect" title="R520">R520</a>
</td>
<td>321,000,000
</td>
<td>2005
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>288&#160;mm<sup>2</sup>
</td>
<td>1,115,000
</td>
<td rowspan="12"><sup id="cite_ref-vintage3d_214-13" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/R520" class="mw-redirect" title="R520">RV530</a>
</td>
<td>157,000,000
</td>
<td>2005
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>150&#160;mm<sup>2</sup>
</td>
<td>1,047,000
</td></tr>
<tr>
<td><a href="/wiki/R520" class="mw-redirect" title="R520">RV515</a>
</td>
<td>107,000,000
</td>
<td>2005
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>100&#160;mm<sup>2</sup>
</td>
<td>1,070,000
</td></tr>
<tr>
<td><a href="/wiki/R580" class="mw-redirect" title="R580">R580</a>
</td>
<td>384,000,000
</td>
<td>2006
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>352&#160;mm<sup>2</sup>
</td>
<td>1,091,000
</td></tr>
<tr>
<td><a href="/wiki/Curie_(microarchitecture)" title="Curie (microarchitecture)">G71</a>
</td>
<td>278,000,000
</td>
<td>2006
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>196&#160;mm<sup>2</sup>
</td>
<td>1,418,000
</td></tr>
<tr>
<td><a href="/wiki/Curie_(microarchitecture)" title="Curie (microarchitecture)">G72</a>
</td>
<td>112,000,000
</td>
<td>2006
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>81&#160;mm<sup>2</sup>
</td>
<td>1,383,000
</td></tr>
<tr>
<td><a href="/wiki/Curie_(microarchitecture)" title="Curie (microarchitecture)">G73</a>
</td>
<td>177,000,000
</td>
<td>2006
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>125&#160;mm<sup>2</sup>
</td>
<td>1,416,000
</td></tr>
<tr>
<td><a href="/wiki/G80" class="mw-redirect" title="G80">G80</a>
</td>
<td>681,000,000
</td>
<td>2006
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>90&#160;nm
</td>
<td>480&#160;mm<sup>2</sup>
</td>
<td>1,419,000
</td></tr>
<tr>
<td>G86 Tesla
</td>
<td>210,000,000
</td>
<td>2007
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>80&#160;nm
</td>
<td>127&#160;mm<sup>2</sup>
</td>
<td>1,654,000
</td></tr>
<tr>
<td>G84 Tesla
</td>
<td>289,000,000
</td>
<td>2007
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>80&#160;nm
</td>
<td>169&#160;mm<sup>2</sup>
</td>
<td>1,710,000
</td></tr>
<tr>
<td><a href="/wiki/Radeon_R520" class="mw-redirect" title="Radeon R520">RV560</a>
</td>
<td>330,000,000
</td>
<td>2006
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>80&#160;nm
</td>
<td>230&#160;mm<sup>2</sup>
</td>
<td>1,435,000
</td></tr>
<tr>
<td><a href="/wiki/Radeon_R600" class="mw-redirect" title="Radeon R600">R600</a>
</td>
<td>700,000,000
</td>
<td>2007
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>80&#160;nm
</td>
<td>420&#160;mm<sup>2</sup>
</td>
<td>1,667,000
</td></tr>
<tr>
<td><a href="/wiki/Radeon_R600" class="mw-redirect" title="Radeon R600">RV610</a>
</td>
<td>180,000,000
</td>
<td>2007
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>65&#160;nm
</td>
<td>85&#160;mm<sup>2</sup>
</td>
<td>2,118,000
</td>
<td rowspan="7"><sup id="cite_ref-vintage3d_214-14" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_R600" class="mw-redirect" title="Radeon R600">RV630</a>
</td>
<td>390,000,000
</td>
<td>2007
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>65&#160;nm
</td>
<td>153&#160;mm<sup>2</sup>
</td>
<td>2,549,000
</td></tr>
<tr>
<td><a href="/wiki/G92" class="mw-redirect" title="G92">G92</a>
</td>
<td>754,000,000
</td>
<td>2007
</td>
<td>Nvidia
</td>
<td>TSMC, UMC
</td>
<td><a href="/wiki/65_nm" class="mw-redirect" title="65 nm">65&#160;nm</a>
</td>
<td>324&#160;mm<sup>2</sup>
</td>
<td>2,327,000
</td></tr>
<tr>
<td>G94 Tesla
</td>
<td>505,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>65&#160;nm
</td>
<td>240&#160;mm<sup>2</sup>
</td>
<td>2,104,000
</td></tr>
<tr>
<td>G96 Tesla
</td>
<td>314,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>65&#160;nm
</td>
<td>144&#160;mm<sup>2</sup>
</td>
<td>2,181,000
</td></tr>
<tr>
<td>G98 Tesla
</td>
<td>210,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>65&#160;nm
</td>
<td>86&#160;mm<sup>2</sup>
</td>
<td>2,442,000
</td></tr>
<tr>
<td><a href="/wiki/GeForce_200_series" title="GeForce 200 series">GT200</a><sup id="cite_ref-231" class="reference"><a href="#cite_note-231"><span class="cite-bracket">&#91;</span>226<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1,400,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>65&#160;nm
</td>
<td>576&#160;mm<sup>2</sup>
</td>
<td>2,431,000
</td></tr>
<tr>
<td>RV620
</td>
<td>181,000,000
</td>
<td>2008
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>55&#160;nm
</td>
<td>67&#160;mm<sup>2</sup>
</td>
<td>2,701,000
</td>
<td rowspan="6"><sup id="cite_ref-vintage3d_214-15" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>RV635
</td>
<td>378,000,000
</td>
<td>2008
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>55&#160;nm
</td>
<td>135&#160;mm<sup>2</sup>
</td>
<td>2,800,000
</td></tr>
<tr>
<td>RV710
</td>
<td>242,000,000
</td>
<td>2008
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>55&#160;nm
</td>
<td>73&#160;mm<sup>2</sup>
</td>
<td>3,315,000
</td></tr>
<tr>
<td>RV730
</td>
<td>514,000,000
</td>
<td>2008
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>55&#160;nm
</td>
<td>146&#160;mm<sup>2</sup>
</td>
<td>3,521,000
</td></tr>
<tr>
<td>RV670
</td>
<td>666,000,000
</td>
<td>2008
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>55&#160;nm
</td>
<td>192&#160;mm<sup>2</sup>
</td>
<td>3,469,000
</td></tr>
<tr>
<td>RV770
</td>
<td>956,000,000
</td>
<td>2008
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>55&#160;nm
</td>
<td>256&#160;mm<sup>2</sup>
</td>
<td>3,734,000
</td></tr>
<tr>
<td><a href="/wiki/Radeon_R700" class="mw-redirect" title="Radeon R700">RV790</a>
</td>
<td>959,000,000
</td>
<td>2008
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>55&#160;nm
</td>
<td>282&#160;mm<sup>2</sup>
</td>
<td>3,401,000
</td>
<td><sup id="cite_ref-232" class="reference"><a href="#cite_note-232"><span class="cite-bracket">&#91;</span>227<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-vintage3d_214-16" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>G92b Tesla
</td>
<td>754,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC, UMC
</td>
<td>55&#160;nm
</td>
<td>260&#160;mm<sup>2</sup>
</td>
<td>2,900,000
</td>
<td rowspan="4"><sup id="cite_ref-vintage3d_214-17" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>G94b Tesla
</td>
<td>505,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC, UMC
</td>
<td>55&#160;nm
</td>
<td>196&#160;mm<sup>2</sup>
</td>
<td>2,577,000
</td></tr>
<tr>
<td>G96b Tesla
</td>
<td>314,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC, UMC
</td>
<td>55&#160;nm
</td>
<td>121&#160;mm<sup>2</sup>
</td>
<td>2,595,000
</td></tr>
<tr>
<td>GT200b Tesla
</td>
<td>1,400,000,000
</td>
<td>2008
</td>
<td>Nvidia
</td>
<td>TSMC, UMC
</td>
<td>55&#160;nm
</td>
<td>470&#160;mm<sup>2</sup>
</td>
<td>2,979,000
</td></tr>
<tr>
<td>GT218 Tesla
</td>
<td>260,000,000
</td>
<td>2009
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td><a href="/w/index.php?title=40_nm&amp;action=edit&amp;redlink=1" class="new" title="40 nm (page does not exist)">40&#160;nm</a>
</td>
<td>57&#160;mm<sup>2</sup>
</td>
<td>4,561,000
</td>
<td rowspan="5"><sup id="cite_ref-vintage3d_214-18" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GT216 Tesla
</td>
<td>486,000,000
</td>
<td>2009
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>100&#160;mm<sup>2</sup>
</td>
<td>4,860,000
</td></tr>
<tr>
<td>GT215 Tesla
</td>
<td>727,000,000
</td>
<td>2009
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>144&#160;mm<sup>2</sup>
</td>
<td>5,049,000
</td></tr>
<tr>
<td>RV740
</td>
<td>826,000,000
</td>
<td>2009
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>137&#160;mm<sup>2</sup>
</td>
<td>6,029,000
</td></tr>
<tr>
<td><a href="/wiki/Evergreen_(GPU_family)" class="mw-redirect" title="Evergreen (GPU family)">Cypress RV870</a>
</td>
<td>2,154,000,000
</td>
<td>2009
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>334&#160;mm<sup>2</sup>
</td>
<td>6,449,000
</td></tr>
<tr>
<td>Juniper RV840
</td>
<td>1,040,000,000
</td>
<td>2009
</td>
<td>ATI
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>166&#160;mm<sup>2</sup>
</td>
<td>6,265,000
</td>
<td>
</td></tr>
<tr>
<td>Redwood RV830
</td>
<td>627,000,000
</td>
<td>2010
</td>
<td>AMD (ATI)
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>104&#160;mm<sup>2</sup>
</td>
<td>6,029,000
</td>
<td rowspan="6"><sup id="cite_ref-vintage3d_214-19" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Cedar RV810
</td>
<td>292,000,000
</td>
<td>2010
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>59&#160;mm<sup>2</sup>
</td>
<td>4,949,000
</td></tr>
<tr>
<td><a href="/wiki/Northern_Islands_(GPU_family)" class="mw-redirect" title="Northern Islands (GPU family)">Cayman RV970</a>
</td>
<td>2,640,000,000
</td>
<td>2010
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>389&#160;mm<sup>2</sup>
</td>
<td>6,789,000
</td></tr>
<tr>
<td>Barts RV940
</td>
<td>1,700,000,000
</td>
<td>2010
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>255&#160;mm<sup>2</sup>
</td>
<td>6,667,000
</td></tr>
<tr>
<td>Turks RV930
</td>
<td>716,000,000
</td>
<td>2011
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>118&#160;mm<sup>2</sup>
</td>
<td>6,068,000
</td></tr>
<tr>
<td>Caicos RV910
</td>
<td>370,000,000
</td>
<td>2011
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>67&#160;mm<sup>2</sup>
</td>
<td>5,522,000
</td></tr>
<tr>
<td>GF100 Fermi
</td>
<td>3,200,000,000
</td>
<td>2010
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>526&#160;mm<sup>2</sup>
</td>
<td>6,084,000
</td>
<td><sup id="cite_ref-autogenerated1_233-0" class="reference"><a href="#cite_note-autogenerated1-233"><span class="cite-bracket">&#91;</span>228<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GF110 Fermi
</td>
<td>3,000,000,000
</td>
<td>2010
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>520&#160;mm<sup>2</sup>
</td>
<td>5,769,000
</td>
<td><sup id="cite_ref-autogenerated1_233-1" class="reference"><a href="#cite_note-autogenerated1-233"><span class="cite-bracket">&#91;</span>228<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GF104 Fermi
</td>
<td>1,950,000,000
</td>
<td>2011
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>332&#160;mm<sup>2</sup>
</td>
<td>5,873,000
</td>
<td><sup id="cite_ref-vintage3d_214-20" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_400_series" title="GeForce 400 series">GF106</a> Fermi
</td>
<td>1,170,000,000
</td>
<td>2010
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>238&#160;mm<sup>2</sup>
</td>
<td>4,916,000
</td>
<td><sup id="cite_ref-vintage3d_214-21" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GF108 Fermi
</td>
<td>585,000,000
</td>
<td>2011
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>116&#160;mm<sup>2</sup>
</td>
<td>5,043,000
</td>
<td><sup id="cite_ref-vintage3d_214-22" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GF119 Fermi
</td>
<td>292,000,000
</td>
<td>2011
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>79&#160;mm<sup>2</sup>
</td>
<td>3,696,000
</td>
<td><sup id="cite_ref-vintage3d_214-23" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Southern_Islands_(GPU_family)" class="mw-redirect" title="Southern Islands (GPU family)">Tahiti GCN1</a>
</td>
<td>4,312,711,873
</td>
<td>2011
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td><a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">28&#160;nm</a>
</td>
<td>365&#160;mm<sup>2</sup>
</td>
<td>11,820,000
</td>
<td><sup id="cite_ref-234" class="reference"><a href="#cite_note-234"><span class="cite-bracket">&#91;</span>229<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_HD_7000_series" title="Radeon HD 7000 series">Cape Verde GCN1</a>
</td>
<td>1,500,000,000
</td>
<td>2012
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>123&#160;mm<sup>2</sup>
</td>
<td>12,200,000
</td>
<td><sup id="cite_ref-vintage3d_214-24" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_HD_7000_series" title="Radeon HD 7000 series">Pitcairn GCN1</a>
</td>
<td>2,800,000,000
</td>
<td>2012
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>212&#160;mm<sup>2</sup>
</td>
<td>13,210,000
</td>
<td><sup id="cite_ref-vintage3d_214-25" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Nvidia_Tesla" title="Nvidia Tesla">GK110 Kepler</a>
</td>
<td>7,080,000,000
</td>
<td>2012
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>561&#160;mm<sup>2</sup>
</td>
<td>12,620,000
</td>
<td><sup id="cite_ref-NK_1_235-0" class="reference"><a href="#cite_note-NK_1-235"><span class="cite-bracket">&#91;</span>230<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-236" class="reference"><a href="#cite_note-236"><span class="cite-bracket">&#91;</span>231<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_600_series" title="GeForce 600 series">GK104 Kepler</a>
</td>
<td>3,540,000,000
</td>
<td>2012
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>294&#160;mm<sup>2</sup>
</td>
<td>12,040,000
</td>
<td><sup id="cite_ref-237" class="reference"><a href="#cite_note-237"><span class="cite-bracket">&#91;</span>232<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GK106 Kepler
</td>
<td>2,540,000,000
</td>
<td>2012
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>221&#160;mm<sup>2</sup>
</td>
<td>11,490,000
</td>
<td><sup id="cite_ref-vintage3d_214-26" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GK107 Kepler
</td>
<td>1,270,000,000
</td>
<td>2012
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>118&#160;mm<sup>2</sup>
</td>
<td>10,760,000
</td>
<td><sup id="cite_ref-vintage3d_214-27" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>GK208 Kepler
</td>
<td>1,020,000,000
</td>
<td>2013
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>79&#160;mm<sup>2</sup>
</td>
<td>12,910,000
</td>
<td><sup id="cite_ref-vintage3d_214-28" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Graphics_Core_Next" title="Graphics Core Next">Oland GCN1</a>
</td>
<td>1,040,000,000
</td>
<td>2013
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>90&#160;mm<sup>2</sup>
</td>
<td>11,560,000
</td>
<td rowspan="2"><sup id="cite_ref-vintage3d_214-29" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Graphics_Core_Next" title="Graphics Core Next">Bonaire GCN2</a>
</td>
<td>2,080,000,000
</td>
<td>2013
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>160&#160;mm<sup>2</sup>
</td>
<td>13,000,000
</td></tr>
<tr>
<td><a href="/wiki/List_of_AMD_graphics_processing_units#Console_GPUs" title="List of AMD graphics processing units">Durango</a> (<a href="/wiki/Xbox_One" title="Xbox One">Xbox One</a>)
</td>
<td>4,800,000,000
</td>
<td>2013
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>375&#160;mm<sup>2</sup>
</td>
<td>12,800,000
</td>
<td><sup id="cite_ref-Xbox-Transistors_238-0" class="reference"><a href="#cite_note-Xbox-Transistors-238"><span class="cite-bracket">&#91;</span>233<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-239" class="reference"><a href="#cite_note-239"><span class="cite-bracket">&#91;</span>234<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/List_of_AMD_graphics_processing_units#Console_GPUs" title="List of AMD graphics processing units">Liverpool</a> (<a href="/wiki/PlayStation_4" title="PlayStation 4">PlayStation 4</a>)
</td>
<td><i><b>?</b></i>
</td>
<td>2013
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>348&#160;mm<sup>2</sup>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-240" class="reference"><a href="#cite_note-240"><span class="cite-bracket">&#91;</span>235<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/AMD_Radeon_Rx_200_series" class="mw-redirect" title="AMD Radeon Rx 200 series">Hawaii GCN2</a>
</td>
<td>6,300,000,000
</td>
<td>2013
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>438&#160;mm<sup>2</sup>
</td>
<td>14,380,000
</td>
<td rowspan="7"><sup id="cite_ref-vintage3d_214-30" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_GTX_Titan_X" class="mw-redirect" title="GeForce GTX Titan X">GM200 Maxwell</a>
</td>
<td>8,000,000,000
</td>
<td>2015
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>601&#160;mm<sup>2</sup>
</td>
<td>13,310,000
</td></tr>
<tr>
<td><a href="/wiki/GeForce_900_series" class="mw-redirect" title="GeForce 900 series">GM204 Maxwell</a>
</td>
<td>5,200,000,000
</td>
<td>2014
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>398&#160;mm<sup>2</sup>
</td>
<td>13,070,000
</td></tr>
<tr>
<td><a href="/wiki/Maxwell_(microarchitecture)" title="Maxwell (microarchitecture)">GM206 Maxwell</a>
</td>
<td>2,940,000,000
</td>
<td>2014
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>228&#160;mm<sup>2</sup>
</td>
<td>12,890,000
</td></tr>
<tr>
<td>GM107 <a href="/wiki/Maxwell_(microarchitecture)" title="Maxwell (microarchitecture)">Maxwell</a>
</td>
<td>1,870,000,000
</td>
<td>2014
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>148&#160;mm<sup>2</sup>
</td>
<td>12,640,000
</td></tr>
<tr>
<td><a href="/wiki/Graphics_Core_Next" title="Graphics Core Next">Tonga GCN3</a>
</td>
<td>5,000,000,000
</td>
<td>2014
</td>
<td>AMD
</td>
<td>TSMC, <a href="/wiki/GlobalFoundries" title="GlobalFoundries">GlobalFoundries</a>
</td>
<td>28&#160;nm
</td>
<td>366&#160;mm<sup>2</sup>
</td>
<td>13,660,000
</td></tr>
<tr>
<td><a href="/wiki/Graphics_Core_Next" title="Graphics Core Next">Fiji GCN3</a>
</td>
<td>8,900,000,000
</td>
<td>2015
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>596&#160;mm<sup>2</sup>
</td>
<td>14,930,000
</td></tr>
<tr>
<td>Durango 2 (<a href="/wiki/Xbox_One#Xbox_One_S" title="Xbox One">Xbox One S</a>)
</td>
<td>5,000,000,000
</td>
<td>2016
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>16&#160;nm
</td>
<td>240&#160;mm<sup>2</sup>
</td>
<td>20,830,000
</td>
<td><sup id="cite_ref-241" class="reference"><a href="#cite_note-241"><span class="cite-bracket">&#91;</span>236<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/List_of_AMD_graphics_processing_units#Console_GPUs" title="List of AMD graphics processing units">Neo</a> (<a href="/wiki/PlayStation_4#PlayStation_4_Pro" title="PlayStation 4">PlayStation 4 Pro</a>)
</td>
<td>5,700,000,000
</td>
<td>2016
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>16&#160;nm
</td>
<td>325&#160;mm<sup>2</sup>
</td>
<td>17,540,000
</td>
<td><sup id="cite_ref-242" class="reference"><a href="#cite_note-242"><span class="cite-bracket">&#91;</span>237<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Ellesmere/<a href="/wiki/AMD_Radeon_400_series#Polaris" class="mw-redirect" title="AMD Radeon 400 series">Polaris&#160;10&#160;GCN4</a>
</td>
<td>5,700,000,000
</td>
<td>2016
</td>
<td>AMD
</td>
<td>Samsung, GlobalFoundries
</td>
<td>14&#160;nm
</td>
<td>232&#160;mm<sup>2</sup>
</td>
<td>24,570,000
</td>
<td><sup id="cite_ref-243" class="reference"><a href="#cite_note-243"><span class="cite-bracket">&#91;</span>238<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Baffin/<a href="/wiki/AMD_Radeon_400_series#Polaris" class="mw-redirect" title="AMD Radeon 400 series">Polaris 11 GCN4</a>
</td>
<td>3,000,000,000
</td>
<td>2016
</td>
<td>AMD
</td>
<td><a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>, GlobalFoundries
</td>
<td><a href="/wiki/14_nm" class="mw-redirect" title="14 nm">14&#160;nm</a>
</td>
<td>123&#160;mm<sup>2</sup>
</td>
<td>24,390,000
</td>
<td><sup id="cite_ref-vintage3d_214-31" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-gf-samsung_244-0" class="reference"><a href="#cite_note-gf-samsung-244"><span class="cite-bracket">&#91;</span>239<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Lexa/<a href="/wiki/Radeon_RX_500_series" class="mw-redirect" title="Radeon RX 500 series">Polaris 12 GCN4</a>
</td>
<td>2,200,000,000
</td>
<td>2017
</td>
<td>AMD
</td>
<td>Samsung, GlobalFoundries
</td>
<td>14&#160;nm
</td>
<td>101&#160;mm<sup>2</sup>
</td>
<td>21,780,000
</td>
<td><sup id="cite_ref-vintage3d_214-32" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-gf-samsung_244-1" class="reference"><a href="#cite_note-gf-samsung-244"><span class="cite-bracket">&#91;</span>239<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Nvidia_Tesla" title="Nvidia Tesla">GP100 Pascal</a>
</td>
<td>15,300,000,000
</td>
<td>2016
</td>
<td>Nvidia
</td>
<td>TSMC, Samsung
</td>
<td>16&#160;nm
</td>
<td>610&#160;mm<sup>2</sup>
</td>
<td>25,080,000
</td>
<td><sup id="cite_ref-245" class="reference"><a href="#cite_note-245"><span class="cite-bracket">&#91;</span>240<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-pascal_tpu_246-0" class="reference"><a href="#cite_note-pascal_tpu-246"><span class="cite-bracket">&#91;</span>241<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_10_series#GeForce_10_(10xx)_series" class="mw-redirect" title="GeForce 10 series">GP102 Pascal</a>
</td>
<td>11,800,000,000
</td>
<td>2016
</td>
<td>Nvidia
</td>
<td>TSMC, Samsung
</td>
<td>16&#160;nm
</td>
<td>471&#160;mm<sup>2</sup>
</td>
<td>25,050,000
</td>
<td><sup id="cite_ref-vintage3d_214-33" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-pascal_tpu_246-1" class="reference"><a href="#cite_note-pascal_tpu-246"><span class="cite-bracket">&#91;</span>241<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_10_series#GeForce_10_(10xx)_series" class="mw-redirect" title="GeForce 10 series">GP104 Pascal</a>
</td>
<td>7,200,000,000
</td>
<td>2016
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>16&#160;nm
</td>
<td>314&#160;mm<sup>2</sup>
</td>
<td>22,930,000
</td>
<td><sup id="cite_ref-vintage3d_214-34" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-pascal_tpu_246-2" class="reference"><a href="#cite_note-pascal_tpu-246"><span class="cite-bracket">&#91;</span>241<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_10_series#GeForce_10_(10xx)_series" class="mw-redirect" title="GeForce 10 series">GP106 Pascal</a>
</td>
<td>4,400,000,000
</td>
<td>2016
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>16&#160;nm
</td>
<td>200&#160;mm<sup>2</sup>
</td>
<td>22,000,000
</td>
<td><sup id="cite_ref-vintage3d_214-35" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-pascal_tpu_246-3" class="reference"><a href="#cite_note-pascal_tpu-246"><span class="cite-bracket">&#91;</span>241<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_10_series#GeForce_10_(10xx)_series" class="mw-redirect" title="GeForce 10 series">GP107 Pascal</a>
</td>
<td>3,300,000,000
</td>
<td>2016
</td>
<td>Nvidia
</td>
<td>Samsung
</td>
<td>14&#160;nm
</td>
<td>132&#160;mm<sup>2</sup>
</td>
<td>25,000,000
</td>
<td><sup id="cite_ref-vintage3d_214-36" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-pascal_tpu_246-4" class="reference"><a href="#cite_note-pascal_tpu-246"><span class="cite-bracket">&#91;</span>241<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_10_series#GeForce_10_(10xx)_series" class="mw-redirect" title="GeForce 10 series">GP108 Pascal</a>
</td>
<td>1,850,000,000
</td>
<td>2017
</td>
<td>Nvidia
</td>
<td><a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>
</td>
<td>14&#160;nm
</td>
<td>74&#160;mm<sup>2</sup>
</td>
<td>25,000,000
</td>
<td><sup id="cite_ref-vintage3d_214-37" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-pascal_tpu_246-5" class="reference"><a href="#cite_note-pascal_tpu-246"><span class="cite-bracket">&#91;</span>241<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/List_of_AMD_graphics_processing_units#Console_GPUs" title="List of AMD graphics processing units">Scorpio</a> (<a href="/wiki/Xbox_One#Xbox_One_X" title="Xbox One">Xbox One X</a>)
</td>
<td>6,600,000,000
</td>
<td>2017
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>16&#160;nm
</td>
<td>367&#160;mm<sup>2</sup>
</td>
<td>17,980,000
</td>
<td><sup id="cite_ref-Xbox-Transistors_238-1" class="reference"><a href="#cite_note-Xbox-Transistors-238"><span class="cite-bracket">&#91;</span>233<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-247" class="reference"><a href="#cite_note-247"><span class="cite-bracket">&#91;</span>242<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/AMD_RX_Vega_series" class="mw-redirect" title="AMD RX Vega series">Vega 10 GCN5</a>
</td>
<td>12,500,000,000
</td>
<td>2017
</td>
<td>AMD
</td>
<td>Samsung, GlobalFoundries
</td>
<td>14&#160;nm
</td>
<td>484&#160;mm<sup>2</sup>
</td>
<td>25,830,000
</td>
<td><sup id="cite_ref-248" class="reference"><a href="#cite_note-248"><span class="cite-bracket">&#91;</span>243<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Nvidia_Tesla" title="Nvidia Tesla">GV100</a> <a href="/wiki/Volta_(microarchitecture)" title="Volta (microarchitecture)">Volta</a>
</td>
<td>21,100,000,000
</td>
<td>2017
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td><a href="/w/index.php?title=12_nm&amp;action=edit&amp;redlink=1" class="new" title="12 nm (page does not exist)">12&#160;nm</a>
</td>
<td>815&#160;mm<sup>2</sup>
</td>
<td>25,890,000
</td>
<td><sup id="cite_ref-volta_249-0" class="reference"><a href="#cite_note-volta-249"><span class="cite-bracket">&#91;</span>244<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_20_series#Chipset_table" class="mw-redirect" title="GeForce 20 series">TU102 Turing</a>
</td>
<td>18,600,000,000
</td>
<td>2018
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>12&#160;nm
</td>
<td>754&#160;mm<sup>2</sup>
</td>
<td>24,670,000
</td>
<td><sup id="cite_ref-250" class="reference"><a href="#cite_note-250"><span class="cite-bracket">&#91;</span>245<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_20_series#Chipset_table" class="mw-redirect" title="GeForce 20 series">TU104 Turing</a>
</td>
<td>13,600,000,000
</td>
<td>2018
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>12&#160;nm
</td>
<td>545&#160;mm<sup>2</sup>
</td>
<td>24,950,000
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_20_series#Chipset_table" class="mw-redirect" title="GeForce 20 series">TU106 Turing</a>
</td>
<td>10,800,000,000
</td>
<td>2018
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>12&#160;nm
</td>
<td>445&#160;mm<sup>2</sup>
</td>
<td>24,270,000
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_16_series#Products" class="mw-redirect" title="GeForce 16 series">TU116 Turing</a>
</td>
<td>6,600,000,000
</td>
<td>2019
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>12&#160;nm
</td>
<td>284&#160;mm<sup>2</sup>
</td>
<td>23,240,000
</td>
<td><sup id="cite_ref-251" class="reference"><a href="#cite_note-251"><span class="cite-bracket">&#91;</span>246<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_16_series#Products" class="mw-redirect" title="GeForce 16 series">TU117 Turing</a>
</td>
<td>4,700,000,000
</td>
<td>2019
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>12&#160;nm
</td>
<td>200&#160;mm<sup>2</sup>
</td>
<td>23,500,000
</td>
<td><sup id="cite_ref-252" class="reference"><a href="#cite_note-252"><span class="cite-bracket">&#91;</span>247<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/AMD_RX_Vega_series" class="mw-redirect" title="AMD RX Vega series">Vega 20 GCN5</a>
</td>
<td>13,230,000,000
</td>
<td>2018
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td><a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7&#160;nm</a>
</td>
<td>331&#160;mm<sup>2</sup>
</td>
<td>39,970,000
</td>
<td><sup id="cite_ref-vintage3d_214-38" class="reference"><a href="#cite_note-vintage3d-214"><span class="cite-bracket">&#91;</span>209<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_5000_series#Desktop" title="Radeon RX 5000 series">Navi 10 RDNA</a>
</td>
<td>10,300,000,000
</td>
<td>2019
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td>251&#160;mm<sup>2</sup>
</td>
<td>41,040,000
</td>
<td><sup id="cite_ref-253" class="reference"><a href="#cite_note-253"><span class="cite-bracket">&#91;</span>248<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_Pro#Radeon_Pro_5000M_series_(for_Apple_MacBook_Pro)" title="Radeon Pro">Navi 12 RDNA</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2020
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_5000_series#Desktop" title="Radeon RX 5000 series">Navi 14 RDNA</a>
</td>
<td>6,400,000,000
</td>
<td>2019
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td>158&#160;mm<sup>2</sup>
</td>
<td>40,510,000
</td>
<td><sup id="cite_ref-254" class="reference"><a href="#cite_note-254"><span class="cite-bracket">&#91;</span>249<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/AMD_Instinct" title="AMD Instinct">Arcturus CDNA</a>
</td>
<td>25,600,000,000
</td>
<td>2020
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td>750&#160;mm<sup>2</sup>
</td>
<td>34,100,000
</td>
<td><sup id="cite_ref-255" class="reference"><a href="#cite_note-255"><span class="cite-bracket">&#91;</span>250<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Ampere_(microarchitecture)" title="Ampere (microarchitecture)">GA100 Ampere</a>
</td>
<td>54,200,000,000
</td>
<td>2020
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td>826&#160;mm<sup>2</sup>
</td>
<td>65,620,000
</td>
<td><sup id="cite_ref-ga100_256-0" class="reference"><a href="#cite_note-ga100-256"><span class="cite-bracket">&#91;</span>251<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-257" class="reference"><a href="#cite_note-257"><span class="cite-bracket">&#91;</span>252<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_30_series" class="mw-redirect" title="GeForce 30 series">GA102 Ampere</a>
</td>
<td>28,300,000,000
</td>
<td>2020
</td>
<td>Nvidia
</td>
<td>Samsung
</td>
<td>8&#160;nm
</td>
<td>628&#160;mm<sup>2</sup>
</td>
<td>45,035,000
</td>
<td><sup id="cite_ref-258" class="reference"><a href="#cite_note-258"><span class="cite-bracket">&#91;</span>253<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-259" class="reference"><a href="#cite_note-259"><span class="cite-bracket">&#91;</span>254<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_30_series" class="mw-redirect" title="GeForce 30 series">GA103 Ampere</a>
</td>
<td>22,000,000,000
</td>
<td>2022
</td>
<td>Nvidia
</td>
<td>Samsung
</td>
<td>8&#160;nm
</td>
<td>496&#160;mm<sup>2</sup>
</td>
<td>44,400,000
</td>
<td><sup id="cite_ref-260" class="reference"><a href="#cite_note-260"><span class="cite-bracket">&#91;</span>255<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_30_series" class="mw-redirect" title="GeForce 30 series">GA104 Ampere</a>
</td>
<td>17,400,000,000
</td>
<td>2020
</td>
<td>Nvidia
</td>
<td>Samsung
</td>
<td>8&#160;nm
</td>
<td>392&#160;mm<sup>2</sup>
</td>
<td>44,390,000
</td>
<td><sup id="cite_ref-261" class="reference"><a href="#cite_note-261"><span class="cite-bracket">&#91;</span>256<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_30_series" class="mw-redirect" title="GeForce 30 series">GA106 Ampere</a>
</td>
<td>12,000,000,000
</td>
<td>2021
</td>
<td>Nvidia
</td>
<td>Samsung
</td>
<td>8&#160;nm
</td>
<td>276&#160;mm<sup>2</sup>
</td>
<td>43,480,000
</td>
<td><sup id="cite_ref-262" class="reference"><a href="#cite_note-262"><span class="cite-bracket">&#91;</span>257<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_30_series" class="mw-redirect" title="GeForce 30 series">GA107 Ampere</a>
</td>
<td>8,700,000,000
</td>
<td>2021
</td>
<td>Nvidia
</td>
<td>Samsung
</td>
<td>8&#160;nm
</td>
<td>200&#160;mm<sup>2</sup>
</td>
<td>43,500,000
</td>
<td><sup id="cite_ref-263" class="reference"><a href="#cite_note-263"><span class="cite-bracket">&#91;</span>258<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_6000_series" title="Radeon RX 6000 series">Navi 21 RDNA2</a>
</td>
<td>26,800,000,000
</td>
<td>2020
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td>520&#160;mm<sup>2</sup>
</td>
<td>51,540,000
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_6000_series" title="Radeon RX 6000 series">Navi 22 RDNA2</a>
</td>
<td>17,200,000,000
</td>
<td>2021
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td>335&#160;mm<sup>2</sup>
</td>
<td>51,340,000
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_6000_series" title="Radeon RX 6000 series">Navi 23 RDNA2</a>
</td>
<td>11,060,000,000
</td>
<td>2021
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>7&#160;nm
</td>
<td>237&#160;mm<sup>2</sup>
</td>
<td>46,670,000
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_6000_series" title="Radeon RX 6000 series">Navi 24 RDNA2</a>
</td>
<td>5,400,000,000
</td>
<td>2022
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>6&#160;nm
</td>
<td>107&#160;mm<sup>2</sup>
</td>
<td>50,470,000
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/AMD_Instinct" title="AMD Instinct">Aldebaran CDNA2</a>
</td>
<td>58,200,000,000 (<a href="/wiki/Multi-chip_module" title="Multi-chip module">MCM</a>)
</td>
<td>2021
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>6&#160;nm
</td>
<td>1448&#8211;1474&#160;mm<sup>2</sup><sup id="cite_ref-264" class="reference"><a href="#cite_note-264"><span class="cite-bracket">&#91;</span>259<span class="cite-bracket">&#93;</span></a></sup><br />1480&#160;mm<sup>2</sup><sup id="cite_ref-265" class="reference"><a href="#cite_note-265"><span class="cite-bracket">&#91;</span>260<span class="cite-bracket">&#93;</span></a></sup><br />1490&#8211;1580&#160;mm<sup>2</sup><sup id="cite_ref-266" class="reference"><a href="#cite_note-266"><span class="cite-bracket">&#91;</span>261<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>39,500,000&#8211;40,200,000<br />39,200,000<br />36,800,000&#8211;39,100,000
</td>
<td><sup id="cite_ref-267" class="reference"><a href="#cite_note-267"><span class="cite-bracket">&#91;</span>262<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Hopper_(microarchitecture)" title="Hopper (microarchitecture)">GH100 Hopper</a>
</td>
<td>80,000,000,000
</td>
<td>2022
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">4&#160;nm</a>
</td>
<td>814&#160;mm<sup>2</sup>
</td>
<td>98,280,000
</td>
<td><sup id="cite_ref-268" class="reference"><a href="#cite_note-268"><span class="cite-bracket">&#91;</span>263<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_40_series" class="mw-redirect" title="GeForce 40 series">AD102 Ada Lovelace</a>
</td>
<td>76,300,000,000
</td>
<td>2022
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>4&#160;nm
</td>
<td>608.4&#160;mm<sup>2</sup>
</td>
<td>125,411,000
</td>
<td><sup id="cite_ref-269" class="reference"><a href="#cite_note-269"><span class="cite-bracket">&#91;</span>264<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_40_series" class="mw-redirect" title="GeForce 40 series">AD103 Ada Lovelace</a>
</td>
<td>45,900,000,000
</td>
<td>2022
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>4&#160;nm
</td>
<td>378.6&#160;mm<sup>2</sup>
</td>
<td>121,240,000
</td>
<td><sup id="cite_ref-ada103_270-0" class="reference"><a href="#cite_note-ada103-270"><span class="cite-bracket">&#91;</span>265<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_40_series" class="mw-redirect" title="GeForce 40 series">AD104 Ada Lovelace</a>
</td>
<td>35,800,000,000
</td>
<td>2022
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>4&#160;nm
</td>
<td>294.5&#160;mm<sup>2</sup>
</td>
<td>121,560,000
</td>
<td><sup id="cite_ref-ada103_270-1" class="reference"><a href="#cite_note-ada103-270"><span class="cite-bracket">&#91;</span>265<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_40_series" class="mw-redirect" title="GeForce 40 series">AD106 Ada Lovelace</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2023
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>4&#160;nm
</td>
<td>190&#160;mm<sup>2</sup>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-ad106_271-0" class="reference"><a href="#cite_note-ad106-271"><span class="cite-bracket">&#91;</span>266<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-272" class="reference"><a href="#cite_note-272"><span class="cite-bracket">&#91;</span>267<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/GeForce_40_series" class="mw-redirect" title="GeForce 40 series">AD107 Ada Lovelace</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2023
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>4&#160;nm
</td>
<td>146&#160;mm<sup>2</sup>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-ad106_271-1" class="reference"><a href="#cite_note-ad106-271"><span class="cite-bracket">&#91;</span>266<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-273" class="reference"><a href="#cite_note-273"><span class="cite-bracket">&#91;</span>268<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_7000_series" title="Radeon RX 7000 series">Navi 31 RDNA3</a>
</td>
<td>57,700,000,000&#160;(MCM)<br />45,400,000,000&#160;(GCD)<br />6×2,050,000,000&#160;(MCD)
</td>
<td>2022
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>5&#160;nm&#160;(GCD)<br />6&#160;nm&#160;(MCD)
</td>
<td>531&#160;mm<sup>2</sup>&#160;(MCM)<br />306&#160;mm<sup>2</sup>&#160;(GCD)<br />6×37.5&#160;mm<sup>2</sup>&#160;(MCD)
</td>
<td>109,200,000&#160;(MCM)<br />132,400,000&#160;(GCD)<br />54,640,000&#160;(MCD)
</td>
<td><sup id="cite_ref-274" class="reference"><a href="#cite_note-274"><span class="cite-bracket">&#91;</span>269<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-275" class="reference"><a href="#cite_note-275"><span class="cite-bracket">&#91;</span>270<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-276" class="reference"><a href="#cite_note-276"><span class="cite-bracket">&#91;</span>271<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_7000_series" title="Radeon RX 7000 series">Navi 32 RDNA3</a>
</td>
<td>28,100,000,000&#160;(MCM)
</td>
<td>2023
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>5&#160;nm&#160;(GCD)<br />6&#160;nm&#160;(MCD)
</td>
<td>350&#160;mm<sup>2</sup>&#160;(MCM)<br />200&#160;mm<sup>2</sup>&#160;(GCD)<br />4×37.5&#160;mm<sup>2</sup>&#160;(MCD)
</td>
<td>80,200,000&#160;(MCM)
</td>
<td><sup id="cite_ref-277" class="reference"><a href="#cite_note-277"><span class="cite-bracket">&#91;</span>272<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Radeon_RX_7000_series" title="Radeon RX 7000 series">Navi 33 RDNA3</a>
</td>
<td>13,300,000,000
</td>
<td>2023
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>6&#160;nm
</td>
<td>204&#160;mm<sup>2</sup>
</td>
<td>65,200,000
</td>
<td><sup id="cite_ref-278" class="reference"><a href="#cite_note-278"><span class="cite-bracket">&#91;</span>273<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/AMD_Instinct" title="AMD Instinct">Aqua Vanjaram CDNA3</a>
</td>
<td>153,000,000,000 (MCM)
</td>
<td>2023
</td>
<td>AMD
</td>
<td>TSMC
</td>
<td>5&#160;nm&#160;(GCD)<br />6&#160;nm&#160;(MCD)
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-279" class="reference"><a href="#cite_note-279"><span class="cite-bracket">&#91;</span>274<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-280" class="reference"><a href="#cite_note-280"><span class="cite-bracket">&#91;</span>275<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Blackwell_(microarchitecture)" title="Blackwell (microarchitecture)">GB200 Grace Blackwell</a>
</td>
<td>208,000,000,000 (MCM)
</td>
<td>2024
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>4&#160;nm&#160;
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-281" class="reference"><a href="#cite_note-281"><span class="cite-bracket">&#91;</span>276<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>

<tr>
<td><a href="/wiki/Blackwell_(microarchitecture)" title="Blackwell (microarchitecture)">GB202 Blackwell (RTX 5090)</a>
</td>
<td>92,200,000,000
</td>
<td>2025
</td>
<td>Nvidia
</td>
<td>TSMC
</td>
<td>4&#160;nm&#160;
</td>
<td>750&#160;mm<sup>2</sup>
</td>
<td>122,600,000
</td>
<td><sup id="cite_ref-282" class="reference"><a href="#cite_note-282"><span class="cite-bracket">&#91;</span>277<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<th>Processor
</th>
<th data-sort-type="number">Transistor count
</th>
<th>Year
</th>
<th>Designer(s)
</th>
<th><a href="/wiki/Semiconductor_manufacturer" class="mw-redirect" title="Semiconductor manufacturer">Fab(s)</a>
</th>
<th data-sort-type="number"><a href="/wiki/MOSFET" title="MOSFET">MOS</a> <a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">process</a>
</th>
<th data-sort-type="number">Area
</th>
<th data-sort-type="number">Transistor<br />density<br />(tr./mm<sup>2</sup>)
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr></tbody></table>
<div class="mw-heading mw-heading3"><h3 id="FPGA">FPGA</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=5" title="Edit section: FPGA"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<p>A <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">field-programmable gate array</a> (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing.
</p>
<table class="wikitable sortable">

<tbody><tr>
<th><a href="/wiki/FPGA" class="mw-redirect" title="FPGA">FPGA</a>
</th>
<th data-sort-type="number">Transistor count
</th>
<th>Date of introduction
</th>
<th>Designer
</th>
<th>Manufacturer
</th>
<th data-sort-type="number"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a>
</th>
<th data-sort-type="number">Area
</th>
<th data-sort-type="number">Transistor density, tr./mm<sup>2</sup>
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a>
</td>
<td>70,000,000
</td>
<td>1997
</td>
<td><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td rowspan="5">
</td></tr>
<tr>
<td><a href="/wiki/Virtex_(FPGA)#Virtex-E" title="Virtex (FPGA)">Virtex-E</a>
</td>
<td>200,000,000
</td>
<td>1998
</td>
<td>Xilinx
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Virtex_(FPGA)#Virtex-II" title="Virtex (FPGA)">Virtex-II</a>
</td>
<td>350,000,000
</td>
<td>2000
</td>
<td>Xilinx
</td>
<td>
</td>
<td>130&#160;nm
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Virtex_(FPGA)#Virtex-II" title="Virtex (FPGA)">Virtex-II PRO</a>
</td>
<td>430,000,000
</td>
<td>2002
</td>
<td>Xilinx
</td>
<td>
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Virtex-4" class="mw-redirect" title="Virtex-4">Virtex-4</a>
</td>
<td>1,000,000,000
</td>
<td>2004
</td>
<td>Xilinx
</td>
<td>
</td>
<td>90&#160;nm
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Virtex-5" class="mw-redirect" title="Virtex-5">Virtex-5</a>
</td>
<td>1,100,000,000
</td>
<td>2006
</td>
<td>Xilinx
</td>
<td><a href="/wiki/TSMC" title="TSMC">TSMC</a>
</td>
<td>65&#160;nm
</td>
<td>
</td>
<td>
</td>
<td><sup id="cite_ref-283" class="reference"><a href="#cite_note-283"><span class="cite-bracket">&#91;</span>278<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Stratix" title="Stratix">Stratix</a> IV
</td>
<td>2,500,000,000
</td>
<td>2008
</td>
<td><a href="/wiki/Altera" title="Altera">Altera</a>
</td>
<td>TSMC
</td>
<td>40&#160;nm
</td>
<td>
</td>
<td>
</td>
<td><sup id="cite_ref-284" class="reference"><a href="#cite_note-284"><span class="cite-bracket">&#91;</span>279<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Stratix" title="Stratix">Stratix</a> V
</td>
<td>3,800,000,000
</td>
<td>2011
</td>
<td>Altera
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>
</td>
<td>
</td>
<td><sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (May 2024)">citation needed</span></a></i>&#93;</sup>
</td></tr>
<tr>
<td>Arria 10
</td>
<td>5,300,000,000
</td>
<td>2014
</td>
<td>Altera
</td>
<td>TSMC
</td>
<td>20&#160;nm
</td>
<td>
</td>
<td>
</td>
<td><sup id="cite_ref-285" class="reference"><a href="#cite_note-285"><span class="cite-bracket">&#91;</span>280<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Virtex_(FPGA)#Virtex-7" title="Virtex (FPGA)">Virtex-7</a> 2000T
</td>
<td>6,800,000,000
</td>
<td>2011
</td>
<td>Xilinx
</td>
<td>TSMC
</td>
<td>28&#160;nm
</td>
<td>
</td>
<td>
</td>
<td><sup id="cite_ref-286" class="reference"><a href="#cite_note-286"><span class="cite-bracket">&#91;</span>281<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Stratix 10 SX 2800
</td>
<td>17,000,000,000
</td>
<td>TBD
</td>
<td>Intel
</td>
<td>Intel
</td>
<td>14&#160;nm
</td>
<td>560&#160;mm<sup>2</sup>
</td>
<td>30,400,000
</td>
<td><sup id="cite_ref-287" class="reference"><a href="#cite_note-287"><span class="cite-bracket">&#91;</span>282<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-288" class="reference"><a href="#cite_note-288"><span class="cite-bracket">&#91;</span>283<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Virtex_(FPGA)#Virtex_UltraScale" title="Virtex (FPGA)">Virtex-Ultrascale</a> VU440
</td>
<td>20,000,000,000
</td>
<td>Q1 2015
</td>
<td>Xilinx
</td>
<td>TSMC
</td>
<td>20&#160;nm
</td>
<td>
</td>
<td>
</td>
<td><sup id="cite_ref-289" class="reference"><a href="#cite_note-289"><span class="cite-bracket">&#91;</span>284<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-290" class="reference"><a href="#cite_note-290"><span class="cite-bracket">&#91;</span>285<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Virtex_(FPGA)#Virtex_UltraScale+" title="Virtex (FPGA)">Virtex-Ultrascale+</a> VU19P
</td>
<td>35,000,000,000
</td>
<td>2020
</td>
<td>Xilinx
</td>
<td>TSMC
</td>
<td>16&#160;nm
</td>
<td>900&#160;mm<sup>2</sup><sup id="cite_ref-estimate_fn_291-0" class="reference"><a href="#cite_note-estimate_fn-291"><span class="cite-bracket">&#91;</span>f<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>38,900,000
</td>
<td><sup id="cite_ref-292" class="reference"><a href="#cite_note-292"><span class="cite-bracket">&#91;</span>286<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-293" class="reference"><a href="#cite_note-293"><span class="cite-bracket">&#91;</span>287<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-294" class="reference"><a href="#cite_note-294"><span class="cite-bracket">&#91;</span>288<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/List_of_Xilinx_FPGAs#Versal" class="mw-redirect" title="List of Xilinx FPGAs">Versal</a> VC1902
</td>
<td>37,000,000,000
</td>
<td>2H 2019
</td>
<td>Xilinx
</td>
<td>TSMC
</td>
<td><a href="/wiki/7_nanometer" class="mw-redirect" title="7 nanometer">7&#160;nm</a>
</td>
<td>
</td>
<td>
</td>
<td><sup id="cite_ref-295" class="reference"><a href="#cite_note-295"><span class="cite-bracket">&#91;</span>289<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-296" class="reference"><a href="#cite_note-296"><span class="cite-bracket">&#91;</span>290<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-297" class="reference"><a href="#cite_note-297"><span class="cite-bracket">&#91;</span>291<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Stratix" title="Stratix">Stratix</a> 10 GX 10M
</td>
<td>43,300,000,000
</td>
<td>Q4 2019
</td>
<td>Intel
</td>
<td>Intel
</td>
<td><a href="/wiki/14_nanometer" class="mw-redirect" title="14 nanometer">14&#160;nm</a>
</td>
<td>1,400&#160;mm<sup>2</sup><sup id="cite_ref-estimate_fn_291-1" class="reference"><a href="#cite_note-estimate_fn-291"><span class="cite-bracket">&#91;</span>f<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>30,930,000
</td>
<td><sup id="cite_ref-298" class="reference"><a href="#cite_note-298"><span class="cite-bracket">&#91;</span>292<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-299" class="reference"><a href="#cite_note-299"><span class="cite-bracket">&#91;</span>293<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/List_of_Xilinx_FPGAs#Versal" class="mw-redirect" title="List of Xilinx FPGAs">Versal</a> VP1802
</td>
<td>92,000,000,000
</td>
<td>2021 <i><b>?</b></i><sup id="cite_ref-300" class="reference"><a href="#cite_note-300"><span class="cite-bracket">&#91;</span>g<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Xilinx
</td>
<td>TSMC
</td>
<td><a href="/wiki/7_nanometer" class="mw-redirect" title="7 nanometer">7&#160;nm</a>
</td>
<td>
</td>
<td>
</td>
<td><sup id="cite_ref-301" class="reference"><a href="#cite_note-301"><span class="cite-bracket">&#91;</span>294<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-302" class="reference"><a href="#cite_note-302"><span class="cite-bracket">&#91;</span>295<span class="cite-bracket">&#93;</span></a></sup>
</td></tr></tbody></table>
<div class="mw-heading mw-heading3"><h3 id="Memory">Memory</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=6" title="Edit section: Memory"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951" /><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Random-access_memory#Timeline" title="Random-access memory">Random-access memory §&#160;Timeline</a>, <a href="/wiki/Flash_memory#Timeline" title="Flash memory">flash memory §&#160;Timeline</a>, and <a href="/wiki/Read-only_memory#Timeline" title="Read-only memory">read-only memory §&#160;Timeline</a></div>
<p><a href="/wiki/Semiconductor_memory" title="Semiconductor memory">Semiconductor memory</a> is an electronic <a href="/wiki/Data_storage_device" class="mw-redirect" title="Data storage device">data storage device</a>, often used as <a href="/wiki/Computer_memory" title="Computer memory">computer memory</a>, implemented on <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuits</a>. Nearly all semiconductor memories since the 1970s have used <a href="/wiki/MOSFET" title="MOSFET">MOSFETs</a> (MOS transistors), replacing earlier <a href="/wiki/Bipolar_junction_transistor" title="Bipolar junction transistor">bipolar junction transistors</a>. There are two major types of semiconductor memory: <a href="/wiki/Random-access_memory" title="Random-access memory">random-access memory</a> (RAM) and <a href="/wiki/Non-volatile_memory" title="Non-volatile memory">non-volatile memory</a> (NVM). In turn, there are two major RAM types: <a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">dynamic random-access memory</a> (DRAM) and <a href="/wiki/Static_random-access_memory" title="Static random-access memory">static random-access memory</a> (SRAM), as well as two major NVM types: <a href="/wiki/Flash_memory" title="Flash memory">flash memory</a> and <a href="/wiki/Read-only_memory" title="Read-only memory">read-only memory</a> (ROM).
</p><p>Typical <a href="/wiki/CMOS" title="CMOS">CMOS</a> SRAM consists of six transistors per cell. For DRAM, 1T1C, which means one transistor and one capacitor structure, is common. Capacitor charged or not<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (June 2023)">clarification needed</span></a></i>&#93;</sup> is used to store 1 or 0. In flash memory, the data is stored in floating gates, and the resistance of the transistor is sensed<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (June 2023)">clarification needed</span></a></i>&#93;</sup> to interpret the data stored. Depending on how fine scale the resistance could be separated<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="The text near this tag may need clarification or removal of jargon. (June 2023)">clarification needed</span></a></i>&#93;</sup>, one transistor could store up to three <a href="/wiki/Bit" title="Bit">bits</a>, meaning eight distinctive levels of resistance possible per transistor. However, a finer scale comes with the cost of repeatability issues, and hence reliability. Typically, low grade 2-bits <a href="/wiki/MLC_flash" class="mw-redirect" title="MLC flash">MLC flash</a> is used for <a href="/wiki/Flash_drive" title="Flash drive">flash drives</a>, so a 16&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> flash drive contains roughly 64 billion transistors.
</p><p>For SRAM chips, six-transistor cells (six transistors per bit) was the standard.<sup id="cite_ref-HC_303-0" class="reference"><a href="#cite_note-HC-303"><span class="cite-bracket">&#91;</span>296<span class="cite-bracket">&#93;</span></a></sup> DRAM chips during the early 1970s had three-transistor cells (three transistors per bit), before single-transistor cells (one transistor per bit) became standard since the era of 4<span class="nowrap">&#160;</span><a href="/wiki/Kibibit" class="mw-redirect" title="Kibibit">Kb</a> DRAM in the mid-1970s.<sup id="cite_ref-shmj-mos_304-0" class="reference"><a href="#cite_note-shmj-mos-304"><span class="cite-bracket">&#91;</span>297<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-computerhistory1970_305-0" class="reference"><a href="#cite_note-computerhistory1970-305"><span class="cite-bracket">&#91;</span>298<span class="cite-bracket">&#93;</span></a></sup> In <a href="/wiki/Single-level_cell" class="mw-redirect" title="Single-level cell">single-level</a> flash memory, each cell contains one <a href="/wiki/Floating-gate_MOSFET" title="Floating-gate MOSFET">floating-gate MOSFET</a> (one transistor per bit),<sup id="cite_ref-306" class="reference"><a href="#cite_note-306"><span class="cite-bracket">&#91;</span>299<span class="cite-bracket">&#93;</span></a></sup> whereas <a href="/wiki/Multi-level_cell" title="Multi-level cell">multi-level</a> flash contains 2, 3 or 4 bits per transistor.
</p><p>Flash memory chips are commonly stacked up in layers, up to 128-layer in production,<sup id="cite_ref-307" class="reference"><a href="#cite_note-307"><span class="cite-bracket">&#91;</span>300<span class="cite-bracket">&#93;</span></a></sup> and 136-layer managed,<sup id="cite_ref-308" class="reference"><a href="#cite_note-308"><span class="cite-bracket">&#91;</span>301<span class="cite-bracket">&#93;</span></a></sup> and available in end-user devices up to 69-layer from manufacturers.
</p>
<table class="wikitable sortable" style="text-align:center">
<caption><a href="/wiki/Random-access_memory" title="Random-access memory">Random-access memory</a> (RAM)
</caption>
<tbody><tr>
<th>Chip name
</th>
<th>Capacity (<a href="/wiki/Bit" title="Bit">bits</a>)
</th>
<th>RAM type
</th>
<th data-sort-type="number">Transistor count
</th>
<th>Date of introduction
</th>
<th>Manufacturer(s)
</th>
<th data-sort-type="number"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a>
</th>
<th data-sort-type="number">Area
</th>
<th data-sort-type="number">Transistor<br />density<br />(tr./mm<sup>2</sup>)
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a>
</td>
<td><a href="/wiki/Static_random-access_memory" title="Static random-access memory">SRAM</a> (<a href="/wiki/Memory_cell_(computing)" title="Memory cell (computing)">cell</a>)
</td>
<td>6
</td>
<td>1963
</td>
<td><a href="/wiki/Fairchild_Semiconductor" title="Fairchild Semiconductor">Fairchild</a>
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-computerhistory1966_309-0" class="reference"><a href="#cite_note-computerhistory1966-309"><span class="cite-bracket">&#91;</span>302<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td>1-bit
</td>
<td><a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">DRAM</a> (cell)
</td>
<td>1
</td>
<td>1965
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-310" class="reference"><a href="#cite_note-310"><span class="cite-bracket">&#91;</span>303<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-311" class="reference"><a href="#cite_note-311"><span class="cite-bracket">&#91;</span>304<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a>
</td>
<td>SRAM (<a href="/wiki/Bipolar_junction_transistor" title="Bipolar junction transistor">bipolar</a>)
</td>
<td>48
</td>
<td>1965
</td>
<td><a href="/wiki/Scientific_Data_Systems" title="Scientific Data Systems">SDS</a>, <a href="/wiki/Signetics" title="Signetics">Signetics</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-computerhistory1966_309-1" class="reference"><a href="#cite_note-computerhistory1966-309"><span class="cite-bracket">&#91;</span>302<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>SP95
</td>
<td><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a>
</td>
<td>SRAM (bipolar)
</td>
<td>80
</td>
<td>1965
</td>
<td><a href="/wiki/IBM" title="IBM">IBM</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-312" class="reference"><a href="#cite_note-312"><span class="cite-bracket">&#91;</span>305<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>TMC3162
</td>
<td>16-bit
</td>
<td>SRAM (<a href="/wiki/Transistor%E2%80%93transistor_logic" title="Transistor–transistor logic">TTL</a>)
</td>
<td>96
</td>
<td>1966
</td>
<td><a href="/wiki/Transitron" class="mw-redirect" title="Transitron">Transitron</a>
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-computerhistory1970_305-1" class="reference"><a href="#cite_note-computerhistory1970-305"><span class="cite-bracket">&#91;</span>298<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="4"><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>SRAM (<a href="/wiki/MOSFET" title="MOSFET">MOS</a>)
</td>
<td><i><b>?</b></i>
</td>
<td>1966
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-shmj-mos_304-1" class="reference"><a href="#cite_note-shmj-mos-304"><span class="cite-bracket">&#91;</span>297<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a>
</td>
<td>DRAM (<a href="/wiki/Integrated_circuit" title="Integrated circuit">IC</a>)
</td>
<td>256
</td>
<td>1968
</td>
<td>Fairchild
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-computerhistory1970_305-2" class="reference"><a href="#cite_note-computerhistory1970-305"><span class="cite-bracket">&#91;</span>298<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>
</td>
<td>SRAM (<a href="/wiki/PMOS_logic" title="PMOS logic">PMOS</a>)
</td>
<td>384
</td>
<td>1968
</td>
<td>Fairchild
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-shmj-mos_304-2" class="reference"><a href="#cite_note-shmj-mos-304"><span class="cite-bracket">&#91;</span>297<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>144-bit
</td>
<td>SRAM (<a href="/wiki/NMOS_logic" title="NMOS logic">NMOS</a>)
</td>
<td>864
</td>
<td>1968
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td></tr>
<tr>
<td>1101
</td>
<td><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a>
</td>
<td>SRAM (PMOS)
</td>
<td>1,536
</td>
<td>1969
</td>
<td><a href="/wiki/Intel" title="Intel">Intel</a>
</td>
<td>12,000&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-0" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-shmj-1970s-sram_314-0" class="reference"><a href="#cite_note-shmj-1970s-sram-314"><span class="cite-bracket">&#91;</span>307<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Pimbley_315-0" class="reference"><a href="#cite_note-Pimbley-315"><span class="cite-bracket">&#91;</span>308<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Intel_1102" class="mw-redirect" title="Intel 1102">1102</a>
</td>
<td>1 <a href="/wiki/Kibibit" class="mw-redirect" title="Kibibit">Kb</a>
</td>
<td>DRAM (PMOS)
</td>
<td>3,072
</td>
<td>1970
</td>
<td><a href="/wiki/Intel" title="Intel">Intel</a>, <a href="/wiki/Honeywell" title="Honeywell">Honeywell</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-shmj-mos_304-3" class="reference"><a href="#cite_note-shmj-mos-304"><span class="cite-bracket">&#91;</span>297<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Intel_1103" title="Intel 1103">1103</a>
</td>
<td>1&#160;Kb
</td>
<td>DRAM (PMOS)
</td>
<td>3,072
</td>
<td>1970
</td>
<td>Intel
</td>
<td>8,000 <a href="/wiki/Nanometre" title="Nanometre">nm</a>
</td>
<td>10&#160;mm<sup>2</sup>
</td>
<td>307
</td>
<td><sup id="cite_ref-Intel2003_316-0" class="reference"><a href="#cite_note-Intel2003-316"><span class="cite-bracket">&#91;</span>309<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-HC_303-1" class="reference"><a href="#cite_note-HC-303"><span class="cite-bracket">&#91;</span>296<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Lojek-1103_317-0" class="reference"><a href="#cite_note-Lojek-1103-317"><span class="cite-bracket">&#91;</span>310<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-computerhistory1970_305-3" class="reference"><a href="#cite_note-computerhistory1970-305"><span class="cite-bracket">&#91;</span>298<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>μPD403
</td>
<td>1&#160;Kb
</td>
<td>DRAM (NMOS)
</td>
<td>3,072
</td>
<td>1971
</td>
<td>NEC
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-318" class="reference"><a href="#cite_note-318"><span class="cite-bracket">&#91;</span>311<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>2&#160;Kb
</td>
<td>DRAM (PMOS)
</td>
<td>6,144
</td>
<td>1971
</td>
<td><a href="/wiki/General_Instrument" title="General Instrument">General Instrument</a>
</td>
<td><i><b>?</b></i>
</td>
<td>12.7&#160;mm<sup>2</sup>
</td>
<td>484
</td>
<td><sup id="cite_ref-Gealow_319-0" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2102
</td>
<td>1&#160;Kb
</td>
<td>SRAM (NMOS)
</td>
<td>6,144
</td>
<td>1972
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-1" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-320" class="reference"><a href="#cite_note-320"><span class="cite-bracket">&#91;</span>313<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>8&#160;Kb
</td>
<td>DRAM (PMOS)
</td>
<td>8,192
</td>
<td>1973
</td>
<td>IBM
</td>
<td><i><b>?</b></i>
</td>
<td>18.8&#160;mm<sup>2</sup>
</td>
<td>436
</td>
<td><sup id="cite_ref-Gealow_319-1" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>5101
</td>
<td>1&#160;Kb
</td>
<td>SRAM (<a href="/wiki/CMOS" title="CMOS">CMOS</a>)
</td>
<td>6,144
</td>
<td>1974
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-2" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2116
</td>
<td>16&#160;Kb
</td>
<td>DRAM (NMOS)
</td>
<td>16,384
</td>
<td>1975
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-321" class="reference"><a href="#cite_note-321"><span class="cite-bracket">&#91;</span>314<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-computerhistory1970_305-4" class="reference"><a href="#cite_note-computerhistory1970-305"><span class="cite-bracket">&#91;</span>298<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2114
</td>
<td>4&#160;Kb
</td>
<td>SRAM (NMOS)
</td>
<td>24,576
</td>
<td>1976
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-3" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-322" class="reference"><a href="#cite_note-322"><span class="cite-bracket">&#91;</span>315<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="14"><i><b>?</b></i>
</td>
<td>4&#160;Kb
</td>
<td>SRAM (CMOS)
</td>
<td>24,576
</td>
<td>1977
</td>
<td>Toshiba
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-shmj-1970s-sram_314-1" class="reference"><a href="#cite_note-shmj-1970s-sram-314"><span class="cite-bracket">&#91;</span>307<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="2">64&#160;Kb
</td>
<td>DRAM (NMOS)
</td>
<td>65,536
</td>
<td>1977
</td>
<td><a href="/wiki/Nippon_Telegraph_and_Telephone" title="Nippon Telegraph and Telephone">NTT</a>
</td>
<td><i><b>?</b></i>
</td>
<td>35.4&#160;mm<sup>2</sup>
</td>
<td>1851
</td>
<td><sup id="cite_ref-Gealow_319-2" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>DRAM (<a href="/wiki/VMOS" title="VMOS">VMOS</a>)
</td>
<td>65,536
</td>
<td>1979
</td>
<td><a href="/wiki/Siemens" title="Siemens">Siemens</a>
</td>
<td><i><b>?</b></i>
</td>
<td>25.2&#160;mm<sup>2</sup>
</td>
<td>2601
</td>
<td><sup id="cite_ref-Gealow_319-3" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>16&#160;Kb
</td>
<td>SRAM (CMOS)
</td>
<td>98,304
</td>
<td>1980
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>, Toshiba
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-0" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="2">256&#160;Kb
</td>
<td rowspan="2">DRAM (NMOS)
</td>
<td rowspan="2">262,144
</td>
<td rowspan="2">1980
</td>
<td>NEC
</td>
<td>1,500&#160;nm
</td>
<td>41.6&#160;mm<sup>2</sup>
</td>
<td>6302
</td>
<td><sup id="cite_ref-Gealow_319-4" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>NTT
</td>
<td>1,000&#160;nm
</td>
<td>34.4&#160;mm<sup>2</sup>
</td>
<td>7620
</td>
<td><sup id="cite_ref-Gealow_319-5" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>64&#160;Kb
</td>
<td>SRAM (CMOS)
</td>
<td>393,216
</td>
<td>1980
</td>
<td><a href="/wiki/Panasonic" title="Panasonic">Matsushita</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-1" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>288&#160;Kb
</td>
<td>DRAM
</td>
<td>294,912
</td>
<td>1981
</td>
<td>IBM
</td>
<td><i><b>?</b></i>
</td>
<td>25&#160;mm<sup>2</sup>
</td>
<td>11,800
</td>
<td><sup id="cite_ref-324" class="reference"><a href="#cite_note-324"><span class="cite-bracket">&#91;</span>317<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>64&#160;Kb
</td>
<td>SRAM (NMOS)
</td>
<td>393,216
</td>
<td>1982
</td>
<td>Intel
</td>
<td>1,500&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-2" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>256&#160;Kb
</td>
<td>SRAM (CMOS)
</td>
<td>1,572,864
</td>
<td>1984
</td>
<td>Toshiba
</td>
<td>1,200&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-3" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Pimbley_315-1" class="reference"><a href="#cite_note-Pimbley-315"><span class="cite-bracket">&#91;</span>308<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>8 <a href="/wiki/Mebibit" class="mw-redirect" title="Mebibit">Mb</a>
</td>
<td>DRAM
</td>
<td>8,388,608
</td>
<td><span data-sort-value="1984&#160;!">January 5, 1984</span>
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-325" class="reference"><a href="#cite_note-325"><span class="cite-bracket">&#91;</span>318<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-326" class="reference"><a href="#cite_note-326"><span class="cite-bracket">&#91;</span>319<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>16&#160;Mb
</td>
<td>DRAM (<a href="/wiki/CMOS" title="CMOS">CMOS</a>)
</td>
<td>16,777,216
</td>
<td>1987
</td>
<td>NTT
</td>
<td>700&#160;nm
</td>
<td>148&#160;mm<sup>2</sup>
</td>
<td>113,400
</td>
<td><sup id="cite_ref-Gealow_319-6" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>4&#160;Mb
</td>
<td>SRAM (CMOS)
</td>
<td>25,165,824
</td>
<td>1990
</td>
<td>NEC, Toshiba, Hitachi, <a href="/wiki/Mitsubishi_Electric" title="Mitsubishi Electric">Mitsubishi</a>
</td>
<td><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-stol_323-4" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>64&#160;Mb
</td>
<td>DRAM (CMOS)
</td>
<td>67,108,864
</td>
<td>1991
</td>
<td><a href="/wiki/Panasonic" title="Panasonic">Matsushita</a>, Mitsubishi, <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>, Toshiba
</td>
<td>400&#160;nm
</td></tr>
<tr>
<td>KM48SL2000
</td>
<td>16&#160;Mb
</td>
<td><a href="/wiki/SDRAM" class="mw-redirect" title="SDRAM">SDRAM</a>
</td>
<td>16,777,216
</td>
<td>1992
</td>
<td><a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-327" class="reference"><a href="#cite_note-327"><span class="cite-bracket">&#91;</span>320<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-328" class="reference"><a href="#cite_note-328"><span class="cite-bracket">&#91;</span>321<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="14"><i><b>?</b></i>
</td>
<td>16&#160;Mb
</td>
<td>SRAM (CMOS)
</td>
<td>100,663,296
</td>
<td>1992
</td>
<td>Fujitsu, NEC
</td>
<td>400&#160;nm
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-stol_323-5" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>256&#160;Mb
</td>
<td>DRAM (CMOS)
</td>
<td>268,435,456
</td>
<td>1993
</td>
<td>Hitachi, NEC
</td>
<td>250&#160;nm
</td></tr>
<tr>
<td rowspan="4">1 <a href="/wiki/Gibibit" class="mw-redirect" title="Gibibit">Gb</a>
</td>
<td rowspan="2">DRAM
</td>
<td rowspan="2">1,073,741,824
</td>
<td rowspan="2"><span data-sort-value="1995&#160;!">January 9, 1995</span>
</td>
<td>NEC
</td>
<td>250&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-HB19950109_329-0" class="reference"><a href="#cite_note-HB19950109-329"><span class="cite-bracket">&#91;</span>322<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-smithsonian-japan_330-0" class="reference"><a href="#cite_note-smithsonian-japan-330"><span class="cite-bracket">&#91;</span>323<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Hitachi
</td>
<td>160&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>SDRAM
</td>
<td>1,073,741,824
</td>
<td>1996
</td>
<td><a href="/wiki/Mitsubishi_Electric" title="Mitsubishi Electric">Mitsubishi</a>
</td>
<td>150&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-6" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>SDRAM (<a href="/wiki/Silicon_on_insulator" title="Silicon on insulator">SOI</a>)
</td>
<td>1,073,741,824
</td>
<td>1997
</td>
<td><a href="/wiki/Hyundai_Electronics" class="mw-redirect" title="Hyundai Electronics">Hyundai</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-hynix90s_331-0" class="reference"><a href="#cite_note-hynix90s-331"><span class="cite-bracket">&#91;</span>324<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="2">4&#160;Gb
</td>
<td>DRAM (<a href="/wiki/Multi-level_cell" title="Multi-level cell">4-bit</a>)
</td>
<td>1,073,741,824
</td>
<td>1997
</td>
<td>NEC
</td>
<td>150&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-7" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>DRAM
</td>
<td>4,294,967,296
</td>
<td>1998
</td>
<td>Hyundai
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-hynix90s_331-1" class="reference"><a href="#cite_note-hynix90s-331"><span class="cite-bracket">&#91;</span>324<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>8&#160;Gb
</td>
<td>SDRAM (<a href="/wiki/DDR3" class="mw-redirect" title="DDR3">DDR3</a>)
</td>
<td>8,589,934,592
</td>
<td><span data-sort-value="2008&#160;!">April 2008</span>
</td>
<td rowspan="2">Samsung
</td>
<td rowspan="2">50&#160;nm
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-332" class="reference"><a href="#cite_note-332"><span class="cite-bracket">&#91;</span>325<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>16&#160;Gb
</td>
<td>SDRAM (DDR3)
</td>
<td>17,179,869,184
</td>
<td>2008
</td></tr>
<tr>
<td>32&#160;Gb
</td>
<td>SDRAM (<a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a>)
</td>
<td>34,359,738,368
</td>
<td>2016
</td>
<td rowspan="2">Samsung
</td>
<td rowspan="2">20&#160;nm
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-333" class="reference"><a href="#cite_note-333"><span class="cite-bracket">&#91;</span>326<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>64&#160;Gb
</td>
<td>SDRAM (HBM2)
</td>
<td>68,719,476,736
</td>
<td>2017
</td></tr>
<tr>
<td>128&#160;Gb
</td>
<td>SDRAM (<a href="/wiki/DDR4" class="mw-redirect" title="DDR4">DDR4</a>)
</td>
<td>137,438,953,472
</td>
<td>2018
</td>
<td>Samsung
</td>
<td>10&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-334" class="reference"><a href="#cite_note-334"><span class="cite-bracket">&#91;</span>327<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><a href="/wiki/Resistive_random-access_memory" title="Resistive random-access memory">RRAM</a><sup id="cite_ref-335" class="reference"><a href="#cite_note-335"><span class="cite-bracket">&#91;</span>328<span class="cite-bracket">&#93;</span></a></sup> (3DSoC)<sup id="cite_ref-336" class="reference"><a href="#cite_note-336"><span class="cite-bracket">&#91;</span>329<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><i><b>?</b></i>
</td>
<td>2019
</td>
<td><a href="/wiki/SkyWater_Technology" title="SkyWater Technology">SkyWater Technology</a><sup id="cite_ref-337" class="reference"><a href="#cite_note-337"><span class="cite-bracket">&#91;</span>330<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>90&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>
</td></tr></tbody></table>
<table class="wikitable sortable" style="text-align:center">
<caption><a href="/wiki/Flash_memory" title="Flash memory">Flash memory</a>
</caption>
<tbody><tr>
<th>Chip name
</th>
<th>Capacity (<a href="/wiki/Bit" title="Bit">bits</a>)
</th>
<th>Flash type
</th>
<th data-sort-type="number"><a href="/wiki/Floating-gate_MOSFET" title="Floating-gate MOSFET">FGMOS</a> transistor count
</th>
<th>Date of introduction
</th>
<th>Manufacturer(s)
</th>
<th data-sort-type="number"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a>
</th>
<th data-sort-type="number">Area
</th>
<th data-sort-type="number">Transistor<br />density<br />(tr./mm<sup>2</sup>)
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td rowspan="4"><i><b>?</b></i>
</td>
<td>256 <a href="/wiki/Kibibit" class="mw-redirect" title="Kibibit">Kb</a>
</td>
<td><a href="/wiki/NOR_flash" class="mw-redirect" title="NOR flash">NOR</a>
</td>
<td>262,144
</td>
<td>1985
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td>2,000&#160;nm
</td>
<td rowspan="4"><i><b>?</b></i>
</td>
<td rowspan="4"><i><b>?</b></i>
</td>
<td rowspan="4"><sup id="cite_ref-stol_323-8" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>1 <a href="/wiki/Mebibit" class="mw-redirect" title="Mebibit">Mb</a>
</td>
<td>NOR
</td>
<td>1,048,576
</td>
<td>1989
</td>
<td><a href="/wiki/Seeq_Corporation" title="Seeq Corporation">Seeq</a>, <a href="/wiki/Intel" title="Intel">Intel</a>
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>4&#160;Mb
</td>
<td><a href="/wiki/NAND_flash" class="mw-redirect" title="NAND flash">NAND</a>
</td>
<td>4,194,304
</td>
<td>1989
</td>
<td>Toshiba
</td>
<td>1,000&#160;nm
</td></tr>
<tr>
<td>16&#160;Mb
</td>
<td>NOR
</td>
<td>16,777,216
</td>
<td>1991
</td>
<td><a href="/wiki/Mitsubishi_Electric" title="Mitsubishi Electric">Mitsubishi</a>
</td>
<td>600&#160;nm
</td></tr>
<tr>
<td>DD28F032SA
</td>
<td>32&#160;Mb
</td>
<td>NOR
</td>
<td>33,554,432
</td>
<td>1993
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td>280&#160;mm<sup>2</sup>
</td>
<td>120,000
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-4" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-338" class="reference"><a href="#cite_note-338"><span class="cite-bracket">&#91;</span>331<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="11"><i><b>?</b></i>
</td>
<td rowspan="2">64&#160;Mb
</td>
<td>NOR
</td>
<td>67,108,864
</td>
<td>1994
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td rowspan="2">400&#160;nm
</td>
<td rowspan="4"><i><b>?</b></i>
</td>
<td rowspan="4"><i><b>?</b></i>
</td>
<td rowspan="4"><sup id="cite_ref-stol_323-9" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>NAND
</td>
<td>67,108,864
</td>
<td>1996
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td></tr>
<tr>
<td>128&#160;Mb
</td>
<td>NAND
</td>
<td>134,217,728
</td>
<td>1996
</td>
<td><a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung</a>, Hitachi
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>256&#160;Mb
</td>
<td>NAND
</td>
<td>268,435,456
</td>
<td>1999
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>, Toshiba
</td>
<td>250&#160;nm
</td></tr>
<tr>
<td>512&#160;Mb
</td>
<td>NAND
</td>
<td>536,870,912
</td>
<td>2000
</td>
<td>Toshiba
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-339" class="reference"><a href="#cite_note-339"><span class="cite-bracket">&#91;</span>332<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="2">1 <a href="/wiki/Gibibit" class="mw-redirect" title="Gibibit">Gb</a>
</td>
<td rowspan="2"><a href="/wiki/Multi-level_cell" title="Multi-level cell">2-bit</a> NAND
</td>
<td rowspan="2">536,870,912
</td>
<td rowspan="2">2001
</td>
<td>Samsung
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-10" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Toshiba, <a href="/wiki/SanDisk" class="mw-redirect" title="SanDisk">SanDisk</a>
</td>
<td>160&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-340" class="reference"><a href="#cite_note-340"><span class="cite-bracket">&#91;</span>333<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2&#160;Gb
</td>
<td>NAND
</td>
<td>2,147,483,648
</td>
<td>2002
</td>
<td>Samsung, Toshiba
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-samsung2000s_341-0" class="reference"><a href="#cite_note-samsung2000s-341"><span class="cite-bracket">&#91;</span>334<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-342" class="reference"><a href="#cite_note-342"><span class="cite-bracket">&#91;</span>335<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>8&#160;Gb
</td>
<td>NAND
</td>
<td>8,589,934,592
</td>
<td>2004
</td>
<td>Samsung
</td>
<td>60&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-samsung2000s_341-1" class="reference"><a href="#cite_note-samsung2000s-341"><span class="cite-bracket">&#91;</span>334<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>16&#160;Gb
</td>
<td>NAND
</td>
<td>17,179,869,184
</td>
<td>2005
</td>
<td>Samsung
</td>
<td>50&#160;nm
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-samsung-history_343-0" class="reference"><a href="#cite_note-samsung-history-343"><span class="cite-bracket">&#91;</span>336<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>32&#160;Gb
</td>
<td>NAND
</td>
<td>34,359,738,368
</td>
<td>2006
</td>
<td>Samsung
</td>
<td>40&#160;nm
</td></tr>
<tr>
<td>THGAM
</td>
<td>128&#160;Gb
</td>
<td><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">Stacked</a> NAND
</td>
<td>128,000,000,000
</td>
<td><span data-sort-value="2007&#160;!">April 2007</span>
</td>
<td>Toshiba
</td>
<td>56&#160;nm
</td>
<td>252&#160;mm<sup>2</sup>
</td>
<td>507,900,000
</td>
<td><sup id="cite_ref-Toshiba2007_344-0" class="reference"><a href="#cite_note-Toshiba2007-344"><span class="cite-bracket">&#91;</span>337<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>THGBM
</td>
<td>256&#160;Gb
</td>
<td>Stacked NAND
</td>
<td>256,000,000,000
</td>
<td>2008
</td>
<td>Toshiba
</td>
<td>43&#160;nm
</td>
<td>353&#160;mm<sup>2</sup>
</td>
<td>725,200,000
</td>
<td><sup id="cite_ref-Toshiba2008_345-0" class="reference"><a href="#cite_note-Toshiba2008-345"><span class="cite-bracket">&#91;</span>338<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>THGBM2
</td>
<td>1 <a href="/wiki/Terabit" class="mw-redirect" title="Terabit">Tb</a>
</td>
<td>Stacked <a href="/wiki/Quad-level_cell" class="mw-redirect" title="Quad-level cell">4-bit</a> NAND
</td>
<td>256,000,000,000
</td>
<td>2010
</td>
<td>Toshiba
</td>
<td>32&#160;nm
</td>
<td>374&#160;mm<sup>2</sup>
</td>
<td>684,500,000
</td>
<td><sup id="cite_ref-toshiba2010_346-0" class="reference"><a href="#cite_note-toshiba2010-346"><span class="cite-bracket">&#91;</span>339<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>KLMCG8GE4A
</td>
<td>512&#160;Gb
</td>
<td>Stacked 2-bit NAND
</td>
<td>256,000,000,000
</td>
<td>2011
</td>
<td>Samsung
</td>
<td><i><b>?</b></i>
</td>
<td>192&#160;mm<sup>2</sup>
</td>
<td>1,333,000,000
</td>
<td><sup id="cite_ref-347" class="reference"><a href="#cite_note-347"><span class="cite-bracket">&#91;</span>340<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>KLUFG8R1EM
</td>
<td>4&#160;Tb
</td>
<td>Stacked <a href="/wiki/Triple-level_cell" class="mw-redirect" title="Triple-level cell">3-bit</a> <a href="/wiki/V-NAND" class="mw-redirect" title="V-NAND">V-NAND</a>
</td>
<td>1,365,333,333,504
</td>
<td>2017
</td>
<td>Samsung
</td>
<td><i><b>?</b></i>
</td>
<td>150&#160;mm<sup>2</sup>
</td>
<td>9,102,000,000
</td>
<td><sup id="cite_ref-anandtech-samsung-2017_348-0" class="reference"><a href="#cite_note-anandtech-samsung-2017-348"><span class="cite-bracket">&#91;</span>341<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Universal_Flash_Storage" title="Universal Flash Storage">eUFS</a> (1<span class="nowrap">&#160;</span>TB)
</td>
<td>8&#160;Tb
</td>
<td>Stacked 4-bit V-NAND
</td>
<td>2,048,000,000,000
</td>
<td>2019
</td>
<td>Samsung
</td>
<td><i><b>?</b></i>
</td>
<td>150&#160;mm<sup>2</sup>
</td>
<td>13,650,000,000
</td>
<td><sup id="cite_ref-electronicsweekly-samsung_349-0" class="reference"><a href="#cite_note-electronicsweekly-samsung-349"><span class="cite-bracket">&#91;</span>342<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-anandtech-samsung-2018_350-0" class="reference"><a href="#cite_note-anandtech-samsung-2018-350"><span class="cite-bracket">&#91;</span>343<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>1 Tb
</td>
<td>232L TLC NAND die
</td>
<td>333,333,333,333
</td>
<td>2022
</td>
<td>Micron
</td>
<td><i><b>?</b></i>
</td>
<td>68.5&#160;mm<sup>2</sup><br />(memory array)
</td>
<td>4,870,000,000<br />(14.6 Gbit/mm<sup>2</sup>)
</td>
<td><sup id="cite_ref-351" class="reference"><a href="#cite_note-351"><span class="cite-bracket">&#91;</span>344<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-352" class="reference"><a href="#cite_note-352"><span class="cite-bracket">&#91;</span>345<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-353" class="reference"><a href="#cite_note-353"><span class="cite-bracket">&#91;</span>346<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-354" class="reference"><a href="#cite_note-354"><span class="cite-bracket">&#91;</span>347<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>16 Tb
</td>
<td>232L package
</td>
<td>5,333,333,333,333
</td>
<td>2022
</td>
<td>Micron
</td>
<td><i><b>?</b></i>
</td>
<td>68.5&#160;mm<sup>2</sup><br />(memory array)
</td>
<td>77,900,000,000<br />(16×14.6 Gbit/mm<sup>2</sup>)
</td>
<td>
</td></tr></tbody></table>
<table class="wikitable sortable" style="text-align:center">
<caption><a href="/wiki/Read-only_memory" title="Read-only memory">Read-only memory</a> (ROM)
</caption>
<tbody><tr>
<th>Chip name
</th>
<th>Capacity (<a href="/wiki/Bit" title="Bit">bits</a>)
</th>
<th>ROM type
</th>
<th data-sort-type="number">Transistor count
</th>
<th>Date of introduction
</th>
<th>Manufacturer(s)
</th>
<th data-sort-type="number"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a>
</th>
<th data-sort-type="number">Area
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td rowspan="2"><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><a href="/wiki/Programmable_read-only_memory" class="mw-redirect" title="Programmable read-only memory">PROM</a>
</td>
<td><i><b>?</b></i>
</td>
<td>1956
</td>
<td><a href="/wiki/Wen_Tsing_Chow" title="Wen Tsing Chow">Arma</a>
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Huang2008_355-0" class="reference"><a href="#cite_note-Huang2008-355"><span class="cite-bracket">&#91;</span>348<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-AufaureZimányi2013_356-0" class="reference"><a href="#cite_note-AufaureZimányi2013-356"><span class="cite-bracket">&#91;</span>349<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>1 <a href="/wiki/Kibibit" class="mw-redirect" title="Kibibit">Kb</a>
</td>
<td><a href="/wiki/Read-only_memory" title="Read-only memory">ROM</a> (<a href="/wiki/MOSFET" title="MOSFET">MOS</a>)
</td>
<td>1,024
</td>
<td>1965
</td>
<td><a href="/wiki/General_Microelectronics" class="mw-redirect" title="General Microelectronics">General Microelectronics</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-computerhistory1965_357-0" class="reference"><a href="#cite_note-computerhistory1965-357"><span class="cite-bracket">&#91;</span>350<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>3301
</td>
<td>1&#160;Kb
</td>
<td>ROM (<a href="/wiki/Bipolar_junction_transistor" title="Bipolar junction transistor">bipolar</a>)
</td>
<td>1,024
</td>
<td>1969
</td>
<td><a href="/wiki/Intel" title="Intel">Intel</a>
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-computerhistory1965_357-1" class="reference"><a href="#cite_note-computerhistory1965-357"><span class="cite-bracket">&#91;</span>350<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>1702
</td>
<td>2&#160;Kb
</td>
<td><a href="/wiki/EPROM" title="EPROM">EPROM</a> (MOS)
</td>
<td>2,048
</td>
<td>1971
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td>15&#160;mm<sup>2</sup>
</td>
<td><sup id="cite_ref-358" class="reference"><a href="#cite_note-358"><span class="cite-bracket">&#91;</span>351<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>4&#160;Kb
</td>
<td>ROM (MOS)
</td>
<td>4,096
</td>
<td>1974
</td>
<td><a href="/wiki/AMD" title="AMD">AMD</a>, <a href="/wiki/General_Instrument" title="General Instrument">General Instrument</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-computerhistory1965_357-2" class="reference"><a href="#cite_note-computerhistory1965-357"><span class="cite-bracket">&#91;</span>350<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2708
</td>
<td>8&#160;Kb
</td>
<td>EPROM (MOS)
</td>
<td>8,192
</td>
<td>1975
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-5" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>2&#160;Kb
</td>
<td><a href="/wiki/EEPROM" title="EEPROM">EEPROM</a> (MOS)
</td>
<td>2,048
</td>
<td>1976
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Iizuka-1976_359-0" class="reference"><a href="#cite_note-Iizuka-1976-359"><span class="cite-bracket">&#91;</span>352<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>μCOM-43 ROM
</td>
<td>16&#160;Kb
</td>
<td>PROM (<a href="/wiki/PMOS_logic" title="PMOS logic">PMOS</a>)
</td>
<td>16,000
</td>
<td>1977
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-360" class="reference"><a href="#cite_note-360"><span class="cite-bracket">&#91;</span>353<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2716
</td>
<td>16&#160;Kb
</td>
<td>EPROM (<a href="/wiki/Transistor%E2%80%93transistor_logic" title="Transistor–transistor logic">TTL</a>)
</td>
<td>16,384
</td>
<td>1977
</td>
<td>Intel
</td>
<td data-sort-value="" style="background: var(--background-color-interactive, #ececec); color: var(--color-base, inherit); vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel2003_316-1" class="reference"><a href="#cite_note-Intel2003-316"><span class="cite-bracket">&#91;</span>309<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-361" class="reference"><a href="#cite_note-361"><span class="cite-bracket">&#91;</span>354<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>EA8316F
</td>
<td>16&#160;Kb
</td>
<td>ROM (<a href="/wiki/NMOS_logic" title="NMOS logic">NMOS</a>)
</td>
<td>16,384
</td>
<td>1978
</td>
<td><a href="/wiki/NEC" title="NEC">Electronic Arrays</a>
</td>
<td><i><b>?</b></i>
</td>
<td>436&#160;mm<sup>2</sup>
</td>
<td><sup id="cite_ref-computerhistory1965_357-3" class="reference"><a href="#cite_note-computerhistory1965-357"><span class="cite-bracket">&#91;</span>350<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-362" class="reference"><a href="#cite_note-362"><span class="cite-bracket">&#91;</span>355<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2732
</td>
<td>32&#160;Kb
</td>
<td><a href="/wiki/EPROM" title="EPROM">EPROM</a>
</td>
<td>32,768
</td>
<td>1978
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-6" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2364
</td>
<td>64&#160;Kb
</td>
<td>ROM
</td>
<td>65,536
</td>
<td>1978
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-363" class="reference"><a href="#cite_note-363"><span class="cite-bracket">&#91;</span>356<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>2764
</td>
<td>64&#160;Kb
</td>
<td>EPROM
</td>
<td>65,536
</td>
<td>1981
</td>
<td>Intel
</td>
<td>3,500 <a href="/wiki/Nanometre" title="Nanometre">nm</a>
</td>
<td rowspan="2"><i><b>?</b></i>
</td>
<td rowspan="2"><sup id="cite_ref-Intel-Product-Timeline_313-7" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-stol_323-11" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>27128
</td>
<td>128&#160;Kb
</td>
<td>EPROM
</td>
<td>131,072
</td>
<td>1982
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td></tr>
<tr>
<td>27256
</td>
<td>256&#160;Kb
</td>
<td>EPROM (<a href="/wiki/HMOS" class="mw-redirect" title="HMOS">HMOS</a>)
</td>
<td>262,144
</td>
<td>1983
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-8" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-364" class="reference"><a href="#cite_note-364"><span class="cite-bracket">&#91;</span>357<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="2"><i><b>?</b></i>
</td>
<td>256&#160;Kb
</td>
<td>EPROM (<a href="/wiki/CMOS" title="CMOS">CMOS</a>)
</td>
<td>262,144
</td>
<td>1983
</td>
<td><a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-365" class="reference"><a href="#cite_note-365"><span class="cite-bracket">&#91;</span>358<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>512&#160;Kb
</td>
<td>EPROM (NMOS)
</td>
<td>524,288
</td>
<td>1984
</td>
<td><a href="/wiki/AMD" title="AMD">AMD</a>
</td>
<td>1,700&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-stol_323-12" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>27512
</td>
<td>512&#160;Kb
</td>
<td>EPROM (HMOS)
</td>
<td>524,288
</td>
<td>1984
</td>
<td>Intel
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-9" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-366" class="reference"><a href="#cite_note-366"><span class="cite-bracket">&#91;</span>359<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td rowspan="4"><i><b>?</b></i>
</td>
<td>1 <a href="/wiki/Mebibit" class="mw-redirect" title="Mebibit">Mb</a>
</td>
<td>EPROM (CMOS)
</td>
<td>1,048,576
</td>
<td>1984
</td>
<td>NEC
</td>
<td>1,200&#160;nm
</td>
<td rowspan="3"><i><b>?</b></i>
</td>
<td rowspan="3"><sup id="cite_ref-stol_323-13" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>4&#160;Mb
</td>
<td>EPROM (CMOS)
</td>
<td>4,194,304
</td>
<td>1987
</td>
<td>Toshiba
</td>
<td>800&#160;nm
</td></tr>
<tr>
<td rowspan="2">16&#160;Mb
</td>
<td>EPROM (CMOS)
</td>
<td>16,777,216
</td>
<td>1990
</td>
<td>NEC
</td>
<td>600&#160;nm
</td></tr>
<tr>
<td><a href="/wiki/Mask_ROM" class="mw-redirect" title="Mask ROM">MROM</a>
</td>
<td>16,777,216
</td>
<td>1995
</td>
<td><a href="/wiki/AKM_Semiconductor,_Inc." class="mw-redirect" title="AKM Semiconductor, Inc.">AKM</a>, <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td><sup id="cite_ref-smithsonian-japan_330-1" class="reference"><a href="#cite_note-smithsonian-japan-330"><span class="cite-bracket">&#91;</span>323<span class="cite-bracket">&#93;</span></a></sup>
</td></tr></tbody></table>
<div class="mw-heading mw-heading3"><h3 id="Transistor_computers">Transistor computers</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=7" title="Edit section: Transistor computers"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:IBM_7070.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/f/f3/IBM_7070.jpg/250px-IBM_7070.jpg" decoding="async" width="190" height="338" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/f3/IBM_7070.jpg/330px-IBM_7070.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/f3/IBM_7070.jpg/500px-IBM_7070.jpg 2x" data-file-width="2376" data-file-height="4224" /></a><figcaption>Part of an <a href="/wiki/IBM_7070" title="IBM 7070">IBM 7070</a> card cage populated with <a href="/wiki/Standard_Modular_System" title="Standard Modular System">Standard Modular System</a> cards</figcaption></figure>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951" /><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Transistor_computer" title="Transistor computer">Transistor computer</a></div>
<p>Before transistors were invented, <a href="/wiki/Relay" title="Relay">relays</a> were used in commercial <a href="/wiki/Tabulating_machines" class="mw-redirect" title="Tabulating machines">tabulating machines</a> and experimental early computers. The world's first working <a href="/wiki/Computer_programming" title="Computer programming">programmable</a>, fully automatic <a href="/wiki/Digital_computer" class="mw-redirect" title="Digital computer">digital computer</a>,<sup id="cite_ref-367" class="reference"><a href="#cite_note-367"><span class="cite-bracket">&#91;</span>360<span class="cite-bracket">&#93;</span></a></sup> the 1941 <a href="/wiki/Z3_(computer)" title="Z3 (computer)">Z3</a> 22-<a href="/wiki/Bit" title="Bit">bit</a> <a href="/wiki/Word_(data_type)" class="mw-redirect" title="Word (data type)">word</a> length computer, had 2,600 relays, and operated at a <a href="/wiki/Clock_frequency" class="mw-redirect" title="Clock frequency">clock frequency</a> of about 4–5&#160;<a href="/wiki/Hertz" title="Hertz">Hz</a>. The 1940 Complex Number Computer  had fewer than 500 relays,<sup id="cite_ref-368" class="reference"><a href="#cite_note-368"><span class="cite-bracket">&#91;</span>361<span class="cite-bracket">&#93;</span></a></sup> but it was not fully programmable. The earliest practical computers used <a href="/wiki/Vacuum_tubes" class="mw-redirect" title="Vacuum tubes">vacuum tubes</a> and solid-state <a href="/wiki/Diode_logic" title="Diode logic">diode logic</a>. <a href="/wiki/ENIAC" title="ENIAC">ENIAC</a> had 18,000 vacuum tubes, 7,200 crystal diodes, and 1,500 relays, with many of the vacuum tubes containing two <a href="/wiki/Triode" title="Triode">triode</a> elements.
</p><p>The second generation of computers were <a href="/wiki/Transistor_computer" title="Transistor computer">transistor computers</a> that featured boards filled with discrete transistors, solid-state diodes and <a href="/wiki/Magnetic-core_memory" title="Magnetic-core memory">magnetic memory cores</a>. The experimental 1953 <a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a> <a href="/wiki/Manchester_computers#Transistor_Computer" title="Manchester computers">Transistor Computer</a>, developed at the <a href="/wiki/University_of_Manchester" title="University of Manchester">University of Manchester</a>, is widely believed to be the first transistor computer to come into operation anywhere in the world (the prototype had 92 point-contact transistors and 550 diodes).<sup id="cite_ref-computerhistory_369-0" class="reference"><a href="#cite_note-computerhistory-369"><span class="cite-bracket">&#91;</span>362<span class="cite-bracket">&#93;</span></a></sup> A later version the 1955 machine had a total of 250 junction transistors and 1,300 point-contact diodes. The Computer also used a small number of tubes in its clock generator, so it was not the first <em>fully</em> transistorized. The ETL Mark III, developed at the <a href="/wiki/Electrotechnical_Laboratory" class="mw-redirect" title="Electrotechnical Laboratory">Electrotechnical Laboratory</a> in 1956, may have been the first transistor-based electronic computer using the <a href="/wiki/Stored_program" class="mw-redirect" title="Stored program">stored program</a> method. It had about "130 point-contact transistors and about 1,800 germanium diodes were used for logic elements, and these were housed on 300 plug-in packages which could be slipped in and out."<sup id="cite_ref-etl3_370-0" class="reference"><a href="#cite_note-etl3-370"><span class="cite-bracket">&#91;</span>363<span class="cite-bracket">&#93;</span></a></sup> The 1958 <a href="/wiki/Decimal_architecture" class="mw-redirect" title="Decimal architecture">decimal architecture</a> <a href="/wiki/IBM_7070" title="IBM 7070">IBM 7070</a> was the first transistor computer to be fully programmable. It had about 30,000 alloy-junction germanium transistors and 22,000 germanium diodes, on approximately 14,000 <a href="/wiki/Standard_Modular_System" title="Standard Modular System">Standard Modular System</a> (SMS) cards. The 1959 <a href="/wiki/MOBIDIC" title="MOBIDIC">MOBIDIC</a>, short for "MOBIle DIgital Computer", at 12,000 pounds (6.0 short tons) mounted in the trailer of a <a href="/wiki/Semi-trailer" title="Semi-trailer">semi-trailer</a> truck, was a transistorized computer for battlefield data.
</p><p>The third generation of computers used <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuits</a> (ICs).<sup id="cite_ref-ipsj-history_371-0" class="reference"><a href="#cite_note-ipsj-history-371"><span class="cite-bracket">&#91;</span>364<span class="cite-bracket">&#93;</span></a></sup> The 1962 <a href="/wiki/16-bit_computing" title="16-bit computing">15-bit</a>  <a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">Apollo Guidance Computer</a> used "about 4,000 "Type-G" (3-input NOR gate) circuits" for about 12,000 transistors plus 32,000 resistors.<sup id="cite_ref-372" class="reference"><a href="#cite_note-372"><span class="cite-bracket">&#91;</span>365<span class="cite-bracket">&#93;</span></a></sup>
The <a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a>, introduced 1964, used discrete transistors in <a href="/wiki/Hybrid_circuit" class="mw-redirect" title="Hybrid circuit">hybrid circuit</a> packs.<sup id="cite_ref-ipsj-history_371-1" class="reference"><a href="#cite_note-ipsj-history-371"><span class="cite-bracket">&#91;</span>364<span class="cite-bracket">&#93;</span></a></sup> The 1965 <a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a> <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a> CPU had 1409 discrete transistors and over 10,000 diodes, on many cards. Later versions, starting with the 1968 PDP-8/I, used integrated circuits. The PDP-8 was later reimplemented as a microprocessor as the <a href="/wiki/Intersil_6100" title="Intersil 6100">Intersil 6100</a>, see below.<sup id="cite_ref-straight_8_373-0" class="reference"><a href="#cite_note-straight_8-373"><span class="cite-bracket">&#91;</span>366<span class="cite-bracket">&#93;</span></a></sup>
</p><p>The next generation of computers were the <a href="/wiki/Microcomputer" title="Microcomputer">microcomputers</a>, starting with the 1971 <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>, which used <a href="/wiki/MOSFET" title="MOSFET">MOS</a> transistors. These were used in <a href="/wiki/Home_computer" title="Home computer">home computers</a> or <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a> (PCs).
</p><p>This list includes early transistorized computers (second generation) and IC-based computers (third generation) from the 1950s and 1960s.
</p>
<table class="wikitable sortable" style="text-align:center">

<tbody><tr>
<th>Computer
</th>
<th data-sort-type="number">Transistor count
</th>
<th>Year
</th>
<th>Manufacturer
</th>
<th>Notes
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td><a href="/wiki/Manchester_computers#Transistor_Computer" title="Manchester computers">Transistor Computer</a>
</td>
<td>92
</td>
<td>1953
</td>
<td><a href="/wiki/University_of_Manchester" title="University of Manchester">University of Manchester</a>
</td>
<td><a href="/wiki/Point-contact_transistor" title="Point-contact transistor">Point-contact transistors</a>, 550 diodes. Lacked stored program capability.
</td>
<td><sup id="cite_ref-computerhistory_369-1" class="reference"><a href="#cite_note-computerhistory-369"><span class="cite-bracket">&#91;</span>362<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/TRADIC" title="TRADIC">TRADIC</a>
</td>
<td>700
</td>
<td>1954
</td>
<td><a href="/wiki/Bell_Labs" title="Bell Labs">Bell Labs</a>
</td>
<td>Point-contact transistors
</td>
<td><sup id="cite_ref-computerhistory_369-2" class="reference"><a href="#cite_note-computerhistory-369"><span class="cite-bracket">&#91;</span>362<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Manchester_computers#Transistor_Computer" title="Manchester computers">Transistor Computer</a> (full size)
</td>
<td>250
</td>
<td>1955
</td>
<td>University of Manchester
</td>
<td><a href="/wiki/Discrete_transistor" class="mw-redirect" title="Discrete transistor">Discrete</a> point-contact transistors, 1,300 diodes
</td>
<td><sup id="cite_ref-computerhistory_369-3" class="reference"><a href="#cite_note-computerhistory-369"><span class="cite-bracket">&#91;</span>362<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/IBM_608" title="IBM 608">IBM 608</a>
</td>
<td>3,000
</td>
<td>1955
</td>
<td><a href="/wiki/IBM" title="IBM">IBM</a>
</td>
<td><a href="/wiki/Germanium" title="Germanium">Germanium</a> transistors
</td>
<td><sup id="cite_ref-374" class="reference"><a href="#cite_note-374"><span class="cite-bracket">&#91;</span>367<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Electrotechnical_Laboratory" class="mw-redirect" title="Electrotechnical Laboratory">ETL</a> Mark III
</td>
<td>130
</td>
<td>1956
</td>
<td><a href="/wiki/Electrotechnical_Laboratory" class="mw-redirect" title="Electrotechnical Laboratory">Electrotechnical Laboratory</a>
</td>
<td>Point-contact transistors, 1,800 diodes, stored program capability
</td>
<td><sup id="cite_ref-computerhistory_369-4" class="reference"><a href="#cite_note-computerhistory-369"><span class="cite-bracket">&#91;</span>362<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-etl3_370-1" class="reference"><a href="#cite_note-etl3-370"><span class="cite-bracket">&#91;</span>363<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Metrovick_950" title="Metrovick 950">Metrovick 950</a>
</td>
<td>200
</td>
<td>1956
</td>
<td><a href="/wiki/Metropolitan-Vickers" title="Metropolitan-Vickers">Metropolitan-Vickers</a>
</td>
<td>Discrete <a href="/wiki/Junction_transistor" class="mw-redirect" title="Junction transistor">junction transistors</a>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/NEC" title="NEC">NEC</a> NEAC-2201
</td>
<td>600
</td>
<td>1958
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td><a href="/wiki/Germanium" title="Germanium">Germanium</a> transistors
</td>
<td><sup id="cite_ref-375" class="reference"><a href="#cite_note-375"><span class="cite-bracket">&#91;</span>368<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a> MARS-1
</td>
<td>1,000
</td>
<td>1958
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td>
<td>
</td>
<td><sup id="cite_ref-376" class="reference"><a href="#cite_note-376"><span class="cite-bracket">&#91;</span>369<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/IBM_7070" title="IBM 7070">IBM 7070</a>
</td>
<td>30,000
</td>
<td>1958
</td>
<td><a href="/wiki/IBM" title="IBM">IBM</a>
</td>
<td><a href="/wiki/Alloy-junction_transistor" title="Alloy-junction transistor">Alloy-junction</a> germanium transistors, 22,000 diodes
</td>
<td><sup id="cite_ref-DPS_377-0" class="reference"><a href="#cite_note-DPS-377"><span class="cite-bracket">&#91;</span>370<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Matsushita_Electric" class="mw-redirect" title="Matsushita Electric">Matsushita</a> MADIC-I
</td>
<td>400
</td>
<td>1959
</td>
<td><a href="/wiki/Matsushita_Electric" class="mw-redirect" title="Matsushita Electric">Matsushita</a>
</td>
<td><a href="/wiki/Bipolar_transistors" class="mw-redirect" title="Bipolar transistors">Bipolar transistors</a>
</td>
<td><sup id="cite_ref-378" class="reference"><a href="#cite_note-378"><span class="cite-bracket">&#91;</span>371<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>NEC NEAC-2203
</td>
<td>2,579
</td>
<td>1959
</td>
<td>NEC
</td>
<td>
</td>
<td><sup id="cite_ref-379" class="reference"><a href="#cite_note-379"><span class="cite-bracket">&#91;</span>372<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a> TOSBAC-2100
</td>
<td>5,000
</td>
<td>1959
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td>
</td>
<td><sup id="cite_ref-380" class="reference"><a href="#cite_note-380"><span class="cite-bracket">&#91;</span>373<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/IBM_7090" title="IBM 7090">IBM 7090</a>
</td>
<td>50,000
</td>
<td>1959
</td>
<td>IBM
</td>
<td>Discrete germanium transistors
</td>
<td><sup id="cite_ref-IBM-7090_381-0" class="reference"><a href="#cite_note-IBM-7090-381"><span class="cite-bracket">&#91;</span>374<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/PDP-1" title="PDP-1">PDP-1</a>
</td>
<td>2,700
</td>
<td>1959
</td>
<td><a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>
</td>
<td><a href="/wiki/Discrete_transistor" class="mw-redirect" title="Discrete transistor">Discrete transistors</a>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Olivetti_Elea" title="Olivetti Elea">Olivetti Elea</a> 9003
</td>
<td>?
</td>
<td>1959
</td>
<td><a href="/wiki/Olivetti" title="Olivetti">Olivetti</a>
</td>
<td>300,000 (?) <a href="/wiki/Discrete_transistor" class="mw-redirect" title="Discrete transistor">discrete transistors</a> and diodes
</td>
<td><sup id="cite_ref-382" class="reference"><a href="#cite_note-382"><span class="cite-bracket">&#91;</span>375<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Mitsubishi" title="Mitsubishi">Mitsubishi</a> MELCOM 1101
</td>
<td>3,500
</td>
<td>1960
</td>
<td><a href="/wiki/Mitsubishi" title="Mitsubishi">Mitsubishi</a>
</td>
<td>Germanium transistors
</td>
<td><sup id="cite_ref-383" class="reference"><a href="#cite_note-383"><span class="cite-bracket">&#91;</span>376<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/M18_FADAC" class="mw-redirect" title="M18 FADAC">M18 FADAC</a>
</td>
<td>1,600
</td>
<td>1960
</td>
<td><a href="/wiki/Autonetics" title="Autonetics">Autonetics</a>
</td>
<td>Discrete transistors
</td>
<td>
</td></tr>
<tr>
<td>CPU of <a href="/wiki/IBM_7030_Stretch" title="IBM 7030 Stretch">IBM 7030 Stretch</a>
</td>
<td>169,100
</td>
<td>1961
</td>
<td><a href="/wiki/IBM" title="IBM">IBM</a>
</td>
<td>World's fastest computer from 1961 to 1964
</td>
<td><sup id="cite_ref-384" class="reference"><a href="#cite_note-384"><span class="cite-bracket">&#91;</span>377<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/D-17B" title="D-17B">D-17B</a>
</td>
<td>1,521
</td>
<td>1962
</td>
<td>Autonetics
</td>
<td>Discrete transistors
</td>
<td>
</td></tr>
<tr>
<td>NEC NEAC-L2
</td>
<td>16,000
</td>
<td>1964
</td>
<td>NEC
</td>
<td>Ge transistors
</td>
<td><sup id="cite_ref-385" class="reference"><a href="#cite_note-385"><span class="cite-bracket">&#91;</span>378<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/CDC_6600" title="CDC 6600">CDC 6600</a> (entire computer)
</td>
<td>400,000
</td>
<td>1964
</td>
<td><a href="/wiki/Control_Data_Corporation" title="Control Data Corporation">Control Data Corporation</a>
</td>
<td>World's fastest computer from 1964 to 1969
</td>
<td><sup id="cite_ref-386" class="reference"><a href="#cite_note-386"><span class="cite-bracket">&#91;</span>379<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a>
</td>
<td>?
</td>
<td>1964
</td>
<td>IBM
</td>
<td><a href="/wiki/Hybrid_circuit" class="mw-redirect" title="Hybrid circuit">Hybrid circuits</a>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/PDP-8" title="PDP-8">PDP-8 "Straight-8"</a>
</td>
<td>1,409<sup id="cite_ref-straight_8_373-1" class="reference"><a href="#cite_note-straight_8-373"><span class="cite-bracket">&#91;</span>366<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1965
</td>
<td><a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>
</td>
<td>discrete transistors, 10,000 diodes
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/PDP-8" title="PDP-8">PDP-8/S</a>
</td>
<td>1,001<sup id="cite_ref-387" class="reference"><a href="#cite_note-387"><span class="cite-bracket">&#91;</span>380<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-388" class="reference"><a href="#cite_note-388"><span class="cite-bracket">&#91;</span>381<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-389" class="reference"><a href="#cite_note-389"><span class="cite-bracket">&#91;</span>382<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>1966
</td>
<td><a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>
</td>
<td>discrete transistors, diodes
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/PDP-8" title="PDP-8">PDP-8/I</a>
</td>
<td>1,409<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="this seems to be the transistor count for the discrete-transistor &quot;straight 8&quot;; I expected the integrated circuit &quot;PDP-8/I&quot; to have roughly twice as many transistors. (April 2022)">citation needed</span></a></i>&#93;</sup>
</td>
<td>1968<sup id="cite_ref-390" class="reference"><a href="#cite_note-390"><span class="cite-bracket">&#91;</span>383<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td><a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>
</td>
<td>74 series <a href="/wiki/Transistor%E2%80%93transistor_logic" title="Transistor–transistor logic">TTL</a> circuits<sup id="cite_ref-391" class="reference"><a href="#cite_note-391"><span class="cite-bracket">&#91;</span>384<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">Apollo Guidance Computer</a> Block I
</td>
<td>12,300
</td>
<td>1966
</td>
<td><a href="/wiki/Raytheon" title="Raytheon">Raytheon</a> / <a href="/wiki/MIT_Instrumentation_Laboratory" class="mw-redirect" title="MIT Instrumentation Laboratory">MIT Instrumentation Laboratory</a>
</td>
<td>4,100 <a href="/wiki/Integrated_circuit" title="Integrated circuit">ICs</a>, each containing a 3-transistor, 3-input NOR gate. (Block II had 2,800 dual 3-input NOR gates ICs.)
</td>
<td>
</td></tr></tbody></table>
<div class="mw-heading mw-heading3"><h3 id="Logic_functions">Logic functions</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=8" title="Edit section: Logic functions"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<p>Transistor count for generic logic functions is based on static <a href="/wiki/CMOS" title="CMOS">CMOS</a> implementation.<sup id="cite_ref-392" class="reference"><a href="#cite_note-392"><span class="cite-bracket">&#91;</span>385<span class="cite-bracket">&#93;</span></a></sup>
</p>
<table class="wikitable sortable" style="text-align: center;">

<tbody><tr>
<th>Function
</th>
<th data-sort-type="number">Transistor count
</th>
<th class="unsortable">Ref
</th></tr>
<tr>
<td><a href="/wiki/NOT_gate" class="mw-redirect" title="NOT gate">NOT</a>
</td>
<td>2
</td>
<td rowspan="16">
</td></tr>
<tr>
<td>Buffer
</td>
<td>4
</td></tr>
<tr>
<td><a href="/wiki/NAND_gate" title="NAND gate">NAND 2-input</a>
</td>
<td>4
</td></tr>
<tr>
<td><a href="/wiki/NOR_gate" title="NOR gate">NOR 2-input</a>
</td>
<td>4
</td></tr>
<tr>
<td><a href="/wiki/AND_gate" title="AND gate">AND 2-input</a>
</td>
<td>6
</td></tr>
<tr>
<td><a href="/wiki/OR_gate" title="OR gate">OR 2-input</a>
</td>
<td>6
</td></tr>
<tr>
<td><a href="/wiki/NAND_gate" title="NAND gate">NAND 3-input</a>
</td>
<td>6
</td></tr>
<tr>
<td><a href="/wiki/NOR_gate" title="NOR gate">NOR 3-input</a>
</td>
<td>6
</td></tr>
<tr>
<td><a href="/wiki/XOR_gate" title="XOR gate">XOR 2-input</a>
</td>
<td>6
</td></tr>
<tr>
<td><a href="/wiki/XNOR_gate" title="XNOR gate">XNOR 2-input</a>
</td>
<td>8
</td></tr>
<tr>
<td><a href="/wiki/Digital_multiplexer" class="mw-redirect" title="Digital multiplexer">MUX 2-input</a> with <a href="/wiki/Transmission_gate" title="Transmission gate">TG</a>
</td>
<td>6
</td></tr>
<tr>
<td><a href="/wiki/Digital_multiplexer" class="mw-redirect" title="Digital multiplexer">MUX 4-input</a> with <a href="/wiki/Transmission_gate" title="Transmission gate">TG</a>
</td>
<td>18
</td></tr>
<tr>
<td><a href="/wiki/Digital_multiplexer" class="mw-redirect" title="Digital multiplexer">NOT MUX 2-input</a>
</td>
<td>8
</td></tr>
<tr>
<td><a href="/wiki/Digital_multiplexer" class="mw-redirect" title="Digital multiplexer">MUX 4-input</a>
</td>
<td>24
</td></tr>
<tr>
<td>1-bit <a href="/wiki/Full_adder" class="mw-redirect" title="Full adder">full adder</a>
</td>
<td>24
</td></tr>
<tr>
<td>1-bit <a href="/wiki/Adder%E2%80%93subtractor" title="Adder–subtractor">adder–subtractor</a>
</td>
<td>48
</td></tr>
<tr>
<td><a href="/wiki/AND-OR-Invert" class="mw-redirect" title="AND-OR-Invert">AND-OR-INVERT</a>
</td>
<td>6
</td>
<td><sup id="cite_ref-Tinder2000_393-0" class="reference"><a href="#cite_note-Tinder2000-393"><span class="cite-bracket">&#91;</span>386<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Latch_(electronics)#Gated_D_latch" class="mw-redirect" title="Latch (electronics)">Latch, D gated</a>
</td>
<td>8
</td>
<td rowspan="2">
</td></tr>
<tr>
<td><a href="/wiki/Flip-flop_(electronics)#Edge-triggered_dynamic_D_storage_element" title="Flip-flop (electronics)">Flip-flop, edge triggered dynamic D with reset</a>
</td>
<td>12
</td></tr>
<tr>
<td>8-bit multiplier
</td>
<td>3,000
</td>
<td>
</td></tr>
<tr>
<td>16-bit multiplier
</td>
<td>9,000
</td>
<td>
</td></tr>
<tr>
<td>32-bit multiplier
</td>
<td>21,000
</td>
<td><sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (June 2020)">citation needed</span></a></i>&#93;</sup>
</td></tr>
<tr>
<td><a href="/wiki/Small-scale_integration" class="mw-redirect" title="Small-scale integration">small-scale integration</a>
</td>
<td>2–100
</td>
<td><sup id="cite_ref-ieee_100_394-0" class="reference"><a href="#cite_note-ieee_100-394"><span class="cite-bracket">&#91;</span>387<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Medium-scale_integration" class="mw-redirect" title="Medium-scale integration">medium-scale integration</a>
</td>
<td>100–500
</td>
<td><sup id="cite_ref-ieee_100_394-1" class="reference"><a href="#cite_note-ieee_100-394"><span class="cite-bracket">&#91;</span>387<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Large-scale_integration" class="mw-redirect" title="Large-scale integration">large-scale integration</a>
</td>
<td>500–20,000
</td>
<td><sup id="cite_ref-ieee_100_394-2" class="reference"><a href="#cite_note-ieee_100-394"><span class="cite-bracket">&#91;</span>387<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Very-large-scale_integration" title="Very-large-scale integration">very-large-scale integration</a>
</td>
<td>20,000–1,000,000
</td>
<td><sup id="cite_ref-ieee_100_394-3" class="reference"><a href="#cite_note-ieee_100-394"><span class="cite-bracket">&#91;</span>387<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>ultra-large scale integration
</td>
<td>&gt;1,000,000
</td>
<td>
</td></tr></tbody></table>
<div class="mw-heading mw-heading3"><h3 id="Parallel_systems">Parallel systems</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=9" title="Edit section: Parallel systems"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<p>Historically, each processing element in earlier parallel systems—like all CPUs of that time—was a <a href="/wiki/Serial_computer" title="Serial computer">serial computer</a> built out of multiple chips. As transistor counts per chip increases, each processing element could be built out of fewer chips, and then later each <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processor</a> chip could contain more processing elements.<sup id="cite_ref-kevin_395-0" class="reference"><a href="#cite_note-kevin-395"><span class="cite-bracket">&#91;</span>388<span class="cite-bracket">&#93;</span></a></sup>
</p><p><a href="/wiki/Goodyear_MPP" title="Goodyear MPP">Goodyear MPP</a>: (1983?) 8 pixel processors per chip, 3,000 to 8,000 transistors per chip.<sup id="cite_ref-kevin_395-1" class="reference"><a href="#cite_note-kevin-395"><span class="cite-bracket">&#91;</span>388<span class="cite-bracket">&#93;</span></a></sup>
</p><p>Brunel University Scape (single-chip array-processing element): (1983) 256 pixel processors per chip, 120,000 to 140,000 transistors per chip.<sup id="cite_ref-kevin_395-2" class="reference"><a href="#cite_note-kevin-395"><span class="cite-bracket">&#91;</span>388<span class="cite-bracket">&#93;</span></a></sup>
</p><p><a href="/wiki/Cell_Broadband_Engine" class="mw-redirect" title="Cell Broadband Engine">Cell Broadband Engine</a>: (2006) with 9 cores per chip, had 234 million transistors per chip.<sup id="cite_ref-396" class="reference"><a href="#cite_note-396"><span class="cite-bracket">&#91;</span>389<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="Other_devices">Other devices</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=10" title="Edit section: Other devices"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<table class="wikitable sortable">

<tbody><tr>
<th>Device type
</th>
<th>Device name
</th>
<th data-sort-type="number">Transistor count
</th>
<th>Date of introduction
</th>
<th>Designer(s)
</th>
<th><a href="/wiki/Semiconductor_manufacturer" class="mw-redirect" title="Semiconductor manufacturer">Manufacturer(s)</a>
</th>
<th data-sort-type="number"><a href="/wiki/MOSFET" title="MOSFET">MOS</a> <a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">process</a>
</th>
<th data-sort-type="number">Area
</th>
<th data-sort-type="number">Transistor density, tr./mm<sup>2</sup>
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td><a href="/wiki/Deep_learning" title="Deep learning">Deep learning</a> engine / IPU<sup id="cite_ref-397" class="reference"><a href="#cite_note-397"><span class="cite-bracket">&#91;</span>h<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>Colossus GC2
</td>
<td>23,600,000,000
</td>
<td>2018
</td>
<td><a href="/wiki/Graphcore" title="Graphcore">Graphcore</a>
</td>
<td><a href="/wiki/TSMC" title="TSMC">TSMC</a>
</td>
<td>16&#160;nm
</td>
<td>~800&#160;mm<sup>2</sup>
</td>
<td>29,500,000
</td>
<td><sup id="cite_ref-398" class="reference"><a href="#cite_note-398"><span class="cite-bracket">&#91;</span>390<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-399" class="reference"><a href="#cite_note-399"><span class="cite-bracket">&#91;</span>391<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-400" class="reference"><a href="#cite_note-400"><span class="cite-bracket">&#91;</span>392<span class="cite-bracket">&#93;</span></a></sup><sup class="noprint Inline-Template noprint noexcerpt Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:NOTRS" class="mw-redirect" title="Wikipedia:NOTRS"><span title="This claim needs references to better sources. (December 2019)">better&#160;source&#160;needed</span></a></i>&#93;</sup>
</td></tr>
<tr>
<td><a href="/wiki/Deep_learning" title="Deep learning">Deep learning</a> engine / IPU
</td>
<td>Wafer Scale Engine
</td>
<td>1,200,000,000,000
</td>
<td>2019
</td>
<td>Cerebras
</td>
<td><a href="/wiki/TSMC" title="TSMC">TSMC</a>
</td>
<td>16&#160;nm
</td>
<td>46,225&#160;mm<sup>2</sup>
</td>
<td>25,960,000
</td>
<td><sup id="cite_ref-ExtremeTech-WSE_1-1" class="reference"><a href="#cite_note-ExtremeTech-WSE-1"><span class="cite-bracket">&#91;</span>1<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-NextPlatform-WSE_2-1" class="reference"><a href="#cite_note-NextPlatform-WSE-2"><span class="cite-bracket">&#91;</span>2<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-AnandTech-WSE_3-1" class="reference"><a href="#cite_note-AnandTech-WSE-3"><span class="cite-bracket">&#91;</span>3<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-WikichipFuse-WSE_4-1" class="reference"><a href="#cite_note-WikichipFuse-WSE-4"><span class="cite-bracket">&#91;</span>4<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Deep_learning" title="Deep learning">Deep learning</a> engine / IPU
</td>
<td>Wafer Scale Engine 2
</td>
<td>2,600,000,000,000
</td>
<td>2020
</td>
<td>Cerebras
</td>
<td><a href="/wiki/TSMC" title="TSMC">TSMC</a>
</td>
<td>7&#160;nm
</td>
<td>46,225&#160;mm<sup>2</sup>
</td>
<td>56,250,000
</td>
<td><sup id="cite_ref-:1_5-1" class="reference"><a href="#cite_note-:1-5"><span class="cite-bracket">&#91;</span>5<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-401" class="reference"><a href="#cite_note-401"><span class="cite-bracket">&#91;</span>393<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-402" class="reference"><a href="#cite_note-402"><span class="cite-bracket">&#91;</span>394<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Network switch
</td>
<td>NVLink4 NVSwitch
</td>
<td>25,100,000,000
</td>
<td>2022
</td>
<td>Nvidia
</td>
<td><a href="/wiki/TSMC" title="TSMC">TSMC</a>
</td>
<td>N4 (4&#160;nm)
</td>
<td>294&#160;mm<sup>2</sup>
</td>
<td>85,370,000
</td>
<td><sup id="cite_ref-403" class="reference"><a href="#cite_note-403"><span class="cite-bracket">&#91;</span>395<span class="cite-bracket">&#93;</span></a></sup>
</td></tr></tbody></table>
<div class="mw-heading mw-heading2"><h2 id="Transistor_density">Transistor density</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=11" title="Edit section: Transistor density"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<p>The transistor density is the number of transistors that are <a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">fabricated</a> per unit area, typically measured in terms of the number of transistors per <a href="/wiki/Square_millimeter" class="mw-redirect" title="Square millimeter">square millimeter</a> (mm<sup>2</sup>). The transistor density usually correlates with the <a href="/wiki/Gate_(transistor)" class="mw-redirect" title="Gate (transistor)">gate</a> length of a <a href="/wiki/Semiconductor_node" class="mw-redirect" title="Semiconductor node">semiconductor node</a> (also known as a <a href="/wiki/Semiconductor_manufacturing_process" class="mw-redirect" title="Semiconductor manufacturing process">semiconductor manufacturing process</a>), typically measured in <a href="/wiki/Nanometers" class="mw-redirect" title="Nanometers">nanometers</a> (nm). As of 2019<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;action=edit">&#91;update&#93;</a></sup>, the semiconductor node with the highest transistor density is TSMC's <a href="/wiki/5_nanometer" class="mw-redirect" title="5 nanometer">5 nanometer</a> node, with 171.3<span class="nowrap">&#160;</span>million transistors per square millimeter (note this corresponds to a transistor-transistor spacing of 76.4&#160;nm, far greater than the relative meaningless "5nm")<sup id="cite_ref-tmsc5nm_404-0" class="reference"><a href="#cite_note-tmsc5nm-404"><span class="cite-bracket">&#91;</span>396<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading3"><h3 id="MOSFET_nodes">MOSFET nodes</h3><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=12" title="Edit section: MOSFET nodes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236090951" /><div role="note" class="hatnote navigation-not-searchable">Further information: <a href="/wiki/List_of_semiconductor_scale_examples" title="List of semiconductor scale examples">List of semiconductor scale examples</a></div>
<table class="wikitable sortable">
<caption><a href="/wiki/Semiconductor_node" class="mw-redirect" title="Semiconductor node">Semiconductor nodes</a>
</caption>
<tbody><tr>
<th><a href="/wiki/Semiconductor_node" class="mw-redirect" title="Semiconductor node">Node</a> name
</th>
<th data-sort-type="number">Transistor density (transistors/mm<sup>2</sup>)
</th>
<th data-sort-type="number">Production year
</th>
<th data-sort-type="number"><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Process</a>
</th>
<th><a href="/wiki/MOSFET" title="MOSFET">MOSFET</a>
</th>
<th>Manufacturer(s)
</th>
<th class="unsortable"><abbr title="Reference(s)">Ref</abbr>
</th></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1960
</td>
<td>20,000 <a href="/wiki/Nanometre" title="Nanometre">nm</a>
</td>
<td><a href="/wiki/PMOS_logic" title="PMOS logic">PMOS</a>
</td>
<td rowspan="2"><a href="/wiki/Bell_Labs" title="Bell Labs">Bell Labs</a>
</td>
<td rowspan="2"><sup id="cite_ref-405" class="reference"><a href="#cite_note-405"><span class="cite-bracket">&#91;</span>397<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Lojek_406-0" class="reference"><a href="#cite_note-Lojek-406"><span class="cite-bracket">&#91;</span>398<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1960
</td>
<td>20,000&#160;nm
</td>
<td><a href="/wiki/NMOS_logic" title="NMOS logic">NMOS</a>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1963
</td>
<td><i><b>?</b></i>
</td>
<td><a href="/wiki/CMOS" title="CMOS">CMOS</a>
</td>
<td><a href="/wiki/Fairchild_Semiconductor" title="Fairchild Semiconductor">Fairchild</a>
</td>
<td><sup id="cite_ref-computerhistory1963_407-0" class="reference"><a href="#cite_note-computerhistory1963-407"><span class="cite-bracket">&#91;</span>399<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1964
</td>
<td><i><b>?</b></i>
</td>
<td>PMOS
</td>
<td><a href="/wiki/General_Microelectronics" class="mw-redirect" title="General Microelectronics">General Microelectronics</a>
</td>
<td><sup id="cite_ref-408" class="reference"><a href="#cite_note-408"><span class="cite-bracket">&#91;</span>400<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1968
</td>
<td>20,000&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/RCA" title="RCA">RCA</a>
</td>
<td><sup id="cite_ref-Lojek330_409-0" class="reference"><a href="#cite_note-Lojek330-409"><span class="cite-bracket">&#91;</span>401<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1969
</td>
<td>12,000&#160;nm
</td>
<td>PMOS
</td>
<td><a href="/wiki/Intel" title="Intel">Intel</a>
</td>
<td><sup id="cite_ref-stol_323-14" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Pimbley_315-2" class="reference"><a href="#cite_note-Pimbley-315"><span class="cite-bracket">&#91;</span>308<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1970
</td>
<td><a href="/wiki/10_%CE%BCm_process" class="mw-redirect" title="10 μm process">10,000&#160;nm</a>
</td>
<td>CMOS
</td>
<td>RCA
</td>
<td><sup id="cite_ref-Lojek330_409-1" class="reference"><a href="#cite_note-Lojek330-409"><span class="cite-bracket">&#91;</span>401<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>300
</td>
<td>1970
</td>
<td>8,000&#160;nm
</td>
<td>PMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-Lojek-1103_317-1" class="reference"><a href="#cite_note-Lojek-1103-317"><span class="cite-bracket">&#91;</span>310<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-computerhistory1970_305-5" class="reference"><a href="#cite_note-computerhistory1970-305"><span class="cite-bracket">&#91;</span>298<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1971
</td>
<td>10,000&#160;nm
</td>
<td>PMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-410" class="reference"><a href="#cite_note-410"><span class="cite-bracket">&#91;</span>402<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>480
</td>
<td>1971
</td>
<td><i><b>?</b></i>
</td>
<td>PMOS
</td>
<td><a href="/wiki/General_Instrument" title="General Instrument">General Instrument</a>
</td>
<td><sup id="cite_ref-Gealow_319-7" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1973
</td>
<td><i><b>?</b></i>
</td>
<td>NMOS
</td>
<td><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>
</td>
<td><sup id="cite_ref-Gealow_319-8" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>220
</td>
<td>1973
</td>
<td><i><b>?</b></i>
</td>
<td>NMOS
</td>
<td><a href="/wiki/Mostek" title="Mostek">Mostek</a>
</td>
<td><sup id="cite_ref-Gealow_319-9" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1973
</td>
<td>7,500&#160;nm
</td>
<td>NMOS
</td>
<td><a href="/wiki/NEC" title="NEC">NEC</a>
</td>
<td><sup id="cite_ref-shmj70s_20-1" class="reference"><a href="#cite_note-shmj70s-20"><span class="cite-bracket">&#91;</span>19<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-ucom-4_19-1" class="reference"><a href="#cite_note-ucom-4-19"><span class="cite-bracket">&#91;</span>18<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1973
</td>
<td><a href="/wiki/6_%CE%BCm_process" title="6 μm process">6,000&#160;nm</a>
</td>
<td>PMOS
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td><sup id="cite_ref-shmj-1973-toshiba_21-1" class="reference"><a href="#cite_note-shmj-1973-toshiba-21"><span class="cite-bracket">&#91;</span>20<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-411" class="reference"><a href="#cite_note-411"><span class="cite-bracket">&#91;</span>403<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1976
</td>
<td>5,000&#160;nm
</td>
<td>NMOS
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>, Intel
</td>
<td><sup id="cite_ref-Gealow_319-10" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1976
</td>
<td>5,000&#160;nm
</td>
<td>CMOS
</td>
<td>RCA
</td>
<td>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1976
</td>
<td>4,000&#160;nm
</td>
<td>NMOS
</td>
<td><a href="/wiki/Zilog" title="Zilog">Zilog</a>
</td>
<td>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1976
</td>
<td><a href="/wiki/3_%CE%BCm_process" title="3 μm process">3,000&#160;nm</a>
</td>
<td>NMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-412" class="reference"><a href="#cite_note-412"><span class="cite-bracket">&#91;</span>404<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>1,850
</td>
<td>1977
</td>
<td><i><b>?</b></i>
</td>
<td>NMOS
</td>
<td><a href="/wiki/Nippon_Telegraph_and_Telephone" title="Nippon Telegraph and Telephone">NTT</a>
</td>
<td><sup id="cite_ref-Gealow_319-11" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1978
</td>
<td>3,000&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>
</td>
<td><sup id="cite_ref-413" class="reference"><a href="#cite_note-413"><span class="cite-bracket">&#91;</span>405<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1978
</td>
<td>2,500&#160;nm
</td>
<td>NMOS
</td>
<td><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>
</td>
<td rowspan="5"><sup id="cite_ref-Gealow_319-12" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1978
</td>
<td>2,000&#160;nm
</td>
<td>NMOS
</td>
<td>NEC, NTT
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>2,600
</td>
<td>1979
</td>
<td><i><b>?</b></i>
</td>
<td><a href="/wiki/VMOS" title="VMOS">VMOS</a>
</td>
<td><a href="/wiki/Siemens" title="Siemens">Siemens</a>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>7,280
</td>
<td>1979
</td>
<td><a href="/wiki/1_%CE%BCm_process" title="1 μm process">1,000&#160;nm</a>
</td>
<td>NMOS
</td>
<td>NTT
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td>7,620
</td>
<td>1980
</td>
<td>1,000&#160;nm
</td>
<td>NMOS
</td>
<td>NTT
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1983
</td>
<td>2,000&#160;nm
</td>
<td>CMOS
</td>
<td>Toshiba
</td>
<td><sup id="cite_ref-stol_323-15" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1983
</td>
<td><a href="/wiki/1.5_%CE%BCm_process" title="1.5 μm process">1,500&#160;nm</a>
</td>
<td>CMOS
</td>
<td>Intel
</td>
<td rowspan="4"><sup id="cite_ref-Gealow_319-13" class="reference"><a href="#cite_note-Gealow-319"><span class="cite-bracket">&#91;</span>312<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1983
</td>
<td>1,200&#160;nm
</td>
<td>CMOS
</td>
<td>Intel
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1984
</td>
<td><a href="/wiki/800_nanometer" class="mw-redirect" title="800 nanometer">800 nm</a>
</td>
<td>CMOS
</td>
<td>NTT
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1987
</td>
<td>700&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1989
</td>
<td><a href="/wiki/600_nanometer" class="mw-redirect" title="600 nanometer">600 nm</a>
</td>
<td>CMOS
</td>
<td><a href="/wiki/Mitsubishi_Electric" title="Mitsubishi Electric">Mitsubishi</a>, NEC, Toshiba
</td>
<td rowspan="5"><sup id="cite_ref-stol_323-16" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1989
</td>
<td><a href="/wiki/600_nm_process" title="600 nm process">500 nm</a>
</td>
<td>CMOS
</td>
<td>Hitachi, Mitsubishi, NEC, Toshiba
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1991
</td>
<td>400&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Panasonic" title="Panasonic">Matsushita</a>, Mitsubishi, Fujitsu, Toshiba
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1993
</td>
<td><a href="/wiki/350_nanometer" class="mw-redirect" title="350 nanometer">350 nm</a>
</td>
<td>CMOS
</td>
<td><a href="/wiki/Sony" title="Sony">Sony</a>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1993
</td>
<td><a href="/wiki/250_nanometer" class="mw-redirect" title="250 nanometer">250 nm</a>
</td>
<td>CMOS
</td>
<td>Hitachi, NEC
</td></tr>
<tr>
<td>3LM
</td>
<td>32,000
</td>
<td>1994
</td>
<td>350&#160;nm
</td>
<td>CMOS
</td>
<td>NEC
</td>
<td><sup id="cite_ref-rcp_211-1" class="reference"><a href="#cite_note-rcp-211"><span class="cite-bracket">&#91;</span>206<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1995
</td>
<td>160&#160;nm
</td>
<td>CMOS
</td>
<td>Hitachi
</td>
<td rowspan="2"><sup id="cite_ref-stol_323-17" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1996
</td>
<td>150&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Mitsubishi_Electric" title="Mitsubishi Electric">Mitsubishi</a>
</td></tr>
<tr>
<td>TSMC 180<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>1998
</td>
<td><a href="/wiki/180_nanometer" class="mw-redirect" title="180 nanometer">180 nm</a>
</td>
<td>CMOS
</td>
<td><a href="/wiki/TSMC" title="TSMC">TSMC</a>
</td>
<td><sup id="cite_ref-414" class="reference"><a href="#cite_note-414"><span class="cite-bracket">&#91;</span>406<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>CS80
</td>
<td><i><b>?</b></i>
</td>
<td>1999
</td>
<td>180&#160;nm
</td>
<td>CMOS
</td>
<td>Fujitsu
</td>
<td><sup id="cite_ref-fujitsu_415-0" class="reference"><a href="#cite_note-fujitsu-415"><span class="cite-bracket">&#91;</span>407<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>1999
</td>
<td><a href="/wiki/180_nanometer" class="mw-redirect" title="180 nanometer">180 nm</a>
</td>
<td>CMOS
</td>
<td>Intel, Sony, Toshiba
</td>
<td><sup id="cite_ref-Intel-Product-Timeline_313-10" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-sony2003_223-1" class="reference"><a href="#cite_note-sony2003-223"><span class="cite-bracket">&#91;</span>218<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>CS85
</td>
<td><i><b>?</b></i>
</td>
<td>1999
</td>
<td>170&#160;nm
</td>
<td>CMOS
</td>
<td>Fujitsu
</td>
<td><sup id="cite_ref-416" class="reference"><a href="#cite_note-416"><span class="cite-bracket">&#91;</span>408<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung 140<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>1999
</td>
<td>140&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Samsung" title="Samsung">Samsung</a>
</td>
<td><sup id="cite_ref-stol_323-18" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>2001
</td>
<td><a href="/wiki/130_nanometer" class="mw-redirect" title="130 nanometer">130 nm</a>
</td>
<td>CMOS
</td>
<td>Fujitsu, Intel
</td>
<td><sup id="cite_ref-fujitsu_415-1" class="reference"><a href="#cite_note-fujitsu-415"><span class="cite-bracket">&#91;</span>407<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Intel-Product-Timeline_313-11" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung 100<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2001
</td>
<td>100&#160;nm
</td>
<td>CMOS
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-stol_323-19" class="reference"><a href="#cite_note-stol-323"><span class="cite-bracket">&#91;</span>316<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>2002
</td>
<td><a href="/wiki/90_nanometer" class="mw-redirect" title="90 nanometer">90 nm</a>
</td>
<td>CMOS
</td>
<td>Sony, Toshiba, Samsung
</td>
<td><sup id="cite_ref-sony2003_223-2" class="reference"><a href="#cite_note-sony2003-223"><span class="cite-bracket">&#91;</span>218<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-samsung2000s_341-2" class="reference"><a href="#cite_note-samsung2000s-341"><span class="cite-bracket">&#91;</span>334<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>CS100
</td>
<td><i><b>?</b></i>
</td>
<td>2003
</td>
<td>90&#160;nm
</td>
<td>CMOS
</td>
<td>Fujitsu
</td>
<td><sup id="cite_ref-fujitsu_415-2" class="reference"><a href="#cite_note-fujitsu-415"><span class="cite-bracket">&#91;</span>407<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel 90<span class="nowrap">&#160;</span>nm
</td>
<td>1,450,000
</td>
<td>2004
</td>
<td>90&#160;nm
</td>
<td>CMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intel-anandtech_417-0" class="reference"><a href="#cite_note-intel-anandtech-417"><span class="cite-bracket">&#91;</span>409<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Intel-Product-Timeline_313-12" class="reference"><a href="#cite_note-Intel-Product-Timeline-313"><span class="cite-bracket">&#91;</span>306<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung 80<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2004
</td>
<td>80&#160;nm
</td>
<td>CMOS
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-samsung2004_418-0" class="reference"><a href="#cite_note-samsung2004-418"><span class="cite-bracket">&#91;</span>410<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>2004
</td>
<td><a href="/wiki/65_nanometer" class="mw-redirect" title="65 nanometer">65 nm</a>
</td>
<td>CMOS
</td>
<td>Fujitsu, Toshiba
</td>
<td><sup id="cite_ref-419" class="reference"><a href="#cite_note-419"><span class="cite-bracket">&#91;</span>411<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung 60<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2004
</td>
<td>60&#160;nm
</td>
<td>CMOS
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-samsung2000s_341-3" class="reference"><a href="#cite_note-samsung2000s-341"><span class="cite-bracket">&#91;</span>334<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>TSMC 45<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2004
</td>
<td><a href="/wiki/45_nanometer" class="mw-redirect" title="45 nanometer">45 nm</a>
</td>
<td>CMOS
</td>
<td>TSMC
</td>
<td>
</td></tr>
<tr>
<td>Elpida 90<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2005
</td>
<td>90&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Elpida_Memory" class="mw-redirect" title="Elpida Memory">Elpida Memory</a>
</td>
<td><sup id="cite_ref-420" class="reference"><a href="#cite_note-420"><span class="cite-bracket">&#91;</span>412<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>CS200
</td>
<td><i><b>?</b></i>
</td>
<td>2005
</td>
<td>65&#160;nm
</td>
<td>CMOS
</td>
<td>Fujitsu
</td>
<td><sup id="cite_ref-421" class="reference"><a href="#cite_note-421"><span class="cite-bracket">&#91;</span>413<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-fujitsu_415-3" class="reference"><a href="#cite_note-fujitsu-415"><span class="cite-bracket">&#91;</span>407<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung 50<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2005
</td>
<td>50&#160;nm
</td>
<td>CMOS
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-samsung-history_343-1" class="reference"><a href="#cite_note-samsung-history-343"><span class="cite-bracket">&#91;</span>336<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel 65<span class="nowrap">&#160;</span>nm
</td>
<td>2,080,000
</td>
<td>2006
</td>
<td>65&#160;nm
</td>
<td>CMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intel-anandtech_417-1" class="reference"><a href="#cite_note-intel-anandtech-417"><span class="cite-bracket">&#91;</span>409<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung 40<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2006
</td>
<td><a href="/wiki/40_nanometer" class="mw-redirect" title="40 nanometer">40 nm</a>
</td>
<td>CMOS
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-samsung-history_343-2" class="reference"><a href="#cite_note-samsung-history-343"><span class="cite-bracket">&#91;</span>336<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Toshiba 56<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2007
</td>
<td>56&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>
</td>
<td><sup id="cite_ref-Toshiba2007_344-1" class="reference"><a href="#cite_note-Toshiba2007-344"><span class="cite-bracket">&#91;</span>337<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Matsushita 45<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2007
</td>
<td>45&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/Panasonic" title="Panasonic">Matsushita</a>
</td>
<td><sup id="cite_ref-panasonic2007_85-1" class="reference"><a href="#cite_note-panasonic2007-85"><span class="cite-bracket">&#91;</span>81<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel 45<span class="nowrap">&#160;</span>nm
</td>
<td>3,300,000
</td>
<td>2008
</td>
<td>45&#160;nm
</td>
<td>CMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intel-ieee_422-0" class="reference"><a href="#cite_note-intel-ieee-422"><span class="cite-bracket">&#91;</span>414<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Toshiba 43<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2008
</td>
<td>43&#160;nm
</td>
<td>CMOS
</td>
<td>Toshiba
</td>
<td><sup id="cite_ref-Toshiba2008_345-1" class="reference"><a href="#cite_note-Toshiba2008-345"><span class="cite-bracket">&#91;</span>338<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>TSMC 40<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2008
</td>
<td>40&#160;nm
</td>
<td>CMOS
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-423" class="reference"><a href="#cite_note-423"><span class="cite-bracket">&#91;</span>415<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Toshiba 32<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2009
</td>
<td><a href="/wiki/32_nanometer" class="mw-redirect" title="32 nanometer">32 nm</a>
</td>
<td>CMOS
</td>
<td>Toshiba
</td>
<td><sup id="cite_ref-toshiba2009_424-0" class="reference"><a href="#cite_note-toshiba2009-424"><span class="cite-bracket">&#91;</span>416<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel 32<span class="nowrap">&#160;</span>nm
</td>
<td>7,500,000
</td>
<td>2010
</td>
<td>32&#160;nm
</td>
<td>CMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intel-ieee_422-1" class="reference"><a href="#cite_note-intel-ieee-422"><span class="cite-bracket">&#91;</span>414<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><i><b>?</b></i>
</td>
<td><i><b>?</b></i>
</td>
<td>2010
</td>
<td><a href="/w/index.php?title=20_nanometer&amp;action=edit&amp;redlink=1" class="new" title="20 nanometer (page does not exist)">20 nm</a>
</td>
<td>CMOS
</td>
<td><a href="/wiki/Hynix" class="mw-redirect" title="Hynix">Hynix</a>, Samsung
</td>
<td><sup id="cite_ref-hynix2010s_425-0" class="reference"><a href="#cite_note-hynix2010s-425"><span class="cite-bracket">&#91;</span>417<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-samsung-history_343-3" class="reference"><a href="#cite_note-samsung-history-343"><span class="cite-bracket">&#91;</span>336<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel 22<span class="nowrap">&#160;</span>nm
</td>
<td>15,300,000
</td>
<td>2012
</td>
<td><a href="/wiki/22_nanometer" class="mw-redirect" title="22 nanometer">22 nm</a>
</td>
<td>CMOS
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intel-ieee_422-2" class="reference"><a href="#cite_note-intel-ieee-422"><span class="cite-bracket">&#91;</span>414<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>IMFT 20<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2012
</td>
<td>20&#160;nm
</td>
<td>CMOS
</td>
<td><a href="/wiki/IM_Flash_Technologies" title="IM Flash Technologies">IMFT</a>
</td>
<td rowspan="2"><sup id="cite_ref-426" class="reference"><a href="#cite_note-426"><span class="cite-bracket">&#91;</span>418<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Toshiba 19<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2012
</td>
<td>19&#160;nm
</td>
<td>CMOS
</td>
<td>Toshiba
</td></tr>
<tr>
<td>Hynix 16<span class="nowrap">&#160;</span>nm
</td>
<td><i><b>?</b></i>
</td>
<td>2013
</td>
<td><a href="/w/index.php?title=16_nanometer&amp;action=edit&amp;redlink=1" class="new" title="16 nanometer (page does not exist)">16 nm</a>
</td>
<td><a href="/wiki/FinFET" class="mw-redirect" title="FinFET">FinFET</a>
</td>
<td><a href="/wiki/SK_Hynix" title="SK Hynix">SK Hynix</a>
</td>
<td><sup id="cite_ref-hynix2010s_425-1" class="reference"><a href="#cite_note-hynix2010s-425"><span class="cite-bracket">&#91;</span>417<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>TSMC <a href="/w/index.php?title=16_nanometer&amp;action=edit&amp;redlink=1" class="new" title="16 nanometer (page does not exist)">16<span class="nowrap">&#160;</span>nm</a>
</td>
<td>28,880,000
</td>
<td>2013
</td>
<td>16&#160;nm
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-tsmc-6nm_427-0" class="reference"><a href="#cite_note-tsmc-6nm-427"><span class="cite-bracket">&#91;</span>419<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-428" class="reference"><a href="#cite_note-428"><span class="cite-bracket">&#91;</span>420<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung <a href="/wiki/10_nanometer" class="mw-redirect" title="10 nanometer">10<span class="nowrap">&#160;</span>nm</a>
</td>
<td>51,820,000
</td>
<td>2013
</td>
<td><a href="/wiki/10_nanometer" class="mw-redirect" title="10 nanometer">10 nm</a>
</td>
<td>FinFET
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-8lpp_429-0" class="reference"><a href="#cite_note-8lpp-429"><span class="cite-bracket">&#91;</span>421<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-tomshardware_430-0" class="reference"><a href="#cite_note-tomshardware-430"><span class="cite-bracket">&#91;</span>422<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel <a href="/wiki/14_nanometer" class="mw-redirect" title="14 nanometer">14<span class="nowrap">&#160;</span>nm</a>
</td>
<td>37,500,000
</td>
<td>2014
</td>
<td><a href="/wiki/14_nanometer" class="mw-redirect" title="14 nanometer">14 nm</a>
</td>
<td>FinFET
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intel-ieee_422-3" class="reference"><a href="#cite_note-intel-ieee-422"><span class="cite-bracket">&#91;</span>414<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/14_nanometer" class="mw-redirect" title="14 nanometer">14LP</a>
</td>
<td>32,940,000
</td>
<td>2015
</td>
<td>14&#160;nm
</td>
<td>FinFET
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-8lpp_429-1" class="reference"><a href="#cite_note-8lpp-429"><span class="cite-bracket">&#91;</span>421<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>TSMC <a href="/wiki/10_nanometer" class="mw-redirect" title="10 nanometer">10<span class="nowrap">&#160;</span>nm</a>
</td>
<td>52,510,000
</td>
<td>2016
</td>
<td>10&#160;nm
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-tsmc-6nm_427-1" class="reference"><a href="#cite_note-tsmc-6nm-427"><span class="cite-bracket">&#91;</span>419<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-431" class="reference"><a href="#cite_note-431"><span class="cite-bracket">&#91;</span>423<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Die_shrink#Half-shrink" title="Die shrink">12LP</a>
</td>
<td>36,710,000
</td>
<td>2017
</td>
<td><a href="/wiki/Die_shrink#Half-shrink" title="Die shrink">12 nm</a>
</td>
<td>FinFET
</td>
<td><a href="/wiki/GlobalFoundries" title="GlobalFoundries">GlobalFoundries</a>, Samsung
</td>
<td><sup id="cite_ref-gf-samsung_244-2" class="reference"><a href="#cite_note-gf-samsung-244"><span class="cite-bracket">&#91;</span>239<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/7_nanometer" class="mw-redirect" title="7 nanometer">N7FF</a>
</td>
<td>96,500,000
<p>101,850,000<sup id="cite_ref-sw_jones2020_432-0" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup>
</p>
</td>
<td>2017
</td>
<td><a href="/wiki/7_nanometer" class="mw-redirect" title="7 nanometer">7 nm</a>
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-Jones_433-0" class="reference"><a href="#cite_note-Jones-433"><span class="cite-bracket">&#91;</span>425<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Nenni_434-0" class="reference"><a href="#cite_note-Nenni-434"><span class="cite-bracket">&#91;</span>426<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-435" class="reference"><a href="#cite_note-435"><span class="cite-bracket">&#91;</span>427<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>8LPP
</td>
<td>61,180,000
</td>
<td>2018
</td>
<td>8&#160;nm
</td>
<td>FinFET
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-8lpp_429-2" class="reference"><a href="#cite_note-8lpp-429"><span class="cite-bracket">&#91;</span>421<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/7_nanometer" class="mw-redirect" title="7 nanometer">7LPE</a>
</td>
<td>95,300,000
</td>
<td>2018
</td>
<td>7&#160;nm
</td>
<td>FinFET
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-Nenni_434-1" class="reference"><a href="#cite_note-Nenni-434"><span class="cite-bracket">&#91;</span>426<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel <a href="/wiki/10_nanometer" class="mw-redirect" title="10 nanometer">10<span class="nowrap">&#160;</span>nm</a>
</td>
<td>100,760,000
<p>106,100,000<sup id="cite_ref-sw_jones2020_432-1" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup>
</p>
</td>
<td>2018
</td>
<td>10&#160;nm
</td>
<td>FinFET
</td>
<td>Intel
</td>
<td><sup id="cite_ref-436" class="reference"><a href="#cite_note-436"><span class="cite-bracket">&#91;</span>428<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/5_nanometer" class="mw-redirect" title="5 nanometer">5LPE</a>
</td>
<td>126,530,000
<p>133,560,000<sup id="cite_ref-sw_jones2020_432-2" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup> 
134,900,000<sup id="cite_ref-sw_samsung2019_437-0" class="reference"><a href="#cite_note-sw_samsung2019-437"><span class="cite-bracket">&#91;</span>429<span class="cite-bracket">&#93;</span></a></sup>
</p>
</td>
<td>2018
</td>
<td><a href="/wiki/5_nanometer" class="mw-redirect" title="5 nanometer">5 nm</a>
</td>
<td>FinFET
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-438" class="reference"><a href="#cite_note-438"><span class="cite-bracket">&#91;</span>430<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-439" class="reference"><a href="#cite_note-439"><span class="cite-bracket">&#91;</span>431<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/7_nanometer" class="mw-redirect" title="7 nanometer">N7FF+</a>
</td>
<td>113,900,000
</td>
<td>2019
</td>
<td>7&#160;nm
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-Jones_433-1" class="reference"><a href="#cite_note-Jones-433"><span class="cite-bracket">&#91;</span>425<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-Nenni_434-2" class="reference"><a href="#cite_note-Nenni-434"><span class="cite-bracket">&#91;</span>426<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/5_nanometer" class="mw-redirect" title="5 nanometer">CLN5FF</a>
</td>
<td>171,300,000
<p>185,460,000<sup id="cite_ref-sw_jones2020_432-3" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup>
</p>
</td>
<td>2019
</td>
<td>5&#160;nm
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-tmsc5nm_404-1" class="reference"><a href="#cite_note-tmsc5nm-404"><span class="cite-bracket">&#91;</span>396<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/7_nm_process" title="7 nm process">Intel 7</a>
</td>
<td>100,760,000
<p>106,100,000<sup id="cite_ref-sw_jones2020_432-4" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup>
</p>
</td>
<td>2021
</td>
<td>7&#160;nm
</td>
<td>FinFET
</td>
<td>Intel
</td>
<td>
</td></tr>
<tr>
<td><a href="/wiki/5_nm_process" title="5 nm process">4LPE</a>
</td>
<td>145,700,000<sup id="cite_ref-sw_samsung2019_437-1" class="reference"><a href="#cite_note-sw_samsung2019-437"><span class="cite-bracket">&#91;</span>429<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>4&#160;nm
</td>
<td>FinFET
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-samsung_440-0" class="reference"><a href="#cite_note-samsung-440"><span class="cite-bracket">&#91;</span>432<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-441" class="reference"><a href="#cite_note-441"><span class="cite-bracket">&#91;</span>433<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-442" class="reference"><a href="#cite_note-442"><span class="cite-bracket">&#91;</span>434<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/5_nm_process" title="5 nm process">N4</a>
</td>
<td>196,600,000<sup id="cite_ref-sw_jones2020_432-5" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-n4p_wikichip_443-0" class="reference"><a href="#cite_note-n4p_wikichip-443"><span class="cite-bracket">&#91;</span>435<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2021
</td>
<td>4&#160;nm
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-444" class="reference"><a href="#cite_note-444"><span class="cite-bracket">&#91;</span>436<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/5_nm_process" title="5 nm process">N4P</a>
</td>
<td>196,600,000<sup id="cite_ref-sw_jones2020_432-6" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-n4p_wikichip_443-1" class="reference"><a href="#cite_note-n4p_wikichip-443"><span class="cite-bracket">&#91;</span>435<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>4&#160;nm
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-445" class="reference"><a href="#cite_note-445"><span class="cite-bracket">&#91;</span>437<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/3_nm_process" title="3 nm process">3GAE</a>
</td>
<td>202,850,000<sup id="cite_ref-sw_jones2020_432-7" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td>3&#160;nm
</td>
<td><a href="/wiki/MBCFET" class="mw-redirect" title="MBCFET">MBCFET</a>
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-446" class="reference"><a href="#cite_note-446"><span class="cite-bracket">&#91;</span>438<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-samsung_440-1" class="reference"><a href="#cite_note-samsung-440"><span class="cite-bracket">&#91;</span>432<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-447" class="reference"><a href="#cite_note-447"><span class="cite-bracket">&#91;</span>439<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/3_nm_process" title="3 nm process">N3</a>
</td>
<td>314,730,000<sup id="cite_ref-sw_jones2020_432-8" class="reference"><a href="#cite_note-sw_jones2020-432"><span class="cite-bracket">&#91;</span>424<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2022
</td>
<td><a href="/wiki/3_nm_process" title="3 nm process">3<span class="nowrap">&#160;</span>nm</a>
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-448" class="reference"><a href="#cite_note-448"><span class="cite-bracket">&#91;</span>440<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-tsmc_rm_2021_449-0" class="reference"><a href="#cite_note-tsmc_rm_2021-449"><span class="cite-bracket">&#91;</span>441<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/5_nm_process" title="5 nm process">N4X</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2023
</td>
<td><a href="/wiki/5_nm_process" title="5 nm process">4<span class="nowrap">&#160;</span>nm</a>
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-n4x_pr_450-0" class="reference"><a href="#cite_note-n4x_pr-450"><span class="cite-bracket">&#91;</span>442<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-n4x_blog_451-0" class="reference"><a href="#cite_note-n4x_blog-451"><span class="cite-bracket">&#91;</span>443<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-n4x_at_452-0" class="reference"><a href="#cite_note-n4x_at-452"><span class="cite-bracket">&#91;</span>444<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/3_nm_process" title="3 nm process">N3E</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2023
</td>
<td><a href="/wiki/3_nm_process" title="3 nm process">3<span class="nowrap">&#160;</span>nm</a>
</td>
<td>FinFET
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-tsmc_rm_2021_449-1" class="reference"><a href="#cite_note-tsmc_rm_2021-449"><span class="cite-bracket">&#91;</span>441<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-tsmc_rm_2022_453-0" class="reference"><a href="#cite_note-tsmc_rm_2022-453"><span class="cite-bracket">&#91;</span>445<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/3_nm_process" title="3 nm process">3GAP</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2023
</td>
<td>3&#160;nm
</td>
<td><a href="/wiki/MBCFET" class="mw-redirect" title="MBCFET">MBCFET</a>
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-samsung_440-2" class="reference"><a href="#cite_note-samsung-440"><span class="cite-bracket">&#91;</span>432<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/5_nm_process" title="5 nm process">Intel 4</a>
</td>
<td>160,000,000<sup id="cite_ref-454" class="reference"><a href="#cite_note-454"><span class="cite-bracket">&#91;</span>446<span class="cite-bracket">&#93;</span></a></sup>
</td>
<td>2023
</td>
<td>4&#160;nm
</td>
<td>FinFET
</td>
<td>Intel
</td>
<td><sup id="cite_ref-455" class="reference"><a href="#cite_note-455"><span class="cite-bracket">&#91;</span>447<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-intelrm_456-0" class="reference"><a href="#cite_note-intelrm-456"><span class="cite-bracket">&#91;</span>448<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-intelrm2_457-0" class="reference"><a href="#cite_note-intelrm2-457"><span class="cite-bracket">&#91;</span>449<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/3_nm_process" title="3 nm process">Intel 3</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2023
</td>
<td>3&#160;nm
</td>
<td>FinFET
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intelrm_456-1" class="reference"><a href="#cite_note-intelrm-456"><span class="cite-bracket">&#91;</span>448<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-intelrm2_457-1" class="reference"><a href="#cite_note-intelrm2-457"><span class="cite-bracket">&#91;</span>449<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Intel_20A" class="mw-redirect" title="Intel 20A">Intel 20A</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2024
</td>
<td><a href="/wiki/2_nm_process" title="2 nm process">2&#160;nm</a>
</td>
<td><a href="/wiki/RibbonFET" class="mw-redirect" title="RibbonFET">RibbonFET</a>
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intelrm_456-2" class="reference"><a href="#cite_note-intelrm-456"><span class="cite-bracket">&#91;</span>448<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-intelrm2_457-2" class="reference"><a href="#cite_note-intelrm2-457"><span class="cite-bracket">&#91;</span>449<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Intel 18A
</td>
<td><i><b>?</b></i>
</td>
<td>2025
</td>
<td>sub-<a href="/wiki/2_nm_process" title="2 nm process">2&#160;nm</a>
</td>
<td><a href="/wiki/RibbonFET" class="mw-redirect" title="RibbonFET">RibbonFET</a>
</td>
<td>Intel
</td>
<td><sup id="cite_ref-intelrm_456-3" class="reference"><a href="#cite_note-intelrm-456"><span class="cite-bracket">&#91;</span>448<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/2_nm_process" title="2 nm process">2GAP</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2025
</td>
<td>2&#160;nm
</td>
<td><a href="/wiki/MBCFET" class="mw-redirect" title="MBCFET">MBCFET</a>
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-samsung_440-3" class="reference"><a href="#cite_note-samsung-440"><span class="cite-bracket">&#91;</span>432<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td><a href="/wiki/2_nm_process" title="2 nm process">N2</a>
</td>
<td><i><b>?</b></i>
</td>
<td>2025
</td>
<td>2&#160;nm
</td>
<td><a href="/wiki/GAAFET" class="mw-redirect" title="GAAFET">GAAFET</a>
</td>
<td>TSMC
</td>
<td><sup id="cite_ref-tsmc_rm_2021_449-2" class="reference"><a href="#cite_note-tsmc_rm_2021-449"><span class="cite-bracket">&#91;</span>441<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-tsmc_rm_2022_453-1" class="reference"><a href="#cite_note-tsmc_rm_2022-453"><span class="cite-bracket">&#91;</span>445<span class="cite-bracket">&#93;</span></a></sup>
</td></tr>
<tr>
<td>Samsung 1.4&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td>2027
</td>
<td>1.4&#160;nm
</td>
<td><i><b>?</b></i>
</td>
<td>Samsung
</td>
<td><sup id="cite_ref-458" class="reference"><a href="#cite_note-458"><span class="cite-bracket">&#91;</span>450<span class="cite-bracket">&#93;</span></a></sup>
</td></tr></tbody></table>
<div class="mw-heading mw-heading2"><h2 id="Gate_count">Gate count</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=13" title="Edit section: Gate count"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<p>In certain applications, the term <b>gate count</b> is preferred over the term transistor count. It refers to the number of <a href="/wiki/Logic_gate" title="Logic gate">logic gates</a> built with transistors and other electronic devices needed to implement a design.<sup id="cite_ref-459" class="reference"><a href="#cite_note-459"><span class="cite-bracket">&#91;</span>451<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-460" class="reference"><a href="#cite_note-460"><span class="cite-bracket">&#91;</span>452<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-461" class="reference"><a href="#cite_note-461"><span class="cite-bracket">&#91;</span>453<span class="cite-bracket">&#93;</span></a></sup><sup id="cite_ref-462" class="reference"><a href="#cite_note-462"><span class="cite-bracket">&#91;</span>454<span class="cite-bracket">&#93;</span></a></sup>
</p>
<div class="mw-heading mw-heading2"><h2 id="See_also">See also</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=14" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<style data-mw-deduplicate="TemplateStyles:r1184024115">.mw-parser-output .div-col{margin-top:0.3em;column-width:30em}.mw-parser-output .div-col-small{font-size:90%}.mw-parser-output .div-col-rules{column-rule:1px solid #aaa}.mw-parser-output .div-col dl,.mw-parser-output .div-col ol,.mw-parser-output .div-col ul{margin-top:0}.mw-parser-output .div-col li,.mw-parser-output .div-col dd{page-break-inside:avoid;break-inside:avoid-column}</style><div class="div-col" style="column-width: 20em;">
<ul><li><a href="/wiki/Dennard_scaling" title="Dennard scaling">Dennard scaling</a></li>
<li><a href="/wiki/Electronics_industry" title="Electronics industry">Electronics industry</a></li>
<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a></li>
<li><a href="/wiki/List_of_best-selling_electronic_devices" class="mw-redirect" title="List of best-selling electronic devices">List of best-selling electronic devices</a></li>
<li><a href="/wiki/List_of_semiconductor_scale_examples" title="List of semiconductor scale examples">List of semiconductor scale examples</a></li>
<li><a href="/wiki/MOSFET" title="MOSFET">MOSFET</a></li>
<li><a href="/wiki/Semiconductor" title="Semiconductor">Semiconductor</a></li>
<li><a href="/wiki/Semiconductor_device" title="Semiconductor device">Semiconductor device</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Semiconductor_industry" title="Semiconductor industry">Semiconductor industry</a></li>
<li><a href="/wiki/Transistor" title="Transistor">Transistor</a></li>
<li><a href="/wiki/Cerebras" title="Cerebras">Cerebras Systems</a></li></ul>
</div>
<div class="mw-heading mw-heading2"><h2 id="Notes">Notes</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=15" title="Edit section: Notes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<style data-mw-deduplicate="TemplateStyles:r1239543626">.mw-parser-output .reflist{margin-bottom:0.5em;list-style-type:decimal}@media screen{.mw-parser-output .reflist{font-size:90%}}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><a href="/wiki/Declassification" title="Declassification">Declassified</a> 1998</span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text">The TMS1000 is a microcontroller, the transistor count includes memory and <a href="/wiki/Input/output" title="Input/output">input/output</a> controllers, not just the CPU.</span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text">3,510 without depletion mode pull-up transistors</span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text">6,813 without depletion mode pull-up transistors</span>
</li>
<li id="cite_note-140"><span class="mw-cite-backlink"><b><a href="#cite_ref-140">^</a></b></span> <span class="reference-text">3,900,000,000 core chiplet die, 2,090,000,000 I/O die</span>
</li>
<li id="cite_note-estimate_fn-291"><span class="mw-cite-backlink">^ <a href="#cite_ref-estimate_fn_291-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-estimate_fn_291-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Estimate</span>
</li>
<li id="cite_note-300"><span class="mw-cite-backlink"><b><a href="#cite_ref-300">^</a></b></span> <span class="reference-text">Versal Premium are confirmed to be shipping in 1H 2021 but nothing was mentioned about the VP1802 in particular. Usually Xilinx makes separate news for the release of its biggest devices so the VP1802 is likely to be released later.</span>
</li>
<li id="cite_note-397"><span class="mw-cite-backlink"><b><a href="#cite_ref-397">^</a></b></span> <span class="reference-text">"Intelligence Processing Unit"</span>
</li>
</ol></div></div>
<div class="mw-heading mw-heading2"><h2 id="References">References</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=16" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239543626" /><div class="reflist reflist-columns references-column-width" style="column-width: 30em;">
<ol class="references">
<li id="cite_note-ExtremeTech-WSE-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-ExtremeTech-WSE_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ExtremeTech-WSE_1-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1238218222">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain;padding:0 1em 0 0}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:var(--color-error,#d33)}.mw-parser-output .cs1-visible-error{color:var(--color-error,#d33)}.mw-parser-output .cs1-maint{display:none;color:#085;margin-left:0.3em}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}@media screen{.mw-parser-output .cs1-format{font-size:95%}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911f}}@media screen and (prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911f}}</style><cite id="CITEREFHruska2019" class="citation web cs1">Hruska, Joel (August 2019). <a rel="nofollow" class="external text" href="https://www.extremetech.com/extreme/296906-cerebras-systems-unveils-1-2-trillion-transistor-wafer-scale-processor-for-ai">"Cerebras Systems Unveils 1.2 Trillion Transistor Wafer-Scale Processor for AI"</a>. <i>extremetech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=extremetech.com&amp;rft.atitle=Cerebras+Systems+Unveils+1.2+Trillion+Transistor+Wafer-Scale+Processor+for+AI&amp;rft.date=2019-08&amp;rft.aulast=Hruska&amp;rft.aufirst=Joel&amp;rft_id=https%3A%2F%2Fwww.extremetech.com%2Fextreme%2F296906-cerebras-systems-unveils-1-2-trillion-transistor-wafer-scale-processor-for-ai&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-NextPlatform-WSE-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-NextPlatform-WSE_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-NextPlatform-WSE_2-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFFeldman2019" class="citation web cs1">Feldman, Michael (August 2019). <a rel="nofollow" class="external text" href="https://www.nextplatform.com/2019/08/21/machine-learning-chip-breaks-new-ground-with-waferscale-integration/">"Machine Learning chip breaks new ground with waferscale integration"</a>. <i>nextplatform.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=nextplatform.com&amp;rft.atitle=Machine+Learning+chip+breaks+new+ground+with+waferscale+integration&amp;rft.date=2019-08&amp;rft.aulast=Feldman&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.nextplatform.com%2F2019%2F08%2F21%2Fmachine-learning-chip-breaks-new-ground-with-waferscale-integration%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-AnandTech-WSE-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-AnandTech-WSE_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-AnandTech-WSE_3-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress2019" class="citation web cs1">Cutress, Ian (August 2019). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14758/hot-chips-31-live-blogs-cerebras-wafer-scale-deep-learning">"Hot Chips 31 Live Blogs: Cerebras' 1.2 Trillion Transistor Deep Learning Processor"</a>. <i>anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=anandtech.com&amp;rft.atitle=Hot+Chips+31+Live+Blogs%3A+Cerebras%27+1.2+Trillion+Transistor+Deep+Learning+Processor&amp;rft.date=2019-08&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14758%2Fhot-chips-31-live-blogs-cerebras-wafer-scale-deep-learning&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-WikichipFuse-WSE-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-WikichipFuse-WSE_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-WikichipFuse-WSE_4-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/3010/a-look-at-cerebras-wafer-scale-engine-half-square-foot-silicon-chip/">"A Look at Cerebras Wafer-Scale Engine: Half Square Foot Silicon Chip"</a>. <i>WikiChip Fuse</i>. November 16, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">December 2,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=A+Look+at+Cerebras+Wafer-Scale+Engine%3A+Half+Square+Foot+Silicon+Chip&amp;rft.date=2019-11-16&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F3010%2Fa-look-at-cerebras-wafer-scale-engine-half-square-foot-silicon-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-:1-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-:1_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:1_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFEverett2020" class="citation web cs1">Everett, Joseph (August 26, 2020). <a rel="nofollow" class="external text" href="https://www.techreportarticles.com/news/artificial-intelligence/worlds-largest-cpu-chip-has-850000-7nm-cores-optimized-for-ai-most-powerful-processor/">"World's largest CPU has 850,000 7 nm cores that are optimized for AI and 2.6 trillion transistors"</a>. <i>TechReportArticles</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechReportArticles&amp;rft.atitle=World%27s+largest+CPU+has+850%2C000+7+nm+cores+that+are+optimized+for+AI+and+2.6+trillion+transistors&amp;rft.date=2020-08-26&amp;rft.aulast=Everett&amp;rft.aufirst=Joseph&amp;rft_id=https%3A%2F%2Fwww.techreportarticles.com%2Fnews%2Fartificial-intelligence%2Fworlds-largest-cpu-chip-has-850000-7nm-cores-optimized-for-ai-most-powerful-processor%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-m3ultra-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-m3ultra_6-0">^</a></b></span> <span class="reference-text"> <span class="error mw-ext-cite-error" lang="en" dir="ltr">Cite error: The named reference <code>m3ultra</code> was invoked but never defined (see the <a href="/wiki/Help:Cite_errors/Cite_error_references_no_text" title="Help:Cite errors/Cite error references no text">help page</a>).</span></span>
</li>
<li id="cite_note-Quora-Gustafson-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-Quora-Gustafson_7-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.quora.com/How-many-individual-transistors-are-in-the-worlds-most-powerful-supercomputer/answer/John-Gustafson-1">"John Gustafson's answer to How many individual transistors are in the world's most powerful supercomputer?"</a>. <i><a href="/wiki/Quora" title="Quora">Quora</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 22,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Quora&amp;rft.atitle=John+Gustafson%27s+answer+to+How+many+individual+transistors+are+in+the+world%27s+most+powerful+supercomputer%3F&amp;rft_id=https%3A%2F%2Fwww.quora.com%2FHow-many-individual-transistors-are-in-the-worlds-most-powerful-supercomputer%2Fanswer%2FJohn-Gustafson-1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFPires2022" class="citation news cs1">Pires, Francisco (October 5, 2022). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/water-based-chips-could-be-breakthrough-for-neural-networking-ai">"Water-Based Chips Could be Breakthrough for Neural Networking, AI: Wetware has gained an entirely new meaning"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 5,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Water-Based+Chips+Could+be+Breakthrough+for+Neural+Networking%2C+AI%3A+Wetware+has+gained+an+entirely+new+meaning&amp;rft.date=2022-10-05&amp;rft.aulast=Pires&amp;rft.aufirst=Francisco&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fwater-based-chips-could-be-breakthrough-for-neural-networking-ai&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLaws2018" class="citation web cs1">Laws, David (April 2, 2018). <a rel="nofollow" class="external text" href="https://computerhistory.org/blog/13-sextillion-counting-the-long-winding-road-to-the-most-frequently-manufactured-human-artifact-in-history/">"13 Sextillion &amp; Counting: The Long &amp; Winding Road to the Most Frequently Manufactured Human Artifact in History"</a>. <i>Computer History Museum</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=13+Sextillion+%26+Counting%3A+The+Long+%26+Winding+Road+to+the+Most+Frequently+Manufactured+Human+Artifact+in+History&amp;rft.date=2018-04-02&amp;rft.aulast=Laws&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fcomputerhistory.org%2Fblog%2F13-sextillion-counting-the-long-winding-road-to-the-most-frequently-manufactured-human-artifact-in-history%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHandy2014" class="citation web cs1">Handy, Jim (May 26, 2014). <a rel="nofollow" class="external text" href="https://www.forbes.com/sites/jimhandy/2014/05/26/how-many-transistors-have-ever-shipped/">"How Many Transistors Have Ever Shipped?"</a>. <i>Forbes</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Forbes&amp;rft.atitle=How+Many+Transistors+Have+Ever+Shipped%3F&amp;rft.date=2014-05-26&amp;rft.aulast=Handy&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fsites%2Fjimhandy%2F2014%2F05%2F26%2Fhow-many-transistors-have-ever-shipped%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-computerhistory1971-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-computerhistory1971_11-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/microprocessor-integrates-cpu-function-onto-a-single-chip/">"1971: Microprocessor Integrates CPU Function onto a Single Chip"</a>. <i>The Silicon Engine</i>. <a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 4,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Silicon+Engine&amp;rft.atitle=1971%3A+Microprocessor+Integrates+CPU+Function+onto+a+Single+Chip&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Fmicroprocessor-integrates-cpu-function-onto-a-single-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-F-14-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-F-14_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-F-14_12-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHolt" class="citation web cs1">Holt, Ray. <a rel="nofollow" class="external text" href="https://www.firstmicroprocessor.com/">"World's First Microprocessor"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">March 5,</span> 2016</span>. <q>1st fully integrated chip set microprocessor</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=World%27s+First+Microprocessor&amp;rft.aulast=Holt&amp;rft.aufirst=Ray&amp;rft_id=https%3A%2F%2Fwww.firstmicroprocessor.com%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-DEC_Alpha-13"><span class="mw-cite-backlink">^ <a href="#cite_ref-DEC_Alpha_13-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-DEC_Alpha_13-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/compaq/microarchitectures/alpha_21364">"Alpha 21364 - Microarchitectures - Compaq - WikiChip"</a>. <i>en.wikichip.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 8,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=en.wikichip.org&amp;rft.atitle=Alpha+21364+-+Microarchitectures+-+Compaq+-+WikiChip&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fcompaq%2Fmicroarchitectures%2Falpha_21364&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHolt1998" class="citation book cs1">Holt, Ray M. (1998). <i>The F14A Central Air Data Computer and the LSI Technology State-of-the-Art in 1968</i>. p.&#160;8.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+F14A+Central+Air+Data+Computer+and+the+LSI+Technology+State-of-the-Art+in+1968&amp;rft.pages=8&amp;rft.date=1998&amp;rft.aulast=Holt&amp;rft.aufirst=Ray+M.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHolt2013" class="citation web cs1">Holt, Ray M. (2013). <a rel="nofollow" class="external text" href="https://firstmicroprocessor.com/wp-content/uploads/2020/02/2013powerpoint.ppt">"F14 TomCat MOS-LSI Chip Set"</a>. <i>First Microprocessor</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20201106091538/https://firstmicroprocessor.com/wp-content/uploads/2020/02/2013powerpoint.ppt">Archived</a> from the original on November 6, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">November 6,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=First+Microprocessor&amp;rft.atitle=F14+TomCat+MOS-LSI+Chip+Set&amp;rft.date=2013&amp;rft.aulast=Holt&amp;rft.aufirst=Ray+M.&amp;rft_id=https%3A%2F%2Ffirstmicroprocessor.com%2Fwp-content%2Fuploads%2F2020%2F02%2F2013powerpoint.ppt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-tmx_shirriff-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-tmx_shirriff_17-0">^</a></b></span> <span class="reference-text">Ken Shirriff. <a rel="nofollow" class="external text" href="https://www.righto.com/2015/05/the-texas-instruments-tmx-1795-first.html">"The Texas Instruments TMX 1795: the (almost) first, forgotten microprocessor"</a>. 2015.</span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFRyoichi_MoriHiroaki_TajimaMorihiko_TajimaYoshikuni_Okada1977" class="citation journal cs1">Ryoichi Mori; Hiroaki Tajima; Morihiko Tajima; Yoshikuni Okada (October 1977). "Microprocessors in Japan". <i>Euromicro Newsletter</i>. <b>3</b> (4): <span class="nowrap">50–</span>7. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1016%2F0303-1268%2877%2990111-0">10.1016/0303-1268(77)90111-0</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Euromicro+Newsletter&amp;rft.atitle=Microprocessors+in+Japan&amp;rft.volume=3&amp;rft.issue=4&amp;rft.pages=50-7&amp;rft.date=1977-10&amp;rft_id=info%3Adoi%2F10.1016%2F0303-1268%2877%2990111-0&amp;rft.au=Ryoichi+Mori&amp;rft.au=Hiroaki+Tajima&amp;rft.au=Morihiko+Tajima&amp;rft.au=Yoshikuni+Okada&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-ucom-4-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-ucom-4_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ucom-4_19-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110525202756/http://www.antiquetech.com/chips/NEC751.htm">"NEC 751 (uCOM-4)"</a>. The Antique Chip Collector's Page. Archived from <a rel="nofollow" class="external text" href="http://www.antiquetech.com/chips/NEC751.htm">the original</a> on May 25, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">June 11,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NEC+751+%28uCOM-4%29&amp;rft.pub=The+Antique+Chip+Collector%27s+Page&amp;rft_id=http%3A%2F%2Fwww.antiquetech.com%2Fchips%2FNEC751.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-shmj70s-20"><span class="mw-cite-backlink">^ <a href="#cite_ref-shmj70s_20-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shmj70s_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190627161417/http://www.shmj.or.jp/english/pdf/ic/exhibi748E.pdf">"1970s: Development and evolution of microprocessors"</a> <span class="cs1-format">(PDF)</span>. <i>Semiconductor History Museum of Japan</i>. Archived from <a rel="nofollow" class="external text" href="http://www.shmj.or.jp/english/pdf/ic/exhibi748E.pdf">the original</a> <span class="cs1-format">(PDF)</span> on June 27, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiconductor+History+Museum+of+Japan&amp;rft.atitle=1970s%3A+Development+and+evolution+of+microprocessors&amp;rft_id=http%3A%2F%2Fwww.shmj.or.jp%2Fenglish%2Fpdf%2Fic%2Fexhibi748E.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-shmj-1973-toshiba-21"><span class="mw-cite-backlink">^ <a href="#cite_ref-shmj-1973-toshiba_21-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shmj-1973-toshiba_21-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190627203018/http://www.shmj.or.jp/english/pdf/ic/exhibi739E.pdf">"1973: 12-bit engine-control microprocessor (Toshiba)"</a> <span class="cs1-format">(PDF)</span>. <i>Semiconductor History Museum of Japan</i>. Archived from <a rel="nofollow" class="external text" href="http://www.shmj.or.jp/english/pdf/ic/exhibi739E.pdf">the original</a> <span class="cs1-format">(PDF)</span> on June 27, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiconductor+History+Museum+of+Japan&amp;rft.atitle=1973%3A+12-bit+engine-control+microprocessor+%28Toshiba%29&amp;rft_id=http%3A%2F%2Fwww.shmj.or.jp%2Fenglish%2Fpdf%2Fic%2Fexhibi739E.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.ti.com/corp/docs/company/history/lowbandwidthtimelinesemiconductor.shtml?keyMatch=TMS-1000&amp;tisearch=Search-EN-Everything">"Low Bandwidth Timeline&#160;&#8211;&#32; Semiconductor"</a>. <i><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 22,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Texas+Instruments&amp;rft.atitle=Low+Bandwidth+Timeline+%26ndash%3B%26%2332%3B+Semiconductor&amp;rft_id=http%3A%2F%2Fwww.ti.com%2Fcorp%2Fdocs%2Fcompany%2Fhistory%2Flowbandwidthtimelinesemiconductor.shtml%3FkeyMatch%3DTMS-1000%26tisearch%3DSearch-EN-Everything&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://research.swtch.com/6502">"The MOS 6502 and the Best Layout Guy in the World"</a>. <i>research.swtch.com</i>. January 3, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">September 3,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=research.swtch.com&amp;rft.atitle=The+MOS+6502+and+the+Best+Layout+Guy+in+the+World&amp;rft.date=2011-01-03&amp;rft_id=https%3A%2F%2Fresearch.swtch.com%2F6502&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShirriff2023" class="citation web cs1">Shirriff, Ken (January 2023). <a rel="nofollow" class="external text" href="https://www.righto.com/2023/01/counting-transistors-in-8086-processor.html">"Counting the transistors in the 8086 processor: it's harder than you might think"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Counting+the+transistors+in+the+8086+processor%3A+it%27s+harder+than+you+might+think&amp;rft.date=2023-01&amp;rft.aulast=Shirriff&amp;rft.aufirst=Ken&amp;rft_id=https%3A%2F%2Fwww.righto.com%2F2023%2F01%2Fcounting-transistors-in-8086-processor.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.old-computers.com/history/detail.asp?n=52">"Digital History: ZILOG Z8000 (APRIL 1979)"</a>. <i>OLD-COMPUTERS.COM&#160;: The Museum</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=OLD-COMPUTERS.COM+%3A+The+Museum&amp;rft.atitle=Digital+History%3A+ZILOG+Z8000+%28APRIL+1979%29&amp;rft_id=http%3A%2F%2Fwww.old-computers.com%2Fhistory%2Fdetail.asp%3Fn%3D52&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://spectrum.ieee.org/chip-hall-of-fame-motorola-mc68000-microprocessor">"Chip Hall of Fame: Motorola MC68000 Microprocessor"</a>. <i><a href="/wiki/IEEE_Spectrum" title="IEEE Spectrum">IEEE Spectrum</a></i>. <a href="/wiki/Institute_of_Electrical_and_Electronics_Engineers" title="Institute of Electrical and Electronics Engineers">Institute of Electrical and Electronics Engineers</a>. June 30, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IEEE+Spectrum&amp;rft.atitle=Chip+Hall+of+Fame%3A+Motorola+MC68000+Microprocessor&amp;rft.date=2017-06-30&amp;rft_id=https%3A%2F%2Fspectrum.ieee.org%2Fchip-hall-of-fame-motorola-mc68000-microprocessor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Christiansen-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-Christiansen_30-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://icarus.cs.weber.edu/home/dferro/ada/Christiansen_Report_Finished/Finishedmicroprocessors.doc"><i>Microprocessors: 1971 to 1976</i></a> <a rel="nofollow" class="external text" href="https://web.archive.org/web/20131203015458/http://icarus.cs.weber.edu/home/dferro/ada/Christiansen_Report_Finished/Finishedmicroprocessors.doc">Archived</a> December 3, 2013, at the <a href="/wiki/Wayback_Machine" title="Wayback Machine">Wayback Machine</a> Christiansen</span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20131203015458/http://icarus.cs.weber.edu/home/dferro/ada/Christiansen_Report_Finished/Finishedmicroprocessors.doc">"Microprocessors 1976 to 1981"</a>. weber.edu. Archived from <a rel="nofollow" class="external text" href="http://icarus.cs.weber.edu/home/dferro/ada/Christiansen_Report_Finished/Finishedmicroprocessors.doc">the original</a> on December 3, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Microprocessors+1976+to+1981&amp;rft.pub=weber.edu&amp;rft_id=http%3A%2F%2Ficarus.cs.weber.edu%2Fhome%2Fdferro%2Fada%2FChristiansen_Report_Finished%2FFinishedmicroprocessors.doc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.westerndesigncenter.com/wdc/w65c816s-core.cfm">"W65C816S 16-bit Core"</a>. <i>www.westerndesigncenter.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 12,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.westerndesigncenter.com&amp;rft.atitle=W65C816S+16-bit+Core&amp;rft_id=http%3A%2F%2Fwww.westerndesigncenter.com%2Fwdc%2Fw65c816s-core.cfm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-DeMone-33"><span class="mw-cite-backlink">^ <a href="#cite_ref-DeMone_33-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-DeMone_33-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-DeMone_33-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-DeMone_33-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-DeMone_33-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFDemone2000" class="citation web cs1">Demone, Paul (November 9, 2000). <a rel="nofollow" class="external text" href="http://www.realworldtech.com/arms-race/">"ARM's Race to World Domination"</a>. real world technologies<span class="reference-accessdate">. Retrieved <span class="nowrap">July 20,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM%27s+Race+to+World+Domination&amp;rft.pub=real+world+technologies&amp;rft.date=2000-11-09&amp;rft.aulast=Demone&amp;rft.aufirst=Paul&amp;rft_id=http%3A%2F%2Fwww.realworldtech.com%2Farms-race%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHand" class="citation web cs1">Hand, Tom. <a rel="nofollow" class="external text" href="http://soton.mpeforth.com/flag/jfar/vol6/no1/article1.pdf">"The Harris RTX 2000 Microcontroller"</a> <span class="cs1-format">(PDF)</span>. <i>mpeforth.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=mpeforth.com&amp;rft.atitle=The+Harris+RTX+2000+Microcontroller&amp;rft.aulast=Hand&amp;rft.aufirst=Tom&amp;rft_id=http%3A%2F%2Fsoton.mpeforth.com%2Fflag%2Fjfar%2Fvol6%2Fno1%2Farticle1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.ultratechnology.com/chips.htm">"Forth chips list"</a>. UltraTechnology. March 15, 2001<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Forth+chips+list&amp;rft.pub=UltraTechnology&amp;rft.date=2001-03-15&amp;rft_id=http%3A%2F%2Fwww.ultratechnology.com%2Fchips.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFKoopman1989" class="citation book cs1">Koopman, Philip J. (1989). <a rel="nofollow" class="external text" href="https://www.ece.cmu.edu/~koopman/stack_computers/sec4_4.html">"4.4 Architecture of the Novix NC4016"</a>. <i>Stack Computers: the new wave</i>. Ellis Horwood Series in Computers and Their Applications. Carnegie Mellon University. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0745804187" title="Special:BookSources/978-0745804187"><bdi>978-0745804187</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=4.4+Architecture+of+the+Novix+NC4016&amp;rft.btitle=Stack+Computers%3A+the+new+wave&amp;rft.series=Ellis+Horwood+Series+in+Computers+and+Their+Applications&amp;rft.pub=Carnegie+Mellon+University&amp;rft.date=1989&amp;rft.isbn=978-0745804187&amp;rft.aulast=Koopman&amp;rft.aufirst=Philip+J.&amp;rft_id=https%3A%2F%2Fwww.ece.cmu.edu%2F~koopman%2Fstack_computers%2Fsec4_4.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.cpu-collection.de/?tn=0&amp;l0=cl&amp;l1=SPARC&amp;l2=Fujitsu">"Fujitsu SPARC"</a>. <i>cpu-collection.de</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=cpu-collection.de&amp;rft.atitle=Fujitsu+SPARC&amp;rft_id=http%3A%2F%2Fwww.cpu-collection.de%2F%3Ftn%3D0%26l0%3Dcl%26l1%3DSPARC%26l2%3DFujitsu&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-NEC-38"><span class="mw-cite-backlink">^ <a href="#cite_ref-NEC_38-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-NEC_38-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFKimuraKomotoYano1988" class="citation journal cs1">Kimura S, Komoto Y, Yano Y (1988). "Implementation of the V60/V70 and its FRM function". <i>IEEE Micro</i>. <b>8</b> (2): <span class="nowrap">22–</span>36. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2F40.527">10.1109/40.527</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:9507994">9507994</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Micro&amp;rft.atitle=Implementation+of+the+V60%2FV70+and+its+FRM+function&amp;rft.volume=8&amp;rft.issue=2&amp;rft.pages=22-36&amp;rft.date=1988&amp;rft_id=info%3Adoi%2F10.1109%2F40.527&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A9507994%23id-name%3DS2CID&amp;rft.aulast=Kimura&amp;rft.aufirst=S&amp;rft.au=Komoto%2C+Y&amp;rft.au=Yano%2C+Y&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/vti/vl86cx/vl2333">"VL2333 - VTI - WikiChip"</a>. <i>en.wikichip.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 31,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=en.wikichip.org&amp;rft.atitle=VL2333+-+VTI+-+WikiChip&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fvti%2Fvl86cx%2Fvl2333&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFInayoshiKawasakiNishimukaiSakamura1988" class="citation journal cs1">Inayoshi H, Kawasaki I, Nishimukai T, Sakamura K (1988). "Realization of Gmicro/200". <i>IEEE Micro</i>. <b>8</b> (2): <span class="nowrap">12–</span>21. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2F40.526">10.1109/40.526</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:36938046">36938046</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Micro&amp;rft.atitle=Realization+of+Gmicro%2F200&amp;rft.volume=8&amp;rft.issue=2&amp;rft.pages=12-21&amp;rft.date=1988&amp;rft_id=info%3Adoi%2F10.1109%2F40.526&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A36938046%23id-name%3DS2CID&amp;rft.aulast=Inayoshi&amp;rft.aufirst=H&amp;rft.au=Kawasaki%2C+I&amp;rft.au=Nishimukai%2C+T&amp;rft.au=Sakamura%2C+K&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-MegaChip-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-MegaChip_41-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFBosshart,_P.Hewes,_C.Mi-Chang_ChangKwok-Kit_Chau1987" class="citation journal cs1">Bosshart, P.; Hewes, C.; Mi-Chang Chang; Kwok-Kit Chau; Hoac, C.; Houston, T.; Kalyan, V.; Lusky, S.; Mahant-Shetti, S.; Matzke, D.; Ruparel, K.; Ching-Hao Shaw; Sridhar, T.; Stark, D. (October 1987). "A 553K-Transistor LISP Processor Chip". <i>IEEE Journal of Solid-State Circuits</i>. <b>22</b> (5): <span class="nowrap">202–</span>3. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FISSCC.1987.1157084">10.1109/ISSCC.1987.1157084</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:195841103">195841103</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Journal+of+Solid-State+Circuits&amp;rft.atitle=A+553K-Transistor+LISP+Processor+Chip&amp;rft.volume=22&amp;rft.issue=5&amp;rft.pages=202-3&amp;rft.date=1987-10&amp;rft_id=info%3Adoi%2F10.1109%2FISSCC.1987.1157084&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A195841103%23id-name%3DS2CID&amp;rft.au=Bosshart%2C+P.&amp;rft.au=Hewes%2C+C.&amp;rft.au=Mi-Chang+Chang&amp;rft.au=Kwok-Kit+Chau&amp;rft.au=Hoac%2C+C.&amp;rft.au=Houston%2C+T.&amp;rft.au=Kalyan%2C+V.&amp;rft.au=Lusky%2C+S.&amp;rft.au=Mahant-Shetti%2C+S.&amp;rft.au=Matzke%2C+D.&amp;rft.au=Ruparel%2C+K.&amp;rft.au=Ching-Hao+Shaw&amp;rft.au=Sridhar%2C+T.&amp;rft.au=Stark%2C+D.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFFahlénStockholm_International_Peace_Research_Institute1987" class="citation book cs1">Fahlén, Lennart E.; Stockholm International Peace Research Institute (1987). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=88Mcg5MMPdYC&amp;pg=PA57">"3. Hardware requirements for artificial intelligence § Lisp Machines: TI Explorer"</a>. <i>Arms and Artificial Intelligence: Weapon and Arms Control Applications of Advanced Computing</i>. SIPRI Monograph Series. Oxford University Press. p.&#160;57. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-19-829122-0" title="Special:BookSources/978-0-19-829122-0"><bdi>978-0-19-829122-0</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=3.+Hardware+requirements+for+artificial+intelligence+%C2%A7+Lisp+Machines%3A+TI+Explorer&amp;rft.btitle=Arms+and+Artificial+Intelligence%3A+Weapon+and+Arms+Control+Applications+of+Advanced+Computing&amp;rft.series=SIPRI+Monograph+Series&amp;rft.pages=57&amp;rft.pub=Oxford+University+Press&amp;rft.date=1987&amp;rft.isbn=978-0-19-829122-0&amp;rft.aulast=Fahl%C3%A9n&amp;rft.aufirst=Lennart+E.&amp;rft.au=Stockholm+International+Peace+Research+Institute&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D88Mcg5MMPdYC%26pg%3DPA57&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFJouppiTang1989" class="citation journal cs1"><a href="/wiki/Norman_Jouppi" title="Norman Jouppi">Jouppi, Norman P.</a>; Tang, Jeffrey Y. F. (July 1989). "A 20-MIPS Sustained 32-bit CMOS Microprocessor with High Ratio of Sustained to Peak Performance". <i>IEEE Journal of Solid-State Circuits</i>. <b>24</b> (5): i. <a href="/wiki/Bibcode_(identifier)" class="mw-redirect" title="Bibcode (identifier)">Bibcode</a>:<a rel="nofollow" class="external text" href="https://ui.adsabs.harvard.edu/abs/1989IJSSC..24.1348J">1989IJSSC..24.1348J</a>. <a href="/wiki/CiteSeerX_(identifier)" class="mw-redirect" title="CiteSeerX (identifier)">CiteSeerX</a>&#160;<span class="id-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.85.988">10.1.1.85.988</a></span>. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FJSSC.1989.572612">10.1109/JSSC.1989.572612</a>. WRL Research Report 89/11.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Journal+of+Solid-State+Circuits&amp;rft.atitle=A+20-MIPS+Sustained+32-bit+CMOS+Microprocessor+with+High+Ratio+of+Sustained+to+Peak+Performance&amp;rft.volume=24&amp;rft.issue=5&amp;rft.pages=i&amp;rft.date=1989-07&amp;rft_id=https%3A%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.85.988%23id-name%3DCiteSeerX&amp;rft_id=info%3Adoi%2F10.1109%2FJSSC.1989.572612&amp;rft_id=info%3Abibcode%2F1989IJSSC..24.1348J&amp;rft.aulast=Jouppi&amp;rft.aufirst=Norman+P.&amp;rft.au=Tang%2C+Jeffrey+Y.+F.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.cpushack.com/chippics/Intel/80960/IntelA80960CA-25-2.html">"The CPU shack museum"</a>. CPUshack.com. May 15, 2005<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+CPU+shack+museum&amp;rft.pub=CPUshack.com&amp;rft.date=2005-05-15&amp;rft_id=http%3A%2F%2Fwww.cpushack.com%2Fchippics%2FIntel%2F80960%2FIntelA80960CA-25-2.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-i960-45"><span class="mw-cite-backlink">^ <a href="#cite_ref-i960_45-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-i960_45-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-i960_45-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20030303223737/http://micro.magnet.fsu.edu/optics/olympusmicd/galleries/chips/intel960b.html">"Intel i960 Embedded Microprocessor"</a>. <i><a href="/wiki/National_High_Magnetic_Field_Laboratory" title="National High Magnetic Field Laboratory">National High Magnetic Field Laboratory</a></i>. <a href="/wiki/Florida_State_University" title="Florida State University">Florida State University</a>. March 3, 2003. Archived from <a rel="nofollow" class="external text" href="http://micro.magnet.fsu.edu/optics/olympusmicd/galleries/chips/intel960b.html">the original</a> on March 3, 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">June 29,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=National+High+Magnetic+Field+Laboratory&amp;rft.atitle=Intel+i960+Embedded+Microprocessor&amp;rft.date=2003-03-03&amp;rft_id=http%3A%2F%2Fmicro.magnet.fsu.edu%2Foptics%2Folympusmicd%2Fgalleries%2Fchips%2Fintel960b.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFVenkatasawmy2013" class="citation book cs1">Venkatasawmy, Rama (2013). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=tg2ix9VD_-sC&amp;pg=PA198"><i>The Digitization of Cinematic Visual Effects: Hollywood's Coming of Age</i></a>. <a href="/wiki/Rowman_%26_Littlefield" title="Rowman &amp; Littlefield">Rowman &amp; Littlefield</a>. p.&#160;198. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780739176214" title="Special:BookSources/9780739176214"><bdi>9780739176214</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+Digitization+of+Cinematic+Visual+Effects%3A+Hollywood%27s+Coming+of+Age&amp;rft.pages=198&amp;rft.pub=Rowman+%26+Littlefield&amp;rft.date=2013&amp;rft.isbn=9780739176214&amp;rft.aulast=Venkatasawmy&amp;rft.aufirst=Rama&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3Dtg2ix9VD_-sC%26pg%3DPA198&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text">Bakoglu, Grohoski, and Montoye. <i>"The IBM RISC System/6000 processor: Hardware overview."</i> IBM J. Research and Development. Vol. 34 No. 1, January 1990, pp. 12-22.</span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190627070645/http://www.shmj.or.jp/makimoto/en/pdf/makimoto_E_02_10.pdf">"SH Microprocessor Leading the Nomadic Era"</a> <span class="cs1-format">(PDF)</span>. <i>Semiconductor History Museum of Japan</i>. Archived from <a rel="nofollow" class="external text" href="http://www.shmj.or.jp/makimoto/en/pdf/makimoto_E_02_10.pdf">the original</a> <span class="cs1-format">(PDF)</span> on June 27, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiconductor+History+Museum+of+Japan&amp;rft.atitle=SH+Microprocessor+Leading+the+Nomadic+Era&amp;rft_id=http%3A%2F%2Fwww.shmj.or.jp%2Fmakimoto%2Fen%2Fpdf%2Fmakimoto_E_02_10.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190510040218/http://www.hotchips.org/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S4/HC6.4.2.pdf">"SH2: A Low Power RISC Micro for Consumer Applications"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>. Archived from <a rel="nofollow" class="external text" href="http://www.hotchips.org/wp-content/uploads/hc_archives/hc06/2_Mon/HC6.S4/HC6.4.2.pdf">the original</a> <span class="cs1-format">(PDF)</span> on May 10, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SH2%3A+A+Low+Power+RISC+Micro+for+Consumer+Applications&amp;rft.pub=Hitachi&amp;rft_id=http%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc06%2F2_Mon%2FHC6.S4%2FHC6.4.2.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160423084425/http://www.hotchips.org/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S8/HC05.8.1-Matsubara-Hitachi-HARP-1.pdf">"HARP-1: A 120&#160;MHz Superscalar PA-RISC Processor"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Hitachi" title="Hitachi">Hitachi</a>. Archived from <a rel="nofollow" class="external text" href="https://www.hotchips.org/wp-content/uploads/hc_archives/hc05/3_Tue/HC05.S8/HC05.8.1-Matsubara-Hitachi-HARP-1.pdf">the original</a> <span class="cs1-format">(PDF)</span> on April 23, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=HARP-1%3A+A+120+MHz+Superscalar+PA-RISC+Processor&amp;rft.pub=Hitachi&amp;rft_id=https%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc05%2F3_Tue%2FHC05.S8%2FHC05.8.1-Matsubara-Hitachi-HARP-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text">White and Dhawan. <i>"POWER2: next generation of the RISC System/6000 family"</i> IBM J. Research and Development. Vol. 38 No. 5, September 1994, pp. 493-502.</span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.poppyfields.net/acorn/docs/armdocs/arm7stat.shtml">"ARM7 Statistics"</a>. Poppyfields.net. May 27, 1994<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM7+Statistics&amp;rft.pub=Poppyfields.net&amp;rft.date=1994-05-27&amp;rft_id=http%3A%2F%2Fwww.poppyfields.net%2Facorn%2Fdocs%2Farmdocs%2Farm7stat.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.ultratechnology.com/p21.html">"Forth Multiprocessor Chip MuP21"</a>. <i>www.ultratechnology.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 6,</span> 2019</span>. <q>MuP21 has a 21-bit CPU core, a memory coprocessor, and a video coprocessor</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.ultratechnology.com&amp;rft.atitle=Forth+Multiprocessor+Chip+MuP21&amp;rft_id=http%3A%2F%2Fwww.ultratechnology.com%2Fp21.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-F21-54"><span class="mw-cite-backlink">^ <a href="#cite_ref-F21_54-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-F21_54-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.ultratechnology.com/f21cpu.html">"F21 CPU"</a>. <i>www.ultratechnology.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 6,</span> 2019</span>. <q>F21 offers video I/O, analog I/O, serial network I/O, and a parallel I/O port on chip. F21 has a transistor count of about 15,000 vs about 7,000 for MuP21.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.ultratechnology.com&amp;rft.atitle=F21+CPU&amp;rft_id=http%3A%2F%2Fwww.ultratechnology.com%2Ff21cpu.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://archive.arstechnica.com/cpu/004/ppc-1/m-ppc-1-2.html">"Ars Technica: PowerPC on Apple: An Architectural History, Part I - Page 2 - (8/2004)"</a>. <i>archive.arstechnica.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 11,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=archive.arstechnica.com&amp;rft.atitle=Ars+Technica%3A+PowerPC+on+Apple%3A+An+Architectural+History%2C+Part+I+-+Page+2+-+%288%2F2004%29&amp;rft_id=https%3A%2F%2Farchive.arstechnica.com%2Fcpu%2F004%2Fppc-1%2Fm-ppc-1-2.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text">Gary et al. (1994). "The PowerPC 603 microprocessor: a low-power design for portable applications." <i>Proceedings of COMPCON 94.</i> DOI: 10.1109/CMPCON.1994.282894</span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text">Slaton et al. (1995). "The PowerPC 603e microprocessor: an enhanced, low-power, superscalar microprocessor." <i>Proceedings of ICCD '95 International Conference on Computer Design.</i> DOI: 10.1109/ICCD.1995.528810</span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text">Bowhill, William J. et al. (1995). "Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU". <i>Digital Technical Journal</i>, Volume 7, Number 1, pp. 100&#8211;118.</span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://hw-museum.cz/cpu/7/intel-pentium-pro-180">"Intel Pentium Pro 180"</a>. <i>hw-museum.cz</i>. February 20, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">September 8,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=hw-museum.cz&amp;rft.atitle=Intel+Pentium+Pro+180&amp;rft.date=2015-02-20&amp;rft_id=http%3A%2F%2Fhw-museum.cz%2Fcpu%2F7%2Fintel-pentium-pro-180&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20010414032941/http://www.pcguide.com/ref/cpu/fam/g6PPro-c.html">"PC Guide Intel Pentium Pro ("P6")"</a>. PCGuide.com. April 17, 2001. Archived from <a rel="nofollow" class="external text" href="http://www.pcguide.com/ref/cpu/fam/g6PPro-c.html">the original</a> on April 14, 2001<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PC+Guide+Intel+Pentium+Pro+%28%22P6%22%29&amp;rft.pub=PCGuide.com&amp;rft.date=2001-04-17&amp;rft_id=http%3A%2F%2Fwww.pcguide.com%2Fref%2Fcpu%2Ffam%2Fg6PPro-c.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text">Gaddis, N.; Lotz, J. (November 1996). "A 64-b quad-issue CMOS RISC microprocessor". <i>IEEE Journal of Solid-State Circuits</i> <b>31</b> (11): pp. 1697&#8211;1702.</span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text">Bouchard, Gregg. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110723210647/http://www.hotchips.org/archives/hc8/2_Mon/HC8.S1/HC8.1.2.pdf">"Design objectives of the 0.35 μm Alpha 21164 Microprocessor"</a>. IEEE Hot Chips Symposium, August 1996, IEEE Computer Society.</span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFUlf_Samuelsson" class="citation web cs1">Ulf Samuelsson. <a rel="nofollow" class="external text" href="https://www.embeddedrelated.com/showthread/comp.arch.embedded/14362-1.php">"Transistor count of common uCs?"</a>. <i>www.embeddedrelated.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 8,</span> 2019</span>. <q>IIRC, The AVR core is 12,000 gates, and the megaAVR core is 20,000 gates. Each gate is 4 transistors. The chip is considerably larger since the memory uses quite a lot.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.embeddedrelated.com&amp;rft.atitle=Transistor+count+of+common+uCs%3F&amp;rft.au=Ulf+Samuelsson&amp;rft_id=https%3A%2F%2Fwww.embeddedrelated.com%2Fshowthread%2Fcomp.arch.embedded%2F14362-1.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text">Gronowski, Paul E. et al. (May 1998). "High-performance microprocessor design". <i>IEEE Journal of Solid-State Circuits</i> <b>33</b> (5): pp.&#160;676&#8211;686.</span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFNakagawaArakawa1999" class="citation journal cs1">Nakagawa, Norio; Arakawa, Fumio (April 1999). <a rel="nofollow" class="external text" href="https://www.hitachi.com/rev/1999/revapr99/r2_103.pdf">"Entertainment Systems and High-Performance Processor SH-4"</a> <span class="cs1-format">(PDF)</span>. <i>Hitachi Review</i>. <b>48</b> (2): <span class="nowrap">58–</span>63<span class="reference-accessdate">. Retrieved <span class="nowrap">March 18,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Hitachi+Review&amp;rft.atitle=Entertainment+Systems+and+High-Performance+Processor+SH-4&amp;rft.volume=48&amp;rft.issue=2&amp;rft.pages=58-63&amp;rft.date=1999-04&amp;rft.aulast=Nakagawa&amp;rft.aufirst=Norio&amp;rft.au=Arakawa%2C+Fumio&amp;rft_id=https%3A%2F%2Fwww.hitachi.com%2Frev%2F1999%2Frevapr99%2Fr2_103.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFNishiiArakawaIshibashiNakano1998" class="citation book cs1">Nishii, O.; Arakawa, F.; Ishibashi, K.; Nakano, S.; Shimura, T.; Suzuki, K.; Tachibana, M.; Totsuka, Y.; Tsunoda, T.; Uchiyama, K.; Yamada, T.; Hattori, T.; Maejima, H.; Nakagawa, N.; Narita, S.; Seki, M.; Shimazaki, Y.; Satomura, R.; Takasuga, T.; Hasegawa, A. (1998). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/672469">"A 200 MHZ 1.2 W 1.4 GFLOPS microprocessor with graphic operation unit"</a>. <i>1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No. 98CH36156)</i>. <a href="/wiki/IEEE" class="mw-redirect" title="IEEE">IEEE</a>. pp.&#160;18.1-1 - 18.1-11. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FISSCC.1998.672469">10.1109/ISSCC.1998.672469</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-7803-4344-1" title="Special:BookSources/0-7803-4344-1"><bdi>0-7803-4344-1</bdi></a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:45392734">45392734</a><span class="reference-accessdate">. Retrieved <span class="nowrap">March 17,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=A+200+MHZ+1.2+W+1.4+GFLOPS+microprocessor+with+graphic+operation+unit&amp;rft.btitle=1998+IEEE+International+Solid-State+Circuits+Conference.+Digest+of+Technical+Papers%2C+ISSCC.+First+Edition+%28Cat.+No.+98CH36156%29&amp;rft.pages=18.1-1+-+18.1-11&amp;rft.pub=IEEE&amp;rft.date=1998&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A45392734%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2FISSCC.1998.672469&amp;rft.isbn=0-7803-4344-1&amp;rft.aulast=Nishii&amp;rft.aufirst=O.&amp;rft.au=Arakawa%2C+F.&amp;rft.au=Ishibashi%2C+K.&amp;rft.au=Nakano%2C+S.&amp;rft.au=Shimura%2C+T.&amp;rft.au=Suzuki%2C+K.&amp;rft.au=Tachibana%2C+M.&amp;rft.au=Totsuka%2C+Y.&amp;rft.au=Tsunoda%2C+T.&amp;rft.au=Uchiyama%2C+K.&amp;rft.au=Yamada%2C+T.&amp;rft.au=Hattori%2C+T.&amp;rft.au=Maejima%2C+H.&amp;rft.au=Nakagawa%2C+N.&amp;rft.au=Narita%2C+S.&amp;rft.au=Seki%2C+M.&amp;rft.au=Shimazaki%2C+Y.&amp;rft.au=Satomura%2C+R.&amp;rft.au=Takasuga%2C+T.&amp;rft.au=Hasegawa%2C+A.&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F672469&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Diefendorff-67"><span class="mw-cite-backlink">^ <a href="#cite_ref-Diefendorff_67-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Diefendorff_67-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Diefendorff_67-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFDiefendorff1999" class="citation journal cs1">Diefendorff, Keith (April 19, 1999). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190228125309/http://pdfs.semanticscholar.org/9248/eea6c98e5a7fc45606d9d562a0e74707ce43.pdf">"Sony's Emotionally Charged Chip: Killer Floating-Point "Emotion Engine" To Power PlayStation 2000"</a> <span class="cs1-format">(PDF)</span>. <i><a href="/wiki/Microprocessor_Report" title="Microprocessor Report">Microprocessor Report</a></i>. <b>13</b> (5). <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:29649747">29649747</a>. Archived from <a rel="nofollow" class="external text" href="http://pdfs.semanticscholar.org/9248/eea6c98e5a7fc45606d9d562a0e74707ce43.pdf">the original</a> <span class="cs1-format">(PDF)</span> on February 28, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Microprocessor+Report&amp;rft.atitle=Sony%27s+Emotionally+Charged+Chip%3A+Killer+Floating-Point+%22Emotion+Engine%22+To+Power+PlayStation+2000&amp;rft.volume=13&amp;rft.issue=5&amp;rft.date=1999-04-19&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A29649747%23id-name%3DS2CID&amp;rft.aulast=Diefendorff&amp;rft.aufirst=Keith&amp;rft_id=http%3A%2F%2Fpdfs.semanticscholar.org%2F9248%2Feea6c98e5a7fc45606d9d562a0e74707ce43.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-hennessy-68"><span class="mw-cite-backlink">^ <a href="#cite_ref-hennessy_68-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hennessy_68-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHennessyPatterson2002" class="citation book cs1"><a href="/wiki/John_L._Hennessy" title="John L. Hennessy">Hennessy, John L.</a>; <a href="/wiki/David_Patterson_(scientist)" class="mw-redirect" title="David Patterson (scientist)">Patterson, David A.</a> (May 29, 2002). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=XX69oNsazH4C&amp;pg=PA491"><i>Computer Architecture: A Quantitative Approach</i></a> (3&#160;ed.). Morgan Kaufmann. p.&#160;491. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-08-050252-6" title="Special:BookSources/978-0-08-050252-6"><bdi>978-0-08-050252-6</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">April 9,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+Architecture%3A+A+Quantitative+Approach&amp;rft.pages=491&amp;rft.edition=3&amp;rft.pub=Morgan+Kaufmann&amp;rft.date=2002-05-29&amp;rft.isbn=978-0-08-050252-6&amp;rft.aulast=Hennessy&amp;rft.aufirst=John+L.&amp;rft.au=Patterson%2C+David+A.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DXX69oNsazH4C%26pg%3DPA491&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-pcper2005-69"><span class="mw-cite-backlink">^ <a href="#cite_ref-pcper2005_69-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-pcper2005_69-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-pcper2005_69-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://pcper.com/2005/06/nvidia-geforce-7800-gtx-gpu-review/">"NVIDIA GeForce 7800 GTX GPU Review"</a>. <i><a href="/wiki/PC_Perspective" title="PC Perspective">PC Perspective</a></i>. June 22, 2005<span class="reference-accessdate">. Retrieved <span class="nowrap">June 18,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+Perspective&amp;rft.atitle=NVIDIA+GeForce+7800+GTX+GPU+Review&amp;rft.date=2005-06-22&amp;rft_id=https%3A%2F%2Fpcper.com%2F2005%2F06%2Fnvidia-geforce-7800-gtx-gpu-review%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFAndoYoshidaInoueSugiyama2003" class="citation conference cs1">Ando, H.; Yoshida, Y.; Inoue, A.; Sugiyama, I.; Asakawa, T.; Morita, K.; Muta, T.; Otokurumada, T.; Okada, S.; Yamashita, H.; Satsukawa, Y.; Konmoto, A.; Yamashita, R.; Sugiyama, H. (2003). "A 1.3GHz fifth generation SPARC64 microprocessor". <i>Proceedings of the 40th Annual Design Automation Conference</i>. Design Automation Conference. pp.&#160;<span class="nowrap">702–</span>705. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F775832.776010">10.1145/775832.776010</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/1-58113-688-9" title="Special:BookSources/1-58113-688-9"><bdi>1-58113-688-9</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=A+1.3GHz+fifth+generation+SPARC64+microprocessor&amp;rft.btitle=Proceedings+of+the+40th+Annual+Design+Automation+Conference&amp;rft.pages=702-705&amp;rft.date=2003&amp;rft_id=info%3Adoi%2F10.1145%2F775832.776010&amp;rft.isbn=1-58113-688-9&amp;rft.aulast=Ando&amp;rft.aufirst=H.&amp;rft.au=Yoshida%2C+Y.&amp;rft.au=Inoue%2C+A.&amp;rft.au=Sugiyama%2C+I.&amp;rft.au=Asakawa%2C+T.&amp;rft.au=Morita%2C+K.&amp;rft.au=Muta%2C+T.&amp;rft.au=Otokurumada%2C+T.&amp;rft.au=Okada%2C+S.&amp;rft.au=Yamashita%2C+H.&amp;rft.au=Satsukawa%2C+Y.&amp;rft.au=Konmoto%2C+A.&amp;rft.au=Yamashita%2C+R.&amp;rft.au=Sugiyama%2C+H.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text">Krewell, Kevin (21 October 2002). <a rel="nofollow" class="external text" href="http://www.eecg.toronto.edu/~moshovos/ACA07/lecturenotes/ultrasparc5%2520(mpr).pdf">"Fujitsu's SPARC64 V Is Real Deal".</a> <i><a href="/wiki/Microprocessor_Report" title="Microprocessor Report">Microprocessor Report</a></i>.</span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/27577/intel-pentium-m-processor-1-60-ghz-1m-cache-400-mhz-fsb.html">"Intel Pentium M Processor 1.60 GHZ, 1M Cache, 400 MHZ FSB Product Specifications"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Pentium+M+Processor+1.60+GHZ%2C+1M+Cache%2C+400+MHZ+FSB+Product+Specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F27577%2Fintel-pentium-m-processor-1-60-ghz-1m-cache-400-mhz-fsb.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://playstationdev.wiki/ps2devwiki/EE%2BGS">"EE+GS"</a>. <i>PS2 Dev Wiki</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PS2+Dev+Wiki&amp;rft.atitle=EE%2BGS&amp;rft_id=https%3A%2F%2Fplaystationdev.wiki%2Fps2devwiki%2FEE%252BGS&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.sony.com/en/SonyInfo/News/Press_Archive/200310/03-1007E/">"Sony MARKETING (JAPAN) ANNOUNCES LAUNCH OF "PSX" DESR-5000 and DESR-7000 TOWARDS THE END OF 2003"</a> (Press release). Sony. November 27, 2003.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Sony+MARKETING+%28JAPAN%29+ANNOUNCES+LAUNCH+OF+%22PSX%22+DESR-5000+and+DESR-7000+TOWARDS+THE+END+OF+2003&amp;rft.pub=Sony&amp;rft.date=2003-11-27&amp;rft_id=https%3A%2F%2Fwww.sony.com%2Fen%2FSonyInfo%2FNews%2FPress_Archive%2F200310%2F03-1007E%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.sie.com/content/dam/corporate/en/corporate/release/pdf/030421be.pdf">"EMOTION ENGINE AND GRAPHICS SYNTHESIZER USED IN THE CORE OF PLAYSTATION BECOME ONE CHIP"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Sony" title="Sony">Sony</a>. April 21, 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">March 19,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=EMOTION+ENGINE+AND+GRAPHICS+SYNTHESIZER+USED+IN+THE+CORE+OF+PLAYSTATION+BECOME+ONE+CHIP&amp;rft.date=2003-04-21&amp;rft_id=https%3A%2F%2Fwww.sie.com%2Fcontent%2Fdam%2Fcorporate%2Fen%2Fcorporate%2Frelease%2Fpdf%2F030421be.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.theregister.com/2004/01/30/sony_psxs_90nm_cpu/">"Sony PSX's 90nm CPU is 'not 90nm'<span class="cs1-kern-right"></span>"</a>. <i>The Register</i>. January 30, 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Register&amp;rft.atitle=Sony+PSX%27s+90nm+CPU+is+%27not+90nm%27&amp;rft.date=2004-01-30&amp;rft_id=https%3A%2F%2Fwww.theregister.com%2F2004%2F01%2F30%2Fsony_psxs_90nm_cpu%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.eetimes.com/semi-insights-stands-by-not-90-nm-description-of-psx-chip/">"Semi Insights stands by 'not 90-nm' description of PSX chip"</a>. <i>EE Times</i>. February 5, 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=Semi+Insights+stands+by+%27not+90-nm%27+description+of+PSX+chip&amp;rft.date=2004-02-05&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fsemi-insights-stands-by-not-90-nm-description-of-psx-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/27595/intel-pentium-m-processor-760-2m-cache-2-00a-ghz-533-mhz-fsb.html">"Intel Pentium M Processor 760 (2M Cache, 2.00A GHZ, 533 MHZ FSB) Product Specifications"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Pentium+M+Processor+760+%282M+Cache%2C+2.00A+GHZ%2C+533+MHZ+FSB%29+Product+Specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F27595%2Fintel-pentium-m-processor-760-2m-cache-2-00a-ghz-533-mhz-fsb.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><a href="/wiki/Fujitsu_Limited" class="mw-redirect" title="Fujitsu Limited">Fujitsu Limited</a> (August 2004). <i>SPARC64 V Processor For UNIX Server</i>.</span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.gamedeveloper.com/programming/a-glimpse-inside-the-cell-processor">"A Glimpse Inside The Cell Processor"</a>. <i><a href="/wiki/Gamasutra" class="mw-redirect" title="Gamasutra">Gamasutra</a></i>. July 13, 2006<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Gamasutra&amp;rft.atitle=A+Glimpse+Inside+The+Cell+Processor&amp;rft.date=2006-07-13&amp;rft_id=https%3A%2F%2Fwww.gamedeveloper.com%2Fprogramming%2Fa-glimpse-inside-the-cell-processor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/42114/intel-pentium-d-processor-920-4m-cache-2-8-ghz-800-mhz-fsb.html">"Intel Pentium D Processor 920"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">January 5,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Pentium+D+Processor+920&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F42114%2Fintel-pentium-d-processor-920-4m-cache-2-8-ghz-800-mhz-fsb.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/pressroom/kits/itanium2/">"PRESS KIT — Dual-core Intel Itanium Processor"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PRESS+KIT+%E2%80%94+Dual-core+Intel+Itanium+Processor&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fpressroom%2Fkits%2Fitanium2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-tomshardware.com-83"><span class="mw-cite-backlink">^ <a href="#cite_ref-tomshardware.com_83-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-tomshardware.com_83-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFToepelt2009" class="citation web cs1">Toepelt, Bert (January 8, 2009). <a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/phenom-ii-940,2114.html">"AMD Phenom II X4: 45nm Benchmarked — The Phenom II And AMD's Dragon Platform"</a>. TomsHardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Phenom+II+X4%3A+45nm+Benchmarked+%E2%80%94+The+Phenom+II+And+AMD%27s+Dragon+Platform&amp;rft.pub=TomsHardware.com&amp;rft.date=2009-01-08&amp;rft.aulast=Toepelt&amp;rft.aufirst=Bert&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fphenom-ii-940%2C2114.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.engineersgarage.com/articles/arm-advanced-risc-machines-processors">"ARM (Advanced RISC Machines) Processors"</a>. EngineersGarage.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM+%28Advanced+RISC+Machines%29+Processors&amp;rft.pub=EngineersGarage.com&amp;rft_id=http%3A%2F%2Fwww.engineersgarage.com%2Farticles%2Farm-advanced-risc-machines-processors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-panasonic2007-85"><span class="mw-cite-backlink">^ <a href="#cite_ref-panasonic2007_85-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-panasonic2007_85-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://panasonic.co.jp/corp/news/official.data/data.dir/en071010-3/en071010-3.html">"Panasonic starts to sell a New-generation UniPhier System LSI"</a>. <a href="/wiki/Panasonic" title="Panasonic">Panasonic</a>. October 10, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">July 2,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Panasonic+starts+to+sell+a+New-generation+UniPhier+System+LSI&amp;rft.date=2007-10-10&amp;rft_id=http%3A%2F%2Fpanasonic.co.jp%2Fcorp%2Fnews%2Fofficial.data%2Fdata.dir%2Fen071010-3%2Fen071010-3.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.fujitsu.com/downloads/SPARCE/others/sparc64vi-extensions.pdf">"SPARC64 VI Extensions"</a> page 56, Fujitsu Limited, Release 1.3, 27 March 2007</span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text">Morgan, Timothy Prickett (17 July 2008). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20081120140153/http://www.itjungle.com/tug/tug071708-story01.html">"Fujitsu and Sun Flex Their Quads with New Sparc Server Lineup"</a>. <i>The Unix Guardian</i>, Vol. 8, No. 27.</span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFTakumi_Maruyama2009" class="citation conference cs1">Takumi Maruyama (2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20101008183810/http://www.hotchips.org/archives/hc21/3_tues/HC21.25.500.ComputingAccelerators-Epub/HC21.25.51A.Maruyama-Fujitsu-Octo-Core-VIIIfx.pdf"><i>SPARC64 VIIIfx: Fujitsu's New Generation Octo Core Processor for PETA Scale computing</i></a> <span class="cs1-format">(PDF)</span>. Proceedings of Hot Chips 21. IEEE Computer Society. Archived from <a rel="nofollow" class="external text" href="http://www.hotchips.org/archives/hc21/3_tues/HC21.25.500.ComputingAccelerators-Epub/HC21.25.51A.Maruyama-Fujitsu-Octo-Core-VIIIfx.pdf">the original</a> <span class="cs1-format">(PDF)</span> on October 8, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=SPARC64+VIIIfx%3A+Fujitsu%27s+New+Generation+Octo+Core+Processor+for+PETA+Scale+computing&amp;rft.pub=IEEE+Computer+Society&amp;rft.date=2009&amp;rft.au=Takumi+Maruyama&amp;rft_id=http%3A%2F%2Fwww.hotchips.org%2Farchives%2Fhc21%2F3_tues%2FHC21.25.500.ComputingAccelerators-Epub%2FHC21.25.51A.Maruyama-Fujitsu-Octo-Core-VIIIfx.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/42503/intel-atom-processor-n450-512k-cache-1-66-ghz.html">"Intel Atom N450 specifications"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 8,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+Atom+N450+specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F42503%2Fintel-atom-processor-n450-512k-cache-1-66-ghz.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/43098/intel-atom-processor-d510-1m-cache-1-66-ghz.html">"Intel Atom D510 specifications"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 8,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+Atom+D510+specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F43098%2Fintel-atom-processor-d510-1m-cache-1-66-ghz.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFStokes2010" class="citation web cs1">Stokes, Jon (February 10, 2010). <a rel="nofollow" class="external text" href="https://arstechnica.com/business/news/2010/02/two-billion-transistor-beasts-power7-and-niagara-3.ars">"Sun's 1 billion-transistor, 16-core Niagara 3 processor"</a>. ArsTechnica.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Sun%27s+1+billion-transistor%2C+16-core+Niagara+3+processor&amp;rft.pub=ArsTechnica.com&amp;rft.date=2010-02-10&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fbusiness%2Fnews%2F2010%2F02%2Ftwo-billion-transistor-beasts-power7-and-niagara-3.ars&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100905053649/http://www-03.ibm.com/press/us/en/pressrelease/32414.wss#release">"IBM to Ship World's Fastest Microprocessor"</a>. IBM. September 1, 2010. Archived from <a rel="nofollow" class="external text" href="http://www-03.ibm.com/press/us/en/pressrelease/32414.wss#release">the original</a> on September 5, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+to+Ship+World%27s+Fastest+Microprocessor&amp;rft.pub=IBM&amp;rft.date=2010-09-01&amp;rft_id=http%3A%2F%2Fwww-03.ibm.com%2Fpress%2Fus%2Fen%2Fpressrelease%2F32414.wss%23release&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110520120639/http://afp.google.com/article/ALeqM5ipelkeZwHqz3cqmha_jD7gNhB98A">"Intel to deliver first computer chip with two billion transistors"</a>. AFP. February 5, 2008. Archived from <a rel="nofollow" class="external text" href="http://afp.google.com/article/ALeqM5ipelkeZwHqz3cqmha_jD7gNhB98A">the original</a> on May 20, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+to+deliver+first+computer+chip+with+two+billion+transistors&amp;rft.date=2008-02-05&amp;rft_id=http%3A%2F%2Fafp.google.com%2Farticle%2FALeqM5ipelkeZwHqz3cqmha_jD7gNhB98A&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text">"<a rel="nofollow" class="external text" href="http://www.intel.com/pressroom/archive/releases/20090526comp.htm">Intel Previews Intel Xeon 'Nehalem-EX' Processor</a>." May 26, 2009. Retrieved on May 28, 2009.</span>
</li>
<li id="cite_note-fujitsu-s64ixfx-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-fujitsu-s64ixfx_95-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFMorgan2011" class="citation cs2">Morgan, Timothy Prickett (November 21, 2011), <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2011/11/21/fujitsu_sparc64_ixfx_fx10_details">"Fujitsu parades 16-core Sparc64 super stunner"</a>, <i><a href="/wiki/The_Register" title="The Register">The Register</a></i><span class="reference-accessdate">, retrieved <span class="nowrap">December 8,</span> 2011</span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Register&amp;rft.atitle=Fujitsu+parades+16-core+Sparc64+super+stunner&amp;rft.date=2011-11-21&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy+Prickett&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2011%2F11%2F21%2Ffujitsu_sparc64_ixfx_fx10_details&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFAngelini2011" class="citation web cs1">Angelini, Chris (November 14, 2011). <a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/core-i7-3960x-x79-sandy-bridge-e,3071.html">"Intel Core i7-3960X Review: Sandy Bridge-E And X79 Express"</a>. TomsHardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i7-3960X+Review%3A+Sandy+Bridge-E+And+X79+Express&amp;rft.pub=TomsHardware.com&amp;rft.date=2011-11-14&amp;rft.aulast=Angelini&amp;rft.aufirst=Chris&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fcore-i7-3960x-x79-sandy-bridge-e%2C3071.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/presentation/silicon-technology-leadership-presentation.pdf">"IDF2012 Mark Bohr, Intel Senior Fellow"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IDF2012+Mark+Bohr%2C+Intel+Senior+Fellow&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fpresentation%2Fsilicon-technology-leadership-presentation.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.fujitsu.com/global/Images/HC25.27.910-SPARC64.pdf">"Images of SPARC64"</a> <span class="cs1-format">(PDF)</span>. fujitsu.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 29,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Images+of+SPARC64&amp;rft.pub=fujitsu.com&amp;rft_id=https%3A%2F%2Fwww.fujitsu.com%2Fglobal%2FImages%2FHC25.27.910-SPARC64.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech.com-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech.com_99-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.anandtech.com/showdoc.aspx?i=3276&amp;p=9">"Intel's Atom Architecture: The Journey Begins"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">April 4,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Atom+Architecture%3A+The+Journey+Begins&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshowdoc.aspx%3Fi%3D3276%26p%3D9&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-100">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.techpowerup.com/gpudb/1891/xeon-phi-se10x.html">"Intel Xeon Phi SE10X"</a>. TechPowerUp<span class="reference-accessdate">. Retrieved <span class="nowrap">July 20,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Xeon+Phi+SE10X&amp;rft.pub=TechPowerUp&amp;rft_id=http%3A%2F%2Fwww.techpowerup.com%2Fgpudb%2F1891%2Fxeon-phi-se10x.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech_101-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShimpi" class="citation web cs1">Shimpi, Lal. <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7003/the-haswell-review-intel-core-i74770k-i54560k-tested/5">"The Haswell Review: Intel Core i7-4770K &amp; i5-4670K Tested"</a>. <i>anandtech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 20,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=anandtech&amp;rft.atitle=The+Haswell+Review%3A+Intel+Core+i7-4770K+%26+i5-4670K+Tested&amp;rft.aulast=Shimpi&amp;rft.aufirst=Lal&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7003%2Fthe-haswell-review-intel-core-i74770k-i54560k-tested%2F5&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="#cite_ref-102">^</a></b></span> <span class="reference-text">"<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFDimmick2014" class="citation web cs1">Dimmick, Frank (August 29, 2014). <a rel="nofollow" class="external text" href="http://www.overclockersclub.com/reviews/iintel_core_i7_5960x_extreme_edition/">"Intel Core i7 5960X Extreme Edition Review"</a>. <i>Overclockers Club</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 29,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Overclockers+Club&amp;rft.atitle=Intel+Core+i7+5960X+Extreme+Edition+Review&amp;rft.date=2014-08-29&amp;rft.aulast=Dimmick&amp;rft.aufirst=Frank&amp;rft_id=http%3A%2F%2Fwww.overclockersclub.com%2Freviews%2Fiintel_core_i7_5960x_extreme_edition%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.notebookcheck.net/Apple-A8X-iPad-SoC.128403.0.html">"Apple A8X"</a>. <i>NotebookCheck</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 20,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NotebookCheck&amp;rft.atitle=Apple+A8X&amp;rft_id=http%3A%2F%2Fwww.notebookcheck.net%2FApple-A8X-iPad-SoC.128403.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/7753/intel-readying-15core-xeon-e7-v2">"Intel Readying 15-core Xeon E7 v2"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Readying+15-core+Xeon+E7+v2&amp;rft.pub=AnandTech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F7753%2Fintel-readying-15core-xeon-e7-v2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-pcper-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-pcper_105-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.pcper.com/reviews/Processors/Intel-Xeon-E5-2600-v3-Processor-Overview-Haswell-EP-18-Cores/5">"Intel Xeon E5-2600 v3 Processor Overview: Haswell-EP Up to 18 Cores"</a>. <i>pcper</i>. September 8, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">January 29,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=pcper&amp;rft.atitle=Intel+Xeon+E5-2600+v3+Processor+Overview%3A+Haswell-EP+Up+to+18+Cores&amp;rft.date=2014-09-08&amp;rft_id=http%3A%2F%2Fwww.pcper.com%2Freviews%2FProcessors%2FIntel-Xeon-E5-2600-v3-Processor-Overview-Haswell-EP-18-Cores%2F5&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-techreport-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-techreport_106-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://techreport.com/news/27557/intel-broadwell-u-arrives-aboard-15w-28w-mobile-processors">"Intel's Broadwell-U arrives aboard 15W, 28W mobile processors"</a>. TechReport. January 5, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">January 5,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%27s+Broadwell-U+arrives+aboard+15W%2C+28W+mobile+processors&amp;rft.pub=TechReport&amp;rft.date=2015-01-05&amp;rft_id=http%3A%2F%2Ftechreport.com%2Fnews%2F27557%2Fintel-broadwell-u-arrives-aboard-15w-28w-mobile-processors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="#cite_ref-107">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.enterprisetech.com/2014/08/13/oracle-cranks-cores-32-sparc-m7-chip/">"Oracle Cranks up the Cores to 32 with Sparc M7 Chip"</a>. <i>EnterpriseTech</i>. August 13, 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EnterpriseTech&amp;rft.atitle=Oracle+Cranks+up+the+Cores+to+32+with+Sparc+M7+Chip&amp;rft.date=2014-08-13&amp;rft_id=http%3A%2F%2Fwww.enterprisetech.com%2F2014%2F08%2F13%2Foracle-cranks-cores-32-sparc-m7-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-108"><span class="mw-cite-backlink"><b><a href="#cite_ref-108">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/intel-core-i7-broadwell-e-6950x-6900k-6850k-6800k,4587.html">"Broadwell-E: Intel Core i7-6950X, 6900K, 6850K &amp; 6800K Review"</a>. <i>Tom's Hardware</i>. May 30, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">April 12,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Broadwell-E%3A+Intel+Core+i7-6950X%2C+6900K%2C+6850K+%26+6800K+Review&amp;rft.date=2016-05-30&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fintel-core-i7-broadwell-e-6950x-6900k-6850k-6800k%2C4587.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-109"><span class="mw-cite-backlink"><b><a href="#cite_ref-109">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation magazine cs1"><a rel="nofollow" class="external text" href="http://www.pcgamer.com/the-broadwell-e-review/">"The Broadwell-E Review"</a>. <i>PC Gamer</i>. July 8, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">April 12,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=PC+Gamer&amp;rft.atitle=The+Broadwell-E+Review&amp;rft.date=2016-07-08&amp;rft_id=http%3A%2F%2Fwww.pcgamer.com%2Fthe-broadwell-e-review%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-110">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.firstpost.com/tech/news-analysis/huawei-to-unveil-kirin-970-soc-with-ai-unit-5-5-billion-transistors-and-1-2-gbps-lte-speed-at-ifa-2017-3996027.html">"HUAWEI TO UNVEIL KIRIN 970 SOC WITH AI UNIT, 5.5 BILLION TRANSISTORS AND 1.2 GBPS LTE SPEED AT IFA 2017"</a>. <i>firstpost.com</i>. September 1, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">November 18,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=firstpost.com&amp;rft.atitle=HUAWEI+TO+UNVEIL+KIRIN+970+SOC+WITH+AI+UNIT%2C+5.5+BILLION+TRANSISTORS+AND+1.2+GBPS+LTE+SPEED+AT+IFA+2017&amp;rft.date=2017-09-01&amp;rft_id=https%3A%2F%2Fwww.firstpost.com%2Ftech%2Fnews-analysis%2Fhuawei-to-unveil-kirin-970-soc-with-ai-unit-5-5-billion-transistors-and-1-2-gbps-lte-speed-at-ifa-2017-3996027.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-111"><span class="mw-cite-backlink"><b><a href="#cite_ref-111">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/intel-xeon-e5-2600-v4-broadwell-ep,4514-2.html">"Broadwell-EP Architecture - Intel Xeon E5-2600 v4 Broadwell-EP Review"</a>. <i>Tom's Hardware</i>. March 31, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">April 4,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Broadwell-EP+Architecture+-+Intel+Xeon+E5-2600+v4+Broadwell-EP+Review&amp;rft.date=2016-03-31&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fintel-xeon-e5-2600-v4-broadwell-ep%2C4514-2.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-112"><span class="mw-cite-backlink"><b><a href="#cite_ref-112">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://zipcpu.com/about/zipcpu.html">"About the ZipCPU"</a>. <i>zipcpu.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 10,</span> 2019</span>. <q>As of ORCONF, 2016, the ZipCPU used between 1286 and 4926 6-LUTs, depending upon how it is configured.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=zipcpu.com&amp;rft.atitle=About+the+ZipCPU&amp;rft_id=http%3A%2F%2Fzipcpu.com%2Fabout%2Fzipcpu.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-113">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.notebookcheck.net/Qualcomm-Snapdragon-835-SoC-Benchmarks-and-Specs.207842.0.html">"Qualcomm Snapdragon 835 (8998)"</a>. <i>NotebookCheck</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 23,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NotebookCheck&amp;rft.atitle=Qualcomm+Snapdragon+835+%288998%29&amp;rft_id=https%3A%2F%2Fwww.notebookcheck.net%2FQualcomm-Snapdragon-835-SoC-Benchmarks-and-Specs.207842.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-114"><span class="mw-cite-backlink"><b><a href="#cite_ref-114">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFTakahashi2017" class="citation web cs1">Takahashi, Dean (January 3, 2017). <a rel="nofollow" class="external text" href="https://venturebeat.com/2017/01/03/qualcomms-snapdragon-835-will-debut-with-3-billion-transistors-and-a-10nm-manufacturing-process/">"Qualcomm's Snapdragon 835 will debut with 3 billion transistors and a 10nm manufacturing process"</a>. <i>VentureBeat</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VentureBeat&amp;rft.atitle=Qualcomm%27s+Snapdragon+835+will+debut+with+3+billion+transistors+and+a+10nm+manufacturing+process&amp;rft.date=2017-01-03&amp;rft.aulast=Takahashi&amp;rft.aufirst=Dean&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2017%2F01%2F03%2Fqualcomms-snapdragon-835-will-debut-with-3-billion-transistors-and-a-10nm-manufacturing-process%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-115">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSingh2017" class="citation conference cs1">Singh, Teja (2017). "3.2 Zen: A Next-Generation High-Performance x86 Core". <i>Proc. IEEE International Solid-State Circuits Conference</i>. pp.&#160;<span class="nowrap">52–</span>54.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=3.2+Zen%3A+A+Next-Generation+High-Performance+x86+Core&amp;rft.btitle=Proc.+IEEE+International+Solid-State+Circuits+Conference&amp;rft.pages=52-54&amp;rft.date=2017&amp;rft.aulast=Singh&amp;rft.aufirst=Teja&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Anand_zen_announcement-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-Anand_zen_announcement_116-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress2017" class="citation news cs1">Cutress, Ian (February 22, 2017). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/11143/amd-launch-ryzen-52-more-ipc-eight-cores-for-under-330-preorder-today-on-sale-march-2nd">"AMD Launches Zen"</a>. Anandtech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">February 22,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD+Launches+Zen&amp;rft.date=2017-02-22&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F11143%2Famd-launch-ryzen-52-more-ipc-eight-cores-for-under-330-preorder-today-on-sale-march-2nd&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-117"><span class="mw-cite-backlink"><b><a href="#cite_ref-117">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/amd/ryzen_5/1600">"Ryzen 5 1600 - AMD"</a>. <i>Wikichip.org</i>. April 20, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">December 9,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wikichip.org&amp;rft.atitle=Ryzen+5+1600+-+AMD&amp;rft.date=2018-04-20&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Famd%2Fryzen_5%2F1600&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-118">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/hisilicon/kirin/970">"Kirin 970&#160;&#8211;&#32; HiSilicon"</a>. <i>Wikichip</i>. March 1, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">November 8,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wikichip&amp;rft.atitle=Kirin+970+%26ndash%3B%26%2332%3B+HiSilicon&amp;rft.date=2018-03-01&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fhisilicon%2Fkirin%2F970&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-:0-119"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0_119-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0_119-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLeadbetter2017" class="citation web cs1">Leadbetter, Richard (April 6, 2017). <a rel="nofollow" class="external text" href="http://www.eurogamer.net/articles/digitalfoundry-2017-project-scorpio-tech-revealed">"Inside the next Xbox: Project Scorpio tech revealed"</a>. <i>Eurogamer</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Eurogamer&amp;rft.atitle=Inside+the+next+Xbox%3A+Project+Scorpio+tech+revealed&amp;rft.date=2017-04-06&amp;rft.aulast=Leadbetter&amp;rft.aufirst=Richard&amp;rft_id=http%3A%2F%2Fwww.eurogamer.net%2Farticles%2Fdigitalfoundry-2017-project-scorpio-tech-revealed&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-120"><span class="mw-cite-backlink"><b><a href="#cite_ref-120">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/cpudb/2055/xeon-platinum-8180">"Intel Xeon Platinum 8180"</a>. <i>TechPowerUp</i>. December 1, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">December 2,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=Intel+Xeon+Platinum+8180&amp;rft.date=2018-12-01&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fcpudb%2F2055%2Fxeon-platinum-8180&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-121">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFPellerano2022" class="citation web cs1">Pellerano, Stefano (March 2, 2022). <a rel="nofollow" class="external text" href="https://youtube.com/watch?v=pFQj6L4eKc0">"Circuit Design to Harness the Power of Scaling and Integration (ISSCC 2022)"</a>. <i>YouTube</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=YouTube&amp;rft.atitle=Circuit+Design+to+Harness+the+Power+of+Scaling+and+Integration+%28ISSCC+2022%29&amp;rft.date=2022-03-02&amp;rft.aulast=Pellerano&amp;rft.aufirst=Stefano&amp;rft_id=https%3A%2F%2Fyoutube.com%2Fwatch%3Fv%3DpFQj6L4eKc0&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-122"><span class="mw-cite-backlink"><b><a href="#cite_ref-122">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLee" class="citation web cs1">Lee, Y. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200809140551/https://www.hotchips.org/wp-content/uploads/hc_archives/hc29/HC29.21-Monday-Pub/HC29.21.20-IOT-Embedded-Pub/HC29.21.210-Freedom-SoCs-Lee-SiFive-v2.pdf">"SiFive Freedom SoCs&#160;: Industry's First Open Source RISC V Chips"</a> <span class="cs1-format">(PDF)</span>. <i>HotChips 29 IOT/Embedded</i>. Archived from <a rel="nofollow" class="external text" href="https://www.hotchips.org/wp-content/uploads/hc_archives/hc29/HC29.21-Monday-Pub/HC29.21.20-IOT-Embedded-Pub/HC29.21.210-Freedom-SoCs-Lee-SiFive-v2.pdf">the original</a> <span class="cs1-format">(PDF)</span> on August 9, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HotChips+29+IOT%2FEmbedded&amp;rft.atitle=SiFive+Freedom+SoCs+%3A+Industry%27s+First+Open+Source+RISC+V+Chips&amp;rft.aulast=Lee&amp;rft.aufirst=Y.&amp;rft_id=https%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc29%2FHC29.21-Monday-Pub%2FHC29.21.20-IOT-Embedded-Pub%2FHC29.21.210-Freedom-SoCs-Lee-SiFive-v2.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-123"><span class="mw-cite-backlink"><b><a href="#cite_ref-123">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.fujitsu.com/jp/documents/products/computing/servers/unix/sparc/events/2017/coolchips20/CoolChips20-rev8.pdf">"Documents at Fujitsu"</a> <span class="cs1-format">(PDF)</span>. fujitsu.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 29,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Documents+at+Fujitsu&amp;rft.pub=fujitsu.com&amp;rft_id=http%3A%2F%2Fwww.fujitsu.com%2Fjp%2Fdocuments%2Fproducts%2Fcomputing%2Fservers%2Funix%2Fsparc%2Fevents%2F2017%2Fcoolchips20%2FCoolChips20-rev8.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-124"><span class="mw-cite-backlink"><b><a href="#cite_ref-124">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSchmerer2018" class="citation web cs1 cs1-prop-foreign-lang-source">Schmerer, Kai (November 5, 2018). <a rel="nofollow" class="external text" href="https://www.zdnet.de/88346243/ipad-pro-2018-a12x-prozessor-bietet-deutlich-mehr-leistung/">"iPad Pro 2018: A12X-Prozessor bietet deutlich mehr Leistung"</a>. <i>ZDNet.de</i> (in German).</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ZDNet.de&amp;rft.atitle=iPad+Pro+2018%3A+A12X-Prozessor+bietet+deutlich+mehr+Leistung&amp;rft.date=2018-11-05&amp;rft.aulast=Schmerer&amp;rft.aufirst=Kai&amp;rft_id=https%3A%2F%2Fwww.zdnet.de%2F88346243%2Fipad-pro-2018-a12x-prozessor-bietet-deutlich-mehr-leistung%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-125"><span class="mw-cite-backlink"><b><a href="#cite_ref-125">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.qualcomm.com/news/releases/2017/11/08/qualcomm-datacenter-technologies-announces-commercial-shipment-qualcomm">"Qualcomm Datacenter Technologies Announces Commercial Shipment of Qualcomm Centriq 2400 – The World's First 10nm Server Processor and Highest Performance Arm-based Server Processor Family Ever Designed"</a>. <i>Qualcomm</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Qualcomm&amp;rft.atitle=Qualcomm+Datacenter+Technologies+Announces+Commercial+Shipment+of+Qualcomm+Centriq+2400+%E2%80%93+The+World%27s+First+10nm+Server+Processor+and+Highest+Performance+Arm-based+Server+Processor+Family+Ever+Designed&amp;rft_id=https%3A%2F%2Fwww.qualcomm.com%2Fnews%2Freleases%2F2017%2F11%2F08%2Fqualcomm-datacenter-technologies-announces-commercial-shipment-qualcomm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-126"><span class="mw-cite-backlink"><b><a href="#cite_ref-126">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techradar.com/news/qualcomm-snapdragon-1000-for-laptops-could-pack-85-billion-transistors">"Qualcomm Snapdragon 1000 for laptops could pack 8.5 billion transistors"</a>. techradar<span class="reference-accessdate">. Retrieved <span class="nowrap">September 23,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Qualcomm+Snapdragon+1000+for+laptops+could+pack+8.5+billion+transistors&amp;rft.pub=techradar&amp;rft_id=https%3A%2F%2Fwww.techradar.com%2Fnews%2Fqualcomm-snapdragon-1000-for-laptops-could-pack-85-billion-transistors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-127"><span class="mw-cite-backlink"><b><a href="#cite_ref-127">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13687/qualcomm-snapdragon-8cx-wafer-on-7nm">"Spotted: Qualcomm Snapdragon 8cx Wafer on 7nm"</a>. AnandTech<span class="reference-accessdate">. Retrieved <span class="nowrap">December 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Spotted%3A+Qualcomm+Snapdragon+8cx+Wafer+on+7nm&amp;rft.pub=AnandTech&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13687%2Fqualcomm-snapdragon-8cx-wafer-on-7nm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-128"><span class="mw-cite-backlink"><b><a href="#cite_ref-128">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.notebookcheck.net/HiSilicon-Kirin-710-SoC-Benchmarks-and-Specs.333292.0.html">"HiSilicon Kirin 710"</a>. <i>Notebookcheck</i>. September 19, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">November 24,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Notebookcheck&amp;rft.atitle=HiSilicon+Kirin+710&amp;rft.date=2018-09-19&amp;rft_id=https%3A%2F%2Fwww.notebookcheck.net%2FHiSilicon-Kirin-710-SoC-Benchmarks-and-Specs.333292.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-TechInsights-iPhoneXSmax-129"><span class="mw-cite-backlink"><b><a href="#cite_ref-TechInsights-iPhoneXSmax_129-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFYangWegner2018" class="citation web cs1">Yang, Daniel; Wegner, Stacy (September 21, 2018). <a rel="nofollow" class="external text" href="http://www.techinsights.com/about-techinsights/overview/blog/apple-iphone-xs-teardown/">"Apple iPhone Xs Max Teardown"</a>. TechInsights<span class="reference-accessdate">. Retrieved <span class="nowrap">September 21,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Apple+iPhone+Xs+Max+Teardown&amp;rft.pub=TechInsights&amp;rft.date=2018-09-21&amp;rft.aulast=Yang&amp;rft.aufirst=Daniel&amp;rft.au=Wegner%2C+Stacy&amp;rft_id=http%3A%2F%2Fwww.techinsights.com%2Fabout-techinsights%2Foverview%2Fblog%2Fapple-iphone-xs-teardown%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-130"><span class="mw-cite-backlink"><b><a href="#cite_ref-130">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.engadget.com/2018/09/12/apple-a12-bionic-7-nanometer-chip/">"Apple's A12 Bionic is the first 7-nanometer smartphone chip"</a>. <i>Engadget</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 26,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Engadget&amp;rft.atitle=Apple%27s+A12+Bionic+is+the+first+7-nanometer+smartphone+chip&amp;rft_id=https%3A%2F%2Fwww.engadget.com%2F2018%2F09%2F12%2Fapple-a12-bionic-7-nanometer-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-131"><span class="mw-cite-backlink"><b><a href="#cite_ref-131">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/hisilicon/kirin/980">"Kirin 980&#160;&#8211;&#32; HiSilicon"</a>. <i>Wikichip</i>. November 8, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">November 8,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wikichip&amp;rft.atitle=Kirin+980+%26ndash%3B%26%2332%3B+HiSilicon&amp;rft.date=2018-11-08&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fhisilicon%2Fkirin%2F980&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-132"><span class="mw-cite-backlink"><b><a href="#cite_ref-132">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://m.dailyhunt.in/news/bangladesh/english/gear-epaper-gear/qualcomm+snapdragon+8180+7nm+soc+sdm1000+with+8+5+billion+transistors+to+challenge+apple+a12+bionic+chipset-newsid-97431923">"Qualcomm Snapdragon 8180: 7nm SoC SDM1000 With 8.5 Billion Transistors To Challenge Apple A12 Bionic Chipset"</a>. dailyhunt<span class="reference-accessdate">. Retrieved <span class="nowrap">September 21,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Qualcomm+Snapdragon+8180%3A+7nm+SoC+SDM1000+With+8.5+Billion+Transistors+To+Challenge+Apple+A12+Bionic+Chipset&amp;rft.pub=dailyhunt&amp;rft_id=https%3A%2F%2Fm.dailyhunt.in%2Fnews%2Fbangladesh%2Fenglish%2Fgear-epaper-gear%2Fqualcomm%2Bsnapdragon%2B8180%2B7nm%2Bsoc%2Bsdm1000%2Bwith%2B8%2B5%2Bbillion%2Btransistors%2Bto%2Bchallenge%2Bapple%2Ba12%2Bbionic%2Bchipset-newsid-97431923&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-133"><span class="mw-cite-backlink"><b><a href="#cite_ref-133">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFZafar2018" class="citation web cs1">Zafar, Ramish (October 30, 2018). <a rel="nofollow" class="external text" href="https://wccftech.com/apple-a12x-10-billion-transistors-performance/">"Apple's A12X Has 10 Billion Transistors, 90% Performance Boost &amp; 7-Core GPU"</a>. <i>Wccftech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech&amp;rft.atitle=Apple%27s+A12X+Has+10+Billion+Transistors%2C+90%25+Performance+Boost+%26+7-Core+GPU&amp;rft.date=2018-10-30&amp;rft.aulast=Zafar&amp;rft.aufirst=Ramish&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fapple-a12x-10-billion-transistors-performance%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-134"><span class="mw-cite-backlink"><b><a href="#cite_ref-134">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190620065621/http://images.firstxw.com/view/230119.html">"Fujitsu began to produce Japan's billions of super-calculations with the strongest ARM processor A64FX"</a>. <i>firstxw.com</i>. April 16, 2019. Archived from <a rel="nofollow" class="external text" href="http://images.firstxw.com/view/230119.html">the original</a> on June 20, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=firstxw.com&amp;rft.atitle=Fujitsu+began+to+produce+Japan%27s+billions+of+super-calculations+with+the+strongest+ARM+processor+A64FX&amp;rft.date=2019-04-16&amp;rft_id=http%3A%2F%2Fimages.firstxw.com%2Fview%2F230119.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-135"><span class="mw-cite-backlink"><b><a href="#cite_ref-135">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.fujitsu.com/global/about/resources/news/press-releases/2018/0822-02.html">"Fujitsu Successfully Triples the Power Output of Gallium-Nitride Transistors"</a>. <i><a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a></i>. August 22, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Fujitsu&amp;rft.atitle=Fujitsu+Successfully+Triples+the+Power+Output+of+Gallium-Nitride+Transistors&amp;rft.date=2018-08-22&amp;rft_id=https%3A%2F%2Fwww.fujitsu.com%2Fglobal%2Fabout%2Fresources%2Fnews%2Fpress-releases%2F2018%2F0822-02.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-136"><span class="mw-cite-backlink"><b><a href="#cite_ref-136">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/1618/hot-chips-30-nvidia-xavier-soc">"Hot Chips 30: Nvidia Xavier SoC"</a>. <i>fuse.wikichip.org</i>. September 18, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">December 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=fuse.wikichip.org&amp;rft.atitle=Hot+Chips+30%3A+Nvidia+Xavier+SoC&amp;rft.date=2018-09-18&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F1618%2Fhot-chips-30-nvidia-xavier-soc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-137"><span class="mw-cite-backlink"><b><a href="#cite_ref-137">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFFrumusanu" class="citation web cs1">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14072/the-samsung-galaxy-s10plus-review">"The Samsung Galaxy S10+ Snapdragon &amp; Exynos Review: Almost Perfect, Yet So Flawed"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 19,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=The+Samsung+Galaxy+S10%2B+Snapdragon+%26+Exynos+Review%3A+Almost+Perfect%2C+Yet+So+Flawed&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14072%2Fthe-samsung-galaxy-s10plus-review&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-zen2-138"><span class="mw-cite-backlink">^ <a href="#cite_ref-zen2_138-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-zen2_138-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-zen2_138-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-zen2_138-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-zen2_138-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-zen2_138-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">"Zen 2 Microarchitecture"</a>. <i>WikiChip</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 21,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip&amp;rft.atitle=Zen+2+Microarchitecture&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Famd%2Fmicroarchitectures%2Fzen_2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-139"><span class="mw-cite-backlink"><b><a href="#cite_ref-139">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.tomshardware.com/reviews/ryzen-9-3900x-7-3700x-review,6214.html">"AMD Ryzen 9 3900X and Ryzen 7 3700X Review: Zen 2 and 7nm Unleashed"</a>. <i><a href="/wiki/Tom%27s_Hardware" title="Tom&#39;s Hardware">Tom's Hardware</a></i>. July 7, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">October 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=AMD+Ryzen+9+3900X+and+Ryzen+7+3700X+Review%3A+Zen+2+and+7nm+Unleashed&amp;rft.date=2019-07-07&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fryzen-9-3900x-7-3700x-review%2C6214.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-141"><span class="mw-cite-backlink"><b><a href="#cite_ref-141">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFFrumusanu" class="citation web cs1">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15099/the-huawei-mate-30-pro-review-top-hardware-without-google/2">"The Huawei Mate 30 Pro Review: Top Hardware without Google?"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 2,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=The+Huawei+Mate+30+Pro+Review%3A+Top+Hardware+without+Google%3F&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15099%2Fthe-huawei-mate-30-pro-review-top-hardware-without-google%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-142"><span class="mw-cite-backlink"><b><a href="#cite_ref-142">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFZafar2019" class="citation web cs1">Zafar, Ramish (September 10, 2019). <a rel="nofollow" class="external text" href="https://wccftech.com/apple-a13-iphone-11-transistors-gpu/">"Apple A13 For iPhone 11 Has 8.5 Billion Transistors, Quad-Core GPU"</a>. <i>Wccftech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 11,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Wccftech&amp;rft.atitle=Apple+A13+For+iPhone+11+Has+8.5+Billion+Transistors%2C+Quad-Core+GPU&amp;rft.date=2019-09-10&amp;rft.aulast=Zafar&amp;rft.aufirst=Ramish&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fapple-a13-iphone-11-transistors-gpu%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-143"><span class="mw-cite-backlink"><b><a href="#cite_ref-143">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation cs2"><a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=cVEemOmHw9Y&amp;t=70"><i>Introducing iPhone 11 Pro — Apple Youtube Video</i></a><span class="reference-accessdate">, retrieved <span class="nowrap">September 11,</span> 2019</span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Introducing+iPhone+11+Pro+%E2%80%94+Apple+Youtube+Video&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DcVEemOmHw9Y%26t%3D70&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead YouTube link tagged February 2022">dead YouTube link</span></a></i>&#93;</span></sup></span>
</li>
<li id="cite_note-144"><span class="mw-cite-backlink"><b><a href="#cite_ref-144">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15987/hot-chips-2020-live-blog-ibm-z15-a-52-ghz-mainframe-cpu-1100am-pt">"Hot Chips 2020 Live Blog: IBM z15"</a>. <i>AnandTech</i>. August 17, 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Hot+Chips+2020+Live+Blog%3A+IBM+z15&amp;rft.date=2020-08-17&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15987%2Fhot-chips-2020-live-blog-ibm-z15-a-52-ghz-mainframe-cpu-1100am-pt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Zen2_THW-145"><span class="mw-cite-backlink">^ <a href="#cite_ref-Zen2_THW_145-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Zen2_THW_145-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFBroekhuijsen2019" class="citation news cs1">Broekhuijsen, Niels (October 23, 2019). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/amd-64-core-epyc-cpu-die-design-architecture-ryzen-3000">"AMD's 64-Core EPYC and Ryzen CPUs Stripped: A Detailed Inside Look"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">October 24,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD%27s+64-Core+EPYC+and+Ryzen+CPUs+Stripped%3A+A+Detailed+Inside+Look&amp;rft.date=2019-10-23&amp;rft.aulast=Broekhuijsen&amp;rft.aufirst=Niels&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Famd-64-core-epyc-cpu-die-design-architecture-ryzen-3000&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Zen2_wcftech-146"><span class="mw-cite-backlink">^ <a href="#cite_ref-Zen2_wcftech_146-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Zen2_wcftech_146-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFMujtaba2019" class="citation news cs1">Mujtaba, Hassan (October 22, 2019). <a rel="nofollow" class="external text" href="https://wccftech.com/amd-2nd-gen-epyc-rome-iod-ccd-chipshots-39-billion-transistors/">"AMD 2nd Gen EPYC Rome Processors Feature A Gargantuan 39.54 Billion Transistors, IO Die Pictured in Detail"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">October 24,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD+2nd+Gen+EPYC+Rome+Processors+Feature+A+Gargantuan+39.54+Billion+Transistors%2C+IO+Die+Pictured+in+Detail&amp;rft.date=2019-10-22&amp;rft.aulast=Mujtaba&amp;rft.aufirst=Hassan&amp;rft_id=https%3A%2F%2Fwccftech.com%2Famd-2nd-gen-epyc-rome-iod-ccd-chipshots-39-billion-transistors%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-147"><span class="mw-cite-backlink"><b><a href="#cite_ref-147">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFFriedman2019" class="citation web cs1">Friedman, Alan (December 14, 2019). <a rel="nofollow" class="external text" href="https://www.phonearena.com/news/Huawei-tipped-to-develop-new-flagship-chip-for-Mate-40_id121102">"5nm Kirin 1020 SoC tipped for next year's Huawei Mate 40 line"</a>. <i>Phone Arena</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 23,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phone+Arena&amp;rft.atitle=5nm+Kirin+1020+SoC+tipped+for+next+year%27s+Huawei+Mate+40+line&amp;rft.date=2019-12-14&amp;rft.aulast=Friedman&amp;rft.aufirst=Alan&amp;rft_id=https%3A%2F%2Fwww.phonearena.com%2Fnews%2FHuawei-tipped-to-develop-new-flagship-chip-for-Mate-40_id121102&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-148"><span class="mw-cite-backlink"><b><a href="#cite_ref-148">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFVerheyde2019" class="citation web cs1">Verheyde, Arne (December 5, 2019). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/amazon-web-services-takes-on-intel-with-64-core-arm-graviton2">"Amazon Compares 64-core ARM Graviton2 to Intel's Xeon"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Amazon+Compares+64-core+ARM+Graviton2+to+Intel%27s+Xeon&amp;rft.date=2019-12-05&amp;rft.aulast=Verheyde&amp;rft.aufirst=Arne&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Famazon-web-services-takes-on-intel-with-64-core-arm-graviton2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-149"><span class="mw-cite-backlink"><b><a href="#cite_ref-149">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFMorgan2019" class="citation web cs1">Morgan, Timothy Prickett (December 3, 2019). <a rel="nofollow" class="external text" href="https://www.nextplatform.com/2019/12/03/finally-aws-gives-servers-a-real-shot-in-the-arm/">"Finally: AWS Gives Servers A Real Shot In The Arm"</a>. <i>The Next Platform</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Next+Platform&amp;rft.atitle=Finally%3A+AWS+Gives+Servers+A+Real+Shot+In+The+Arm&amp;rft.date=2019-12-03&amp;rft.aulast=Morgan&amp;rft.aufirst=Timothy+Prickett&amp;rft_id=https%3A%2F%2Fwww.nextplatform.com%2F2019%2F12%2F03%2Ffinally-aws-gives-servers-a-real-shot-in-the-arm%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-150"><span class="mw-cite-backlink"><b><a href="#cite_ref-150">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFFriedman2019" class="citation web cs1">Friedman, Alan (October 10, 2019). <a rel="nofollow" class="external text" href="https://www.phonearena.com/news/Qualcomm-to-unveil-the-Snapdragon-865-chipset-as-soon-as-next-month_id119548">"Qualcomm will reportedly introduce the Snapdragon 865 SoC as soon as next month"</a>. <i>Phone Arena</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 19,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phone+Arena&amp;rft.atitle=Qualcomm+will+reportedly+introduce+the+Snapdragon+865+SoC+as+soon+as+next+month&amp;rft.date=2019-10-10&amp;rft.aulast=Friedman&amp;rft.aufirst=Alan&amp;rft_id=https%3A%2F%2Fwww.phonearena.com%2Fnews%2FQualcomm-to-unveil-the-Snapdragon-865-chipset-as-soon-as-next-month_id119548&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-151"><span class="mw-cite-backlink"><b><a href="#cite_ref-151">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techinsights.com/blog/xiaomi-mi-10-teardown-analysis#:~:text=We%20have%20die%20photos%20ready,die%20HG11-PC761-2.">"Xiaomi Mi 10 Teardown Analysis | TechInsights"</a>. <i>www.techinsights.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 19,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techinsights.com&amp;rft.atitle=Xiaomi+Mi+10+Teardown+Analysis+%7C+TechInsights&amp;rft_id=https%3A%2F%2Fwww.techinsights.com%2Fblog%2Fxiaomi-mi-10-teardown-analysis%23%3A~%3Atext%3DWe%2520have%2520die%2520photos%2520ready%2Cdie%2520HG11-PC761-2.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-152"><span class="mw-cite-backlink"><b><a href="#cite_ref-152">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.linleygroup.com/newsletters/newsletter_detail.php?num=6130&amp;year=2020&amp;tag=3">"The Linley Group - TI Jacinto Accelerates Level 3 ADAS"</a>. <i>www.linleygroup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 12,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.linleygroup.com&amp;rft.atitle=The+Linley+Group+-+TI+Jacinto+Accelerates+Level+3+ADAS&amp;rft_id=https%3A%2F%2Fwww.linleygroup.com%2Fnewsletters%2Fnewsletter_detail.php%3Fnum%3D6130%26year%3D2020%26tag%3D3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-153"><span class="mw-cite-backlink"><b><a href="#cite_ref-153">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://venturebeat.com/2020/09/15/apple-unveils-a14-bionic-processor-with-40-faster-cpu-and-11-8-billion-transistors/">"Apple unveils A14 Bionic processor with 40% faster CPU and 11.8 billion transistors"</a>. <i>Venturebeat</i>. November 10, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">November 24,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Venturebeat&amp;rft.atitle=Apple+unveils+A14+Bionic+processor+with+40%25+faster+CPU+and+11.8+billion+transistors&amp;rft.date=2020-11-10&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2020%2F09%2F15%2Fapple-unveils-a14-bionic-processor-with-40-faster-cpu-and-11-8-billion-transistors%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-154"><span class="mw-cite-backlink"><b><a href="#cite_ref-154">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.theverge.com/2020/11/10/21558095/apple-silicon-m1-chip-arm-macs-soc-charge-power-efficiency-mobile-processor/">"Apple says new Arm-based M1 chip offers the 'longest battery life ever in a Mac'<span class="cs1-kern-right"></span>"</a>. <i>The Verge</i>. November 10, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">November 11,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Verge&amp;rft.atitle=Apple+says+new+Arm-based+M1+chip+offers+the+%27longest+battery+life+ever+in+a+Mac%27&amp;rft.date=2020-11-10&amp;rft_id=https%3A%2F%2Fwww.theverge.com%2F2020%2F11%2F10%2F21558095%2Fapple-silicon-m1-chip-arm-macs-soc-charge-power-efficiency-mobile-processor%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-155"><span class="mw-cite-backlink"><b><a href="#cite_ref-155">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFIkoba2020" class="citation web cs1">Ikoba, Jed John (October 23, 2020). <a rel="nofollow" class="external text" href="https://www.gizmochina.com/2020/10/23/multiple-benchmark-tests-rank-the-kirin-9000-as-one-of-the-most-powerful-chipset-yet/">"Multiple benchmark tests rank the Kirin 9000 as one of the most-powerful chipset yet"</a>. <i>Gizmochina</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 14,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Gizmochina&amp;rft.atitle=Multiple+benchmark+tests+rank+the+Kirin+9000+as+one+of+the+most-powerful+chipset+yet&amp;rft.date=2020-10-23&amp;rft.aulast=Ikoba&amp;rft.aufirst=Jed+John&amp;rft_id=https%3A%2F%2Fwww.gizmochina.com%2F2020%2F10%2F23%2Fmultiple-benchmark-tests-rank-the-kirin-9000-as-one-of-the-most-powerful-chipset-yet%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-156"><span class="mw-cite-backlink"><b><a href="#cite_ref-156">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFFrumusanu" class="citation web cs1">Frumusanu, Andrei. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16156/huawei-announces-mate-40-series">"Huawei Announces Mate 40 Series: Powered by 15.3bn Transistors 5nm Kirin 9000"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 14,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Huawei+Announces+Mate+40+Series%3A+Powered+by+15.3bn+Transistors+5nm+Kirin+9000&amp;rft.aulast=Frumusanu&amp;rft.aufirst=Andrei&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16156%2Fhuawei-announces-mate-40-series&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-zen3-157"><span class="mw-cite-backlink">^ <a href="#cite_ref-zen3_157-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-zen3_157-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFBurd2022" class="citation conference cs1">Burd, Thomas (2022). "2.7 Zen3: The AMD 2nd-Generation 7nm x86-64 Microprocessor Core". <i>Proc. IEEE International Solid-State Circuits Conference</i>. pp.&#160;<span class="nowrap">54–</span>56.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=2.7+Zen3%3A+The+AMD+2nd-Generation+7nm+x86-64+Microprocessor+Core&amp;rft.btitle=Proc.+IEEE+International+Solid-State+Circuits+Conference&amp;rft.pages=54-56&amp;rft.date=2022&amp;rft.aulast=Burd&amp;rft.aufirst=Thomas&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-158"><span class="mw-cite-backlink"><b><a href="#cite_ref-158">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://twitter.com/aschilling/status/1371845970581975050">"For a long time, Intel once again named the number of transistors in the chip. There are supposed to be about 6 billion for Rocket Lake-S. Coffee Lake-S is supposed to have about 4 billion. The chip with eight cores is about 30&#160;% bigger than the predecessor with ten core"</a>. <i>twitter</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 16,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=twitter&amp;rft.atitle=For+a+long+time%2C+Intel+once+again+named+the+number+of+transistors+in+the+chip.+There+are+supposed+to+be+about+6+billion+for+Rocket+Lake-S.+Coffee+Lake-S+is+supposed+to+have+about+4+billion.+The+chip+with+eight+cores+is+about+30+%25+bigger+than+the+predecessor+with+ten+core&amp;rft_id=https%3A%2F%2Ftwitter.com%2Faschilling%2Fstatus%2F1371845970581975050&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-159"><span class="mw-cite-backlink"><b><a href="#cite_ref-159">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-rocket-lake-delidded">"Intel's Core i7-11700K 'Rocket Lake' Delidded: A Big Die, Revealed"</a>. <i>tomshardware</i>. March 12, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">March 16,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=tomshardware&amp;rft.atitle=Intel%27s+Core+i7-11700K+%27Rocket+Lake%27+Delidded%3A+A+Big+Die%2C+Revealed&amp;rft.date=2021-03-12&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-rocket-lake-delidded&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-160"><span class="mw-cite-backlink"><b><a href="#cite_ref-160">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techcenturion.com/7nm-10nm-14nm-fabrication">"Intel's 14nm density"</a>. <i>www.techcenturion.com</i>. November 26, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">November 26,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techcenturion.com&amp;rft.atitle=Intel%27s+14nm+density&amp;rft.date=2019-11-26&amp;rft_id=https%3A%2F%2Fwww.techcenturion.com%2F7nm-10nm-14nm-fabrication&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-161"><span class="mw-cite-backlink"><b><a href="#cite_ref-161">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/cpu-specs/ryzen-7-5800h.c2368">"AMD Ryzen 7 5800H Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 20,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=AMD+Ryzen+7+5800H+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fcpu-specs%2Fryzen-7-5800h.c2368&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-162"><span class="mw-cite-backlink"><b><a href="#cite_ref-162">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/cpu-specs/epyc-7763.c2373">"AMD Epyc 7763 specifications"</a>. August 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Epyc+7763+specifications&amp;rft.date=2023-08&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fcpu-specs%2Fepyc-7763.c2373&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-163"><span class="mw-cite-backlink"><b><a href="#cite_ref-163">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShankland" class="citation web cs1">Shankland, Stephen. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/mobile/apples-a15-bionic-chip-powers-iphone-13-with-15-billion-transistors-new-graphics-and-ai/">"Apple's A15 Bionic chip powers iPhone 13 with 15 billion transistors, new graphics and AI"</a>. <i>CNET</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 20,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Apple%27s+A15+Bionic+chip+powers+iPhone+13+with+15+billion+transistors%2C+new+graphics+and+AI&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Fmobile%2Fapples-a15-bionic-chip-powers-iphone-13-with-15-billion-transistors-new-graphics-and-ai%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-164"><span class="mw-cite-backlink"><b><a href="#cite_ref-164">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techinsights.com/blog/teardown/apple-iphone-13-pro-teardown">"Apple iPhone 13 Pro Teardown | TechInsights"</a>. <i>www.techinsights.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 29,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techinsights.com&amp;rft.atitle=Apple+iPhone+13+Pro+Teardown+%7C+TechInsights&amp;rft_id=https%3A%2F%2Fwww.techinsights.com%2Fblog%2Fteardown%2Fapple-iphone-13-pro-teardown&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-VentureBeat_M1_Pro_and_Max-165"><span class="mw-cite-backlink">^ <a href="#cite_ref-VentureBeat_M1_Pro_and_Max_165-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VentureBeat_M1_Pro_and_Max_165-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://venturebeat.com/2021/10/18/apple-unveils-m1-pro-and-m1-max-chips-for-latest-macbook-pro-laptops/">"Apple unveils M1 Pro and M1 Max chips for latest MacBook Pro laptops"</a>. <i>VentureBeat</i>. October 18, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=VentureBeat&amp;rft.atitle=Apple+unveils+M1+Pro+and+M1+Max+chips+for+latest+MacBook+Pro+laptops&amp;rft.date=2021-10-18&amp;rft_id=https%3A%2F%2Fventurebeat.com%2F2021%2F10%2F18%2Fapple-unveils-m1-pro-and-m1-max-chips-for-latest-macbook-pro-laptops%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-AnandTech_M1_Pro_and_Max-166"><span class="mw-cite-backlink"><b><a href="#cite_ref-AnandTech_M1_Pro_and_Max_166-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/17019/apple-announced-m1-pro-m1-max-giant-new-socs-with-allout-performance">"Apple Announces M1 Pro &amp; M1 Max: Giant New Arm SoCs with All-Out Performance"</a>. <i>AnanadTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 2,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnanadTech&amp;rft.atitle=Apple+Announces+M1+Pro+%26+M1+Max%3A+Giant+New+Arm+SoCs+with+All-Out+Performance&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F17019%2Fapple-announced-m1-pro-m1-max-giant-new-socs-with-allout-performance&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-BBC_M1_Pro_and_Max-167"><span class="mw-cite-backlink"><b><a href="#cite_ref-BBC_M1_Pro_and_Max_167-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.bbc.com/news/technology-58917992">"Apple unveils new computer chips amid shortage"</a>. <i>BBC News</i>. October 19, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=BBC+News&amp;rft.atitle=Apple+unveils+new+computer+chips+amid+shortage&amp;rft.date=2021-10-19&amp;rft_id=https%3A%2F%2Fwww.bbc.com%2Fnews%2Ftechnology-58917992&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-m1_max_die_TI-168"><span class="mw-cite-backlink">^ <a href="#cite_ref-m1_max_die_TI_168-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-m1_max_die_TI_168-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techinsights.com/blog/apple-joins-3d-fabric-portfolio-m1-ultra">"Apple Joins 3D-Fabric Portfolio with M1 Ultra?"</a>. <i>TechInsights</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 8,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechInsights&amp;rft.atitle=Apple+Joins+3D-Fabric+Portfolio+with+M1+Ultra%3F&amp;rft_id=https%3A%2F%2Fwww.techinsights.com%2Fblog%2Fapple-joins-3d-fabric-portfolio-m1-ultra&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-169"><span class="mw-cite-backlink"><b><a href="#cite_ref-169">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15985/hot-chips-2020-live-blog-ibms-power10-processor-on-samsung-7nm-1000am-pt">"Hot Chips 2020 live blog"</a>. <i>AnandTech</i>. August 17, 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Hot+Chips+2020+live+blog&amp;rft.date=2020-08-17&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15985%2Fhot-chips-2020-live-blog-ibms-power10-processor-on-samsung-7nm-1000am-pt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-170"><span class="mw-cite-backlink"><b><a href="#cite_ref-170">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.mediatek.com/blog/phantom-x2-series-5g-powered-by-mediatek-dimensity-9000">"Phantom X2 Series 5G powered by MediaTek Dimensity 9000"</a>. <i>Mediatek</i>. December 12, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Mediatek&amp;rft.atitle=Phantom+X2+Series+5G+powered+by+MediaTek+Dimensity+9000&amp;rft.date=2022-12-12&amp;rft_id=https%3A%2F%2Fwww.mediatek.com%2Fblog%2Fphantom-x2-series-5g-powered-by-mediatek-dimensity-9000&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-171"><span class="mw-cite-backlink"><b><a href="#cite_ref-171">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.mediatek.com/products/smartphones-2/mediatek-dimensity-9000">"MediaTek Dimensity 9000"</a>. <i>Mediatek</i>. January 21, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Mediatek&amp;rft.atitle=MediaTek+Dimensity+9000&amp;rft.date=2023-01-21&amp;rft_id=https%3A%2F%2Fwww.mediatek.com%2Fproducts%2Fsmartphones-2%2Fmediatek-dimensity-9000&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-172"><span class="mw-cite-backlink"><b><a href="#cite_ref-172">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.notebookcheck.net/Apple-A16-Bionic-announced-for-the-iPhone-14-Pro-and-iPhone-14-Pro-Max.647967.0.html">"Apple A16 Bionic announced for the iPhone 14 Pro and iPhone 14 Pro Max"</a>. <i>NotebookCheck</i>. September 7, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NotebookCheck&amp;rft.atitle=Apple+A16+Bionic+announced+for+the+iPhone+14+Pro+and+iPhone+14+Pro+Max&amp;rft.date=2022-09-07&amp;rft_id=https%3A%2F%2Fwww.notebookcheck.net%2FApple-A16-Bionic-announced-for-the-iPhone-14-Pro-and-iPhone-14-Pro-Max.647967.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-173"><span class="mw-cite-backlink"><b><a href="#cite_ref-173">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.cnet.com/tech/mobile/iphone-14-pro-and-pro-max-only-models-to-get-new-a16-chip/">"iPhone 14 Pro and Pro Max Only Models to Get New A16 Chip"</a>. <i>CNET</i>. September 7, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=iPhone+14+Pro+and+Pro+Max+Only+Models+to+Get+New+A16+Chip&amp;rft.date=2022-09-07&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Fmobile%2Fiphone-14-pro-and-pro-max-only-models-to-get-new-a16-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-174"><span class="mw-cite-backlink"><b><a href="#cite_ref-174">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/print/17563/the-apple-2022-fall-iphone-event-live-blog-10am-pt-1700-utc">"The Apple 2022 Fall iPhone Event Live Blog"</a>. <i>AnandTech</i>. September 7, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=The+Apple+2022+Fall+iPhone+Event+Live+Blog&amp;rft.date=2022-09-07&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fprint%2F17563%2Fthe-apple-2022-fall-iphone-event-live-blog-10am-pt-1700-utc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Apple_M1_Ultra-175"><span class="mw-cite-backlink"><b><a href="#cite_ref-Apple_M1_Ultra_175-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.apple.com/newsroom/2022/03/apple-unveils-m1-ultra-the-worlds-most-powerful-chip-for-a-personal-computer/">"Apple unveils M1 Ultra, the world's most powerful chip for a personal computer"</a>. <i>Apple Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 9,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Apple+Newsroom&amp;rft.atitle=Apple+unveils+M1+Ultra%2C+the+world%27s+most+powerful+chip+for+a+personal+computer&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fnewsroom%2F2022%2F03%2Fapple-unveils-m1-ultra-the-worlds-most-powerful-chip-for-a-personal-computer%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-CNET_M1_Ultra-176"><span class="mw-cite-backlink"><b><a href="#cite_ref-CNET_M1_Ultra_176-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShankland" class="citation news cs1">Shankland, Stephen. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/computing/m1-ultra-apple-just-unveiled-its-most-powerful-chip-yet/">"Meet Apple's Enormous 20-Core M1 Ultra Processor, the Brains in the New Mac Studio Machine"</a>. <i>CNET</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 9,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=CNET&amp;rft.atitle=Meet+Apple%27s+Enormous+20-Core+M1+Ultra+Processor%2C+the+Brains+in+the+New+Mac+Studio+Machine&amp;rft.aulast=Shankland&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Fcomputing%2Fm1-ultra-apple-just-unveiled-its-most-powerful-chip-yet%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-milanx_at-177"><span class="mw-cite-backlink">^ <a href="#cite_ref-milanx_at_177-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-milanx_at_177-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/print/17323/amd-releases-milan-x-cpus-with-3d-vcache-epyc-7003">"AMD releases Milan-X CPUs"</a>. <i>AnandTech</i>. March 21, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=AMD+releases+Milan-X+CPUs&amp;rft.date=2022-03-21&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fprint%2F17323%2Famd-releases-milan-x-cpus-with-3d-vcache-epyc-7003&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-178"><span class="mw-cite-backlink"><b><a href="#cite_ref-178">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://hc33.hotchips.org/assets/program/conference/day1/HC2021.C1.3%20IBM%20Cristian%20Jacobi%20Final.pdf">"IBM Telum Hot Chips slide deck"</a> <span class="cs1-format">(PDF)</span>. August 23, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+Telum+Hot+Chips+slide+deck&amp;rft.date=2021-08-23&amp;rft_id=https%3A%2F%2Fhc33.hotchips.org%2Fassets%2Fprogram%2Fconference%2Fday1%2FHC2021.C1.3%2520IBM%2520Cristian%2520Jacobi%2520Final.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-179"><span class="mw-cite-backlink"><b><a href="#cite_ref-179">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://newsroom.ibm.com/2022-04-05-Announcing-IBM-z16-Real-time-AI-for-Transaction-Processing-at-Scale-and-Industrys-First-Quantum-Safe-System">"IBM z16 announcement"</a>. April 5, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+z16+announcement&amp;rft.date=2022-04-05&amp;rft_id=https%3A%2F%2Fnewsroom.ibm.com%2F2022-04-05-Announcing-IBM-z16-Real-time-AI-for-Transaction-Processing-at-Scale-and-Industrys-First-Quantum-Safe-System&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-180"><span class="mw-cite-backlink"><b><a href="#cite_ref-180">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.apple.com/newsroom/2022/06/apple-unveils-m2-with-breakthrough-performance-and-capabilities/">"Apple unveils M2, taking the breakthrough performance and capabilities of M1 even further"</a>. <i>Apple</i>. June 6, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Apple&amp;rft.atitle=Apple+unveils+M2%2C+taking+the+breakthrough+performance+and+capabilities+of+M1+even+further&amp;rft.date=2022-06-06&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fnewsroom%2F2022%2F06%2Fapple-unveils-m2-with-breakthrough-performance-and-capabilities%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-181"><span class="mw-cite-backlink"><b><a href="#cite_ref-181">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.notebookcheck.net/MediaTek-Dimensity-9200-New-flagship-chipset-debuts-with-ARM-Cortex-X3-CPU-and-Immortalis-G715-GPU-cores-built-around-TSMC-N4P-node.667041.0.html">"MediaTek Dimensity 9200: New flagship chipset debuts with ARM Cortex-X3 CPU and Immortalis-G715 GPU cores built around TSMC N4P node"</a>. <i>NotebookCheck</i>. November 8, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=NotebookCheck&amp;rft.atitle=MediaTek+Dimensity+9200%3A+New+flagship+chipset+debuts+with+ARM+Cortex-X3+CPU+and+Immortalis-G715+GPU+cores+built+around+TSMC+N4P+node&amp;rft.date=2022-11-08&amp;rft_id=https%3A%2F%2Fwww.notebookcheck.net%2FMediaTek-Dimensity-9200-New-flagship-chipset-debuts-with-ARM-Cortex-X3-CPU-and-Immortalis-G715-GPU-cores-built-around-TSMC-N4P-node.667041.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-182"><span class="mw-cite-backlink"><b><a href="#cite_ref-182">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.mediatek.com/products/smartphones-2/mediatek-dimensity-9200">"Dimensity 9200 specs"</a>. <i>Mediatek</i>. November 8, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Mediatek&amp;rft.atitle=Dimensity+9200+specs&amp;rft.date=2022-11-08&amp;rft_id=https%3A%2F%2Fwww.mediatek.com%2Fproducts%2Fsmartphones-2%2Fmediatek-dimensity-9200&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-183"><span class="mw-cite-backlink"><b><a href="#cite_ref-183">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://i.mediatek.com/dimensity-9200">"Dimensity 9200 presentation"</a>. <i>Mediatek</i>. November 8, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Mediatek&amp;rft.atitle=Dimensity+9200+presentation&amp;rft.date=2022-11-08&amp;rft_id=https%3A%2F%2Fi.mediatek.com%2Fdimensity-9200&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-184"><span class="mw-cite-backlink"><b><a href="#cite_ref-184">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.servethehome.com/amd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion/">"AMD EPYC Genoa Gaps Intel Xeon in Stunning Fashion"</a>. <i>ServeTheHome</i>. November 10, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=AMD+EPYC+Genoa+Gaps+Intel+Xeon+in+Stunning+Fashion&amp;rft.date=2022-11-10&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Famd-epyc-genoa-gaps-intel-xeon-in-stunning-fashion%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-185"><span class="mw-cite-backlink"><b><a href="#cite_ref-185">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://appuals.com/amd-zettaflop-plans/">"AMD Aims to Break the ZettaFLOP Barrier by 2035, Lays Down Next-Gen Plans to Resolve Efficiency Problems"</a>. <i>Appuals</i>. February 21, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Appuals&amp;rft.atitle=AMD+Aims+to+Break+the+ZettaFLOP+Barrier+by+2035%2C+Lays+Down+Next-Gen+Plans+to+Resolve+Efficiency+Problems&amp;rft.date=2023-02-21&amp;rft_id=https%3A%2F%2Fappuals.com%2Famd-zettaflop-plans%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-186"><span class="mw-cite-backlink"><b><a href="#cite_ref-186">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wccftech.com/amd-lays-the-path-to-zettascale-computing-talks-cpu-gpu-performance-plus-efficiency-trends-next-gen-chiplet-packaging-more/">"AMD Lays The Path To Zettascale Computing: Talks CPU &amp; GPU Performance Plus Efficiency Trends, Next-Gen Chiplet Packaging &amp; More"</a>. <i>WCCFtech</i>. February 20, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFtech&amp;rft.atitle=AMD+Lays+The+Path+To+Zettascale+Computing%3A+Talks+CPU+%26+GPU+Performance+Plus+Efficiency+Trends%2C+Next-Gen+Chiplet+Packaging+%26+More&amp;rft.date=2023-02-20&amp;rft_id=https%3A%2F%2Fwccftech.com%2Famd-lays-the-path-to-zettascale-computing-talks-cpu-gpu-performance-plus-efficiency-trends-next-gen-chiplet-packaging-more%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-187"><span class="mw-cite-backlink"><b><a href="#cite_ref-187">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wccftech.com/amd-epyc-genoa-zen-4-server-cpus-and-sp5-lga-6096-server-platform-details-leaked/">"AMD EPYC Genoa &amp; SP5 Platform Leaked – 5nm Zen 4 CCD Measures Roughly 72mm, 12 CCD Package at 5428mm2, Up To 700W Peak Socket Power"</a>. <i>WCCFtech</i>. August 17, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFtech&amp;rft.atitle=AMD+EPYC+Genoa+%26+SP5+Platform+Leaked+%E2%80%93+5nm+Zen+4+CCD+Measures+Roughly+72mm%2C+12+CCD+Package+at+5428mm2%2C+Up+To+700W+Peak+Socket+Power&amp;rft.date=2021-08-17&amp;rft_id=https%3A%2F%2Fwccftech.com%2Famd-epyc-genoa-zen-4-server-cpus-and-sp5-lga-6096-server-platform-details-leaked%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-188"><span class="mw-cite-backlink"><b><a href="#cite_ref-188">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSyed2021" class="citation web cs1">Syed, Areej (August 17, 2021). <a rel="nofollow" class="external text" href="https://www.hardwaretimes.com/leaked-amd-epyc-genoa-docs-reveal-96-cores-max-tdp-of-700w-and-zen-4-chiplet-dimensions/">"Leaked AMD Epyc Genoa Docs Reveal 96 Cores, Max TDP of 700W, and Zen 4 Chiplet Dimensions"</a>. <i>HardwareTimes</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HardwareTimes&amp;rft.atitle=Leaked+AMD+Epyc+Genoa+Docs+Reveal+96+Cores%2C+Max+TDP+of+700W%2C+and+Zen+4+Chiplet+Dimensions&amp;rft.date=2021-08-17&amp;rft.aulast=Syed&amp;rft.aufirst=Areej&amp;rft_id=https%3A%2F%2Fwww.hardwaretimes.com%2Fleaked-amd-epyc-genoa-docs-reveal-96-cores-max-tdp-of-700w-and-zen-4-chiplet-dimensions%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-189"><span class="mw-cite-backlink"><b><a href="#cite_ref-189">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://inf.news/en/news/fe8aae471cb54698f4ddac2d2baf1abd.html">"Kirin 9000S has about 6 billion fewer transistors than Kirin 9000, but its performance is stronger! How did you do it?"</a>. <i>iNews</i>. September 13, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">September 24,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=iNews&amp;rft.atitle=Kirin+9000S+has+about+6+billion+fewer+transistors+than+Kirin+9000%2C+but+its+performance+is+stronger%21+How+did+you+do+it%3F&amp;rft.date=2023-09-13&amp;rft_id=https%3A%2F%2Finf.news%2Fen%2Fnews%2Ffe8aae471cb54698f4ddac2d2baf1abd.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech.com2024-190"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech.com2024_190-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/21387/apple-announces-m4-soc-latest-and-greatest-starts-on-ipad-pro/">"Apple Announces M4 SoC: Latest and Greatest Starts on 2024 iPad Pro"</a>. <i>Anandtech</i>. May 7, 2024.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech&amp;rft.atitle=Apple+Announces+M4+SoC%3A+Latest+and+Greatest+Starts+on+2024+iPad+Pro&amp;rft.date=2024-05-07&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F21387%2Fapple-announces-m4-soc-latest-and-greatest-starts-on-ipad-pro%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-arstechnica.com-191"><span class="mw-cite-backlink">^ <a href="#cite_ref-arstechnica.com_191-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-arstechnica.com_191-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-arstechnica.com_191-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://arstechnica.com/gadgets/2023/10/everything-to-know-about-apples-new-m3-m3-pro-and-m3-max-processors/">"Apple introduces new M3 chip lineup, starting with the M3, M3 Pro, and M3 Max"</a>. <i>Arstechnica</i>. October 31, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Arstechnica&amp;rft.atitle=Apple+introduces+new+M3+chip+lineup%2C+starting+with+the+M3%2C+M3+Pro%2C+and+M3+Max&amp;rft.date=2023-10-31&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fgadgets%2F2023%2F10%2Feverything-to-know-about-apples-new-m3-m3-pro-and-m3-max-processors%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-192"><span class="mw-cite-backlink"><b><a href="#cite_ref-192">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFGoldman" class="citation web cs1">Goldman, Joshua. <a rel="nofollow" class="external text" href="https://www.cnet.com/tech/mobile/apple-a17-pro-chip-the-new-brain-inside-iphone-15-pro/">"Apple A17 Pro Chip: The New Brain Inside iPhone 15 Pro, Pro Max"</a>. <i>CNET</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 12,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNET&amp;rft.atitle=Apple+A17+Pro+Chip%3A+The+New+Brain+Inside+iPhone+15+Pro%2C+Pro+Max&amp;rft.aulast=Goldman&amp;rft.aufirst=Joshua&amp;rft_id=https%3A%2F%2Fwww.cnet.com%2Ftech%2Fmobile%2Fapple-a17-pro-chip-the-new-brain-inside-iphone-15-pro%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-193"><span class="mw-cite-backlink"><b><a href="#cite_ref-193">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.servethehome.com/4th-gen-intel-xeon-scalable-sapphire-rapids-leaps-forward/">"4th Gen Intel Xeon Scalable Sapphire Rapids Leaps Forward"</a>. <i>ServeTheHome</i>. January 10, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=4th+Gen+Intel+Xeon+Scalable+Sapphire+Rapids+Leaps+Forward&amp;rft.date=2023-01-10&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2F4th-gen-intel-xeon-scalable-sapphire-rapids-leaps-forward%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-194"><span class="mw-cite-backlink"><b><a href="#cite_ref-194">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hardwareluxx.de/index.php/news/hardware/prozessoren/58175-isscc-2022-wie-vier-dies-zu-einem-monolithischen-sapphire-rapids-werden.html">"Wie vier Dies zu einem "monolithischen" Sapphire Rapids werden"</a>. <i>hardwareLUXX</i>. February 21, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=hardwareLUXX&amp;rft.atitle=Wie+vier+Dies+zu+einem+%22monolithischen%22+Sapphire+Rapids+werden&amp;rft.date=2022-02-21&amp;rft_id=https%3A%2F%2Fwww.hardwareluxx.de%2Findex.php%2Fnews%2Fhardware%2Fprozessoren%2F58175-isscc-2022-wie-vier-dies-zu-einem-monolithischen-sapphire-rapids-werden.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-m2promax-195"><span class="mw-cite-backlink">^ <a href="#cite_ref-m2promax_195-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-m2promax_195-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.apple.com/newsroom/2023/01/apple-unveils-m2-pro-and-m2-max-next-generation-chips-for-next-level-workflows/">"Apple unveils M2 Pro and M2 Max: next-generation chips for next-level workflows"</a>. <i>Apple</i> (Press release). January 17, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Apple+unveils+M2+Pro+and+M2+Max%3A+next-generation+chips+for+next-level+workflows&amp;rft.date=2023-01-17&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fnewsroom%2F2023%2F01%2Fapple-unveils-m2-pro-and-m2-max-next-generation-chips-for-next-level-workflows%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-m2ultra-196"><span class="mw-cite-backlink"><b><a href="#cite_ref-m2ultra_196-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.apple.com/newsroom/2023/06/apple-introduces-m2-ultra/">"Apple introduces M2 Ultra"</a> (Press release). Apple. June 5, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Apple+introduces+M2+Ultra&amp;rft.pub=Apple&amp;rft.date=2023-06-05&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fnewsroom%2F2023%2F06%2Fapple-introduces-m2-ultra%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-197"><span class="mw-cite-backlink"><b><a href="#cite_ref-197">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.servethehome.com/amd-epyc-bergamo-launched-128-cores-per-socket-and-1024-threads-per-1u/">"AMD EPYC Bergamo Launched 128 Cores Per Socket and 1024 Threads Per 1U"</a>. <i>ServeTheHome</i>. June 13, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=AMD+EPYC+Bergamo+Launched+128+Cores+Per+Socket+and+1024+Threads+Per+1U&amp;rft.date=2023-06-13&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Famd-epyc-bergamo-launched-128-cores-per-socket-and-1024-threads-per-1u%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-198"><span class="mw-cite-backlink"><b><a href="#cite_ref-198">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.amd.com/en/products/accelerators/instinct/mi300/mi300a.html">"AMD Instinct MI300A Accelerators"</a>. <i>AMD</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 14,</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AMD&amp;rft.atitle=AMD+Instinct+MI300A+Accelerators&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fen%2Fproducts%2Faccelerators%2Finstinct%2Fmi300%2Fmi300a.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-199"><span class="mw-cite-backlink"><b><a href="#cite_ref-199">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFAlcorn2023" class="citation web cs1">Alcorn, Paul (December 6, 2023). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/pc-components/cpus/amd-unveils-instinct-mi300x-gpu-and-mi300a-apu-claims-up-to-16x-lead-over-nvidias-competing-gpus">"AMD unveils Instinct MI300X GPU and MI300A APU, claims up to 1.6X lead over Nvidia's competing GPUs"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 14,</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=AMD+unveils+Instinct+MI300X+GPU+and+MI300A+APU%2C+claims+up+to+1.6X+lead+over+Nvidia%27s+competing+GPUs&amp;rft.date=2023-12-06&amp;rft.aulast=Alcorn&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fpc-components%2Fcpus%2Famd-unveils-instinct-mi300x-gpu-and-mi300a-apu-claims-up-to-16x-lead-over-nvidias-competing-gpus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-200"><span class="mw-cite-backlink"><b><a href="#cite_ref-200">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="https://www.intellinews.com/china-creates-world-s-thinnest-chip-with-5931-transistors-378131/">"China creates world's thinnest chip with 5931 transistors"</a>.
2025.</span>
</li>
<li id="cite_note-201"><span class="mw-cite-backlink"><b><a href="#cite_ref-201">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFWilliams" class="citation web cs1">Williams, Chris. <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2016/04/05/nvidia_gtc_telsa_p100_pascal/">"Nvidia's Tesla P100 has 15 billion transistors, 21TFLOPS"</a>. <i>www.theregister.co.uk</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 12,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.theregister.co.uk&amp;rft.atitle=Nvidia%27s+Tesla+P100+has+15+billion+transistors%2C+21TFLOPS&amp;rft.aulast=Williams&amp;rft.aufirst=Chris&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2016%2F04%2F05%2Fnvidia_gtc_telsa_p100_pascal%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-202"><span class="mw-cite-backlink"><b><a href="#cite_ref-202">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computer.org/publications/tech-news/chasing-pixels/famous-graphics-chips">"Famous Graphics Chips: NEC μPD7220 Graphics Display Controller"</a>. <i><a href="/wiki/IEEE_Computer_Society" title="IEEE Computer Society">IEEE Computer Society</a></i>. <a href="/wiki/Institute_of_Electrical_and_Electronics_Engineers" title="Institute of Electrical and Electronics Engineers">Institute of Electrical and Electronics Engineers</a>. August 22, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IEEE+Computer+Society&amp;rft.atitle=Famous+Graphics+Chips%3A+NEC+%CE%BCPD7220+Graphics+Display+Controller&amp;rft.date=2018-08-22&amp;rft_id=https%3A%2F%2Fwww.computer.org%2Fpublications%2Ftech-news%2Fchasing-pixels%2Ffamous-graphics-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-203"><span class="mw-cite-backlink"><b><a href="#cite_ref-203">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computer.org/publications/tech-news/chasing-pixels/gpu-history-hitachi-artc-hd63484">"GPU History: Hitachi ARTC HD63484. The second graphics processor"</a>. <i><a href="/wiki/IEEE_Computer_Society" title="IEEE Computer Society">IEEE Computer Society</a></i>. <a href="/wiki/Institute_of_Electrical_and_Electronics_Engineers" title="Institute of Electrical and Electronics Engineers">Institute of Electrical and Electronics Engineers</a>. October 7, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IEEE+Computer+Society&amp;rft.atitle=GPU+History%3A+Hitachi+ARTC+HD63484.+The+second+graphics+processor.&amp;rft.date=2018-10-07&amp;rft_id=https%3A%2F%2Fwww.computer.org%2Fpublications%2Ftech-news%2Fchasing-pixels%2Fgpu-history-hitachi-artc-hd63484&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-204"><span class="mw-cite-backlink"><b><a href="#cite_ref-204">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://bboah.com/index.php?action=artikel&amp;cat=51&amp;id=2174">"Big Book of Amiga Hardware"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Big+Book+of+Amiga+Hardware&amp;rft_id=https%3A%2F%2Fbboah.com%2Findex.php%3Faction%3Dartikel%26cat%3D51%26id%3D2174&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-205"><span class="mw-cite-backlink"><b><a href="#cite_ref-205">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFRussellCohn2012" class="citation book cs1">Russell, Jesse; Cohn, Ronald (May 2012). <i>MOS Technology Agnus</i>. Book on Demand. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-5511916842" title="Special:BookSources/978-5511916842"><bdi>978-5511916842</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=MOS+Technology+Agnus&amp;rft.pub=Book+on+Demand&amp;rft.date=2012-05&amp;rft.isbn=978-5511916842&amp;rft.aulast=Russell&amp;rft.aufirst=Jesse&amp;rft.au=Cohn%2C+Ronald&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-klingerphotography-206"><span class="mw-cite-backlink">^ <a href="#cite_ref-klingerphotography_206-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-klingerphotography_206-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://klingerphotography.com/wp/2017/08/20/30-years-console-gaming/">"30 Years of Console Gaming"</a>. <i>Klinger Photography</i>. August 20, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Klinger+Photography&amp;rft.atitle=30+Years+of+Console+Gaming&amp;rft.date=2017-08-20&amp;rft_id=https%3A%2F%2Fklingerphotography.com%2Fwp%2F2017%2F08%2F20%2F30-years-console-gaming%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-207"><span class="mw-cite-backlink"><b><a href="#cite_ref-207">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://github.com/mamedev/mame/blob/master/src/mame/drivers/saturn.cpp">"Sega Saturn"</a>. <i><a href="/wiki/MAME" title="MAME">MAME</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 18,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=MAME&amp;rft.atitle=Sega+Saturn&amp;rft_id=https%3A%2F%2Fgithub.com%2Fmamedev%2Fmame%2Fblob%2Fmaster%2Fsrc%2Fmame%2Fdrivers%2Fsaturn.cpp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-208"><span class="mw-cite-backlink"><b><a href="#cite_ref-208">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.washingtonpost.com/archive/business/1995/09/18/asic-chips-are-industrys-game-winners/50bcb622-e890-4d46-803f-39e007c489ca/">"ASIC CHIPS ARE INDUSTRY'S GAME WINNERS"</a>. <i><a href="/wiki/The_Washington_Post" title="The Washington Post">The Washington Post</a></i>. September 18, 1995<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Washington+Post&amp;rft.atitle=ASIC+CHIPS+ARE+INDUSTRY%27S+GAME+WINNERS&amp;rft.date=1995-09-18&amp;rft_id=https%3A%2F%2Fwww.washingtonpost.com%2Farchive%2Fbusiness%2F1995%2F09%2F18%2Fasic-chips-are-industrys-game-winners%2F50bcb622-e890-4d46-803f-39e007c489ca%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-209"><span class="mw-cite-backlink"><b><a href="#cite_ref-209">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computer.org/publications/tech-news/chasing-pixels/is-it-time-to-rename-the-gpu">"Is it Time to Rename the GPU?"</a>. <i>Jon Peddie Research</i>. <a href="/wiki/IEEE_Computer_Society" title="IEEE Computer Society">IEEE Computer Society</a>. July 9, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Jon+Peddie+Research&amp;rft.atitle=Is+it+Time+to+Rename+the+GPU%3F&amp;rft.date=2018-07-09&amp;rft_id=https%3A%2F%2Fwww.computer.org%2Fpublications%2Ftech-news%2Fchasing-pixels%2Fis-it-time-to-rename-the-gpu&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-patpend-210"><span class="mw-cite-backlink"><b><a href="#cite_ref-patpend_210-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://patpend.net/technical/psx/LSI.htm">"FastForward Sony Taps LSI Logic for PlayStation Video Game CPU Chip"</a>. FastForward<span class="reference-accessdate">. Retrieved <span class="nowrap">January 29,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=FastForward+Sony+Taps+LSI+Logic+for+PlayStation+Video+Game+CPU+Chip&amp;rft.pub=FastForward&amp;rft_id=http%3A%2F%2Fpatpend.net%2Ftechnical%2Fpsx%2FLSI.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-rcp-211"><span class="mw-cite-backlink">^ <a href="#cite_ref-rcp_211-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rcp_211-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20200519051320/http://www.hotchips.org/wp-content/uploads/hc_archives/hc09/3_Tue/HC9.S10/HC9.10.2.pdf">"Reality Co-Processor − The Power In Nintendo64"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Silicon_Graphics" title="Silicon Graphics">Silicon Graphics</a>. August 26, 1997. Archived from <a rel="nofollow" class="external text" href="http://www.hotchips.org/wp-content/uploads/hc_archives/hc09/3_Tue/HC9.S10/HC9.10.2.pdf">the original</a> <span class="cs1-format">(PDF)</span> on May 19, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">June 18,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Reality+Co-Processor+%E2%88%92+The+Power+In+Nintendo64&amp;rft.pub=Silicon+Graphics&amp;rft.date=1997-08-26&amp;rft_id=http%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc09%2F3_Tue%2FHC9.S10%2FHC9.10.2.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-212"><span class="mw-cite-backlink"><b><a href="#cite_ref-212">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://videocardz.net/gpu/imagination-powervr-pcx2/">"Imagination PowerVR PCX2 GPU"</a>. <i>VideoCardz.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VideoCardz.net&amp;rft.atitle=Imagination+PowerVR+PCX2+GPU&amp;rft_id=https%3A%2F%2Fvideocardz.net%2Fgpu%2Fimagination-powervr-pcx2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-pcgamer-213"><span class="mw-cite-backlink">^ <a href="#cite_ref-pcgamer_213-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-pcgamer_213-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-pcgamer_213-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-pcgamer_213-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-pcgamer_213-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-pcgamer_213-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-pcgamer_213-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-pcgamer_213-7"><sup><i><b>h</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLilly2009" class="citation magazine cs1">Lilly, Paul (May 19, 2009). <a rel="nofollow" class="external text" href="https://www.pcgamer.com/from-voodoo-to-geforce-the-awesome-history-of-3d-graphics/">"From Voodoo to GeForce: The Awesome History of 3D Graphics"</a>. <i><a href="/wiki/PC_Gamer" title="PC Gamer">PC Gamer</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=PC+Gamer&amp;rft.atitle=From+Voodoo+to+GeForce%3A+The+Awesome+History+of+3D+Graphics&amp;rft.date=2009-05-19&amp;rft.aulast=Lilly&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.pcgamer.com%2Ffrom-voodoo-to-geforce-the-awesome-history-of-3d-graphics%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-vintage3d-214"><span class="mw-cite-backlink">^ <a href="#cite_ref-vintage3d_214-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vintage3d_214-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-vintage3d_214-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-vintage3d_214-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-vintage3d_214-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-vintage3d_214-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-vintage3d_214-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-vintage3d_214-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-vintage3d_214-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-vintage3d_214-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-vintage3d_214-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-vintage3d_214-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-vintage3d_214-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-vintage3d_214-13"><sup><i><b>n</b></i></sup></a> <a href="#cite_ref-vintage3d_214-14"><sup><i><b>o</b></i></sup></a> <a href="#cite_ref-vintage3d_214-15"><sup><i><b>p</b></i></sup></a> <a href="#cite_ref-vintage3d_214-16"><sup><i><b>q</b></i></sup></a> <a href="#cite_ref-vintage3d_214-17"><sup><i><b>r</b></i></sup></a> <a href="#cite_ref-vintage3d_214-18"><sup><i><b>s</b></i></sup></a> <a href="#cite_ref-vintage3d_214-19"><sup><i><b>t</b></i></sup></a> <a href="#cite_ref-vintage3d_214-20"><sup><i><b>u</b></i></sup></a> <a href="#cite_ref-vintage3d_214-21"><sup><i><b>v</b></i></sup></a> <a href="#cite_ref-vintage3d_214-22"><sup><i><b>w</b></i></sup></a> <a href="#cite_ref-vintage3d_214-23"><sup><i><b>x</b></i></sup></a> <a href="#cite_ref-vintage3d_214-24"><sup><i><b>y</b></i></sup></a> <a href="#cite_ref-vintage3d_214-25"><sup><i><b>z</b></i></sup></a> <a href="#cite_ref-vintage3d_214-26"><sup><i><b>aa</b></i></sup></a> <a href="#cite_ref-vintage3d_214-27"><sup><i><b>ab</b></i></sup></a> <a href="#cite_ref-vintage3d_214-28"><sup><i><b>ac</b></i></sup></a> <a href="#cite_ref-vintage3d_214-29"><sup><i><b>ad</b></i></sup></a> <a href="#cite_ref-vintage3d_214-30"><sup><i><b>ae</b></i></sup></a> <a href="#cite_ref-vintage3d_214-31"><sup><i><b>af</b></i></sup></a> <a href="#cite_ref-vintage3d_214-32"><sup><i><b>ag</b></i></sup></a> <a href="#cite_ref-vintage3d_214-33"><sup><i><b>ah</b></i></sup></a> <a href="#cite_ref-vintage3d_214-34"><sup><i><b>ai</b></i></sup></a> <a href="#cite_ref-vintage3d_214-35"><sup><i><b>aj</b></i></sup></a> <a href="#cite_ref-vintage3d_214-36"><sup><i><b>ak</b></i></sup></a> <a href="#cite_ref-vintage3d_214-37"><sup><i><b>al</b></i></sup></a> <a href="#cite_ref-vintage3d_214-38"><sup><i><b>am</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://vintage3d.org/dbn.php">"3D accelerator database"</a>. <i>Vintage 3D</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Vintage+3D&amp;rft.atitle=3D+accelerator+database&amp;rft_id=http%3A%2F%2Fvintage3d.org%2Fdbn.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-215"><span class="mw-cite-backlink"><b><a href="#cite_ref-215">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.datasheetcatalog.com/datasheets_pdf/R/I/V/A/RIVA128.shtml">"RIVA128 Datasheet"</a>. <a href="/wiki/STMicroelectronics" title="STMicroelectronics">SGS Thomson Microelectronics</a><span class="reference-accessdate">. Retrieved <span class="nowrap">July 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RIVA128+Datasheet&amp;rft.pub=SGS+Thomson+Microelectronics&amp;rft_id=http%3A%2F%2Fwww.datasheetcatalog.com%2Fdatasheets_pdf%2FR%2FI%2FV%2FA%2FRIVA128.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-techspot-216"><span class="mw-cite-backlink">^ <a href="#cite_ref-techspot_216-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-techspot_216-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-techspot_216-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSinger2013" class="citation web cs1">Singer, Graham (April 3, 2013). <a rel="nofollow" class="external text" href="https://www.techspot.com/article/653-history-of-the-gpu-part-2/">"History of the Modern Graphics Processor, Part 2"</a>. <i>TechSpot</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechSpot&amp;rft.atitle=History+of+the+Modern+Graphics+Processor%2C+Part+2&amp;rft.date=2013-04-03&amp;rft.aulast=Singer&amp;rft.aufirst=Graham&amp;rft_id=https%3A%2F%2Fwww.techspot.com%2Farticle%2F653-history-of-the-gpu-part-2%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-bit-tech-217"><span class="mw-cite-backlink"><b><a href="#cite_ref-bit-tech_217-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://bit-tech.net/reviews/gaming/retro/remembering-the-sega-dreamcast/3/">"Remembering the Sega Dreamcast"</a>. <i><a href="/wiki/Bit-Tech" title="Bit-Tech">Bit-Tech</a></i>. September 29, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">June 18,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Bit-Tech&amp;rft.atitle=Remembering+the+Sega+Dreamcast&amp;rft.date=2009-09-29&amp;rft_id=https%3A%2F%2Fbit-tech.net%2Freviews%2Fgaming%2Fretro%2Fremembering-the-sega-dreamcast%2F3%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-218"><span class="mw-cite-backlink"><b><a href="#cite_ref-218">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFWeinberg1998" class="citation news cs1">Weinberg, Neil (September 7, 1998). <a rel="nofollow" class="external text" href="https://www.forbes.com/global/1998/0907/0111082a.html">"Comeback kid"</a>. <i><a href="/wiki/Forbes" title="Forbes">Forbes</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Forbes&amp;rft.atitle=Comeback+kid&amp;rft.date=1998-09-07&amp;rft.aulast=Weinberg&amp;rft.aufirst=Neil&amp;rft_id=https%3A%2F%2Fwww.forbes.com%2Fglobal%2F1998%2F0907%2F0111082a.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-219"><span class="mw-cite-backlink"><b><a href="#cite_ref-219">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCharles1998" class="citation journal cs1">Charles, Bertie (1998). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=rCO8AAAAIAAJ">"Sega's New Dimension"</a>. <i><a href="/wiki/Forbes" title="Forbes">Forbes</a></i>. <b>162</b> (<span class="nowrap">5–</span>9). Forbes Incorporated: 206. <q>The chip, etched in 0.25-micron detail — state-of-the-art for graphics processors — fits 10 million transistors</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Forbes&amp;rft.atitle=Sega%27s+New+Dimension&amp;rft.volume=162&amp;rft.issue=%3Cspan+class%3D%22nowrap%22%3E5%E2%80%93%3C%2Fspan%3E9&amp;rft.pages=206&amp;rft.date=1998&amp;rft.aulast=Charles&amp;rft.aufirst=Bertie&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DrCO8AAAAIAAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Unified-220"><span class="mw-cite-backlink"><b><a href="#cite_ref-Unified_220-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHagiwaraOliver1999" class="citation journal cs1">Hagiwara, Shiro; Oliver, Ian (November–December 1999). <a rel="nofollow" class="external text" href="https://archive.today/20000823204755/http://computer.org/micro/articles/dreamcast_2.htm">"Sega Dreamcast: Creating a Unified Entertainment World"</a>. <i><a href="/wiki/IEEE_Micro" title="IEEE Micro">IEEE Micro</a></i>. <b>19</b> (6). <a href="/wiki/IEEE_Computer_Society" title="IEEE Computer Society">IEEE Computer Society</a>: <span class="nowrap">29–</span>35. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2F40.809375">10.1109/40.809375</a>. Archived from <span class="id-lock-subscription" title="Paid subscription required"><a rel="nofollow" class="external text" href="http://computer.org/micro/articles/dreamcast_2.htm">the original</a></span> on August 23, 2000<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Micro&amp;rft.atitle=Sega+Dreamcast%3A+Creating+a+Unified+Entertainment+World&amp;rft.volume=19&amp;rft.issue=6&amp;rft.pages=29-35&amp;rft.date=1999-11%2F1999-12&amp;rft_id=info%3Adoi%2F10.1109%2F40.809375&amp;rft.aulast=Hagiwara&amp;rft.aufirst=Shiro&amp;rft.au=Oliver%2C+Ian&amp;rft_id=http%3A%2F%2Fcomputer.org%2Fmicro%2Farticles%2Fdreamcast_2.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-221"><span class="mw-cite-backlink"><b><a href="#cite_ref-221">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://videocardz.net/videologic-neon-250-4mb/">"VideoLogic Neon 250 4MB"</a>. <i>VideoCardz.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VideoCardz.net&amp;rft.atitle=VideoLogic+Neon+250+4MB&amp;rft_id=https%3A%2F%2Fvideocardz.net%2Fvideologic-neon-250-4mb%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-222"><span class="mw-cite-backlink"><b><a href="#cite_ref-222">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShimpi1998" class="citation news cs1">Shimpi, Anand Lal (November 21, 1998). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/103/6">"Fall Comdex '98 Coverage"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Fall+Comdex+%2798+Coverage&amp;rft.date=1998-11-21&amp;rft.aulast=Shimpi&amp;rft.aufirst=Anand+Lal&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F103%2F6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-sony2003-223"><span class="mw-cite-backlink">^ <a href="#cite_ref-sony2003_223-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sony2003_223-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-sony2003_223-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.sie.com/content/dam/corporate/en/corporate/release/pdf/030421be.pdf">"EMOTION ENGINE AND GRAPHICS SYNTHESIZER USED IN THE CORE OF PLAYSTATION BECOME ONE CHIP"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Sony" title="Sony">Sony</a>. April 21, 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">June 26,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=EMOTION+ENGINE+AND+GRAPHICS+SYNTHESIZER+USED+IN+THE+CORE+OF+PLAYSTATION+BECOME+ONE+CHIP&amp;rft.date=2003-04-21&amp;rft_id=https%3A%2F%2Fwww.sie.com%2Fcontent%2Fdam%2Fcorporate%2Fen%2Fcorporate%2Frelease%2Fpdf%2F030421be.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-224"><span class="mw-cite-backlink"><b><a href="#cite_ref-224">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/nvidia-nv10-a3.g165">"NVIDIA NV10 A3 GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+NV10+A3+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fnvidia-nv10-a3.g165&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-225"><span class="mw-cite-backlink"><b><a href="#cite_ref-225">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFIGN_Staff2000" class="citation web cs1">IGN Staff (November 4, 2000). <a rel="nofollow" class="external text" href="https://ign.com/articles/2000/11/04/gamecube-versus-playstation-2">"Gamecube Versus PlayStation 2"</a>. <i>IGN</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 22,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IGN&amp;rft.atitle=Gamecube+Versus+PlayStation+2&amp;rft.date=2000-11-04&amp;rft.au=IGN+Staff&amp;rft_id=https%3A%2F%2Fign.com%2Farticles%2F2000%2F11%2F04%2Fgamecube-versus-playstation-2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-226"><span class="mw-cite-backlink"><b><a href="#cite_ref-226">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/nvidia-nv2a.g401">"NVIDIA NV2A GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+NV2A+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fnvidia-nv2a.g401&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-227"><span class="mw-cite-backlink"><b><a href="#cite_ref-227">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/ati-xenos.g424">"ATI Xenos GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=ATI+Xenos+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fati-xenos.g424&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-228"><span class="mw-cite-backlink"><b><a href="#cite_ref-228">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFInternational2005" class="citation news cs1">International, GamesIndustry (July 14, 2005). <a rel="nofollow" class="external text" href="https://www.eurogamer.net/articles/news140705tsmc">"TSMC to manufacture X360 GPU"</a>. <i><a href="/wiki/Eurogamer" title="Eurogamer">Eurogamer</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 22,</span> 2006</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Eurogamer&amp;rft.atitle=TSMC+to+manufacture+X360+GPU&amp;rft.date=2005-07-14&amp;rft.aulast=International&amp;rft.aufirst=GamesIndustry&amp;rft_id=https%3A%2F%2Fwww.eurogamer.net%2Farticles%2Fnews140705tsmc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-229"><span class="mw-cite-backlink"><b><a href="#cite_ref-229">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/playstation-3-rsx-65nm.c1682">"NVIDIA Playstation 3 RSX 65nm Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+Playstation+3+RSX+65nm+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fplaystation-3-rsx-65nm.c1682&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-shrink_plan-230"><span class="mw-cite-backlink"><b><a href="#cite_ref-shrink_plan_230-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080725024026/http://www.edge-online.com/news/ps3-graphics-chip-goes-65nm-fall/">"PS3 Graphics Chip Goes 65nm in Fall"</a>. Edge Online. June 26, 2008. Archived from <a rel="nofollow" class="external text" href="http://www.edge-online.com/news/ps3-graphics-chip-goes-65nm-fall/">the original</a> on July 25, 2008.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PS3+Graphics+Chip+Goes+65nm+in+Fall&amp;rft.pub=Edge+Online&amp;rft.date=2008-06-26&amp;rft_id=http%3A%2F%2Fwww.edge-online.com%2Fnews%2Fps3-graphics-chip-goes-65nm-fall%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-231"><span class="mw-cite-backlink"><b><a href="#cite_ref-231">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.anandtech.com/video/showdoc.aspx?i=3334">"NVIDIA's 1.4 Billion Transistor GPU: GT200 Arrives as the GeForce GTX 280 &amp; 260"</a>. AnandTech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NVIDIA%27s+1.4+Billion+Transistor+GPU%3A+GT200+Arrives+as+the+GeForce+GTX+280+%26+260&amp;rft.pub=AnandTech.com&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fvideo%2Fshowdoc.aspx%3Fi%3D3334&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-232"><span class="mw-cite-backlink"><b><a href="#cite_ref-232">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.anandtech.com/video/showdoc.aspx?i=3341">"The Radeon HD 4850 &amp; 4870: AMD Wins at $199 and $299"</a>. AnandTech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Radeon+HD+4850+%26+4870%3A+AMD+Wins+at+%24199+and+%24299&amp;rft.pub=AnandTech.com&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fvideo%2Fshowdoc.aspx%3Fi%3D3341&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-autogenerated1-233"><span class="mw-cite-backlink">^ <a href="#cite_ref-autogenerated1_233-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-autogenerated1_233-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFGlaskowsky" class="citation web cs1">Glaskowsky, Peter. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120127213001/http://news.cnet.com/8301-13512_3-10369441-23.html">"ATI and Nvidia face off-obliquely"</a>. CNET. Archived from <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-13512_3-10369441-23.html">the original</a> on January 27, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ATI+and+Nvidia+face+off-obliquely&amp;rft.pub=CNET&amp;rft.aulast=Glaskowsky&amp;rft.aufirst=Peter&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-13512_3-10369441-23.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-234"><span class="mw-cite-backlink"><b><a href="#cite_ref-234">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFWoligroski2011" class="citation web cs1">Woligroski, Don (December 22, 2011). <a rel="nofollow" class="external text" href="http://www.tomshardware.com/reviews/radeon-hd-7970-benchmark-tahiti-gcn,3104.html">"AMD Radeon HD 7970"</a>. TomsHardware.com<span class="reference-accessdate">. Retrieved <span class="nowrap">August 9,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Radeon+HD+7970&amp;rft.pub=TomsHardware.com&amp;rft.date=2011-12-22&amp;rft.aulast=Woligroski&amp;rft.aufirst=Don&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fradeon-hd-7970-benchmark-tahiti-gcn%2C3104.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-NK_1-235"><span class="mw-cite-backlink"><b><a href="#cite_ref-NK_1_235-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://staff.cs.manchester.ac.uk/~fumie/internal/KeplerArchitecture.pdf">"NVIDIA Kepler GK110 Architecture"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/NVIDIA" class="mw-redirect" title="NVIDIA">NVIDIA</a>. 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">January 9,</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NVIDIA+Kepler+GK110+Architecture&amp;rft.pub=NVIDIA&amp;rft.date=2012&amp;rft_id=https%3A%2F%2Fstaff.cs.manchester.ac.uk%2F~fumie%2Finternal%2FKeplerArchitecture.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-236"><span class="mw-cite-backlink"><b><a href="#cite_ref-236">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSmith2012" class="citation news cs1">Smith, Ryan (November 12, 2012). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6446/nvidia-launches-tesla-k20-k20x-gk110-arrives-at-last">"NVIDIA Launches Tesla K20 &amp; K20X: GK110 Arrives At Last"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=NVIDIA+Launches+Tesla+K20+%26+K20X%3A+GK110+Arrives+At+Last&amp;rft.date=2012-11-12&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6446%2Fnvidia-launches-tesla-k20-k20x-gk110-arrives-at-last&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-237"><span class="mw-cite-backlink"><b><a href="#cite_ref-237">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120417045615/http://www.geforce.com/Active/en_US/en_US/pdf/GeForce-GTX-680-Whitepaper-FINAL.pdf">"Whitepaper: NVIDIA GeForce GTX 680"</a> <span class="cs1-format">(PDF)</span>. NVIDIA. 2012. Archived from <a rel="nofollow" class="external text" href="http://www.geforce.com/Active/en_US/en_US/pdf/GeForce-GTX-680-Whitepaper-FINAL.pdf">the original</a> <span class="cs1-format">(PDF)</span> on April 17, 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Whitepaper%3A+NVIDIA+GeForce+GTX+680&amp;rft.pub=NVIDIA&amp;rft.date=2012&amp;rft_id=http%3A%2F%2Fwww.geforce.com%2FActive%2Fen_US%2Fen_US%2Fpdf%2FGeForce-GTX-680-Whitepaper-FINAL.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Xbox-Transistors-238"><span class="mw-cite-backlink">^ <a href="#cite_ref-Xbox-Transistors_238-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Xbox-Transistors_238-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFKan2020" class="citation news cs1">Kan, Michael (August 18, 2020). <a rel="nofollow" class="external text" href="https://uk.pcmag.com/video-game-consoles/128235/xbox-series-x-may-give-your-wallet-a-workout-due-to-high-chip-manufacturing-costs">"Xbox Series X May Give Your Wallet a Workout Due to High Chip Manufacturing Costs"</a>. <i><a href="/wiki/PCMag" title="PCMag">PCMag</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=PCMag&amp;rft.atitle=Xbox+Series+X+May+Give+Your+Wallet+a+Workout+Due+to+High+Chip+Manufacturing+Costs&amp;rft.date=2020-08-18&amp;rft.aulast=Kan&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fuk.pcmag.com%2Fvideo-game-consoles%2F128235%2Fxbox-series-x-may-give-your-wallet-a-workout-due-to-high-chip-manufacturing-costs&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-239"><span class="mw-cite-backlink"><b><a href="#cite_ref-239">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/xbox-one-gpu.c2086">"AMD Xbox One GPU"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=AMD+Xbox+One+GPU&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fxbox-one-gpu.c2086&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-240"><span class="mw-cite-backlink"><b><a href="#cite_ref-240">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/playstation-4-gpu.c2085">"AMD PlayStation 4 GPU"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=AMD+PlayStation+4+GPU&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fplaystation-4-gpu.c2085&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-241"><span class="mw-cite-backlink"><b><a href="#cite_ref-241">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/xbox-one-s-gpu.c2866">"AMD Xbox One S GPU"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=AMD+Xbox+One+S+GPU&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fxbox-one-s-gpu.c2866&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-242"><span class="mw-cite-backlink"><b><a href="#cite_ref-242">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/playstation-4-pro-gpu.c2876">"AMD PlayStation 4 Pro GPU"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=AMD+PlayStation+4+Pro+GPU&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fplaystation-4-pro-gpu.c2876&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-243"><span class="mw-cite-backlink"><b><a href="#cite_ref-243">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSmith2016" class="citation news cs1">Smith, Ryan (June 29, 2016). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/10446/the-amd-radeon-rx-480-preview">"The AMD RX 480 Preview"</a>. Anandtech.com<span class="reference-accessdate">. Retrieved <span class="nowrap">February 22,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=The+AMD+RX+480+Preview&amp;rft.date=2016-06-29&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F10446%2Fthe-amd-radeon-rx-480-preview&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-gf-samsung-244"><span class="mw-cite-backlink">^ <a href="#cite_ref-gf-samsung_244-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-gf-samsung_244-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-gf-samsung_244-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSchor2018" class="citation web cs1">Schor, David (July 22, 2018). <a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/1497/vlsi-2018-globalfoundries-12nm-leading-performance-12lp/">"VLSI 2018: GlobalFoundries 12nm Leading-Performance, 12LP"</a>. <i>WikiChip Fuse</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 31,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=VLSI+2018%3A+GlobalFoundries+12nm+Leading-Performance%2C+12LP&amp;rft.date=2018-07-22&amp;rft.aulast=Schor&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F1497%2Fvlsi-2018-globalfoundries-12nm-leading-performance-12lp%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-245"><span class="mw-cite-backlink"><b><a href="#cite_ref-245">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHarris2016" class="citation web cs1">Harris, Mark (April 5, 2016). <a rel="nofollow" class="external text" href="https://devblogs.nvidia.com/parallelforall/inside-pascal/">"Inside Pascal: NVIDIA's Newest Computing Platform"</a>. <i>Nvidia developer blog</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Nvidia+developer+blog&amp;rft.atitle=Inside+Pascal%3A+NVIDIA%27s+Newest+Computing+Platform&amp;rft.date=2016-04-05&amp;rft.aulast=Harris&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fdevblogs.nvidia.com%2Fparallelforall%2Finside-pascal%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-pascal_tpu-246"><span class="mw-cite-backlink">^ <a href="#cite_ref-pascal_tpu_246-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-pascal_tpu_246-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-pascal_tpu_246-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-pascal_tpu_246-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-pascal_tpu_246-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-pascal_tpu_246-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/?architecture=Pascal&amp;sort=generation">"GPU Database: Pascal"</a>. <i>TechPowerUp</i>. July 26, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=GPU+Database%3A+Pascal&amp;rft.date=2023-07-26&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2F%3Farchitecture%3DPascal%26sort%3Dgeneration&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-247"><span class="mw-cite-backlink"><b><a href="#cite_ref-247">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/xbox-one-x-gpu.c2977">"AMD Xbox One X GPU"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=AMD+Xbox+One+X+GPU&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fxbox-one-x-gpu.c2977&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-248"><span class="mw-cite-backlink"><b><a href="#cite_ref-248">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://radeon.com/_downloads/vega-whitepaper-11.6.17.pdf">"Radeon's next-generation Vega architecture"</a> <span class="cs1-format">(PDF)</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Radeon%27s+next-generation+Vega+architecture&amp;rft_id=http%3A%2F%2Fradeon.com%2F_downloads%2Fvega-whitepaper-11.6.17.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-volta-249"><span class="mw-cite-backlink"><b><a href="#cite_ref-volta_249-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFDurantGirouxHarrisStam2017" class="citation web cs1">Durant, Luke; Giroux, Olivier; Harris, Mark; Stam, Nick (May 10, 2017). <a rel="nofollow" class="external text" href="https://devblogs.nvidia.com/parallelforall/inside-volta/">"Inside Volta: The World's Most Advanced Data Center GPU"</a>. <i>Nvidia developer blog</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Nvidia+developer+blog&amp;rft.atitle=Inside+Volta%3A+The+World%27s+Most+Advanced+Data+Center+GPU&amp;rft.date=2017-05-10&amp;rft.aulast=Durant&amp;rft.aufirst=Luke&amp;rft.au=Giroux%2C+Olivier&amp;rft.au=Harris%2C+Mark&amp;rft.au=Stam%2C+Nick&amp;rft_id=https%3A%2F%2Fdevblogs.nvidia.com%2Fparallelforall%2Finside-volta%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-250"><span class="mw-cite-backlink"><b><a href="#cite_ref-250">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.nvidia.com/content/dam/en-zz/Solutions/design-visualization/technologies/turing-architecture/NVIDIA-Turing-Architecture-Whitepaper.pdf">"NVIDIA TURING GPU ARCHITECTURE: Graphics Reinvented"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a>. 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">June 28,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NVIDIA+TURING+GPU+ARCHITECTURE%3A+Graphics+Reinvented&amp;rft.pub=Nvidia&amp;rft.date=2018&amp;rft_id=https%3A%2F%2Fwww.nvidia.com%2Fcontent%2Fdam%2Fen-zz%2FSolutions%2Fdesign-visualization%2Ftechnologies%2Fturing-architecture%2FNVIDIA-Turing-Architecture-Whitepaper.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-251"><span class="mw-cite-backlink"><b><a href="#cite_ref-251">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/geforce-gtx-1650.c3366">"NVIDIA GeForce GTX 1650"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=NVIDIA+GeForce+GTX+1650&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fgeforce-gtx-1650.c3366&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-252"><span class="mw-cite-backlink"><b><a href="#cite_ref-252">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/geforce-gtx-1660-ti.c3364">"NVIDIA GeForce GTX 1660 Ti"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=NVIDIA+GeForce+GTX+1660+Ti&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fgeforce-gtx-1660-ti.c3364&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-253"><span class="mw-cite-backlink"><b><a href="#cite_ref-253">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/radeon-rx-5700-xt.c3339">"AMD Radeon RX 5700 XT"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=AMD+Radeon+RX+5700+XT&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fradeon-rx-5700-xt.c3339&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-254"><span class="mw-cite-backlink"><b><a href="#cite_ref-254">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/radeon-rx-5500-xt.c3468">"AMD Radeon RX 5500 XT"</a>. <i>www.techpowerup.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">February 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techpowerup.com&amp;rft.atitle=AMD+Radeon+RX+5500+XT&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fradeon-rx-5500-xt.c3468&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-255"><span class="mw-cite-backlink"><b><a href="#cite_ref-255">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/amd-arcturus.g927">"AMD Arcturus GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 10,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=AMD+Arcturus+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Famd-arcturus.g927&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-ga100-256"><span class="mw-cite-backlink"><b><a href="#cite_ref-ga100_256-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFWalton2020" class="citation news cs1">Walton, Jared (May 14, 2020). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/nvidia-ampere-A100-gpu-7nm">"Nvidia Unveils Its Next-Generation 7nm Ampere A100 GPU for Data Centers, and It's Absolutely Massive"</a>. <i><a href="/wiki/Tom%27s_Hardware" title="Tom&#39;s Hardware">Tom's Hardware</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Nvidia+Unveils+Its+Next-Generation+7nm+Ampere+A100+GPU+for+Data+Centers%2C+and+It%27s+Absolutely+Massive&amp;rft.date=2020-05-14&amp;rft.aulast=Walton&amp;rft.aufirst=Jared&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fnvidia-ampere-A100-gpu-7nm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-257"><span class="mw-cite-backlink"><b><a href="#cite_ref-257">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.nvidia.com/en-gb/data-center/ampere-architecture/">"Nvidia Ampere Architecture"</a>. <i>www.nvidia.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 15,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.nvidia.com&amp;rft.atitle=Nvidia+Ampere+Architecture&amp;rft_id=https%3A%2F%2Fwww.nvidia.com%2Fen-gb%2Fdata-center%2Fampere-architecture%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-258"><span class="mw-cite-backlink"><b><a href="#cite_ref-258">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/nvidia-ga102.g930">"NVIDIA GA102 GPU Specs"</a>. <i>Techpowerup</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Techpowerup&amp;rft.atitle=NVIDIA+GA102+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fnvidia-ga102.g930&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-259"><span class="mw-cite-backlink"><b><a href="#cite_ref-259">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://blogs.nvidia.com/blog/2020/09/01/nvidia-ceo-geforce-rtx-30-series-gpus">"<span class="cs1-kern-left"></span>'Giant Step into the Future': NVIDIA CEO Unveils GeForce RTX 30 Series GPUs"</a>. <i>www.nvidia.com</i>. September 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">September 5,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.nvidia.com&amp;rft.atitle=%27Giant+Step+into+the+Future%27%3A+NVIDIA+CEO+Unveils+GeForce+RTX+30+Series+GPUs&amp;rft.date=2020-09&amp;rft_id=https%3A%2F%2Fblogs.nvidia.com%2Fblog%2F2020%2F09%2F01%2Fnvidia-ceo-geforce-rtx-30-series-gpus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-260"><span class="mw-cite-backlink"><b><a href="#cite_ref-260">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/nvidia-ga103.g989">"NVIDIA GA103 GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 21,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+GA103+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fnvidia-ga103.g989&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-261"><span class="mw-cite-backlink"><b><a href="#cite_ref-261">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/geforce-rtx-3070.c3674">"NVIDIA GeForce RTX 3070 Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 20,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+GeForce+RTX+3070+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fgeforce-rtx-3070.c3674&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-262"><span class="mw-cite-backlink"><b><a href="#cite_ref-262">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/nvidia-ga106.g966">"NVIDIA GA106 specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 22,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+GA106+specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fnvidia-ga106.g966&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-263"><span class="mw-cite-backlink"><b><a href="#cite_ref-263">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/nvidia-ga107.g988">"NVIDIA GA107 GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 21,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+GA107+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fnvidia-ga107.g988&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-264"><span class="mw-cite-backlink"><b><a href="#cite_ref-264">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://twitter.com/Locuza_/status/1460987998934384640">"MI250X die size estimates"</a>. <i>Twitter</i>. November 17, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Twitter&amp;rft.atitle=MI250X+die+size+estimates&amp;rft.date=2021-11-17&amp;rft_id=https%3A%2F%2Ftwitter.com%2FLocuza_%2Fstatus%2F1460987998934384640&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-265"><span class="mw-cite-backlink"><b><a href="#cite_ref-265">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://videocardz.net/amd-instinct-mi250">"AMD Instinct MI250 Professional Graphics Card"</a>. <i>VideoCardz</i>. November 2, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VideoCardz&amp;rft.atitle=AMD+Instinct+MI250+Professional+Graphics+Card&amp;rft.date=2022-11-02&amp;rft_id=https%3A%2F%2Fvideocardz.net%2Famd-instinct-mi250&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-266"><span class="mw-cite-backlink"><b><a href="#cite_ref-266">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/amd-instinct-mi250x-pictured">"AMD's Instinct MI250X OAM Card Pictured: Aldebaran's Massive Die Revealed"</a>. <i>Tom's Hardware</i>. November 17, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=AMD%27s+Instinct+MI250X+OAM+Card+Pictured%3A+Aldebaran%27s+Massive+Die+Revealed&amp;rft.date=2021-11-17&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Famd-instinct-mi250x-pictured&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-267"><span class="mw-cite-backlink"><b><a href="#cite_ref-267">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.servethehome.com/amd-mi250x-and-toplogies-explained-at-hc34-hpe-gigabyte-supermicro/">"AMD MI250X and Toplogies Explained at HC34"</a>. <i>ServeTheHome</i>. August 22, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=AMD+MI250X+and+Toplogies+Explained+at+HC34&amp;rft.date=2022-08-22&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Famd-mi250x-and-toplogies-explained-at-hc34-hpe-gigabyte-supermicro%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-268"><span class="mw-cite-backlink"><b><a href="#cite_ref-268">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/2022/03/22/nvidia-launches-hopper-h100-gpu-new-dgxs-and-grace-megachips/">"Nvidia Launches Hopper H100 GPU, New DGXs and Grace Superchips"</a>. <i>HPCWire</i>. March 22, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">March 23,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCWire&amp;rft.atitle=Nvidia+Launches+Hopper+H100+GPU%2C+New+DGXs+and+Grace+Superchips&amp;rft.date=2022-03-22&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2F2022%2F03%2F22%2Fnvidia-launches-hopper-h100-gpu-new-dgxs-and-grace-megachips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-269"><span class="mw-cite-backlink"><b><a href="#cite_ref-269">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://videocardz.com/newz/nvidia-details-ad102-gpu-up-to-18432-cuda-cores-76-3b-transistors-and-608-mm%C2%B2">"NVIDIA details AD102 GPU, up to 18432 CUDA cores, 76.3B transistors and 608 mm<sup>2</sup>"</a>. <i>VideoCardz</i>. September 20, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VideoCardz&amp;rft.atitle=NVIDIA+details+AD102+GPU%2C+up+to+18432+CUDA+cores%2C+76.3B+transistors+and+608+mm%3Csup%3E2%3C%2Fsup%3E&amp;rft.date=2022-09-20&amp;rft_id=https%3A%2F%2Fvideocardz.com%2Fnewz%2Fnvidia-details-ad102-gpu-up-to-18432-cuda-cores-76-3b-transistors-and-608-mm%25C2%25B2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-ada103-270"><span class="mw-cite-backlink">^ <a href="#cite_ref-ada103_270-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ada103_270-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://videocardz.com/newz/nvidia-confirms-ada-102-103-104-gpu-specs-ad104-has-more-transistors-than-ga102">"NVIDIA confirms Ada 102/103/104 GPU specs, AD104 has more transistors than GA102"</a>. <i>VideoCardz</i>. September 23, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VideoCardz&amp;rft.atitle=NVIDIA+confirms+Ada+102%2F103%2F104+GPU+specs%2C+AD104+has+more+transistors+than+GA102&amp;rft.date=2022-09-23&amp;rft_id=https%3A%2F%2Fvideocardz.com%2Fnewz%2Fnvidia-confirms-ada-102-103-104-gpu-specs-ad104-has-more-transistors-than-ga102&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-ad106-271"><span class="mw-cite-backlink">^ <a href="#cite_ref-ad106_271-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ad106_271-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/nvidia-ad106-and-ad107-gpus-pictured">"Alleged Nvidia AD106 and AD107 GPU Pics, Specs, Die Sizes Revealed"</a>. <i>Tom's Hardware</i>. February 3, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Alleged+Nvidia+AD106+and+AD107+GPU+Pics%2C+Specs%2C+Die+Sizes+Revealed&amp;rft.date=2023-02-03&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fnvidia-ad106-and-ad107-gpus-pictured&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-272"><span class="mw-cite-backlink"><b><a href="#cite_ref-272">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wccftech.com/nvidia-geforce-rtx-4060-ti-ad106-350-gpu-pictured-uses-samsung-gddr6-dies/">"NVIDIA GeForce RTX 4060 Ti "AD106-350" GPU Pictured, Uses Samsung GDDR6 Dies"</a>. <i>WCCFtech</i>. April 28, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFtech&amp;rft.atitle=NVIDIA+GeForce+RTX+4060+Ti+%22AD106-350%22+GPU+Pictured%2C+Uses+Samsung+GDDR6+Dies&amp;rft.date=2023-04-28&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fnvidia-geforce-rtx-4060-ti-ad106-350-gpu-pictured-uses-samsung-gddr6-dies%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-273"><span class="mw-cite-backlink"><b><a href="#cite_ref-273">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://wccftech.com/nvidias-smallest-ada-gpu-the-ad107-400-for-geforce-rtx-4060-gpus-pictured/">"NVIDIA's Smallest Ada GPU, The AD107-400, For GeForce RTX 4060 GPUs Pictured"</a>. <i>WCCFtech</i>. May 21, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WCCFtech&amp;rft.atitle=NVIDIA%27s+Smallest+Ada+GPU%2C+The+AD107-400%2C+For+GeForce+RTX+4060+GPUs+Pictured&amp;rft.date=2023-05-21&amp;rft_id=https%3A%2F%2Fwccftech.com%2Fnvidias-smallest-ada-gpu-the-ad107-400-for-geforce-rtx-4060-gpus-pictured%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-274"><span class="mw-cite-backlink"><b><a href="#cite_ref-274">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.amd.com/en/press-releases/2022-11-03-amd-unveils-world-s-most-advanced-gaming-graphics-cards-built">"AMD Unveils World's Most Advanced Gaming Graphics Cards, Built on Groundbreaking AMD RDNA 3 Architecture with Chiplet Design"</a>. <i>AMD</i> (Press release). November 3, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Unveils+World%27s+Most+Advanced+Gaming+Graphics+Cards%2C+Built+on+Groundbreaking+AMD+RDNA+3+Architecture+with+Chiplet+Design&amp;rft.date=2022-11-03&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fen%2Fpress-releases%2F2022-11-03-amd-unveils-world-s-most-advanced-gaming-graphics-cards-built&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-275"><span class="mw-cite-backlink"><b><a href="#cite_ref-275">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/300632/amd-announces-the-usd-999-radeon-rx-7900-xtx-and-usd-899-rx-7900-xt-5nm-rdna3-displayport-2-1-fsr-3-0-fluidmotion">"AMD Announces the $999 Radeon RX 7900 XTX... (endnote RX-819)"</a>. <i>TechPowerUp</i>. November 4, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=AMD+Announces+the+%24999+Radeon+RX+7900+XTX...+%28endnote+RX-819%29&amp;rft.date=2022-11-04&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2F300632%2Famd-announces-the-usd-999-radeon-rx-7900-xtx-and-usd-899-rx-7900-xt-5nm-rdna3-displayport-2-1-fsr-3-0-fluidmotion&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-276"><span class="mw-cite-backlink"><b><a href="#cite_ref-276">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/amd-navi-31.g998">"AMD Navi 31 GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 7,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=AMD+Navi+31+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Famd-navi-31.g998&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-277"><span class="mw-cite-backlink"><b><a href="#cite_ref-277">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/amd-navi-32.g1000">"AMD Navi 32 GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 7,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=AMD+Navi+32+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Famd-navi-32.g1000&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-278"><span class="mw-cite-backlink"><b><a href="#cite_ref-278">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/amd-navi-33.g1001">"AMD Navi 33 GPU Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">March 21,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=AMD+Navi+33+GPU+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Famd-navi-33.g1001&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-279"><span class="mw-cite-backlink"><b><a href="#cite_ref-279">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hpcwire.com/2023/06/13/amd-has-a-gpu-to-rival-nvidias-h100/">"AMD Has a GPU to Rival Nvidia's H100"</a>. <i>HPCWire</i>. June 13, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">June 14,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=HPCWire&amp;rft.atitle=AMD+Has+a+GPU+to+Rival+Nvidia%27s+H100&amp;rft.date=2023-06-13&amp;rft_id=https%3A%2F%2Fwww.hpcwire.com%2F2023%2F06%2F13%2Famd-has-a-gpu-to-rival-nvidias-h100%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-280"><span class="mw-cite-backlink"><b><a href="#cite_ref-280">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/amd-aqua-vanjaram.g1023">"AMD Aqua Vanjaram Specs"</a>. <i>TechPowerUp</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 14,</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=AMD+Aqua+Vanjaram+Specs&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Famd-aqua-vanjaram.g1023&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-281"><span class="mw-cite-backlink"><b><a href="#cite_ref-281">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.globenewswire.com/news-release/2024/03/18/2848181/0/en/NVIDIA-Blackwell-Platform-Arrives-to-Power-a-New-Era-of-Computing.html">"NVIDIA Blackwell Platform Arrives to Power a New Era of Computing"</a> (Press release). March 18, 2024.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NVIDIA+Blackwell+Platform+Arrives+to+Power+a+New+Era+of+Computing&amp;rft.date=2024-03-18&amp;rft_id=https%3A%2F%2Fwww.globenewswire.com%2Fnews-release%2F2024%2F03%2F18%2F2848181%2F0%2Fen%2FNVIDIA-Blackwell-Platform-Arrives-to-Power-a-New-Era-of-Computing.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-282"><span class="mw-cite-backlink"><b><a href="#cite_ref-282">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpu-specs/geforce-rtx-5090.c4216">"NVIDIA GeForce RTX 5090 Specs"</a>. <i>TechPowerUp</i>. January 17, 2025<span class="reference-accessdate">. Retrieved <span class="nowrap">January 17,</span> 2025</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechPowerUp&amp;rft.atitle=NVIDIA+GeForce+RTX+5090+Specs&amp;rft.date=2025-01-17&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpu-specs%2Fgeforce-rtx-5090.c4216&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-283"><span class="mw-cite-backlink"><b><a href="#cite_ref-283">^</a></b></span> <span class="reference-text">"<a rel="nofollow" class="external text" href="https://web.archive.org/web/20081023020234/http://www.sda-asia.com/sda/features/psecom,id,734,srn,2,nodeid,21,_language,Singapore.html">Taiwan Company UMC Delivers 65nm FPGAs to Xilinx</a>." <i>SDA-ASIA</i> Thursday, November 9, 2006.</span>
</li>
<li id="cite_note-284"><span class="mw-cite-backlink"><b><a href="#cite_ref-284">^</a></b></span> <span class="reference-text">"<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100619104139/http://www.pldesignline.com/207800871">"Altera's new 40nm FPGAs — 2.5 billion transistors!"</a>. <i>pldesignline.com</i>. Archived from <a rel="nofollow" class="external text" href="http://www.pldesignline.com/207800871">the original</a> on June 19, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">January 22,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=pldesignline.com&amp;rft.atitle=Altera%27s+new+40nm+FPGAs+%E2%80%94+2.5+billion+transistors%21&amp;rft_id=http%3A%2F%2Fwww.pldesignline.com%2F207800871&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-285"><span class="mw-cite-backlink"><b><a href="#cite_ref-285">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160423215925/http://www.hotchips.org/wp-content/uploads/hc_archives/hc26/HC26-12-day2-epub/HC26.12-5-FPGAs-epub/HC26.12.510-SoC-FPGA-20nm-Vest-Altera.pdf">"Design of a High-Density SoC FPGA at 20nm"</a> <span class="cs1-format">(PDF)</span>. 2014. Archived from <a rel="nofollow" class="external text" href="https://www.hotchips.org/wp-content/uploads/hc_archives/hc26/HC26-12-day2-epub/HC26.12-5-FPGAs-epub/HC26.12.510-SoC-FPGA-20nm-Vest-Altera.pdf">the original</a> <span class="cs1-format">(PDF)</span> on April 23, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">July 16,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Design+of+a+High-Density+SoC+FPGA+at+20nm&amp;rft.date=2014&amp;rft_id=https%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc26%2FHC26-12-day2-epub%2FHC26.12-5-FPGAs-epub%2FHC26.12.510-SoC-FPGA-20nm-Vest-Altera.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-286"><span class="mw-cite-backlink"><b><a href="#cite_ref-286">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFMaxfield2011" class="citation magazine cs1">Maxfield, Clive (October 2011). <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1316816">"New Xilinx Virtex-7 2000T FPGA provides equivalent of 20 million ASIC gates"</a>. <i>EETimes</i>. AspenCore<span class="reference-accessdate">. Retrieved <span class="nowrap">September 4,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EETimes&amp;rft.atitle=New+Xilinx+Virtex-7+2000T+FPGA+provides+equivalent+of+20+million+ASIC+gates&amp;rft.date=2011-10&amp;rft.aulast=Maxfield&amp;rft.aufirst=Clive&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1316816&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-287"><span class="mw-cite-backlink"><b><a href="#cite_ref-287">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFGreenhillHoLewisSchmit2017" class="citation book cs1">Greenhill, D.; Ho, R.; Lewis, D.; Schmit, H.; Chan, K. H.; Tong, A.; Atsatt, S.; How, D.; McElheny, P. (February 2017). "3.3 a 14nm 1GHz FPGA with 2.5D transceiver integration". <i>2017 IEEE International Solid-State Circuits Conference (ISSCC)</i>. pp.&#160;<span class="nowrap">54–</span>55. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FISSCC.2017.7870257">10.1109/ISSCC.2017.7870257</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-5090-3758-2" title="Special:BookSources/978-1-5090-3758-2"><bdi>978-1-5090-3758-2</bdi></a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:2135354">2135354</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=3.3+a+14nm+1GHz+FPGA+with+2.5D+transceiver+integration&amp;rft.btitle=2017+IEEE+International+Solid-State+Circuits+Conference+%28ISSCC%29&amp;rft.pages=54-55&amp;rft.date=2017-02&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A2135354%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2FISSCC.2017.7870257&amp;rft.isbn=978-1-5090-3758-2&amp;rft.aulast=Greenhill&amp;rft.aufirst=D.&amp;rft.au=Ho%2C+R.&amp;rft.au=Lewis%2C+D.&amp;rft.au=Schmit%2C+H.&amp;rft.au=Chan%2C+K.+H.&amp;rft.au=Tong%2C+A.&amp;rft.au=Atsatt%2C+S.&amp;rft.au=How%2C+D.&amp;rft.au=McElheny%2C+P.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-288"><span class="mw-cite-backlink"><b><a href="#cite_ref-288">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170517193955/https://www.deepdyve.com/lp/institute-of-electrical-and-electronics-engineers/3-3-a-14nm-1ghz-fpga-with-2-5d-transceiver-integration-dOpKM0jD74">"3.3 A 14nm 1GHz FPGA with 2.5D transceiver integration | DeepDyve"</a>. May 17, 2017. Archived from <a rel="nofollow" class="external text" href="https://www.deepdyve.com/lp/institute-of-electrical-and-electronics-engineers/3-3-a-14nm-1ghz-fpga-with-2-5d-transceiver-integration-dOpKM0jD74">the original</a> on May 17, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">September 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=3.3+A+14nm+1GHz+FPGA+with+2.5D+transceiver+integration+%7C+DeepDyve&amp;rft.date=2017-05-17&amp;rft_id=https%3A%2F%2Fwww.deepdyve.com%2Flp%2Finstitute-of-electrical-and-electronics-engineers%2F3-3-a-14nm-1ghz-fpga-with-2-5d-transceiver-integration-dOpKM0jD74&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-289"><span class="mw-cite-backlink"><b><a href="#cite_ref-289">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSantarini2014" class="citation magazine cs1">Santarini, Mike (May 2014). <a rel="nofollow" class="external text" href="http://www.xilinx.com/publications/archives/xcell/Xcell86.pdf">"Xilinx Ships Industry's First 20-nm All Programmable Devices"</a> <span class="cs1-format">(PDF)</span>. <i>Xcell journal</i>. No.&#160;86. <a href="/wiki/Xilinx" title="Xilinx">Xilinx</a>. p.&#160;14<span class="reference-accessdate">. Retrieved <span class="nowrap">June 3,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Xcell+journal&amp;rft.atitle=Xilinx+Ships+Industry%27s+First+20-nm+All+Programmable+Devices&amp;rft.issue=86&amp;rft.pages=14&amp;rft.date=2014-05&amp;rft.aulast=Santarini&amp;rft.aufirst=Mike&amp;rft_id=http%3A%2F%2Fwww.xilinx.com%2Fpublications%2Farchives%2Fxcell%2FXcell86.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-290"><span class="mw-cite-backlink"><b><a href="#cite_ref-290">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFGianelli2015" class="citation web cs1">Gianelli, Silvia (January 2015). <a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2015/xilinx-delivers-the-industry-s-first-4m-logic-cell-device-offering-50m-equivalent-asic-gates-and-4x-more-capacity-than-competitive-alternatives.html">"Xilinx Delivers the Industry's First 4M Logic Cell Device, Offering &gt;50M Equivalent ASIC Gates and 4X More Capacity than Competitive Alternatives"</a>. <i>www.xilinx.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 22,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.xilinx.com&amp;rft.atitle=Xilinx+Delivers+the+Industry%27s+First+4M+Logic+Cell+Device%2C+Offering+%3E50M+Equivalent+ASIC+Gates+and+4X+More+Capacity+than+Competitive+Alternatives&amp;rft.date=2015-01&amp;rft.aulast=Gianelli&amp;rft.aufirst=Silvia&amp;rft_id=https%3A%2F%2Fwww.xilinx.com%2Fnews%2Fpress%2F2015%2Fxilinx-delivers-the-industry-s-first-4m-logic-cell-device-offering-50m-equivalent-asic-gates-and-4x-more-capacity-than-competitive-alternatives.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-292"><span class="mw-cite-backlink"><b><a href="#cite_ref-292">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSims2019" class="citation web cs1">Sims, Tara (August 2019). <a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2019/xilinx-announces-the-world-s-largest-fpga-featuring-9-million-system-logic-cells.html">"Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells"</a>. <i>www.xilinx.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 22,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.xilinx.com&amp;rft.atitle=Xilinx+Announces+the+World%27s+Largest+FPGA+Featuring+9+Million+System+Logic+Cells&amp;rft.date=2019-08&amp;rft.aulast=Sims&amp;rft.aufirst=Tara&amp;rft_id=https%3A%2F%2Fwww.xilinx.com%2Fnews%2Fpress%2F2019%2Fxilinx-announces-the-world-s-largest-fpga-featuring-9-million-system-logic-cells.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-293"><span class="mw-cite-backlink"><b><a href="#cite_ref-293">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFVerheyde2019" class="citation web cs1">Verheyde, Arne (August 2019). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/xilinx-world-largest-fpga,40212.html">"Xilinx Introduces World's Largest FPGA With 35 Billion Transistors"</a>. <i>www.tomshardware.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 23,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.tomshardware.com&amp;rft.atitle=Xilinx+Introduces+World%27s+Largest+FPGA+With+35+Billion+Transistors&amp;rft.date=2019-08&amp;rft.aulast=Verheyde&amp;rft.aufirst=Arne&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fxilinx-world-largest-fpga%2C40212.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-294"><span class="mw-cite-backlink"><b><a href="#cite_ref-294">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress2019" class="citation web cs1">Cutress, Ian (August 2019). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14798/xilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells">"Xilinx Announces World Largest FPGA: Virtex Ultrascale+ VU19P with 9m Cells"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 25,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Xilinx+Announces+World+Largest+FPGA%3A+Virtex+Ultrascale%2B+VU19P+with+9m+Cells&amp;rft.date=2019-08&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14798%2Fxilinx-announces-world-largest-fpga-virtex-ultrascale-vu19p-with-9m-cells&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-295"><span class="mw-cite-backlink"><b><a href="#cite_ref-295">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFAbazovic2019" class="citation news cs1">Abazovic, Fuad (May 2019). <a rel="nofollow" class="external text" href="https://fudzilla.com/news/ai/48791-xilinx-7nm-versal-taped-out-last-year">"Xilinx 7nm Versal taped out last year"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Xilinx+7nm+Versal+taped+out+last+year&amp;rft.date=2019-05&amp;rft.aulast=Abazovic&amp;rft.aufirst=Fuad&amp;rft_id=https%3A%2F%2Ffudzilla.com%2Fnews%2Fai%2F48791-xilinx-7nm-versal-taped-out-last-year&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-296"><span class="mw-cite-backlink"><b><a href="#cite_ref-296">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress2019" class="citation news cs1">Cutress, Ian (August 2019). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14768/hot-chips-31-live-blogs-xilinx-versal-ai-engine">"Hot Chips 31 Live Blogs: Xilinx Versal AI Engine"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Hot+Chips+31+Live+Blogs%3A+Xilinx+Versal+AI+Engine&amp;rft.date=2019-08&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14768%2Fhot-chips-31-live-blogs-xilinx-versal-ai-engine&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-297"><span class="mw-cite-backlink"><b><a href="#cite_ref-297">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFKrewell2019" class="citation news cs1">Krewell, Kevin (August 2019). <a rel="nofollow" class="external text" href="https://www.electronicproducts.com/News/Hot_Chips_2019_highlights_new_AI_strategies.aspx">"Hot Chips 2019 highlights new AI strategies"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Hot+Chips+2019+highlights+new+AI+strategies&amp;rft.date=2019-08&amp;rft.aulast=Krewell&amp;rft.aufirst=Kevin&amp;rft_id=https%3A%2F%2Fwww.electronicproducts.com%2FNews%2FHot_Chips_2019_highlights_new_AI_strategies.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-298"><span class="mw-cite-backlink"><b><a href="#cite_ref-298">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLeibson2019" class="citation news cs1">Leibson, Steven (November 6, 2019). <a rel="nofollow" class="external text" href="https://blogs.intel.com/psg/intel-announces-intel-stratix-10-gx-10m-fpga-worlds-highest-capacity-with-10-2-million-logic-elements-targets-asic-prototyping-and-emulation-markets/">"Intel announces Intel Stratix 10 GX 10M FPGA, worlds highest capacity with 10.2 million logic elements"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">November 7,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel+announces+Intel+Stratix+10+GX+10M+FPGA%2C+worlds+highest+capacity+with+10.2+million+logic+elements&amp;rft.date=2019-11-06&amp;rft.aulast=Leibson&amp;rft.aufirst=Steven&amp;rft_id=https%3A%2F%2Fblogs.intel.com%2Fpsg%2Fintel-announces-intel-stratix-10-gx-10m-fpga-worlds-highest-capacity-with-10-2-million-logic-elements-targets-asic-prototyping-and-emulation-markets%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-299"><span class="mw-cite-backlink"><b><a href="#cite_ref-299">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFVerheyde2019" class="citation news cs1">Verheyde, Arne (November 6, 2019). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-introduces-worlds-largest-fpga-with-433-billion-transistors">"Intel Introduces World's Largest FPGA With 43.3 Billion Transistors"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">November 7,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel+Introduces+World%27s+Largest+FPGA+With+43.3+Billion+Transistors&amp;rft.date=2019-11-06&amp;rft.aulast=Verheyde&amp;rft.aufirst=Arne&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-introduces-worlds-largest-fpga-with-433-billion-transistors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-301"><span class="mw-cite-backlink"><b><a href="#cite_ref-301">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress2020" class="citation news cs1">Cutress, Ian (August 2020). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16002/hot-chips-2020-live-blog-xilinx-versal-acaps-900am-pt">"Hot Chips 2020 Live Blog: Xilinx Versal ACAPs"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">September 9,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Hot+Chips+2020+Live+Blog%3A+Xilinx+Versal+ACAPs&amp;rft.date=2020-08&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16002%2Fhot-chips-2020-live-blog-xilinx-versal-acaps-900am-pt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-302"><span class="mw-cite-backlink"><b><a href="#cite_ref-302">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.xilinx.com/news/press/2021/xilinx-announces-full-production-shipments-of-7nm-versal-ai-core-and-versal-prime-series-devices.html">"Xilinx Announces Full Production Shipments of 7nm Versal AI Core and Versal Prime Series Devices"</a>. April 27, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">May 8,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Xilinx+Announces+Full+Production+Shipments+of+7nm+Versal+AI+Core+and+Versal+Prime+Series+Devices&amp;rft.date=2021-04-27&amp;rft_id=https%3A%2F%2Fwww.xilinx.com%2Fnews%2Fpress%2F2021%2Fxilinx-announces-full-production-shipments-of-7nm-versal-ai-core-and-versal-prime-series-devices.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-HC-303"><span class="mw-cite-backlink">^ <a href="#cite_ref-HC_303-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-HC_303-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://history-computer.com/ModernComputer/Basis/dram.html"><i>The DRAM memory of Robert Dennard</i></a> history-computer.com</span>
</li>
<li id="cite_note-shmj-mos-304"><span class="mw-cite-backlink">^ <a href="#cite_ref-shmj-mos_304-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shmj-mos_304-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-shmj-mos_304-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-shmj-mos_304-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.shmj.or.jp/english/pdf/ic/exhibi718E.pdf">"Late 1960s: Beginnings of MOS memory"</a> <span class="cs1-format">(PDF)</span>. <i>Semiconductor History Museum of Japan</i>. January 23, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiconductor+History+Museum+of+Japan&amp;rft.atitle=Late+1960s%3A+Beginnings+of+MOS+memory&amp;rft.date=2019-01-23&amp;rft_id=http%3A%2F%2Fwww.shmj.or.jp%2Fenglish%2Fpdf%2Fic%2Fexhibi718E.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-computerhistory1970-305"><span class="mw-cite-backlink">^ <a href="#cite_ref-computerhistory1970_305-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-computerhistory1970_305-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-computerhistory1970_305-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-computerhistory1970_305-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-computerhistory1970_305-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-computerhistory1970_305-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/storageengine/semiconductors-compete-with-magnetic-cores/">"1970: Semiconductors compete with magnetic cores"</a>. <i><a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1970%3A+Semiconductors+compete+with+magnetic+cores&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fstorageengine%2Fsemiconductors-compete-with-magnetic-cores%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-306"><span class="mw-cite-backlink"><b><a href="#cite_ref-306">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.iue.tuwien.ac.at/phd/windbacher/node14.html">"2.1.1 Flash Memory"</a>. <i><a href="/wiki/TU_Wien" title="TU Wien">TU Wien</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TU+Wien&amp;rft.atitle=2.1.1+Flash+Memory&amp;rft_id=http%3A%2F%2Fwww.iue.tuwien.ac.at%2Fphd%2Fwindbacher%2Fnode14.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-307"><span class="mw-cite-backlink"><b><a href="#cite_ref-307">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShilov" class="citation web cs1">Shilov, Anton. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14589/sk-hynix-128-layer-4d-nand">"SK Hynix Starts Production of 128-Layer 4D NAND, 176-Layer Being Developed"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 16,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=SK+Hynix+Starts+Production+of+128-Layer+4D+NAND%2C+176-Layer+Being+Developed&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14589%2Fsk-hynix-128-layer-4d-nand&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-308"><span class="mw-cite-backlink"><b><a href="#cite_ref-308">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://pcper.com/2019/08/samsung-begins-production-of-100-layer-sixth-generation-v-nand-flash/">"Samsung Begins Production of 100+ Layer Sixth-Generation V-NAND Flash"</a>. <i>PC Perspective</i>. August 11, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">September 16,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PC+Perspective&amp;rft.atitle=Samsung+Begins+Production+of+100%2B+Layer+Sixth-Generation+V-NAND+Flash&amp;rft.date=2019-08-11&amp;rft_id=https%3A%2F%2Fpcper.com%2F2019%2F08%2Fsamsung-begins-production-of-100-layer-sixth-generation-v-nand-flash%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-computerhistory1966-309"><span class="mw-cite-backlink">^ <a href="#cite_ref-computerhistory1966_309-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-computerhistory1966_309-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/semiconductor-rams-serve-high-speed-storage-needs/">"1966: Semiconductor RAMs Serve High-speed Storage Needs"</a>. <i><a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1966%3A+Semiconductor+RAMs+Serve+High-speed+Storage+Needs&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Fsemiconductor-rams-serve-high-speed-storage-needs%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-310"><span class="mw-cite-backlink"><b><a href="#cite_ref-310">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.oldcalculatormuseum.com/s-toshbc1411.html">"Specifications for Toshiba "TOSCAL" BC-1411"</a>. <i>Old Calculator Web Museum</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170703071307/http://www.oldcalculatormuseum.com/s-toshbc1411.html">Archived</a> from the original on July 3, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">May 8,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Old+Calculator+Web+Museum&amp;rft.atitle=Specifications+for+Toshiba+%22TOSCAL%22+BC-1411&amp;rft_id=http%3A%2F%2Fwww.oldcalculatormuseum.com%2Fs-toshbc1411.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-311"><span class="mw-cite-backlink"><b><a href="#cite_ref-311">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.oldcalculatormuseum.com/toshbc1411.html">"Toshiba "Toscal" BC-1411 Desktop Calculator"</a>. <i>Old Calculator Web Museum</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20070520202433/http://www.oldcalculatormuseum.com/toshbc1411.html">Archived</a> from the original on May 20, 2007.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Old+Calculator+Web+Museum&amp;rft.atitle=Toshiba+%22Toscal%22+BC-1411+Desktop+Calculator&amp;rft_id=http%3A%2F%2Fwww.oldcalculatormuseum.com%2Ftoshbc1411.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-312"><span class="mw-cite-backlink"><b><a href="#cite_ref-312">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCastrucci1966" class="citation news cs1">Castrucci, Paul (May 10, 1966). <a rel="nofollow" class="external text" href="https://archive.computerhistory.org/resources/access/text/2017/02/102770626-05-01-acc.pdf">"IBM first in IC memory"</a> <span class="cs1-format">(PDF)</span>. <i>IBM News</i>. Vol.&#160;3, no.&#160;9. IBM Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span> &#8211; via <a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IBM+News&amp;rft.atitle=IBM+first+in+IC+memory&amp;rft.volume=3&amp;rft.issue=9&amp;rft.date=1966-05-10&amp;rft.aulast=Castrucci&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Farchive.computerhistory.org%2Fresources%2Faccess%2Ftext%2F2017%2F02%2F102770626-05-01-acc.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Intel-Product-Timeline-313"><span class="mw-cite-backlink">^ <a href="#cite_ref-Intel-Product-Timeline_313-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-Intel-Product-Timeline_313-12"><sup><i><b>m</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070809053720/http://download.intel.com/museum/research/arc_collect/timeline/TimelineDateSort7_05.pdf">"A chronological list of Intel products. The products are sorted by date"</a> <span class="cs1-format">(PDF)</span>. <i>Intel museum</i>. Intel Corporation. July 2005. Archived from <a rel="nofollow" class="external text" href="http://download.intel.com/museum/research/arc_collect/timeline/TimelineDateSort7_05.pdf">the original</a> <span class="cs1-format">(PDF)</span> on August 9, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">July 31,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+museum&amp;rft.atitle=A+chronological+list+of+Intel+products.+The+products+are+sorted+by+date.&amp;rft.date=2005-07&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fmuseum%2Fresearch%2Farc_collect%2Ftimeline%2FTimelineDateSort7_05.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-shmj-1970s-sram-314"><span class="mw-cite-backlink">^ <a href="#cite_ref-shmj-1970s-sram_314-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shmj-1970s-sram_314-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.shmj.or.jp/english/pdf/ic/exhibi724E.pdf">"1970s: SRAM evolution"</a> <span class="cs1-format">(PDF)</span>. <i>Semiconductor History Museum of Japan</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiconductor+History+Museum+of+Japan&amp;rft.atitle=1970s%3A+SRAM+evolution&amp;rft_id=http%3A%2F%2Fwww.shmj.or.jp%2Fenglish%2Fpdf%2Fic%2Fexhibi724E.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Pimbley-315"><span class="mw-cite-backlink">^ <a href="#cite_ref-Pimbley_315-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Pimbley_315-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Pimbley_315-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFPimbley2012" class="citation book cs1">Pimbley, J. (2012). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=8EUWHSqevQoC&amp;pg=PA7"><i>Advanced CMOS Process Technology</i></a>. <a href="/wiki/Elsevier" title="Elsevier">Elsevier</a>. p.&#160;7. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780323156806" title="Special:BookSources/9780323156806"><bdi>9780323156806</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Advanced+CMOS+Process+Technology&amp;rft.pages=7&amp;rft.pub=Elsevier&amp;rft.date=2012&amp;rft.isbn=9780323156806&amp;rft.aulast=Pimbley&amp;rft.aufirst=J.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D8EUWHSqevQoC%26pg%3DPA7&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Intel2003-316"><span class="mw-cite-backlink">^ <a href="#cite_ref-Intel2003_316-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Intel2003_316-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20211104070452/https://www.intel.com/Assets/PDF/General/35yrs.pdf">"Intel: 35 Years of Innovation (1968–2003)"</a> <span class="cs1-format">(PDF)</span>. Intel. 2003. Archived from <a rel="nofollow" class="external text" href="https://www.intel.com/Assets/PDF/General/35yrs.pdf">the original</a> <span class="cs1-format">(PDF)</span> on November 4, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">June 26,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%3A+35+Years+of+Innovation+%281968%E2%80%932003%29&amp;rft.pub=Intel&amp;rft.date=2003&amp;rft_id=https%3A%2F%2Fwww.intel.com%2FAssets%2FPDF%2FGeneral%2F35yrs.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Lojek-1103-317"><span class="mw-cite-backlink">^ <a href="#cite_ref-Lojek-1103_317-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Lojek-1103_317-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLojek2007" class="citation book cs1">Lojek, Bo (2007). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=2cu1Oh_COv8C&amp;pg=PA362"><i>History of Semiconductor Engineering</i></a>. <a href="/wiki/Springer_Science_%26_Business_Media" class="mw-redirect" title="Springer Science &amp; Business Media">Springer Science &amp; Business Media</a>. pp.&#160;<span class="nowrap">362–</span>363. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783540342588" title="Special:BookSources/9783540342588"><bdi>9783540342588</bdi></a>. <q>The i1103 was manufactured on a 6-mask silicon-gate P-MOS process with 8 μm minimum features. The resulting product had a 2,400&#160;μm<sup>2</sup> memory cell size, a die size just under 10&#160;mm<sup>2</sup>, and sold for around $21.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=History+of+Semiconductor+Engineering&amp;rft.pages=362-363&amp;rft.pub=Springer+Science+%26+Business+Media&amp;rft.date=2007&amp;rft.isbn=9783540342588&amp;rft.aulast=Lojek&amp;rft.aufirst=Bo&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D2cu1Oh_COv8C%26pg%3DPA362&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-318"><span class="mw-cite-backlink"><b><a href="#cite_ref-318">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.shmj.or.jp/english/pdf/ic/exhibi745E.pdf">"Manufacturers in Japan enter the DRAM market and integration densities are improved"</a> <span class="cs1-format">(PDF)</span>. <i>Semiconductor History Museum of Japan</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiconductor+History+Museum+of+Japan&amp;rft.atitle=Manufacturers+in+Japan+enter+the+DRAM+market+and+integration+densities+are+improved&amp;rft_id=http%3A%2F%2Fwww.shmj.or.jp%2Fenglish%2Fpdf%2Fic%2Fexhibi745E.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Gealow-319"><span class="mw-cite-backlink">^ <a href="#cite_ref-Gealow_319-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Gealow_319-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Gealow_319-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-Gealow_319-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-Gealow_319-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-Gealow_319-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-Gealow_319-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-Gealow_319-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-Gealow_319-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-Gealow_319-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-Gealow_319-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-Gealow_319-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-Gealow_319-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-Gealow_319-13"><sup><i><b>n</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFGealow1990" class="citation web cs1">Gealow, Jeffrey Carl (August 10, 1990). <a rel="nofollow" class="external text" href="https://core.ac.uk/download/pdf/4426308.pdf">"Impact of Processing Technology on DRAM Sense Amplifier Design"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Massachusetts_Institute_of_Technology" title="Massachusetts Institute of Technology">Massachusetts Institute of Technology</a>. pp.&#160;<span class="nowrap">149–</span>166<span class="reference-accessdate">. Retrieved <span class="nowrap">June 25,</span> 2019</span> &#8211; via <a href="/wiki/CORE_(research_service)" title="CORE (research service)">CORE</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Impact+of+Processing+Technology+on+DRAM+Sense+Amplifier+Design&amp;rft.pages=149-166&amp;rft.pub=Massachusetts+Institute+of+Technology&amp;rft.date=1990-08-10&amp;rft.aulast=Gealow&amp;rft.aufirst=Jeffrey+Carl&amp;rft_id=https%3A%2F%2Fcore.ac.uk%2Fdownload%2Fpdf%2F4426308.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-320"><span class="mw-cite-backlink"><b><a href="#cite_ref-320">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://drive.google.com/file/d/0B9rh9tVI0J5mMmZlYWRlMDQtNDYzYS00OWJkLTg4YzYtZDYzMzc5Y2ZlYmVk/view">"Silicon Gate MOS 2102A"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Silicon+Gate+MOS+2102A&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fdrive.google.com%2Ffile%2Fd%2F0B9rh9tVI0J5mMmZlYWRlMDQtNDYzYS00OWJkLTg4YzYtZDYzMzc5Y2ZlYmVk%2Fview&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-321"><span class="mw-cite-backlink"><b><a href="#cite_ref-321">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://smithsonianchips.si.edu/augarten/p50.htm">"One of the Most Successful 16K Dynamic RAMs: The 4116"</a>. <i><a href="/wiki/National_Museum_of_American_History" title="National Museum of American History">National Museum of American History</a></i>. <a href="/wiki/Smithsonian_Institution" title="Smithsonian Institution">Smithsonian Institution</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=National+Museum+of+American+History&amp;rft.atitle=One+of+the+Most+Successful+16K+Dynamic+RAMs%3A+The+4116&amp;rft_id=http%3A%2F%2Fsmithsonianchips.si.edu%2Faugarten%2Fp50.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-322"><span class="mw-cite-backlink"><b><a href="#cite_ref-322">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation book cs1"><a rel="nofollow" class="external text" href="http://bitsavers.trailing-edge.com/components/intel/_dataBooks/1978_Intel_Component_Data_Catalog.pdf"><i>Component Data Catalog</i></a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. 1978. pp.&#160;<span class="nowrap">3–</span>94<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Component+Data+Catalog&amp;rft.pages=3-94&amp;rft.pub=Intel&amp;rft.date=1978&amp;rft_id=http%3A%2F%2Fbitsavers.trailing-edge.com%2Fcomponents%2Fintel%2F_dataBooks%2F1978_Intel_Component_Data_Catalog.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-stol-323"><span class="mw-cite-backlink">^ <a href="#cite_ref-stol_323-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-stol_323-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-stol_323-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-stol_323-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-stol_323-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-stol_323-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-stol_323-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-stol_323-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-stol_323-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-stol_323-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-stol_323-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-stol_323-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-stol_323-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-stol_323-13"><sup><i><b>n</b></i></sup></a> <a href="#cite_ref-stol_323-14"><sup><i><b>o</b></i></sup></a> <a href="#cite_ref-stol_323-15"><sup><i><b>p</b></i></sup></a> <a href="#cite_ref-stol_323-16"><sup><i><b>q</b></i></sup></a> <a href="#cite_ref-stol_323-17"><sup><i><b>r</b></i></sup></a> <a href="#cite_ref-stol_323-18"><sup><i><b>s</b></i></sup></a> <a href="#cite_ref-stol_323-19"><sup><i><b>t</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20231102131915/http://maltiel-consulting.com/Semiconductor_technology_memory.html">"Memory"</a>. <i>STOL (Semiconductor Technology Online)</i>. Archived from <a rel="nofollow" class="external text" href="http://maltiel-consulting.com/Semiconductor_technology_memory.html">the original</a> on November 2, 2023<span class="reference-accessdate">. Retrieved <span class="nowrap">June 25,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=STOL+%28Semiconductor+Technology+Online%29&amp;rft.atitle=Memory&amp;rft_id=http%3A%2F%2Fmaltiel-consulting.com%2FSemiconductor_technology_memory.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-324"><span class="mw-cite-backlink"><b><a href="#cite_ref-324">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://smithsonianchips.si.edu/augarten/p66.htm">"The Cutting Edge of IC Technology: The First 294,912-Bit (288K) Dynamic RAM"</a>. <i><a href="/wiki/National_Museum_of_American_History" title="National Museum of American History">National Museum of American History</a></i>. <a href="/wiki/Smithsonian_Institution" title="Smithsonian Institution">Smithsonian Institution</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=National+Museum+of+American+History&amp;rft.atitle=The+Cutting+Edge+of+IC+Technology%3A+The+First+294%2C912-Bit+%28288K%29+Dynamic+RAM&amp;rft_id=http%3A%2F%2Fsmithsonianchips.si.edu%2Faugarten%2Fp66.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-325"><span class="mw-cite-backlink"><b><a href="#cite_ref-325">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhope.com/history/1984.htm">"Computer History for 1984"</a>. <i>Computer Hope</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 25,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+Hope&amp;rft.atitle=Computer+History+for+1984&amp;rft_id=https%3A%2F%2Fwww.computerhope.com%2Fhistory%2F1984.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-326"><span class="mw-cite-backlink"><b><a href="#cite_ref-326">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation journal cs1"><a rel="nofollow" class="external text" href="https://books.google.com/books?id=Fa0kAQAAIAAJ">"Japanese Technical Abstracts"</a>. <i>Japanese Technical Abstracts</i>. <b>2</b> (<span class="nowrap">3–</span>4). University Microfilms: 161. 1987. <q>The announcement of 1M DRAM in 1984 began the era of megabytes.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Japanese+Technical+Abstracts&amp;rft.atitle=Japanese+Technical+Abstracts&amp;rft.volume=2&amp;rft.issue=%3Cspan+class%3D%22nowrap%22%3E3%E2%80%93%3C%2Fspan%3E4&amp;rft.pages=161&amp;rft.date=1987&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DFa0kAQAAIAAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-327"><span class="mw-cite-backlink"><b><a href="#cite_ref-327">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.datasheetarchive.com/KM48SL2000-7-datasheet.html">"KM48SL2000-7 Datasheet"</a>. <a href="/wiki/Samsung" title="Samsung">Samsung</a>. August 1992<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=KM48SL2000-7+Datasheet&amp;rft.pub=Samsung&amp;rft.date=1992-08&amp;rft_id=https%3A%2F%2Fwww.datasheetarchive.com%2FKM48SL2000-7-datasheet.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-328"><span class="mw-cite-backlink"><b><a href="#cite_ref-328">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation journal cs1"><a rel="nofollow" class="external text" href="https://books.google.com/books?id=QmpJAQAAIAAJ">"Electronic Design"</a>. <i><a href="/wiki/Electronic_Design" class="mw-redirect" title="Electronic Design">Electronic Design</a></i>. <b>41</b> (<span class="nowrap">15–</span>21). Hayden Publishing Company. 1993. <q>The first commercial synchronous DRAM, the Samsung 16-Mbit KM48SL2000, employs a single-bank architecture that lets system designers easily transition from asynchronous to synchronous systems.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronic+Design&amp;rft.atitle=Electronic+Design&amp;rft.volume=41&amp;rft.issue=%3Cspan+class%3D%22nowrap%22%3E15%E2%80%93%3C%2Fspan%3E21&amp;rft.date=1993&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DQmpJAQAAIAAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-HB19950109-329"><span class="mw-cite-backlink"><b><a href="#cite_ref-HB19950109_329-0">^</a></b></span> <span class="reference-text"><i>Breaking the gigabit barrier, DRAMs at ISSCC portend major system-design impact. (dynamic random access memory; International Solid-State Circuits Conference; Hitachi Ltd. and NEC Corp. research and development)</i>, January 9, 1995</span>
</li>
<li id="cite_note-smithsonian-japan-330"><span class="mw-cite-backlink">^ <a href="#cite_ref-smithsonian-japan_330-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-smithsonian-japan_330-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://smithsonianchips.si.edu/ice/cd/PROF96/JAPAN.PDF">"Japanese Company Profiles"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Smithsonian_Institution" title="Smithsonian Institution">Smithsonian Institution</a>. 1996<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Japanese+Company+Profiles&amp;rft.pub=Smithsonian+Institution&amp;rft.date=1996&amp;rft_id=http%3A%2F%2Fsmithsonianchips.si.edu%2Fice%2Fcd%2FPROF96%2FJAPAN.PDF&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-hynix90s-331"><span class="mw-cite-backlink">^ <a href="#cite_ref-hynix90s_331-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hynix90s_331-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20210205032928/https://www.skhynix.com/eng/about/history1990.jsp">"History: 1990s"</a>. <i><a href="/wiki/SK_Hynix" title="SK Hynix">SK Hynix</a></i>. Archived from <a rel="nofollow" class="external text" href="https://www.skhynix.com/eng/about/history1990.jsp">the original</a> on February 5, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">July 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SK+Hynix&amp;rft.atitle=History%3A+1990s&amp;rft_id=https%3A%2F%2Fwww.skhynix.com%2Feng%2Fabout%2Fhistory1990.jsp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-332"><span class="mw-cite-backlink"><b><a href="#cite_ref-332">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.slashgear.com/samsung-50nm-2gb-ddr3-chips-are-industrys-smallest-2917676/">"Samsung 50nm 2GB DDR3 chips are industry's smallest"</a>. <i>SlashGear</i>. September 29, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">June 25,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=SlashGear&amp;rft.atitle=Samsung+50nm+2GB+DDR3+chips+are+industry%27s+smallest&amp;rft.date=2008-09-29&amp;rft_id=https%3A%2F%2Fwww.slashgear.com%2Fsamsung-50nm-2gb-ddr3-chips-are-industrys-smallest-2917676%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-333"><span class="mw-cite-backlink"><b><a href="#cite_ref-333">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShilov2017" class="citation news cs1">Shilov, Anton (July 19, 2017). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/11643/samsung-increases-8gb-hbm2-production-volume">"Samsung Increases Production Volumes of 8 GB HBM2 Chips Due to Growing Demand"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 29,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Increases+Production+Volumes+of+8+GB+HBM2+Chips+Due+to+Growing+Demand&amp;rft.date=2017-07-19&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F11643%2Fsamsung-increases-8gb-hbm2-production-volume&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-334"><span class="mw-cite-backlink"><b><a href="#cite_ref-334">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190621205106/https://www.tomshardware.co.uk/samsung-256gb-ddr4-ram,news-59123.html">"Samsung Unleashes a Roomy DDR4 256GB RAM"</a>. <i><a href="/wiki/Tom%27s_Hardware" title="Tom&#39;s Hardware">Tom's Hardware</a></i>. September 6, 2018. Archived from <a rel="nofollow" class="external text" href="https://www.tomshardware.co.uk/samsung-256gb-ddr4-ram,news-59123.html">the original</a> on June 21, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Samsung+Unleashes+a+Roomy+DDR4+256GB+RAM&amp;rft.date=2018-09-06&amp;rft_id=https%3A%2F%2Fwww.tomshardware.co.uk%2Fsamsung-256gb-ddr4-ram%2Cnews-59123.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-335"><span class="mw-cite-backlink"><b><a href="#cite_ref-335">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://spectrum.ieee.org/first-3d-nanotube-and-rram-ics-come-out-of-foundry">"First 3D Nanotube and RRAM ICs Come Out of Foundry"</a>. <i>IEEE Spectrum: Technology, Engineering, and Science News</i>. July 19, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">September 16,</span> 2019</span>. <q>This wafer was made just last Friday... and it's the first monolithic 3D IC ever fabricated within a foundry</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IEEE+Spectrum%3A+Technology%2C+Engineering%2C+and+Science+News&amp;rft.atitle=First+3D+Nanotube+and+RRAM+ICs+Come+Out+of+Foundry&amp;rft.date=2019-07-19&amp;rft_id=https%3A%2F%2Fspectrum.ieee.org%2Ffirst-3d-nanotube-and-rram-ics-come-out-of-foundry&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-336"><span class="mw-cite-backlink"><b><a href="#cite_ref-336">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.darpa.mil/program/three-dimensional-monolithic-system-on-a-chip">"Three Dimensional Monolithic System-on-a-Chip"</a>. <i>www.darpa.mil</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 16,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.darpa.mil&amp;rft.atitle=Three+Dimensional+Monolithic+System-on-a-Chip&amp;rft_id=https%3A%2F%2Fwww.darpa.mil%2Fprogram%2Fthree-dimensional-monolithic-system-on-a-chip&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-337"><span class="mw-cite-backlink"><b><a href="#cite_ref-337">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation pressrelease cs1"><a rel="nofollow" class="external text" href="https://www.skywatertechnology.com/press-releases/darpa-3dsoc-initiative-completes-first-year-update-provided-at-eri-summit-on-key-steps-achieved-to-transfer-technology-into-skywaters-200mm-u-s-foundry/">"DARPA 3DSoC Initiative Completes First Year, Update Provided at ERI Summit on Key Steps Achieved to Transfer Technology into SkyWater's 200mm U.S. Foundry"</a>. <i>Skywater Technology Foundry</i> (Press release). July 25, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">September 16,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DARPA+3DSoC+Initiative+Completes+First+Year%2C+Update+Provided+at+ERI+Summit+on+Key+Steps+Achieved+to+Transfer+Technology+into+SkyWater%27s+200mm+U.S.+Foundry&amp;rft.date=2019-07-25&amp;rft_id=https%3A%2F%2Fwww.skywatertechnology.com%2Fpress-releases%2Fdarpa-3dsoc-initiative-completes-first-year-update-provided-at-eri-summit-on-key-steps-achieved-to-transfer-technology-into-skywaters-200mm-u-s-foundry%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-338"><span class="mw-cite-backlink"><b><a href="#cite_ref-338">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.datasheetcatalog.com/datasheets_pdf/D/D/2/8/DD28F032SA.shtml">"DD28F032SA Datasheet"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DD28F032SA+Datasheet&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.datasheetcatalog.com%2Fdatasheets_pdf%2FD%2FD%2F2%2F8%2FDD28F032SA.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-339"><span class="mw-cite-backlink"><b><a href="#cite_ref-339">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060311224004/http://www.toshiba.com/taec/news/press_releases/2002/to-230.jsp">"TOSHIBA ANNOUNCES 0.13 MICRON 1Gb MONOLITHIC NAND FEATURING LARGE BLOCK SIZE FOR IMPROVED WRITE/ERASE SPEED PERFORMANCE"</a>. <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>. September 9, 2002. Archived from <a rel="nofollow" class="external text" href="http://www.toshiba.com/taec/news/press_releases/2002/to-230.jsp">the original</a> on March 11, 2006<span class="reference-accessdate">. Retrieved <span class="nowrap">March 11,</span> 2006</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=TOSHIBA+ANNOUNCES+0.13+MICRON+1Gb+MONOLITHIC+NAND+FEATURING+LARGE+BLOCK+SIZE+FOR+IMPROVED+WRITE%2FERASE+SPEED+PERFORMANCE&amp;rft.date=2002-09-09&amp;rft_id=http%3A%2F%2Fwww.toshiba.com%2Ftaec%2Fnews%2Fpress_releases%2F2002%2Fto-230.jsp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-340"><span class="mw-cite-backlink"><b><a href="#cite_ref-340">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://www.toshiba.co.jp/about/press/2001_11/pr1202.htm">"TOSHIBA AND SANDISK INTRODUCE A ONE GIGABIT NAND FLASH MEMORY CHIP, DOUBLING CAPACITY OF FUTURE FLASH PRODUCTS"</a>. <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>. November 12, 2001<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=TOSHIBA+AND+SANDISK+INTRODUCE+A+ONE+GIGABIT+NAND+FLASH+MEMORY+CHIP%2C+DOUBLING+CAPACITY+OF+FUTURE+FLASH+PRODUCTS&amp;rft.date=2001-11-12&amp;rft_id=http%3A%2F%2Fwww.toshiba.co.jp%2Fabout%2Fpress%2F2001_11%2Fpr1202.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-samsung2000s-341"><span class="mw-cite-backlink">^ <a href="#cite_ref-samsung2000s_341-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-samsung2000s_341-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-samsung2000s_341-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-samsung2000s_341-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.samsung.com/semiconductor/about-us/history-03/">"Our Proud Heritage from 2000 to 2009"</a>. <i><a href="/wiki/Samsung_Semiconductor" class="mw-redirect" title="Samsung Semiconductor">Samsung Semiconductor</a></i>. <a href="/wiki/Samsung" title="Samsung">Samsung</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 25,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Samsung+Semiconductor&amp;rft.atitle=Our+Proud+Heritage+from+2000+to+2009&amp;rft_id=https%3A%2F%2Fwww.samsung.com%2Fsemiconductor%2Fabout-us%2Fhistory-03%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-342"><span class="mw-cite-backlink"><b><a href="#cite_ref-342">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060311212118/http://www.toshiba.com/taec/news/press_releases/2002/to-231.jsp">"TOSHIBA ANNOUNCES 1 GIGABYTE COMPACTFLASH CARD"</a>. <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>. September 9, 2002. Archived from <a rel="nofollow" class="external text" href="http://www.toshiba.com/taec/news/press_releases/2002/to-231.jsp">the original</a> on March 11, 2006<span class="reference-accessdate">. Retrieved <span class="nowrap">March 11,</span> 2006</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=TOSHIBA+ANNOUNCES+1+GIGABYTE+COMPACTFLASH+CARD&amp;rft.date=2002-09-09&amp;rft_id=http%3A%2F%2Fwww.toshiba.com%2Ftaec%2Fnews%2Fpress_releases%2F2002%2Fto-231.jsp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-samsung-history-343"><span class="mw-cite-backlink">^ <a href="#cite_ref-samsung-history_343-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-samsung-history_343-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-samsung-history_343-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-samsung-history_343-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.samsung.com/us/aboutsamsung/company/history/">"History"</a>. <i><a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a></i>. <a href="/wiki/Samsung" title="Samsung">Samsung</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Samsung+Electronics&amp;rft.atitle=History&amp;rft_id=https%3A%2F%2Fwww.samsung.com%2Fus%2Faboutsamsung%2Fcompany%2Fhistory%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Toshiba2007-344"><span class="mw-cite-backlink">^ <a href="#cite_ref-Toshiba2007_344-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Toshiba2007_344-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101123023805/http://www.toshiba.com/taec/news/press_releases/2007/memy_07_470.jsp">"TOSHIBA COMMERCIALIZES INDUSTRY'S HIGHEST CAPACITY EMBEDDED NAND FLASH MEMORY FOR MOBILE CONSUMER PRODUCTS"</a>. <i><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a></i>. April 17, 2007. Archived from <a rel="nofollow" class="external text" href="http://www.toshiba.com/taec/news/press_releases/2007/memy_07_470.jsp">the original</a> on November 23, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">November 23,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Toshiba&amp;rft.atitle=TOSHIBA+COMMERCIALIZES+INDUSTRY%27S+HIGHEST+CAPACITY+EMBEDDED+NAND+FLASH+MEMORY+FOR+MOBILE+CONSUMER+PRODUCTS&amp;rft.date=2007-04-17&amp;rft_id=http%3A%2F%2Fwww.toshiba.com%2Ftaec%2Fnews%2Fpress_releases%2F2007%2Fmemy_07_470.jsp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Toshiba2008-345"><span class="mw-cite-backlink">^ <a href="#cite_ref-Toshiba2008_345-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Toshiba2008_345-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.toshiba.co.jp/about/press/2008_08/pr0701.htm">"Toshiba Launches the Largest Density Embedded NAND Flash Memory Devices"</a>. <a href="/wiki/Toshiba" title="Toshiba">Toshiba</a>. August 7, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Toshiba+Launches+the+Largest+Density+Embedded+NAND+Flash+Memory+Devices&amp;rft.date=2008-08-07&amp;rft_id=https%3A%2F%2Fwww.toshiba.co.jp%2Fabout%2Fpress%2F2008_08%2Fpr0701.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-toshiba2010-346"><span class="mw-cite-backlink"><b><a href="#cite_ref-toshiba2010_346-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.toshiba.co.jp/about/press/2010_06/pr1701.htm">"Toshiba Launches Industry's Largest Embedded NAND Flash Memory Modules"</a>. <i><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a></i>. June 17, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Toshiba&amp;rft.atitle=Toshiba+Launches+Industry%27s+Largest+Embedded+NAND+Flash+Memory+Modules&amp;rft.date=2010-06-17&amp;rft_id=https%3A%2F%2Fwww.toshiba.co.jp%2Fabout%2Fpress%2F2010_06%2Fpr1701.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-347"><span class="mw-cite-backlink"><b><a href="#cite_ref-347">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20191108055325/http://www.mt-system.ru/sites/default/files/klmxgxge4a-x001mmc4_41_2ynm_based_emmc1_1.pdf">"Samsung e·MMC Product family"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a>. December 2011. Archived from <a rel="nofollow" class="external text" href="http://www.mt-system.ru/sites/default/files/klmxgxge4a-x001mmc4_41_2ynm_based_emmc1_1.pdf">the original</a> <span class="cs1-format">(PDF)</span> on November 8, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">July 15,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Samsung+e%C2%B7MMC+Product+family&amp;rft.pub=Samsung+Electronics&amp;rft.date=2011-12&amp;rft_id=http%3A%2F%2Fwww.mt-system.ru%2Fsites%2Fdefault%2Ffiles%2Fklmxgxge4a-x001mmc4_41_2ynm_based_emmc1_1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech-samsung-2017-348"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech-samsung-2017_348-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShilov2017" class="citation news cs1">Shilov, Anton (December 5, 2017). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/12120/samsung-starts-production-of-512-gb-ufs-chips">"Samsung Starts Production of 512&#160;GB UFS NAND Flash Memory: 64-Layer V-NAND, 860&#160;MB/s Reads"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 23,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Starts+Production+of+512+GB+UFS+NAND+Flash+Memory%3A+64-Layer+V-NAND%2C+860+MB%2Fs+Reads&amp;rft.date=2017-12-05&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F12120%2Fsamsung-starts-production-of-512-gb-ufs-chips&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-electronicsweekly-samsung-349"><span class="mw-cite-backlink"><b><a href="#cite_ref-electronicsweekly-samsung_349-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFManners2019" class="citation news cs1">Manners, David (January 30, 2019). <a rel="nofollow" class="external text" href="https://www.electronicsweekly.com/news/business/samsung-makes-1tb-flash-module-2019-01/">"Samsung makes 1TB flash eUFS module"</a>. <i><a href="/wiki/Electronics_Weekly" title="Electronics Weekly">Electronics Weekly</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 23,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Samsung+makes+1TB+flash+eUFS+module&amp;rft.date=2019-01-30&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fsamsung-makes-1tb-flash-module-2019-01%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech-samsung-2018-350"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech-samsung-2018_350-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFTallis2018" class="citation news cs1">Tallis, Billy (October 17, 2018). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13497/samsung-shares-ssd-roadmap-for-qlc-nand-and-96layer-3d-nand">"Samsung Shares SSD Roadmap for QLC NAND And 96-layer 3D NAND"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Shares+SSD+Roadmap+for+QLC+NAND+And+96-layer+3D+NAND&amp;rft.date=2018-10-17&amp;rft.aulast=Tallis&amp;rft.aufirst=Billy&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13497%2Fsamsung-shares-ssd-roadmap-for-qlc-nand-and-96layer-3d-nand&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-351"><span class="mw-cite-backlink"><b><a href="#cite_ref-351">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/print/17509/microns-232-layer-nand-now-shipping">"Micron's 232 Layer NAND Now Shipping"</a>. <i>AnandTech</i>. July 26, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Micron%27s+232+Layer+NAND+Now+Shipping&amp;rft.date=2022-07-26&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fprint%2F17509%2Fmicrons-232-layer-nand-now-shipping&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-352"><span class="mw-cite-backlink"><b><a href="#cite_ref-352">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.micron.com/products/nand-flash/232-layer-nand">"232-Layer NAND"</a>. <i>Micron</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Micron&amp;rft.atitle=232-Layer+NAND&amp;rft_id=https%3A%2F%2Fwww.micron.com%2Fproducts%2Fnand-flash%2F232-layer-nand&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-353"><span class="mw-cite-backlink"><b><a href="#cite_ref-353">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.micron.com/about/blog/2022/july/first-to-market-second-to-none-the-worlds-first-232-layer-nand">"First to Market, Second to None: the World's First 232-Layer NAND"</a>. <i>Micron</i>. July 26, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Micron&amp;rft.atitle=First+to+Market%2C+Second+to+None%3A+the+World%27s+First+232-Layer+NAND&amp;rft.date=2022-07-26&amp;rft_id=https%3A%2F%2Fwww.micron.com%2Fabout%2Fblog%2F2022%2Fjuly%2Ffirst-to-market-second-to-none-the-worlds-first-232-layer-nand&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-354"><span class="mw-cite-backlink"><b><a href="#cite_ref-354">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techinsights.com/blog/comparison-latest-3d-nand-products-ymtc-samsung-sk-hynix-and-micron">"Comparison: Latest 3D NAND Products from YMTC, Samsung, SK hynix and Micron"</a>. <i>TechInsights</i>. January 11, 2023.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TechInsights&amp;rft.atitle=Comparison%3A+Latest+3D+NAND+Products+from+YMTC%2C+Samsung%2C+SK+hynix+and+Micron&amp;rft.date=2023-01-11&amp;rft_id=https%3A%2F%2Fwww.techinsights.com%2Fblog%2Fcomparison-latest-3d-nand-products-ymtc-samsung-sk-hynix-and-micron&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Huang2008-355"><span class="mw-cite-backlink"><b><a href="#cite_ref-Huang2008_355-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFHan-Way_Huang2008" class="citation book cs1">Han-Way Huang (December 5, 2008). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=3zRtCgAAQBAJ&amp;pg=PA22"><i>Embedded System Design with C805</i></a>. Cengage Learning. p.&#160;22. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-111-81079-5" title="Special:BookSources/978-1-111-81079-5"><bdi>978-1-111-81079-5</bdi></a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180427092847/https://books.google.com/books?id=3zRtCgAAQBAJ&amp;pg=PA22">Archived</a> from the original on April 27, 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Embedded+System+Design+with+C805&amp;rft.pages=22&amp;rft.pub=Cengage+Learning&amp;rft.date=2008-12-05&amp;rft.isbn=978-1-111-81079-5&amp;rft.au=Han-Way+Huang&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D3zRtCgAAQBAJ%26pg%3DPA22&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-AufaureZimányi2013-356"><span class="mw-cite-backlink"><b><a href="#cite_ref-AufaureZimányi2013_356-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFMarie-Aude_AufaureEsteban_Zimányi2013" class="citation book cs1">Marie-Aude Aufaure; Esteban Zimányi (January 17, 2013). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=7iK5BQAAQBAJ&amp;pg=PA136"><i>Business Intelligence: Second European Summer School, eBISS 2012, Brussels, Belgium, July 15-21, 2012, Tutorial Lectures</i></a>. Springer. p.&#160;136. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-642-36318-4" title="Special:BookSources/978-3-642-36318-4"><bdi>978-3-642-36318-4</bdi></a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180427092847/https://books.google.com/books?id=7iK5BQAAQBAJ&amp;pg=PA136">Archived</a> from the original on April 27, 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Business+Intelligence%3A+Second+European+Summer+School%2C+eBISS+2012%2C+Brussels%2C+Belgium%2C+July+15-21%2C+2012%2C+Tutorial+Lectures&amp;rft.pages=136&amp;rft.pub=Springer&amp;rft.date=2013-01-17&amp;rft.isbn=978-3-642-36318-4&amp;rft.au=Marie-Aude+Aufaure&amp;rft.au=Esteban+Zim%C3%A1nyi&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D7iK5BQAAQBAJ%26pg%3DPA136&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-computerhistory1965-357"><span class="mw-cite-backlink">^ <a href="#cite_ref-computerhistory1965_357-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-computerhistory1965_357-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-computerhistory1965_357-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-computerhistory1965_357-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/semiconductor-read-only-memory-chips-appear/">"1965: Semiconductor Read-Only-Memory Chips Appear"</a>. <i><a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1965%3A+Semiconductor+Read-Only-Memory+Chips+Appear&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Fsemiconductor-read-only-memory-chips-appear%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-358"><span class="mw-cite-backlink"><b><a href="#cite_ref-358">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/storageengine/reusable-semiconductor-rom-introduced/">"1971: Reusable semiconductor ROM introduced"</a>. <i>The Storage Engine</i>. <a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Storage+Engine&amp;rft.atitle=1971%3A+Reusable+semiconductor+ROM+introduced&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fstorageengine%2Freusable-semiconductor-rom-introduced%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Iizuka-1976-359"><span class="mw-cite-backlink"><b><a href="#cite_ref-Iizuka-1976_359-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFIizukaMasuokaSatoIshikawa1976" class="citation journal cs1">Iizuka, H.; Masuoka, F.; Sato, Tai; Ishikawa, M. (1976). "Electrically alterable avalanche-injection-type MOS READ-ONLY memory with stacked-gate structure". <i>IEEE Transactions on Electron Devices</i>. <b>23</b> (4): <span class="nowrap">379–</span>387. <a href="/wiki/Bibcode_(identifier)" class="mw-redirect" title="Bibcode (identifier)">Bibcode</a>:<a rel="nofollow" class="external text" href="https://ui.adsabs.harvard.edu/abs/1976ITED...23..379I">1976ITED...23..379I</a>. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FT-ED.1976.18415">10.1109/T-ED.1976.18415</a>. <a href="/wiki/ISSN_(identifier)" class="mw-redirect" title="ISSN (identifier)">ISSN</a>&#160;<a rel="nofollow" class="external text" href="https://search.worldcat.org/issn/0018-9383">0018-9383</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:30491074">30491074</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Transactions+on+Electron+Devices&amp;rft.atitle=Electrically+alterable+avalanche-injection-type+MOS+READ-ONLY+memory+with+stacked-gate+structure&amp;rft.volume=23&amp;rft.issue=4&amp;rft.pages=379-387&amp;rft.date=1976&amp;rft_id=info%3Adoi%2F10.1109%2FT-ED.1976.18415&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A30491074%23id-name%3DS2CID&amp;rft.issn=0018-9383&amp;rft_id=info%3Abibcode%2F1976ITED...23..379I&amp;rft.aulast=Iizuka&amp;rft.aufirst=H.&amp;rft.au=Masuoka%2C+F.&amp;rft.au=Sato%2C+Tai&amp;rft.au=Ishikawa%2C+M.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-360"><span class="mw-cite-backlink"><b><a href="#cite_ref-360">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation book cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/w/images/9/9c/%C2%B5COM-43_SINGLE_CHIP_MICROCOMPUTER_USERS_MANUAL.pdf"><i>μCOM-43 SINGLE CHIP MICROCOMPUTER: USERS' MANUAL</i></a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/NEC" title="NEC">NEC Microcomputers</a>. January 1978<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=%CE%BCCOM-43+SINGLE+CHIP+MICROCOMPUTER%3A+USERS%27+MANUAL&amp;rft.pub=NEC+Microcomputers&amp;rft.date=1978-01&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fw%2Fimages%2F9%2F9c%2F%25C2%25B5COM-43_SINGLE_CHIP_MICROCOMPUTER_USERS_MANUAL.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-361"><span class="mw-cite-backlink"><b><a href="#cite_ref-361">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20200913213609/https://amigan.yatho.com/2716EPROM.pdf">"2716: 16K (2K x 8) UV ERASABLE PROM"</a> <span class="cs1-format">(PDF)</span>. Intel. Archived from <a rel="nofollow" class="external text" href="https://amigan.yatho.com/2716EPROM.pdf">the original</a> <span class="cs1-format">(PDF)</span> on September 13, 2020<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=2716%3A+16K+%282K+x+8%29+UV+ERASABLE+PROM&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Famigan.yatho.com%2F2716EPROM.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-362"><span class="mw-cite-backlink"><b><a href="#cite_ref-362">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://bitsavers.trailing-edge.com/components/nec/_dataBooks/1982_NEC_Microcomputer_Catalog.pdf">"1982 CATALOG"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/NEC_Electronics" class="mw-redirect" title="NEC Electronics">NEC Electronics</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=1982+CATALOG&amp;rft.pub=NEC+Electronics&amp;rft_id=http%3A%2F%2Fbitsavers.trailing-edge.com%2Fcomponents%2Fnec%2F_dataBooks%2F1982_NEC_Microcomputer_Catalog.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-363"><span class="mw-cite-backlink"><b><a href="#cite_ref-363">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation book cs1"><a rel="nofollow" class="external text" href="http://bitsavers.trailing-edge.com/components/intel/_dataBooks/1978_Intel_Component_Data_Catalog.pdf"><i>Component Data Catalog</i></a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. 1978. pp.&#160;<span class="nowrap">1–</span>3<span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Component+Data+Catalog&amp;rft.pages=1-3&amp;rft.pub=Intel&amp;rft.date=1978&amp;rft_id=http%3A%2F%2Fbitsavers.trailing-edge.com%2Fcomponents%2Fintel%2F_dataBooks%2F1978_Intel_Component_Data_Catalog.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-364"><span class="mw-cite-backlink"><b><a href="#cite_ref-364">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://datasheet.octopart.com/D27256-2-Intel-datasheet-17852618.pdf">"27256 Datasheet"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">July 2,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=27256+Datasheet&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fdatasheet.octopart.com%2FD27256-2-Intel-datasheet-17852618.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-365"><span class="mw-cite-backlink"><b><a href="#cite_ref-365">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.fujitsu.com/jp/group/fsl/en/business/semiconductor/history/">"History of Fujitsu's Semiconductor Business"</a>. <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a><span class="reference-accessdate">. Retrieved <span class="nowrap">July 2,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=History+of+Fujitsu%27s+Semiconductor+Business&amp;rft.pub=Fujitsu&amp;rft_id=https%3A%2F%2Fwww.fujitsu.com%2Fjp%2Fgroup%2Ffsl%2Fen%2Fbusiness%2Fsemiconductor%2Fhistory%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-366"><span class="mw-cite-backlink"><b><a href="#cite_ref-366">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.datasheet.live/index.php?title=Special:PdfViewer&amp;url=https%3A%2F%2Fpdf.datasheet.live%2Fe6dbd5cf%2Fintel.com%2FD27512-30.pdf">"D27512-30 Datasheet"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">July 2,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=D27512-30+Datasheet&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.datasheet.live%2Findex.php%3Ftitle%3DSpecial%3APdfViewer%26url%3Dhttps%253A%252F%252Fpdf.datasheet.live%252Fe6dbd5cf%252Fintel.com%252FD27512-30.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-367"><span class="mw-cite-backlink"><b><a href="#cite_ref-367">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20161104051054/http://www.nytimes.com/1994/04/20/news/20iht-zuse.html">"A Computer Pioneer Rediscovered, 50 Years On"</a>. <i>The New York Times</i>. April 20, 1994. Archived from <a rel="nofollow" class="external text" href="https://www.nytimes.com/1994/04/20/news/20iht-zuse.html">the original</a> on November 4, 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+New+York+Times&amp;rft.atitle=A+Computer+Pioneer+Rediscovered%2C+50+Years+On&amp;rft.date=1994-04-20&amp;rft_id=https%3A%2F%2Fwww.nytimes.com%2F1994%2F04%2F20%2Fnews%2F20iht-zuse.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-368"><span class="mw-cite-backlink"><b><a href="#cite_ref-368">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://history-computer.com/ModernComputer/Relays/Stibitz.html">"History of Computers and Computing, Birth of the modern computer, Relays computer, George Stibitz"</a>. <i>history-computer.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 22,</span> 2019</span>. <q>Initially the 'Complex Number Computer' performed only complex multiplication and division, but later a simple modification enabled it to add and subtract as well. It used about 400-450 binary relays, 6-8 panels, and ten multiposition, multipole relays called "crossbars" for temporary storage of numbers.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=history-computer.com&amp;rft.atitle=History+of+Computers+and+Computing%2C+Birth+of+the+modern+computer%2C+Relays+computer%2C+George+Stibitz&amp;rft_id=https%3A%2F%2Fhistory-computer.com%2FModernComputer%2FRelays%2FStibitz.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-computerhistory-369"><span class="mw-cite-backlink">^ <a href="#cite_ref-computerhistory_369-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-computerhistory_369-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-computerhistory_369-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-computerhistory_369-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-computerhistory_369-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/transistorized-computers-emerge/">"1953: Transistorized Computers Emerge"</a>. <i><a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1953%3A+Transistorized+Computers+Emerge&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Ftransistorized-computers-emerge%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-etl3-370"><span class="mw-cite-backlink">^ <a href="#cite_ref-etl3_370-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-etl3_370-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/dawn/0011.html">"ETL Mark III Transistor-Based Computer"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=ETL+Mark+III+Transistor-Based+Computer&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fdawn%2F0011.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-ipsj-history-371"><span class="mw-cite-backlink">^ <a href="#cite_ref-ipsj-history_371-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ipsj-history_371-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/main/history.html">"Brief History"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=Brief+History&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fmain%2Fhistory.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-372"><span class="mw-cite-backlink"><b><a href="#cite_ref-372">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/aerospace-systems-are-first-the-applications-for-ics-in-computers/">"1962: Aerospace systems are first the applications for ICs in computers | The Silicon Engine | Computer History Museum"</a>. <i>www.computerhistory.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 2,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.computerhistory.org&amp;rft.atitle=1962%3A+Aerospace+systems+are+first+the+applications+for+ICs+in+computers+%7C+The+Silicon+Engine+%7C+Computer+History+Museum&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Faerospace-systems-are-first-the-applications-for-ics-in-computers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-straight_8-373"><span class="mw-cite-backlink">^ <a href="#cite_ref-straight_8_373-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-straight_8_373-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.pdp8.net/straight8/functional_restore.shtml">"PDP-8 (Straight 8) Computer Functional Restoration"</a>. <i>www.pdp8.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 22,</span> 2019</span>. <q>backplanes contain 230 cards, approximately 10,148 diodes, 1409 transistors, 5615 resistors, and 1674 capacitors</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.pdp8.net&amp;rft.atitle=PDP-8+%28Straight+8%29+Computer+Functional+Restoration&amp;rft_id=https%3A%2F%2Fwww.pdp8.net%2Fstraight8%2Ffunctional_restore.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-374"><span class="mw-cite-backlink"><b><a href="#cite_ref-374">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.ibm.com/ibm/history/exhibits/vintage/vintage_4506VV2214.html">"IBM 608 calculator"</a>. <i><a href="/wiki/IBM" title="IBM">IBM</a></i>. January 23, 2003<span class="reference-accessdate">. Retrieved <span class="nowrap">March 8,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IBM&amp;rft.atitle=IBM+608+calculator&amp;rft.date=2003-01-23&amp;rft_id=https%3A%2F%2Fwww.ibm.com%2Fibm%2Fhistory%2Fexhibits%2Fvintage%2Fvintage_4506VV2214.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-375"><span class="mw-cite-backlink"><b><a href="#cite_ref-375">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/dawn/0018.html">"【NEC】 NEAC-2201"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=%E3%80%90NEC%E3%80%91+NEAC-2201&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fdawn%2F0018.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-376"><span class="mw-cite-backlink"><b><a href="#cite_ref-376">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/dawn/0030.html">"【Hitachi and Japanese National Railways】 MARS-1"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=%E3%80%90Hitachi+and+Japanese+National+Railways%E3%80%91+MARS-1&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fdawn%2F0030.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-DPS-377"><span class="mw-cite-backlink"><b><a href="#cite_ref-DPS_377-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://www.computer.org/csdl/proceedings/afips/1958/5053/00/50530165.pdf">The IBM 7070 Data Processing System. Avery et al.</a> (page 167)</span>
</li>
<li id="cite_note-378"><span class="mw-cite-backlink"><b><a href="#cite_ref-378">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/dawn/0066.html">"【Matsushita Electric Industrial】 MADIC-I transistor-based computer"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=%E3%80%90Matsushita+Electric+Industrial%E3%80%91+MADIC-I+transistor-based+computer&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fdawn%2F0066.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-379"><span class="mw-cite-backlink"><b><a href="#cite_ref-379">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/dawn/0025.html">"【NEC】 NEAC-2203"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=%E3%80%90NEC%E3%80%91+NEAC-2203&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fdawn%2F0025.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-380"><span class="mw-cite-backlink"><b><a href="#cite_ref-380">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/dawn/0022.html">"【Toshiba】 TOSBAC-2100"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=%E3%80%90Toshiba%E3%80%91+TOSBAC-2100&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fdawn%2F0022.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-IBM-7090-381"><span class="mw-cite-backlink"><b><a href="#cite_ref-IBM-7090_381-0">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20050121014723/http://www-03.ibm.com/ibm/history/exhibits/mainframe/mainframe_PP7090.html">7090 Data Processing System</a></span>
</li>
<li id="cite_note-382"><span class="mw-cite-backlink"><b><a href="#cite_ref-382">^</a></b></span> <span class="reference-text">
Luigi Logrippo.
<a rel="nofollow" class="external text" href="https://www.site.uottawa.ca/~luigi/papers/elea.htm">"My first two computers: Elea 9003 and Elea 6001: Memories of a 'bare-metal' programmer"</a>.</span>
</li>
<li id="cite_note-383"><span class="mw-cite-backlink"><b><a href="#cite_ref-383">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/dawn/0039.html">"【Mitsubishi Electric】 MELCOM 1101"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=%E3%80%90Mitsubishi+Electric%E3%80%91+MELCOM+1101&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fdawn%2F0039.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-384"><span class="mw-cite-backlink"><b><a href="#cite_ref-384">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFErich_Bloch1959" class="citation conference cs1"><a href="/wiki/Erich_Bloch" title="Erich Bloch">Erich Bloch</a> (1959). <a rel="nofollow" class="external text" href="http://www.bitsavers.org/pdf/ibm/7030/Bloch_EngrDesOfStretch_1959.pdf"><i>The Engineering Design of the Stretch Computer</i></a> <span class="cs1-format">(PDF)</span>. Eastern Joint Computer Conference.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=The+Engineering+Design+of+the+Stretch+Computer&amp;rft.date=1959&amp;rft.au=Erich+Bloch&amp;rft_id=http%3A%2F%2Fwww.bitsavers.org%2Fpdf%2Fibm%2F7030%2FBloch_EngrDesOfStretch_1959.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-385"><span class="mw-cite-backlink"><b><a href="#cite_ref-385">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://museum.ipsj.or.jp/en/computer/main/0102.html">"【NEC】NEAC-L2"</a>. <i>IPSJ Computer Museum</i>. <a href="/wiki/Information_Processing_Society_of_Japan" title="Information Processing Society of Japan">Information Processing Society of Japan</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IPSJ+Computer+Museum&amp;rft.atitle=%E3%80%90NEC%E3%80%91NEAC-L2&amp;rft_id=http%3A%2F%2Fmuseum.ipsj.or.jp%2Fen%2Fcomputer%2Fmain%2F0102.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-386"><span class="mw-cite-backlink"><b><a href="#cite_ref-386">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFThornton1970" class="citation book cs1"><a href="/wiki/James_E._Thornton" title="James E. Thornton">Thornton, James</a> (1970). <i>Design of a Computer: the Control Data 6600</i>. p.&#160;20.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Design+of+a+Computer%3A+the+Control+Data+6600&amp;rft.pages=20&amp;rft.date=1970&amp;rft.aulast=Thornton&amp;rft.aufirst=James&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-387"><span class="mw-cite-backlink"><b><a href="#cite_ref-387">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="https://www.ricomputermuseum.org/collections-gallery/equipment/pdp-8s">"Digital Equipment PDP-8/S"</a>.</span>
</li>
<li id="cite_note-388"><span class="mw-cite-backlink"><b><a href="#cite_ref-388">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="https://retrocomputingforum.com/t/the-pdp-8-s-an-exercise-in-cost-reduction/1599">"The PDP-8/S - an exercise in cost reduction"</a></span>
</li>
<li id="cite_note-389"><span class="mw-cite-backlink"><b><a href="#cite_ref-389">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="http://computermuseum.informatik.uni-stuttgart.de/dev_en/pdp8s/index.html">"PDP-8/S"</a></span>
</li>
<li id="cite_note-390"><span class="mw-cite-backlink"><b><a href="#cite_ref-390">^</a></b></span> <span class="reference-text">
<a rel="nofollow" class="external text" href="http://homepage.divms.uiowa.edu/~jones/pdp8/models/#PDP8I">"The Digital Equipment Corporation PDP-8: Models and Options: The PDP-8/I"</a>.</span>
</li>
<li id="cite_note-391"><span class="mw-cite-backlink"><b><a href="#cite_ref-391">^</a></b></span> <span class="reference-text">
James F. O'Loughlin.
<a rel="nofollow" class="external text" href="http://bitsavers.org/magazines/Electronics/Electronics_V41_N19_19680916_PDP8I.pdf">"PDP-8/I: bigger on the inside yet smaller on the outside"</a>.</span>
</li>
<li id="cite_note-392"><span class="mw-cite-backlink"><b><a href="#cite_ref-392">^</a></b></span> <span class="reference-text">Jan M. Rabaey, Digital Integrated Circuits, Fall 2001: <a rel="nofollow" class="external text" href="http://bwrc.eecs.berkeley.edu/Classes/ic541ca/ic541ca%5Ff01/Notes/chapter6.pdf"><i>Course Notes, Chapter 6: Designing Combinatorial Logic Gates in CMOS</i></a>, retrieved October 27, 2012.</span>
</li>
<li id="cite_note-Tinder2000-393"><span class="mw-cite-backlink"><b><a href="#cite_ref-Tinder2000_393-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFRichard_F._Tinder2000" class="citation book cs1">Richard F. Tinder (January 2000). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=C9HlLsKgIi0C"><i>Engineering Digital Design</i></a>. Academic Press. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-12-691295-1" title="Special:BookSources/978-0-12-691295-1"><bdi>978-0-12-691295-1</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Engineering+Digital+Design&amp;rft.pub=Academic+Press&amp;rft.date=2000-01&amp;rft.isbn=978-0-12-691295-1&amp;rft.au=Richard+F.+Tinder&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DC9HlLsKgIi0C&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-ieee_100-394"><span class="mw-cite-backlink">^ <a href="#cite_ref-ieee_100_394-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ieee_100_394-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-ieee_100_394-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-ieee_100_394-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFEngineers2000" class="citation book cs1">Engineers, Institute of Electrical Electronics (2000). <a rel="nofollow" class="external text" href="https://repositorio.unal.edu.co/handle/unal/79391"><i>100-2000</i></a> (7th&#160;ed.). <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FIEEESTD.2000.322230">10.1109/IEEESTD.2000.322230</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7381-2601-2" title="Special:BookSources/978-0-7381-2601-2"><bdi>978-0-7381-2601-2</bdi></a>. IEEE Std 100-2000.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=100-2000&amp;rft.edition=7th&amp;rft.date=2000&amp;rft_id=info%3Adoi%2F10.1109%2FIEEESTD.2000.322230&amp;rft.isbn=978-0-7381-2601-2&amp;rft.aulast=Engineers&amp;rft.aufirst=Institute+of+Electrical+Electronics&amp;rft_id=https%3A%2F%2Frepositorio.unal.edu.co%2Fhandle%2Funal%2F79391&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-kevin-395"><span class="mw-cite-backlink">^ <a href="#cite_ref-kevin_395-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-kevin_395-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-kevin_395-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSmith1983" class="citation journal cs1">Smith, Kevin (August 11, 1983). "Image processor handles 256 pixels simultaneously". <i>Electronics</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Electronics&amp;rft.atitle=Image+processor+handles+256+pixels+simultaneously&amp;rft.date=1983-08-11&amp;rft.aulast=Smith&amp;rft.aufirst=Kevin&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-396"><span class="mw-cite-backlink"><b><a href="#cite_ref-396">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFKanellos2005" class="citation news cs1">Kanellos, Michael (February 9, 2005). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121025113906/https://news.cnet.com/Cell-chip-Hit-or-hype/2010-1006_3-5568046.html">"Cell chip: Hit or hype?"</a>. <i>CNET News</i>. Archived from <a rel="nofollow" class="external text" href="https://news.cnet.com/Cell-chip-Hit-or-hype/2010-1006_3-5568046.html">the original</a> on October 25, 2012.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=CNET+News&amp;rft.atitle=Cell+chip%3A+Hit+or+hype%3F&amp;rft.date=2005-02-09&amp;rft.aulast=Kanellos&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fnews.cnet.com%2FCell-chip-Hit-or-hype%2F2010-1006_3-5568046.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-398"><span class="mw-cite-backlink"><b><a href="#cite_ref-398">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFKennedy2019" class="citation web cs1">Kennedy, Patrick (June 2019). <a rel="nofollow" class="external text" href="https://www.servethehome.com/hands-on-with-a-graphcore-c2-ipu-pcie-card-at-dell-tech-world/">"Hands-on With a Graphcore C2 IPU PCIe Card at Dell Tech World"</a>. <i>servethehome.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 29,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=servethehome.com&amp;rft.atitle=Hands-on+With+a+Graphcore+C2+IPU+PCIe+Card+at+Dell+Tech+World&amp;rft.date=2019-06&amp;rft.aulast=Kennedy&amp;rft.aufirst=Patrick&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Fhands-on-with-a-graphcore-c2-ipu-pcie-card-at-dell-tech-world%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-399"><span class="mw-cite-backlink"><b><a href="#cite_ref-399">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://en.wikichip.org/wiki/graphcore/microarchitectures/colossus">"Colossus&#160;&#8211;&#32; Graphcore"</a>. <i>en.wikichip.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 29,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=en.wikichip.org&amp;rft.atitle=Colossus+%26ndash%3B%26%2332%3B+Graphcore&amp;rft_id=https%3A%2F%2Fen.wikichip.org%2Fwiki%2Fgraphcore%2Fmicroarchitectures%2Fcolossus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-400"><span class="mw-cite-backlink"><b><a href="#cite_ref-400">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFGraphcore" class="citation web cs1">Graphcore. <a rel="nofollow" class="external text" href="https://www.graphcore.ai/products/ipu">"IPU Technology"</a>. <i>www.graphcore.ai</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.graphcore.ai&amp;rft.atitle=IPU+Technology&amp;rft.au=Graphcore&amp;rft_id=https%3A%2F%2Fwww.graphcore.ai%2Fproducts%2Fipu&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-401"><span class="mw-cite-backlink"><b><a href="#cite_ref-401">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.extremetech.com/computing/322070-cerebras-unveils-2nd-gen-wafer-scale-engine-850000-cores-2-6-trillion-transistors">"Cerebras Unveils 2nd Gen Wafer Scale Engine: 850,000 Cores, 2.6 Trillion Transistors - ExtremeTech"</a>. <i>www.extremetech.com</i>. April 21, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">April 22,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.extremetech.com&amp;rft.atitle=Cerebras+Unveils+2nd+Gen+Wafer+Scale+Engine%3A+850%2C000+Cores%2C+2.6+Trillion+Transistors+-+ExtremeTech&amp;rft.date=2021-04-21&amp;rft_id=https%3A%2F%2Fwww.extremetech.com%2Fcomputing%2F322070-cerebras-unveils-2nd-gen-wafer-scale-engine-850000-cores-2-6-trillion-transistors&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-402"><span class="mw-cite-backlink"><b><a href="#cite_ref-402">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.servethehome.com/cerebras-wafer-scale-engine-wse-2-and-cs-2-at-hot-chips-34/">"Cerebras Wafer Scale Engine WSE-2 and CS-2 at Hot Chips 34"</a>. <i>ServeTheHome</i>. August 23, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=Cerebras+Wafer+Scale+Engine+WSE-2+and+CS-2+at+Hot+Chips+34&amp;rft.date=2022-08-23&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Fcerebras-wafer-scale-engine-wse-2-and-cs-2-at-hot-chips-34%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-403"><span class="mw-cite-backlink"><b><a href="#cite_ref-403">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.servethehome.com/nvidia-nvlink4-nvswitch-at-hot-chips-34/">"NVIDIA NVLink4 NVSwitch at Hot Chips 34"</a>. <i>ServeTheHome</i>. August 22, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ServeTheHome&amp;rft.atitle=NVIDIA+NVLink4+NVSwitch+at+Hot+Chips+34&amp;rft.date=2022-08-22&amp;rft_id=https%3A%2F%2Fwww.servethehome.com%2Fnvidia-nvlink4-nvswitch-at-hot-chips-34%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-tmsc5nm-404"><span class="mw-cite-backlink">^ <a href="#cite_ref-tmsc5nm_404-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-tmsc5nm_404-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSchor2019" class="citation web cs1">Schor, David (April 6, 2019). <a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/2207/tsmc-starts-5-nanometer-risk-production/">"TSMC Starts 5-Nanometer Risk Production"</a>. <i>WikiChip Fuse</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 7,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=TSMC+Starts+5-Nanometer+Risk+Production&amp;rft.date=2019-04-06&amp;rft.aulast=Schor&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F2207%2Ftsmc-starts-5-nanometer-risk-production%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-405"><span class="mw-cite-backlink"><b><a href="#cite_ref-405">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/metal-oxide-semiconductor-mos-transistor-demonstrated/">"1960: Metal Oxide Semiconductor (MOS) Transistor Demonstrated"</a>. <i><a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 17,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1960%3A+Metal+Oxide+Semiconductor+%28MOS%29+Transistor+Demonstrated&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Fmetal-oxide-semiconductor-mos-transistor-demonstrated%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Lojek-406"><span class="mw-cite-backlink"><b><a href="#cite_ref-Lojek_406-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLojek2007" class="citation book cs1">Lojek, Bo (2007). <i>History of Semiconductor Engineering</i>. <a href="/wiki/Springer_Science_%26_Business_Media" class="mw-redirect" title="Springer Science &amp; Business Media">Springer Science &amp; Business Media</a>. pp.&#160;<span class="nowrap">321–</span>3. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783540342588" title="Special:BookSources/9783540342588"><bdi>9783540342588</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=History+of+Semiconductor+Engineering&amp;rft.pages=321-3&amp;rft.pub=Springer+Science+%26+Business+Media&amp;rft.date=2007&amp;rft.isbn=9783540342588&amp;rft.aulast=Lojek&amp;rft.aufirst=Bo&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-computerhistory1963-407"><span class="mw-cite-backlink"><b><a href="#cite_ref-computerhistory1963_407-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/complementary-mos-circuit-configuration-is-invented/">"1963: Complementary MOS Circuit Configuration is Invented"</a>. <i><a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1963%3A+Complementary+MOS+Circuit+Configuration+is+Invented&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Fcomplementary-mos-circuit-configuration-is-invented%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-408"><span class="mw-cite-backlink"><b><a href="#cite_ref-408">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/first-commercial-mos-ic-introduced/">"1964: First Commercial MOS IC Introduced"</a>. <i><a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 17,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1964%3A+First+Commercial+MOS+IC+Introduced&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Ffirst-commercial-mos-ic-introduced%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Lojek330-409"><span class="mw-cite-backlink">^ <a href="#cite_ref-Lojek330_409-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Lojek330_409-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLojek2007" class="citation book cs1">Lojek, Bo (2007). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=2cu1Oh_COv8C&amp;pg=PA330"><i>History of Semiconductor Engineering</i></a>. <a href="/wiki/Springer_Science_%26_Business_Media" class="mw-redirect" title="Springer Science &amp; Business Media">Springer Science &amp; Business Media</a>. p.&#160;330. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9783540342588" title="Special:BookSources/9783540342588"><bdi>9783540342588</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=History+of+Semiconductor+Engineering&amp;rft.pages=330&amp;rft.pub=Springer+Science+%26+Business+Media&amp;rft.date=2007&amp;rft.isbn=9783540342588&amp;rft.aulast=Lojek&amp;rft.aufirst=Bo&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D2cu1Oh_COv8C%26pg%3DPA330&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-410"><span class="mw-cite-backlink"><b><a href="#cite_ref-410">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFLambrechtsSinhaAbdallahPrinsloo2018" class="citation book cs1">Lambrechts, Wynand; Sinha, Saurabh; Abdallah, Jassem Ahmed; Prinsloo, Jaco (2018). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=5m5uDwAAQBAJ&amp;pg=PT59"><i>Extending Moore's Law through Advanced Semiconductor Design and Processing Techniques</i></a>. <a href="/wiki/CRC_Press" title="CRC Press">CRC Press</a>. p.&#160;59. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9781351248655" title="Special:BookSources/9781351248655"><bdi>9781351248655</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Extending+Moore%27s+Law+through+Advanced+Semiconductor+Design+and+Processing+Techniques&amp;rft.pages=59&amp;rft.pub=CRC+Press&amp;rft.date=2018&amp;rft.isbn=9781351248655&amp;rft.aulast=Lambrechts&amp;rft.aufirst=Wynand&amp;rft.au=Sinha%2C+Saurabh&amp;rft.au=Abdallah%2C+Jassem+Ahmed&amp;rft.au=Prinsloo%2C+Jaco&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D5m5uDwAAQBAJ%26pg%3DPT59&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-411"><span class="mw-cite-backlink"><b><a href="#cite_ref-411">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFBelzerHolzmanKent1978" class="citation book cs1">Belzer, Jack; Holzman, Albert G.; Kent, Allen (1978). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=iBsUXrgKBKkC&amp;pg=PA402"><i>Encyclopedia of Computer Science and Technology: Volume 10&#160;&#8211;&#32; Linear and Matrix Algebra to Microorganisms: Computer-Assisted Identification</i></a>. <a href="/wiki/CRC_Press" title="CRC Press">CRC Press</a>. p.&#160;402. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780824722609" title="Special:BookSources/9780824722609"><bdi>9780824722609</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Encyclopedia+of+Computer+Science+and+Technology%3A+Volume+10+%26ndash%3B%26%2332%3B+Linear+and+Matrix+Algebra+to+Microorganisms%3A+Computer-Assisted+Identification&amp;rft.pages=402&amp;rft.pub=CRC+Press&amp;rft.date=1978&amp;rft.isbn=9780824722609&amp;rft.aulast=Belzer&amp;rft.aufirst=Jack&amp;rft.au=Holzman%2C+Albert+G.&amp;rft.au=Kent%2C+Allen&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DiBsUXrgKBKkC%26pg%3DPA402&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-412"><span class="mw-cite-backlink"><b><a href="#cite_ref-412">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/pressroom/kits/quickrefyr.htm">"Intel Microprocessor Quick Reference Guide"</a>. <i><a href="/wiki/Intel" title="Intel">Intel</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 27,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+Microprocessor+Quick+Reference+Guide&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fpressroom%2Fkits%2Fquickrefyr.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-413"><span class="mw-cite-backlink"><b><a href="#cite_ref-413">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.shmj.or.jp/english/pdf/ic/exhibi727E.pdf">"1978: Double-well fast CMOS SRAM (Hitachi)"</a> <span class="cs1-format">(PDF)</span>. <i>Semiconductor History Museum of Japan</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 5,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiconductor+History+Museum+of+Japan&amp;rft.atitle=1978%3A+Double-well+fast+CMOS+SRAM+%28Hitachi%29&amp;rft_id=http%3A%2F%2Fwww.shmj.or.jp%2Fenglish%2Fpdf%2Fic%2Fexhibi727E.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-414"><span class="mw-cite-backlink"><b><a href="#cite_ref-414">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tsmc.com/english/dedicatedFoundry/technology/0.18um.htm">"0.18-micron Technology"</a>. <a href="/wiki/TSMC" title="TSMC">TSMC</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=0.18-micron+Technology&amp;rft.pub=TSMC&amp;rft_id=https%3A%2F%2Fwww.tsmc.com%2Fenglish%2FdedicatedFoundry%2Ftechnology%2F0.18um.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-fujitsu-415"><span class="mw-cite-backlink">^ <a href="#cite_ref-fujitsu_415-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-fujitsu_415-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-fujitsu_415-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-fujitsu_415-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.fujitsu.com/downloads/MICRO/fma/pr/PressKit/65nmProcessTechnology.pdf">65nm CMOS Process Technology</a></span>
</li>
<li id="cite_note-416"><span class="mw-cite-backlink"><b><a href="#cite_ref-416">^</a></b></span> <span class="reference-text"><a href="/wiki/Keith_Diefendorff" title="Keith Diefendorff">Diefendorff, Keith</a> (15 November 1999). "Hal Makes Sparcs Fly". <i><a href="/wiki/Microprocessor_Report" title="Microprocessor Report">Microprocessor Report</a></i>, Volume 13, Number 5.</span>
</li>
<li id="cite_note-intel-anandtech-417"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel-anandtech_417-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel-anandtech_417-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress" class="citation web cs1">Cutress, Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13405/intel-10nm-cannon-lake-and-core-i3-8121u-deep-dive-review/3">"Intel's 10nm Cannon Lake and Core i3-8121U Deep Dive Review"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel%27s+10nm+Cannon+Lake+and+Core+i3-8121U+Deep+Dive+Review&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13405%2Fintel-10nm-cannon-lake-and-core-i3-8121u-deep-dive-review%2F3&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-samsung2004-418"><span class="mw-cite-backlink"><b><a href="#cite_ref-samsung2004_418-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.samsung.com/semiconductor/insights/news-events/samsung-shows-industrys-first-2-gigabit-ddr2-sdram/">"Samsung Shows Industry's First 2-Gigabit DDR2 SDRAM"</a>. <i><a href="/wiki/Samsung_Semiconductor" class="mw-redirect" title="Samsung Semiconductor">Samsung Semiconductor</a></i>. <a href="/wiki/Samsung" title="Samsung">Samsung</a>. September 20, 2004<span class="reference-accessdate">. Retrieved <span class="nowrap">June 25,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Samsung+Semiconductor&amp;rft.atitle=Samsung+Shows+Industry%27s+First+2-Gigabit+DDR2+SDRAM&amp;rft.date=2004-09-20&amp;rft_id=https%3A%2F%2Fwww.samsung.com%2Fsemiconductor%2Finsights%2Fnews-events%2Fsamsung-shows-industrys-first-2-gigabit-ddr2-sdram%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-419"><span class="mw-cite-backlink"><b><a href="#cite_ref-419">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFWilliams2004" class="citation news cs1">Williams, Martyn (July 12, 2004). <a rel="nofollow" class="external text" href="https://www.infoworld.com/article/2667082/fujitsu--toshiba-begin-65nm-chip-trial-production.html">"Fujitsu, Toshiba begin 65nm chip trial production"</a>. <i><a href="/wiki/InfoWorld" title="InfoWorld">InfoWorld</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 26,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=InfoWorld&amp;rft.atitle=Fujitsu%2C+Toshiba+begin+65nm+chip+trial+production&amp;rft.date=2004-07-12&amp;rft.aulast=Williams&amp;rft.aufirst=Martyn&amp;rft_id=https%3A%2F%2Fwww.infoworld.com%2Farticle%2F2667082%2Ffujitsu--toshiba-begin-65nm-chip-trial-production.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-420"><span class="mw-cite-backlink"><b><a href="#cite_ref-420">^</a></b></span> <span class="reference-text">Elpida's presentation at Via Technology Forum 2005 and Elpida 2005 Annual Report</span>
</li>
<li id="cite_note-421"><span class="mw-cite-backlink"><b><a href="#cite_ref-421">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110927115254/http://www.fujitsu.com/us/news/pr/fma_20050920-1.html">"Fujitsu Introduces World-class 65-Nanometer Process Technology for Advanced Server, Mobile Applications"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.fujitsu.com/us/news/pr/fma_20050920-1.html">the original</a> on September 27, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Fujitsu+Introduces+World-class+65-Nanometer+Process+Technology+for+Advanced+Server%2C+Mobile+Applications&amp;rft_id=http%3A%2F%2Fwww.fujitsu.com%2Fus%2Fnews%2Fpr%2Ffma_20050920-1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-intel-ieee-422"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel-ieee_422-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel-ieee_422-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intel-ieee_422-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-intel-ieee_422-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://spectrum.ieee.org/intel-now-packs-100-million-transistors-in-each-square-millimeter">"Intel Now Packs 100 Million Transistors in Each Square Millimeter"</a>. <i>IEEE Spectrum: Technology, Engineering, and Science News</i>. March 30, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">November 14,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IEEE+Spectrum%3A+Technology%2C+Engineering%2C+and+Science+News&amp;rft.atitle=Intel+Now+Packs+100+Million+Transistors+in+Each+Square+Millimeter&amp;rft.date=2017-03-30&amp;rft_id=https%3A%2F%2Fspectrum.ieee.org%2Fintel-now-packs-100-million-transistors-in-each-square-millimeter&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-423"><span class="mw-cite-backlink"><b><a href="#cite_ref-423">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tsmc.com/english/dedicatedFoundry/technology/40nm.htm">"40nm Technology"</a>. <a href="/wiki/TSMC" title="TSMC">TSMC</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=40nm+Technology&amp;rft.pub=TSMC&amp;rft_id=https%3A%2F%2Fwww.tsmc.com%2Fenglish%2FdedicatedFoundry%2Ftechnology%2F40nm.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-toshiba2009-424"><span class="mw-cite-backlink"><b><a href="#cite_ref-toshiba2009_424-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://www.toshiba.co.jp/about/press/2009_02/pr1102.htm">"Toshiba Makes Major Advances in NAND Flash Memory with 3-bit-per-cell 32nm generation and with 4-bit-per-cell 43nm technology"</a>. <i><a href="/wiki/Toshiba" title="Toshiba">Toshiba</a></i>. February 11, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Toshiba&amp;rft.atitle=Toshiba+Makes+Major+Advances+in+NAND+Flash+Memory+with+3-bit-per-cell+32nm+generation+and+with+4-bit-per-cell+43nm+technology&amp;rft.date=2009-02-11&amp;rft_id=http%3A%2F%2Fwww.toshiba.co.jp%2Fabout%2Fpress%2F2009_02%2Fpr1102.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-hynix2010s-425"><span class="mw-cite-backlink">^ <a href="#cite_ref-hynix2010s_425-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hynix2010s_425-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20210429202547/https://www.skhynix.com/eng/about/history2010.jsp">"History: 2010s"</a>. <i><a href="/wiki/SK_Hynix" title="SK Hynix">SK Hynix</a></i>. Archived from <a rel="nofollow" class="external text" href="https://www.skhynix.com/eng/about/history2010.jsp">the original</a> on April 29, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">July 8,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SK+Hynix&amp;rft.atitle=History%3A+2010s&amp;rft_id=https%3A%2F%2Fwww.skhynix.com%2Feng%2Fabout%2Fhistory2010.jsp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-426"><span class="mw-cite-backlink"><b><a href="#cite_ref-426">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShimpi2012" class="citation news cs1">Shimpi, Anand Lal (June 8, 2012). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/5960/sandforce-demos-19nm-toshiba-20nm-imft-nand-flash">"SandForce Demos 19nm Toshiba &amp; 20nm IMFT NAND Flash"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=AnandTech&amp;rft.atitle=SandForce+Demos+19nm+Toshiba+%26+20nm+IMFT+NAND+Flash&amp;rft.date=2012-06-08&amp;rft.aulast=Shimpi&amp;rft.aufirst=Anand+Lal&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F5960%2Fsandforce-demos-19nm-toshiba-20nm-imft-nand-flash&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-tsmc-6nm-427"><span class="mw-cite-backlink">^ <a href="#cite_ref-tsmc-6nm_427-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-tsmc-6nm_427-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSchor2019" class="citation web cs1">Schor, David (April 16, 2019). <a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/2261/tsmc-announces-6-nanometer-process/">"TSMC Announces 6-Nanometer Process"</a>. <i>WikiChip Fuse</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 31,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=TSMC+Announces+6-Nanometer+Process&amp;rft.date=2019-04-16&amp;rft.aulast=Schor&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F2261%2Ftsmc-announces-6-nanometer-process%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-428"><span class="mw-cite-backlink"><b><a href="#cite_ref-428">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tsmc.com/english/dedicatedFoundry/technology/16nm.htm">"16/12nm Technology"</a>. <a href="/wiki/TSMC" title="TSMC">TSMC</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=16%2F12nm+Technology&amp;rft.pub=TSMC&amp;rft_id=https%3A%2F%2Fwww.tsmc.com%2Fenglish%2FdedicatedFoundry%2Ftechnology%2F16nm.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-8lpp-429"><span class="mw-cite-backlink">^ <a href="#cite_ref-8lpp_429-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-8lpp_429-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-8lpp_429-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/1443/vlsi-2018-samsungs-8nm-8lpp-a-10nm-extension/">"VLSI 2018: Samsung's 8nm 8LPP, a 10nm extension"</a>. <i>WikiChip Fuse</i>. July 1, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">May 31,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=VLSI+2018%3A+Samsung%27s+8nm+8LPP%2C+a+10nm+extension&amp;rft.date=2018-07-01&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F1443%2Fvlsi-2018-samsungs-8nm-8lpp-a-10nm-extension%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-tomshardware-430"><span class="mw-cite-backlink"><b><a href="#cite_ref-tomshardware_430-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20190621175628/https://www.tomshardware.co.uk/NAND-128Gb-Mass-Production-3-bit-MLC,news-43458.html">"Samsung Mass Producing 128Gb 3-bit MLC NAND Flash"</a>. <i><a href="/wiki/Tom%27s_Hardware" title="Tom&#39;s Hardware">Tom's Hardware</a></i>. April 11, 2013. Archived from <a rel="nofollow" class="external text" href="https://www.tomshardware.co.uk/NAND-128Gb-Mass-Production-3-bit-MLC,news-43458.html">the original</a> on June 21, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Samsung+Mass+Producing+128Gb+3-bit+MLC+NAND+Flash&amp;rft.date=2013-04-11&amp;rft_id=https%3A%2F%2Fwww.tomshardware.co.uk%2FNAND-128Gb-Mass-Production-3-bit-MLC%2Cnews-43458.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-431"><span class="mw-cite-backlink"><b><a href="#cite_ref-431">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tsmc.com/english/dedicatedFoundry/technology/10nm.htm">"10nm Technology"</a>. <a href="/wiki/TSMC" title="TSMC">TSMC</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=10nm+Technology&amp;rft.pub=TSMC&amp;rft_id=https%3A%2F%2Fwww.tsmc.com%2Fenglish%2FdedicatedFoundry%2Ftechnology%2F10nm.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-sw_jones2020-432"><span class="mw-cite-backlink">^ <a href="#cite_ref-sw_jones2020_432-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-sw_jones2020_432-8"><sup><i><b>i</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://semiwiki.com/semiconductor-manufacturers/intel/285192-can-tsmc-maintain-their-process-technology-lead/">"Can TSMC maintain their process technology lead"</a>. <i>SemiWiki</i>. April 29, 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SemiWiki&amp;rft.atitle=Can+TSMC+maintain+their+process+technology+lead&amp;rft.date=2020-04-29&amp;rft_id=https%3A%2F%2Fsemiwiki.com%2Fsemiconductor-manufacturers%2Fintel%2F285192-can-tsmc-maintain-their-process-technology-lead%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Jones-433"><span class="mw-cite-backlink">^ <a href="#cite_ref-Jones_433-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Jones_433-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFJones2019" class="citation web cs1">Jones, Scotten (May 3, 2019). <a rel="nofollow" class="external text" href="https://semiwiki.com/semiconductor-manufacturers/samsung-foundry/8157-tsmc-and-samsung-5nm-comparison/">"TSMC and Samsung 5nm Comparison"</a>. <i>Semiwiki</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiwiki&amp;rft.atitle=TSMC+and+Samsung+5nm+Comparison&amp;rft.date=2019-05-03&amp;rft.aulast=Jones&amp;rft.aufirst=Scotten&amp;rft_id=https%3A%2F%2Fsemiwiki.com%2Fsemiconductor-manufacturers%2Fsamsung-foundry%2F8157-tsmc-and-samsung-5nm-comparison%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-Nenni-434"><span class="mw-cite-backlink">^ <a href="#cite_ref-Nenni_434-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Nenni_434-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Nenni_434-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFNenni2019" class="citation web cs1">Nenni, Daniel (January 2, 2019). <a rel="nofollow" class="external text" href="https://semiwiki.com/semiconductor-manufacturers/samsung-foundry/7926-samsung-vs-tsmc-7nm-update/">"Samsung vs TSMC 7nm Update"</a>. <i>Semiwiki</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 6,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Semiwiki&amp;rft.atitle=Samsung+vs+TSMC+7nm+Update&amp;rft.date=2019-01-02&amp;rft.aulast=Nenni&amp;rft.aufirst=Daniel&amp;rft_id=https%3A%2F%2Fsemiwiki.com%2Fsemiconductor-manufacturers%2Fsamsung-foundry%2F7926-samsung-vs-tsmc-7nm-update%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-435"><span class="mw-cite-backlink"><b><a href="#cite_ref-435">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tsmc.com/english/dedicatedFoundry/technology/7nm.htm">"7nm Technology"</a>. <a href="/wiki/TSMC" title="TSMC">TSMC</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 30,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=7nm+Technology&amp;rft.pub=TSMC&amp;rft_id=https%3A%2F%2Fwww.tsmc.com%2Fenglish%2FdedicatedFoundry%2Ftechnology%2F7nm.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-436"><span class="mw-cite-backlink"><b><a href="#cite_ref-436">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSchor2018" class="citation web cs1">Schor, David (June 15, 2018). <a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/1371/a-look-at-intels-10nm-std-cell-as-techinsights-reports-on-the-i3-8121u-finds-ruthenium/">"A Look at Intel's 10nm Std Cell as TechInsights Reports on the i3-8121U, finds Ruthenium"</a>. <i>WikiChip Fuse</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 31,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip+Fuse&amp;rft.atitle=A+Look+at+Intel%27s+10nm+Std+Cell+as+TechInsights+Reports+on+the+i3-8121U%2C+finds+Ruthenium&amp;rft.date=2018-06-15&amp;rft.aulast=Schor&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F1371%2Fa-look-at-intels-10nm-std-cell-as-techinsights-reports-on-the-i3-8121u-finds-ruthenium%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-sw_samsung2019-437"><span class="mw-cite-backlink">^ <a href="#cite_ref-sw_samsung2019_437-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-sw_samsung2019_437-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://semiwiki.com/semiconductor-manufacturers/samsung-foundry/259664-samsung-foundry-update-2019/">"Samsung Foundry update 2019"</a>. <i>SemiWiki</i>. August 6, 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SemiWiki&amp;rft.atitle=Samsung+Foundry+update+2019&amp;rft.date=2019-08-06&amp;rft_id=https%3A%2F%2Fsemiwiki.com%2Fsemiconductor-manufacturers%2Fsamsung-foundry%2F259664-samsung-foundry-update-2019%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-438"><span class="mw-cite-backlink"><b><a href="#cite_ref-438">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFJones" class="citation cs2">Jones, Scotten, <a rel="nofollow" class="external text" href="https://semiwiki.com/semiconductor/intel/7544-7nm-5nm-and-3nm-logic-current-and-projected-processes/"><i>7nm, 5nm and 3nm Logic, current and projected processes</i></a></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=7nm%2C+5nm+and+3nm+Logic%2C+current+and+projected+processes&amp;rft.aulast=Jones&amp;rft.aufirst=Scotten&amp;rft_id=https%3A%2F%2Fsemiwiki.com%2Fsemiconductor%2Fintel%2F7544-7nm-5nm-and-3nm-logic-current-and-projected-processes%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-439"><span class="mw-cite-backlink"><b><a href="#cite_ref-439">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFShilov" class="citation web cs1">Shilov, Anton. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14231/samsung-completes-development-of-5-nm-euv-process-technology">"Samsung Completes Development of 5nm EUV Process Technology"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 31,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Completes+Development+of+5nm+EUV+Process+Technology&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14231%2Fsamsung-completes-development-of-5-nm-euv-process-technology&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-samsung-440"><span class="mw-cite-backlink">^ <a href="#cite_ref-samsung_440-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-samsung_440-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-samsung_440-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-samsung_440-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://news.samsung.com/global/samsung-foundry-innovations-power-the-future-of-big-data-ai-ml-and-smart-connected-devices">"Samsung Foundry Innovations Power the Future of Big Data, AI/ML and Smart, Connected Devices"</a>. October 7, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Samsung+Foundry+Innovations+Power+the+Future+of+Big+Data%2C+AI%2FML+and+Smart%2C+Connected+Devices&amp;rft.date=2021-10-07&amp;rft_id=https%3A%2F%2Fnews.samsung.com%2Fglobal%2Fsamsung-foundry-innovations-power-the-future-of-big-data-ai-ml-and-smart-connected-devices&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-441"><span class="mw-cite-backlink"><b><a href="#cite_ref-441">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.sammobile.com/news/qualcomm-snapdragon-8-gen-1-made-using-samsung-4nm-process/">"Qualcomm confirms Snapdragon 8 Gen 1 is made using Samsung's 4nm process"</a>. December 2, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Qualcomm+confirms+Snapdragon+8+Gen+1+is+made+using+Samsung%27s+4nm+process&amp;rft.date=2021-12-02&amp;rft_id=https%3A%2F%2Fwww.sammobile.com%2Fnews%2Fqualcomm-snapdragon-8-gen-1-made-using-samsung-4nm-process%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-442"><span class="mw-cite-backlink"><b><a href="#cite_ref-442">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFWilde2022" class="citation web cs1">Wilde, Damien (January 14, 2022). <a rel="nofollow" class="external text" href="https://9to5google.com/2022/01/14/heres-every-smartphone-confirmed-to-use-the-qualcomm-snapdragon-8-gen-1-chip/">"List of Snapdragon 8 Gen 1 smartphones available since December 2021"</a>. <i>9to5Google</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=9to5Google&amp;rft.atitle=List+of+Snapdragon+8+Gen+1+smartphones+available+since+December+2021&amp;rft.date=2022-01-14&amp;rft.aulast=Wilde&amp;rft.aufirst=Damien&amp;rft_id=https%3A%2F%2F9to5google.com%2F2022%2F01%2F14%2Fheres-every-smartphone-confirmed-to-use-the-qualcomm-snapdragon-8-gen-1-chip%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-n4p_wikichip-443"><span class="mw-cite-backlink">^ <a href="#cite_ref-n4p_wikichip_443-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-n4p_wikichip_443-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/6439/tsmc-extends-its-5nm-family-with-a-new-enhanced-performance-n4p-node/">"TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node"</a>. <i>WikiChip</i>. October 26, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WikiChip&amp;rft.atitle=TSMC+Extends+Its+5nm+Family+With+A+New+Enhanced-Performance+N4P+Node&amp;rft.date=2021-10-26&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F6439%2Ftsmc-extends-its-5nm-family-with-a-new-enhanced-performance-n4p-node%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-444"><span class="mw-cite-backlink"><b><a href="#cite_ref-444">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://corp.mediatek.com/news-events/press-releases/mediatek-officially-launches-dimensity-9000-flagship-chip-and-announces-adoption-by-global-device-makers">"MediaTek Launches Dimensity 9000 built on TSMC N4 process"</a>. December 16, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=MediaTek+Launches+Dimensity+9000+built+on+TSMC+N4+process&amp;rft.date=2021-12-16&amp;rft_id=https%3A%2F%2Fcorp.mediatek.com%2Fnews-events%2Fpress-releases%2Fmediatek-officially-launches-dimensity-9000-flagship-chip-and-announces-adoption-by-global-device-makers&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-445"><span class="mw-cite-backlink"><b><a href="#cite_ref-445">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://pr.tsmc.com/english/news/2874">"TSMC Expands Advanced Technology Leadership with N4P Process (press release)"</a>. <i>TSMC</i>. October 26, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TSMC&amp;rft.atitle=TSMC+Expands+Advanced+Technology+Leadership+with+N4P+Process+%28press+release%29&amp;rft.date=2021-10-26&amp;rft_id=https%3A%2F%2Fpr.tsmc.com%2Fenglish%2Fnews%2F2874&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-446"><span class="mw-cite-backlink"><b><a href="#cite_ref-446">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFArmasu2019" class="citation cs2">Armasu, Lucian (January 11, 2019), <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/samsung-3nm-gaafet-production-2021,38426.html">"Samsung Plans Mass Production of 3nm GAAFET Chips in 2021"</a>, <i>www.tomshardware.com</i></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=www.tomshardware.com&amp;rft.atitle=Samsung+Plans+Mass+Production+of+3nm+GAAFET+Chips+in+2021&amp;rft.date=2019-01-11&amp;rft.aulast=Armasu&amp;rft.aufirst=Lucian&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fsamsung-3nm-gaafet-production-2021%2C38426.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-447"><span class="mw-cite-backlink"><b><a href="#cite_ref-447">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/print/17474/samsung-starts-3nm-production-the-gaafet-era-begins">"Samsung Starts 3nm Production: The Gate-All-Around (GAAFET) Era Begins"</a>. <i>AnandTech</i>. June 30, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Samsung+Starts+3nm+Production%3A+The+Gate-All-Around+%28GAAFET%29+Era+Begins&amp;rft.date=2022-06-30&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fprint%2F17474%2Fsamsung-starts-3nm-production-the-gaafet-era-begins&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-448"><span class="mw-cite-backlink"><b><a href="#cite_ref-448">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1330971">"TSMC Plans New Fab for 3nm"</a>. <i><a href="/wiki/EE_Times" title="EE Times">EE Times</a></i>. December 12, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">September 26,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=TSMC+Plans+New+Fab+for+3nm&amp;rft.date=2016-12-12&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1330971&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-tsmc_rm_2021-449"><span class="mw-cite-backlink">^ <a href="#cite_ref-tsmc_rm_2021_449-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-tsmc_rm_2021_449-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-tsmc_rm_2021_449-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/17013/tsmc-update-3nm-in-q1-2023-3nm-enhanced-in-2024-2nm-in-2025">"TSMC Roadmap Update: 3nm in Q1 2023, 3nm Enhanced in 2024, 2nm in 2025"</a>. <i>www.anandtech.com</i>. October 18, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=TSMC+Roadmap+Update%3A+3nm+in+Q1+2023%2C+3nm+Enhanced+in+2024%2C+2nm+in+2025&amp;rft.date=2021-10-18&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F17013%2Ftsmc-update-3nm-in-q1-2023-3nm-enhanced-in-2024-2nm-in-2025&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-n4x_pr-450"><span class="mw-cite-backlink"><b><a href="#cite_ref-n4x_pr_450-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://pr.tsmc.com/english/news/2895">"TSMC Introduces N4X Process (press release)"</a>. <i>TSMC</i>. December 16, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TSMC&amp;rft.atitle=TSMC+Introduces+N4X+Process+%28press+release%29&amp;rft.date=2021-12-16&amp;rft_id=https%3A%2F%2Fpr.tsmc.com%2Fenglish%2Fnews%2F2895&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-n4x_blog-451"><span class="mw-cite-backlink"><b><a href="#cite_ref-n4x_blog_451-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.tsmc.com/english/news-events/blog-article-20211216">"The Future Is Now (blog post)"</a>. <i>TSMC</i>. December 16, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=TSMC&amp;rft.atitle=The+Future+Is+Now+%28blog+post%29&amp;rft.date=2021-12-16&amp;rft_id=https%3A%2F%2Fwww.tsmc.com%2Fenglish%2Fnews-events%2Fblog-article-20211216&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-n4x_at-452"><span class="mw-cite-backlink"><b><a href="#cite_ref-n4x_at_452-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/print/17123/tsmc-unveils-n4x-node-high-voltages-for-high-clocks">"TSMC Unveils N4X Node"</a>. <i>AnandTech</i>. December 17, 2021.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=TSMC+Unveils+N4X+Node&amp;rft.date=2021-12-17&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fprint%2F17123%2Ftsmc-unveils-n4x-node-high-voltages-for-high-clocks&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-tsmc_rm_2022-453"><span class="mw-cite-backlink">^ <a href="#cite_ref-tsmc_rm_2022_453-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-tsmc_rm_2022_453-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/print/17356/tsmc-roadmap-update-n3e-in-2024-n2-in-2026-major-changes-incoming">"TSMC roadmap update"</a>. <i>AnandTech</i>. April 22, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=TSMC+roadmap+update&amp;rft.date=2022-04-22&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fprint%2F17356%2Ftsmc-roadmap-update-n3e-in-2024-n2-in-2026-major-changes-incoming&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-454"><span class="mw-cite-backlink"><b><a href="#cite_ref-454">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFSmith2022" class="citation web cs1">Smith, Ryan (June 13, 2022). <a rel="nofollow" class="external text" href="https://www.anandtech.com/print/17448/intel-4-process-node-in-detail-2x-density-scaling-20-improved-performance">"Intel 4 Process Node In Detail: 2x Density Scaling, 20% Improved Performance"</a>. <i>AnandTech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+4+Process+Node+In+Detail%3A+2x+Density+Scaling%2C+20%25+Improved+Performance&amp;rft.date=2022-06-13&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fprint%2F17448%2Fintel-4-process-node-in-detail-2x-density-scaling-20-improved-performance&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-455"><span class="mw-cite-backlink"><b><a href="#cite_ref-455">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFAlcorn2021" class="citation news cs1">Alcorn, Paul (March 24, 2021). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/news/intel-fixes-7nm-meteor-lake-and-granite-rapids-coming-in-2023">"Intel Fixes 7nm, Meteor Lake and Granite Rapids Coming in 2023"</a>. <i>Tom's Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">June 1,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel+Fixes+7nm%2C+Meteor+Lake+and+Granite+Rapids+Coming+in+2023&amp;rft.date=2021-03-24&amp;rft.aulast=Alcorn&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Fnews%2Fintel-fixes-7nm-meteor-lake-and-granite-rapids-coming-in-2023&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-intelrm-456"><span class="mw-cite-backlink">^ <a href="#cite_ref-intelrm_456-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intelrm_456-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intelrm_456-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-intelrm_456-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress" class="citation web cs1">Cutress, Dr Ian. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/16823/intel-accelerated-offensive-process-roadmap-updates-to-10nm-7nm-4nm-3nm-20a-18a-packaging-foundry-emib-foveros">"Intel's Process Roadmap to 2025: with 4nm, 3nm, 20A and 18A?!"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">July 27,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Intel%27s+Process+Roadmap+to+2025%3A+with+4nm%2C+3nm%2C+20A+and+18A%3F%21&amp;rft.aulast=Cutress&amp;rft.aufirst=Dr+Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F16823%2Fintel-accelerated-offensive-process-roadmap-updates-to-10nm-7nm-4nm-3nm-20a-18a-packaging-foundry-emib-foveros&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-intelrm2-457"><span class="mw-cite-backlink">^ <a href="#cite_ref-intelrm2_457-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intelrm2_457-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intelrm2_457-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite id="CITEREFCutress2022" class="citation web cs1">Cutress, Dr Ian (February 17, 2022). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/17259/intel-discloses-multigeneration-xeon-scalable-roadmap-new-ecore-only-xeons-in-2024">"Intel Discloses Multi-Generation Xeon Scalable Roadmap: New E-Core Only Xeons in 2024"</a>. <i>www.anandtech.com</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Intel+Discloses+Multi-Generation+Xeon+Scalable+Roadmap%3A+New+E-Core+Only+Xeons+in+2024&amp;rft.date=2022-02-17&amp;rft.aulast=Cutress&amp;rft.aufirst=Dr+Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F17259%2Fintel-discloses-multigeneration-xeon-scalable-roadmap-new-ecore-only-xeons-in-2024&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-458"><span class="mw-cite-backlink"><b><a href="#cite_ref-458">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1238218222" /><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://news.samsung.com/global/samsung-electronics-unveils-plans-for-1-4nm-process-technology-and-investment-for-production-capacity-at-samsung-foundry-forum-2022">"Samsung Electronics Unveils Plans for 1.4nm Process Technology and Investment for Production Capacity at Samsung Foundry Forum 2022"</a>. <i>Samsung Global Newsroom</i>. October 4, 2022.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Samsung+Global+Newsroom&amp;rft.atitle=Samsung+Electronics+Unveils+Plans+for+1.4nm+Process+Technology+and+Investment+for+Production+Capacity+at+Samsung+Foundry+Forum+2022&amp;rft.date=2022-10-04&amp;rft_id=https%3A%2F%2Fnews.samsung.com%2Fglobal%2Fsamsung-electronics-unveils-plans-for-1-4nm-process-technology-and-investment-for-production-capacity-at-samsung-foundry-forum-2022&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ATransistor+count" class="Z3988"></span></span>
</li>
<li id="cite_note-459"><span class="mw-cite-backlink"><b><a href="#cite_ref-459">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://journals.aps.org/pra/abstract/10.1103/PhysRevA.90.022305">Gate-count estimates for performing quantum chemistry on small quantum computers</a></span>
</li>
<li id="cite_note-460"><span class="mw-cite-backlink"><b><a href="#cite_ref-460">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://csrc.nist.gov/CSRC/media/Events/lightweight-cryptography-workshop-2019/documents/papers/does-gate-count-matter-lwc2019.pdf">Does gate count matter? Hardware efficiency of logic-minimization techniques for cryptographic primitives</a></span>
</li>
<li id="cite_note-461"><span class="mw-cite-backlink"><b><a href="#cite_ref-461">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/abstract/document/5537061">Quantum Algorithm for Spectral Measurement with a Lower Gate Count</a></span>
</li>
<li id="cite_note-462"><span class="mw-cite-backlink"><b><a href="#cite_ref-462">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/abstract/document/10391119">Quantum Gate Count Analysis</a></span>
</li>
</ol></div>
<div class="mw-heading mw-heading2"><h2 id="External_links">External links</h2><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Transistor_count&amp;action=edit&amp;section=17" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></div>
<ul><li><a rel="nofollow" class="external text" href="https://www.intel.com/pressroom/kits/events/moores_law_40th/">Transistor counts of Intel processors</a></li>
<li><a rel="nofollow" class="external text" href="https://www.xilinx.com/company/press/kits/asmbl/asmbl_arch_pres.pdf">Evolution of FPGA Architecture</a></li></ul>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374" /><style data-mw-deduplicate="TemplateStyles:r1236075235">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}body.skin--responsive .mw-parser-output .navbox-image img{max-width:none!important}@media print{body.ns-0 .mw-parser-output .navbox{display:none!important}}</style></div><div role="navigation" class="navbox" aria-labelledby="Processor_technologies439" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374" /><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239400231" /><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Processor_technologies" title="Special:EditPage/Template:Processor technologies"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="Processor_technologies439" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Abstract_machine" title="Abstract machine">Abstract machine</a></li>
<li><a href="/wiki/Stored-program_computer" title="Stored-program computer">Stored-program computer</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite-state_machine_with_datapath" class="mw-redirect" title="Finite-state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Deterministic_finite_automaton" title="Deterministic finite automaton">Deterministic finite automaton</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="/wiki/Cellular_automaton" title="Cellular automaton">Cellular automaton</a></li>
<li><a href="/wiki/Quantum_cellular_automaton" title="Quantum cellular automaton">Quantum cellular automaton</a></li></ul></li>
<li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Alternating_Turing_machine" title="Alternating Turing machine">Alternating Turing machine</a></li>
<li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li>
<li><a href="/wiki/Nondeterministic_Turing_machine" title="Nondeterministic Turing machine">Nondeterministic Turing machine</a></li>
<li><a href="/wiki/Probabilistic_Turing_machine" title="Probabilistic Turing machine">Probabilistic Turing machine</a></li>
<li><a href="/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>
<li><a href="/wiki/Zeno_machine" title="Zeno machine">Zeno machine</a></li></ul></li>
<li><a href="/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture" title="History of general-purpose CPUs">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Uniform_memory_access" title="Uniform memory access">HUMA</a></li>
<li><a href="/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">Load–store</a></li>
<li><a href="/wiki/Register%E2%80%93memory_architecture" title="Register–memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" class="mw-redirect" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">Orthogonal instruction set</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One-instruction_set_computer" title="One-instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction<br />sets</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a></li>
<li><a href="/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="/wiki/PDP-11_architecture" title="PDP-11 architecture">PDP-11</a></li>
<li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li>Power
<ul><li><a href="/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li></ul></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="/wiki/ETRAX_CRIS" title="ETRAX CRIS">ETRAX CRIS</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/Little_man_computer" class="mw-redirect" title="Little man computer">LMC</a></li>
<li>System/3x0
<ul><li><a href="/wiki/IBM_System/360_architecture" title="IBM System/360 architecture">S/360</a></li>
<li><a href="/wiki/IBM_System/370" title="IBM System/370">S/370</a></li>
<li><a href="/wiki/IBM_System/390" title="IBM System/390">S/390</a></li>
<li><a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li></ul></li>
<li>Tilera ISA</li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Adapteva#Products" class="mw-redirect" title="Adapteva">Epiphany architecture</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Scoreboarding" title="Scoreboarding">Scoreboarding</a></li>
<li><a href="/wiki/Tomasulo%27s_algorithm" title="Tomasulo&#39;s algorithm">Tomasulo's algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="/wiki/Wide-issue" title="Wide-issue">Wide-issue</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li>
<li><a href="/wiki/Simultaneous_and_heterogeneous_multithreading" title="Simultaneous and heterogeneous multithreading">Simultaneous and heterogenous</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multitasking" title="Cooperative multitasking">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a></li>
<li><a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">Array processing (SIMT)</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Pipelined_processor" title="Flynn&#39;s taxonomy">Pipelined processing</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Associative_processor" title="Flynn&#39;s taxonomy">Associative processing</a></li>
<li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Multiple_instruction,_single_data" title="Multiple instruction, single data">MISD</a></li>
<li><a href="/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">MIMD</a>
<ul><li><a href="/wiki/Single_program,_multiple_data" title="Single program, multiple data">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a class="mw-selflink selflink">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" class="mw-redirect" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Field-programmable_object_array" title="Field-programmable object array">FPOA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_a_package" title="System in a package">System in a package</a> (SiP)</li>
<li><a href="/wiki/Package_on_a_package" title="Package on a package">Package on a package</a> (PoP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system_on_a_chip" class="mw-redirect" title="Multiprocessor system on a chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Cypress_PSoC" title="Cypress PSoC">Cypress PSoC</a></li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/AI_accelerator" class="mw-redirect" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)</li>
<li><a href="/wiki/Image_processor" title="Image processor">Image processor</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/24-bit_computing" title="24-bit computing">24-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable-word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Scratchpad_memory" title="Scratchpad memory">Scratchpad memory</a></li>
<li><a href="/wiki/Data_cache" class="mw-redirect" title="Data cache">Data cache</a></li>
<li><a href="/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">Instruction cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional<br />units</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)
<ul><li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li></ul></li>
<li><a href="/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">Instruction decoder</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Logic_gate" title="Logic gate">Logic</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Memory_address_register" title="Memory address register">Memory address register</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Control_unit" title="Control unit">Control unit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Hardwired_control_unit" class="mw-redirect" title="Hardwired control unit">Hardwired control unit</a></li>
<li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum-addressed_decoder" title="Sum-addressed decoder">Sum-addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Circuit_(computer_science)" title="Circuit (computer science)">Digital</a></li>
<li><a href="/wiki/Analogue_electronics" title="Analogue electronics">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/ACPI" title="ACPI">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a></li>
<li><a href="/wiki/Chip_carrier" title="Chip carrier">Chip carrier</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374" /><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1236075235" /></div><div role="navigation" class="navbox" aria-labelledby="Graphics_processing_unit85" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374" /><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1239400231" /><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Graphics_Processing_Unit" title="Template:Graphics Processing Unit"><abbr title="View this template">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Graphics_Processing_Unit" title="Template talk:Graphics Processing Unit"><abbr title="Discuss this template">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Graphics_Processing_Unit" title="Special:EditPage/Template:Graphics Processing Unit"><abbr title="Edit this template">e</abbr></a></li></ul></div><div id="Graphics_processing_unit85" style="font-size:114%;margin:0 4em"><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">GPU</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Desktop</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">Intel</a>
<ul><li><a href="/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology">GT</a></li>
<li><a href="/wiki/Intel_Xe" title="Intel Xe">Xe</a></li>
<li><a href="/wiki/Intel_Arc" title="Intel Arc">Arc</a></li></ul></li>
<li><a href="/wiki/List_of_Nvidia_graphics_processing_units" title="List of Nvidia graphics processing units">Nvidia</a>
<ul><li><a href="/wiki/GeForce" title="GeForce">GeForce</a></li>
<li><a href="/wiki/Quadro" title="Quadro">Quadro</a></li>
<li><a href="/wiki/Nvidia_Tesla" title="Nvidia Tesla">Tesla</a></li>
<li><a href="/wiki/Nvidia_Tegra" class="mw-redirect" title="Nvidia Tegra">Tegra</a></li></ul></li>
<li><a href="/wiki/List_of_AMD_graphics_processing_units" title="List of AMD graphics processing units">AMD</a>
<ul><li><a href="/wiki/Radeon" title="Radeon">Radeon</a></li>
<li><a href="/wiki/Radeon_Pro" title="Radeon Pro">Radeon Pro</a></li>
<li><a href="/wiki/AMD_Instinct" title="AMD Instinct">Instinct</a></li></ul></li>
<li><a href="/wiki/Matrox" title="Matrox">Matrox</a></li>
<li><a href="/wiki/InfiniteReality" title="InfiniteReality">InfiniteReality</a></li>
<li><a href="/wiki/NEC_%C2%B5PD7220" class="mw-redirect" title="NEC µPD7220">NEC µPD7220</a></li>
<li><a href="/wiki/Comparison_of_3dfx_graphics_processing_units" class="mw-redirect" title="Comparison of 3dfx graphics processing units">3dfx Voodoo</a></li>
<li><a href="/wiki/S3_Graphics" title="S3 Graphics">S3</a></li>
<li><a href="/wiki/Glaze3D" title="Glaze3D">Glaze3D</a></li>
<li><a href="/wiki/Apple_silicon" title="Apple silicon">Apple silicon</a></li>
<li><a href="/wiki/Jingjia_Micro" title="Jingjia Micro">Jingjia Micro</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Mobile</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Adreno" title="Adreno">Adreno</a></li>
<li><a href="/wiki/Apple_silicon" title="Apple silicon">Apple silicon</a></li>
<li><a href="/wiki/Mali_(GPU)" class="mw-redirect" title="Mali (GPU)">Mali</a></li>
<li><a href="/wiki/PowerVR" title="PowerVR">PowerVR</a></li>
<li><a href="/wiki/VideoCore" title="VideoCore">VideoCore</a></li>
<li><a href="/wiki/Vivante_Corporation" title="Vivante Corporation">Vivante</a></li>
<li><a href="/wiki/Imageon" title="Imageon">Imageon</a></li>
<li><a href="/wiki/Intel_2700G" title="Intel 2700G">Intel 2700G</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Architecture</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Compute_kernel" title="Compute kernel">Compute kernel</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Fabrication</a>
<ul><li><a href="/wiki/CMOS" title="CMOS">CMOS</a></li>
<li><a href="/wiki/FinFET" class="mw-redirect" title="FinFET">FinFET</a></li>
<li><a href="/wiki/MOSFET" title="MOSFET">MOSFET</a></li></ul></li>
<li><a href="/wiki/Graphics_pipeline" title="Graphics pipeline">Graphics pipeline</a>
<ul><li><a href="/wiki/Geometry_pipelines" title="Geometry pipelines">Geometry</a></li>
<li><a href="/wiki/Vertex_pipeline" title="Vertex pipeline">Vertex</a></li></ul></li>
<li><a href="/wiki/High-dynamic-range_rendering" title="High-dynamic-range rendering">HDR rendering</a></li>
<li><a href="/wiki/Multiply%E2%80%93accumulate_operation" title="Multiply–accumulate operation">MAC</a></li>
<li><a href="/wiki/Rasterisation" title="Rasterisation">Rasterisation</a>
<ul><li><a href="/wiki/Shading" title="Shading">Shading</a></li></ul></li>
<li><a href="/wiki/Ray-tracing_hardware" title="Ray-tracing hardware">Ray-tracing</a></li>
<li><a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li></ul></li>
<li><a href="/wiki/Tessellation_(computer_graphics)" title="Tessellation (computer graphics)">Tessellation</a></li>
<li><a href="/wiki/Transform,_clipping,_and_lighting" title="Transform, clipping, and lighting">T&amp;L</a></li>
<li><a href="/wiki/Tiled_rendering" title="Tiled rendering">Tiled rendering</a></li>
<li><a href="/wiki/Unified_shader_model" title="Unified shader model">Unified shader model</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Blitter" title="Blitter">Blitter</a></li>
<li><a href="/wiki/Geometry_processing" title="Geometry processing">Geometry processor</a></li>
<li><a href="/wiki/Input%E2%80%93output_memory_management_unit" title="Input–output memory management unit">Input–output memory management unit</a></li>
<li><a href="/wiki/Render_output_unit" title="Render output unit">Render output unit</a></li>
<li><a href="/wiki/Shader" title="Shader">Shader unit</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream processor</a></li>
<li><a href="/wiki/Tensor" title="Tensor">Tensor unit</a></li>
<li><a href="/wiki/Texture_mapping_unit" title="Texture mapping unit">Texture mapping unit</a></li>
<li><a href="/wiki/Video_display_controller" title="Video display controller">Video display controller</a></li>
<li><a href="/wiki/Video_processing_unit" class="mw-redirect" title="Video processing unit">Video processing unit</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Memory</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Direct_memory_access" title="Direct memory access">DMA</a></li>
<li><a href="/wiki/Framebuffer" title="Framebuffer">Framebuffer</a></li>
<li><a href="/wiki/SGRAM" class="mw-redirect" title="SGRAM">SGRAM</a>
<ul><li><a href="/wiki/GDDR_SDRAM" title="GDDR SDRAM">GDDR</a></li>
<li><a href="/wiki/GDDR2" class="mw-redirect" title="GDDR2">GDDR2</a></li>
<li><a href="/wiki/GDDR3" class="mw-redirect" title="GDDR3">GDDR3</a></li>
<li><a href="/wiki/GDDR4" class="mw-redirect" title="GDDR4">GDDR4</a></li>
<li><a href="/wiki/GDDR5" class="mw-redirect" title="GDDR5">GDDR5</a></li>
<li><a href="/wiki/GDDR6" class="mw-redirect" title="GDDR6">GDDR6</a></li>
<li><a href="/wiki/GDDR7" class="mw-redirect" title="GDDR7">GDDR7</a></li></ul></li>
<li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">HBM</a>
<ul><li><a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a></li>
<li><a href="/wiki/HBM2E" class="mw-redirect" title="HBM2E">HBM2E</a></li>
<li><a href="/wiki/HBM3" class="mw-redirect" title="HBM3">HBM3</a></li>
<li><a href="/wiki/HBM-PIM" class="mw-redirect" title="HBM-PIM">HBM-PIM</a></li>
<li><a href="/wiki/HBM3E" class="mw-redirect" title="HBM3E">HBM3E</a></li></ul></li>
<li><a href="/wiki/Memory_bandwidth" title="Memory bandwidth">Memory bandwidth</a></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Memory controller</a></li>
<li><a href="/wiki/Shared_graphics_memory" title="Shared graphics memory">Shared graphics memory</a></li>
<li><a href="/wiki/Texture_memory" title="Texture memory">Texture memory</a></li>
<li><a href="/wiki/Video_RAM_(dual-ported_DRAM)" class="mw-redirect" title="Video RAM (dual-ported DRAM)">VRAM</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Form factor</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">IP core</a></li>
<li><a href="/wiki/Video_card" class="mw-redirect" title="Video card">Discrete graphics</a>
<ul><li><a href="/wiki/GPU_cluster" title="GPU cluster">Clustering</a></li>
<li><a href="/wiki/GPU_switching" title="GPU switching">Switching</a></li></ul></li>
<li><a href="/wiki/External_GPU" class="mw-redirect" title="External GPU">External graphics</a></li>
<li><a href="/wiki/Integrated_graphics" class="mw-redirect" title="Integrated graphics">Integrated graphics</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Performance</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Computer_display_standard" class="mw-redirect" title="Computer display standard">Display resolution</a></li>
<li><a href="/wiki/Fillrate" title="Fillrate">Fillrate</a>
<ul><li><a href="/wiki/Gigapixel_image" title="Gigapixel image">Pixel/s</a></li>
<li><a href="/wiki/Texel_(graphics)" title="Texel (graphics)">Texel/s</a></li></ul></li>
<li><a href="/wiki/FLOPS" class="mw-redirect" title="FLOPS">FLOP/s</a></li>
<li><a href="/wiki/Frame_rate" title="Frame rate">Frame rate</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a></li>
<li><a class="mw-selflink selflink">Transistor count</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Misc</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/2D_computer_graphics" title="2D computer graphics">2D</a>
<ul><li><a href="/wiki/Scrolling" title="Scrolling">Scrolling</a></li>
<li><a href="/wiki/Sprite_(computer_graphics)" title="Sprite (computer graphics)">Sprite</a></li>
<li><a href="/wiki/Tile-based_video_game" title="Tile-based video game">Tile</a></li></ul></li>
<li><a href="/wiki/3D_computer_graphics" title="3D computer graphics">3D</a>
<ul><li><a href="/wiki/Global_illumination" title="Global illumination">GI</a></li>
<li><a href="/wiki/Texture_mapping" title="Texture mapping">Texture</a></li></ul></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li><a href="/wiki/Graphics_library" title="Graphics library">Graphics library</a></li>
<li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li>
<li><a href="/wiki/Digital_image_processing" title="Digital image processing">Image processing</a>
<ul><li><a href="/wiki/Image_compression" title="Image compression">Compression</a></li></ul></li>
<li><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel computing</a></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a></li>
<li><a href="/wiki/Video_coding_format" title="Video coding format">Video coding</a>
<ul><li><a href="/wiki/Video_codec" title="Video codec">Codec</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw‐api‐ext.eqiad.main‐7846fdff9d‐vdzk9
Cached time: 20250525211223
Cache expiry: 2592000
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 5.442 seconds
Real time usage: 6.023 seconds
Preprocessor visited node count: 25758/1000000
Revision size: 236261/2097152 bytes
Post‐expand include size: 812072/2097152 bytes
Template argument size: 10479/2097152 bytes
Highest expansion depth: 22/100
Expensive parser function count: 25/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 1517057/5000000 bytes
Lua time usage: 3.374/10.000 seconds
Lua memory usage: 10855564/52428800 bytes
Number of Wikibase entities loaded: 0/500
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 5106.358      1 -total
 72.69% 3712.014      2 Template:Reflist
 45.92% 2344.649    311 Template:Cite_web
  8.43%  430.438     53 Template:Cite_news
  6.45%  329.574      1 Template:Short_description
  5.89%  300.803      2 Template:Pagetype
  4.53%  231.149     22 Template:Cite_book
  2.75%  140.241      2 Template:See_also
  2.64%  134.640     13 Template:Cite_journal
  2.22%  113.236      1 Template:Semiconductor_manufacturing_processes
-->

<!-- Saved in parser cache with key enwiki:pcache:4469365:|#|:idhash:canonical and timestamp 20250525211223 and revision id 1292223862. Rendering was triggered because: api-parse
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1&amp;usesul3=1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;oldid=1292223862">https://en.wikipedia.org/w/index.php?title=Transistor_count&amp;oldid=1292223862</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Integrated_circuits" title="Category:Integrated circuits">Integrated circuits</a></li><li><a href="/wiki/Category:MOSFETs" title="Category:MOSFETs">MOSFETs</a></li><li><a href="/wiki/Category:Transistors" title="Category:Transistors">Transistors</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Pages_with_reference_errors" title="Category:Pages with reference errors">Pages with reference errors</a></li><li><a href="/wiki/Category:Pages_with_broken_reference_names" title="Category:Pages with broken reference names">Pages with broken reference names</a></li><li><a href="/wiki/Category:Webarchive_template_wayback_links" title="Category:Webarchive template wayback links">Webarchive template wayback links</a></li><li><a href="/wiki/Category:CS1_German-language_sources_(de)" title="Category:CS1 German-language sources (de)">CS1 German-language sources (de)</a></li><li><a href="/wiki/Category:All_articles_with_dead_YouTube_links" title="Category:All articles with dead YouTube links">All articles with dead YouTube links</a></li><li><a href="/wiki/Category:Articles_with_dead_YouTube_links_from_February_2022" title="Category:Articles with dead YouTube links from February 2022">Articles with dead YouTube links from February 2022</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:Use_mdy_dates_from_January_2015" title="Category:Use mdy dates from January 2015">Use mdy dates from January 2015</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2023" title="Category:Articles containing potentially dated statements from 2023">Articles containing potentially dated statements from 2023</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2020" title="Category:Articles containing potentially dated statements from 2020">Articles containing potentially dated statements from 2020</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2024" title="Category:Articles containing potentially dated statements from 2024">Articles containing potentially dated statements from 2024</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_March_2025" title="Category:Articles containing potentially dated statements from March 2025">Articles containing potentially dated statements from March 2025</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_November_2024" title="Category:Wikipedia articles needing clarification from November 2024">Wikipedia articles needing clarification from November 2024</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2016" title="Category:Articles containing potentially dated statements from 2016">Articles containing potentially dated statements from 2016</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2018" title="Category:Articles containing potentially dated statements from 2018">Articles containing potentially dated statements from 2018</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_December_2019" title="Category:Articles needing additional references from December 2019">Articles needing additional references from December 2019</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_May_2024" title="Category:Articles with unsourced statements from May 2024">Articles with unsourced statements from May 2024</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_June_2023" title="Category:Wikipedia articles needing clarification from June 2023">Wikipedia articles needing clarification from June 2023</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_April_2022" title="Category:Articles with unsourced statements from April 2022">Articles with unsourced statements from April 2022</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_June_2020" title="Category:Articles with unsourced statements from June 2020">Articles with unsourced statements from June 2020</a></li><li><a href="/wiki/Category:All_articles_lacking_reliable_references" title="Category:All articles lacking reliable references">All articles lacking reliable references</a></li><li><a href="/wiki/Category:Articles_lacking_reliable_references_from_December_2019" title="Category:Articles lacking reliable references from December 2019">Articles lacking reliable references from December 2019</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2019" title="Category:Articles containing potentially dated statements from 2019">Articles containing potentially dated statements from 2019</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 25 May 2025, at 21:11<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a href="/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" title="Wikipedia:Text of the Creative Commons Attribution-ShareAlike 4.0 International License">Creative Commons Attribution-ShareAlike 4.0 License</a>;
additional terms may apply. By using this site, you agree to the <a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Terms_of_Use" class="extiw" title="foundation:Special:MyLanguage/Policy:Terms of Use">Terms of Use</a> and <a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy" class="extiw" title="foundation:Special:MyLanguage/Policy:Privacy policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a rel="nofollow" class="external text" href="https://wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Transistor_count&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://www.wikimedia.org/" class="cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled"><picture><source media="(min-width: 500px)" srcset="/static/images/footer/wikimedia-button.svg" width="84" height="29"><img src="/static/images/footer/wikimedia.svg" width="25" height="25" alt="Wikimedia Foundation" lang="en" loading="lazy"></picture></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/" class="cdx-button cdx-button--fake-button cdx-button--size-large cdx-button--fake-button--enabled"><picture><source media="(min-width: 500px)" srcset="/w/resources/assets/poweredby_mediawiki.svg" width="88" height="31"><img src="/w/resources/assets/mediawiki_compact.svg" alt="Powered by MediaWiki" lang="en" width="25" height="25" loading="lazy"></picture></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class="vector-header-container vector-sticky-header-container no-font-mode-scale">
	<div id="vector-sticky-header" class="vector-sticky-header">
		<div class="vector-sticky-header-start">
			<div class="vector-sticky-header-icon-start vector-button-flush-left vector-button-flush-right" aria-hidden="true">
				<button class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-sticky-header-search-toggle" tabindex="-1" data-event-name="ui.vector-sticky-search-form.icon"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
			</button>
		</div>
			
		<div role="search" class="vector-search-box-vue  vector-search-box-show-thumbnail vector-search-box">
			<div class="vector-typeahead-search-container">
				<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail">
					<form action="/w/index.php" id="vector-sticky-search-form" class="cdx-search-input cdx-search-input--has-end-button">
						<div  class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
							<div class="cdx-text-input cdx-text-input--has-start-icon">
								<input
									class="cdx-text-input__input mw-searchInput"
									
									type="search" name="search" placeholder="Search Wikipedia">
								<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
							</div>
							<input type="hidden" name="title" value="Special:Search">
						</div>
						<button class="cdx-button cdx-search-input__end-button">Search</button>
					</form>
				</div>
			</div>
		</div>
		<div class="vector-sticky-header-context-bar">
				<nav aria-label="Contents" class="vector-toc-landmark">
						
					<div id="vector-sticky-header-toc" class="vector-dropdown mw-portlet mw-portlet-sticky-header-toc vector-sticky-header-toc vector-button-flush-left"  >
						<input type="checkbox" id="vector-sticky-header-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-sticky-header-toc" class="vector-dropdown-checkbox "  aria-label="Toggle the table of contents"  >
						<label id="vector-sticky-header-toc-label" for="vector-sticky-header-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
						</label>
						<div class="vector-dropdown-content">
					
						<div id="vector-sticky-header-toc-unpinned-container" class="vector-unpinned-container">
						</div>
					
						</div>
					</div>
			</nav>
				<div class="vector-sticky-header-context-bar-primary" aria-hidden="true" ><span class="mw-page-title-main">Transistor count</span></div>
			</div>
		</div>
		<div class="vector-sticky-header-end" aria-hidden="true">
			<div class="vector-sticky-header-icons">
				<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only" id="ca-talk-sticky-header" tabindex="-1" data-event-name="talk-sticky-header"><span class="vector-icon mw-ui-icon-speechBubbles mw-ui-icon-wikimedia-speechBubbles"></span>

<span></span>
			</a>
			<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only" id="ca-subject-sticky-header" tabindex="-1" data-event-name="subject-sticky-header"><span class="vector-icon mw-ui-icon-article mw-ui-icon-wikimedia-article"></span>

<span></span>
			</a>
			<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only" id="ca-history-sticky-header" tabindex="-1" data-event-name="history-sticky-header"><span class="vector-icon mw-ui-icon-wikimedia-history mw-ui-icon-wikimedia-wikimedia-history"></span>

<span></span>
			</a>
			<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only mw-watchlink" id="ca-watchstar-sticky-header" tabindex="-1" data-event-name="watch-sticky-header"><span class="vector-icon mw-ui-icon-wikimedia-star mw-ui-icon-wikimedia-wikimedia-star"></span>

<span></span>
			</a>
			<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only" id="ca-edit-sticky-header" tabindex="-1" data-event-name="wikitext-edit-sticky-header"><span class="vector-icon mw-ui-icon-wikimedia-wikiText mw-ui-icon-wikimedia-wikimedia-wikiText"></span>

<span></span>
			</a>
			<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only" id="ca-ve-edit-sticky-header" tabindex="-1" data-event-name="ve-edit-sticky-header"><span class="vector-icon mw-ui-icon-wikimedia-edit mw-ui-icon-wikimedia-wikimedia-edit"></span>

<span></span>
			</a>
			<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only" id="ca-viewsource-sticky-header" tabindex="-1" data-event-name="ve-edit-protected-sticky-header"><span class="vector-icon mw-ui-icon-wikimedia-editLock mw-ui-icon-wikimedia-wikimedia-editLock"></span>

<span></span>
			</a>
		</div>
			<div class="vector-sticky-header-buttons">
				<button class="cdx-button cdx-button--weight-quiet mw-interlanguage-selector" id="p-lang-btn-sticky-header" tabindex="-1" data-event-name="ui.dropdown-p-lang-btn-sticky-header"><span class="vector-icon mw-ui-icon-wikimedia-language mw-ui-icon-wikimedia-wikimedia-language"></span>

<span>6 languages</span>
			</button>
			<a href="#" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive" id="ca-addsection-sticky-header" tabindex="-1" data-event-name="addsection-sticky-header"><span class="vector-icon mw-ui-icon-speechBubbleAdd-progressive mw-ui-icon-wikimedia-speechBubbleAdd-progressive"></span>

<span>Add topic</span>
			</a>
		</div>
			<div class="vector-sticky-header-icon-end">
				<div class="vector-user-links">
				</div>
			</div>
		</div>
	</div>
</div>
<div class="mw-portlet mw-portlet-dock-bottom emptyPortlet" id="p-dock-bottom">
	<ul>
		
	</ul>
</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw-web.eqiad.main-6fb68b447f-6dsqz","wgBackendResponseTime":195,"wgPageParseReport":{"limitreport":{"cputime":"5.442","walltime":"6.023","ppvisitednodes":{"value":25758,"limit":1000000},"revisionsize":{"value":236261,"limit":2097152},"postexpandincludesize":{"value":812072,"limit":2097152},"templateargumentsize":{"value":10479,"limit":2097152},"expansiondepth":{"value":22,"limit":100},"expensivefunctioncount":{"value":25,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":1517057,"limit":5000000},"entityaccesscount":{"value":0,"limit":500},"timingprofile":["100.00% 5106.358      1 -total"," 72.69% 3712.014      2 Template:Reflist"," 45.92% 2344.649    311 Template:Cite_web","  8.43%  430.438     53 Template:Cite_news","  6.45%  329.574      1 Template:Short_description","  5.89%  300.803      2 Template:Pagetype","  4.53%  231.149     22 Template:Cite_book","  2.75%  140.241      2 Template:See_also","  2.64%  134.640     13 Template:Cite_journal","  2.22%  113.236      1 Template:Semiconductor_manufacturing_processes"]},"scribunto":{"limitreport-timeusage":{"value":"3.374","limit":"10.000"},"limitreport-memusage":{"value":10855564,"limit":52428800}},"cachereport":{"origin":"mw-api-ext.eqiad.main-7846fdff9d-vdzk9","timestamp":"20250525211223","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Transistor count","url":"https:\/\/en.wikipedia.org\/wiki\/Transistor_count","sameAs":"http:\/\/www.wikidata.org\/entity\/Q2623746","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q2623746","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2006-03-21T21:35:45Z","dateModified":"2025-05-25T21:11:55Z","headline":"number of transistors in an electronic device"}</script>
</body>
</html>