Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Feb 25 01:55:51 2024
| Host         : 0K running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file Proyecto_TADSE_wrapper_clock_utilization_routed.rpt
| Design       : Proyecto_TADSE_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Cell Type Counts per Global Clock: Region X0Y1
7. Cell Type Counts per Global Clock: Region X1Y1
8. Cell Type Counts per Global Clock: Region X0Y2
9. Cell Type Counts per Global Clock: Region X1Y2
10. Load Cell Placement Summary for Global Clock g0
11. Load Cell Placement Summary for Global Clock g1
12. Load Cell Placement Summary for Global Clock g2
13. Load Cell Placement Summary for Global Clock g3

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    4 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    1 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                               | Driver Pin                                                                     | Net                                                                                             |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |                 4 |        2828 |               0 |       20.000 | clk_fpga_0                          | Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O | Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0                                            |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |      |                   |                 2 |          26 |               0 |        5.000 | clk_out2_Proyecto_TADSE_clk_wiz_0_0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O          | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2                                |
| g2        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |      |                   |                 1 |           3 |               0 |        3.333 | clk_out1_Proyecto_TADSE_clk_wiz_0_0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O          | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                |
| g3        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |      |                   |                 1 |           1 |               0 |       40.000 | clkfbout_Proyecto_TADSE_clk_wiz_0_0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/O             | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_Proyecto_TADSE_clk_wiz_0_0 |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                        | Driver Pin                                                                     | Net                                                                                         |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
| src0      | g0        | PS7/FCLKCLK[0]      | PS7_X0Y0   | PS7_X0Y0        | X0Y2         |           1 |               0 |              20.000 | clk_fpga_0                          | Proyecto_TADSE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]                    | Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                           |
| src1      | g2        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |               3.333 | clk_out1_Proyecto_TADSE_clk_wiz_0_0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0  | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_Proyecto_TADSE_clk_wiz_0_0 |
| src1      | g1        | MMCME2_ADV/CLKOUT1  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |               5.000 | clk_out2_Proyecto_TADSE_clk_wiz_0_0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1  | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_Proyecto_TADSE_clk_wiz_0_0 |
| src1      | g3        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              40.000 | clkfbout_Proyecto_TADSE_clk_wiz_0_0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_Proyecto_TADSE_clk_wiz_0_0 |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+-------------------------------------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2500 |    0 |  1000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3200 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |  773 |  1200 |  305 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   35 |  2600 |    9 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1523 |  1200 |  531 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  457 |  2600 |  147 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  2 |  2 |
| Y1 |  3 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


6. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         834 |               0 | 768 |     66 |    0 |   0 |  0 |    0 |   0 |       0 | Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0             |
| g1        | n/a   | BUFG/O          | None       |           2 |               0 |   2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |
| g2        | n/a   | BUFG/O          | None       |           3 |               0 |   3 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


7. Cell Type Counts per Global Clock: Region X1Y1
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          35 |               0 | 35 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


8. Cell Type Counts per Global Clock: Region X0Y2
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1500 |               0 | 1499 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0             |
| g1        | n/a   | BUFG/O          | None       |          24 |               0 |   24 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Cell Type Counts per Global Clock: Region X1Y2
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |         459 |               0 | 457 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0                                            |
| g3        | n/a   | BUFG/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_Proyecto_TADSE_clk_wiz_0_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                  |
+-----------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| g0        | BUFG/O          | n/a               | clk_fpga_0 |      20.000 | {0.000 10.000} |          |        2827 |        0 |              1 |        0 | Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0 |
+-----------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+------+
|    | X0    | X1   |
+----+-------+------+
| Y2 |  1500 |  459 |
| Y1 |   834 |   35 |
| Y0 |     0 |    0 |
+----+-------+------+


11. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| g1        | BUFG/O          | n/a               | clk_out2_Proyecto_TADSE_clk_wiz_0_0 |       5.000 | {0.000 2.500} |          |          26 |        0 |              0 |        0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |  24 |  0 |
| Y1 |   2 |  0 |
| Y0 |   0 |  0 |
+----+-----+----+


12. Load Cell Placement Summary for Global Clock g2
---------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                              |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
| g2        | BUFG/O          | n/a               | clk_out1_Proyecto_TADSE_clk_wiz_0_0 |       3.333 | {0.000 1.667} |          |           3 |        0 |              0 |        0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  3 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


13. Load Cell Placement Summary for Global Clock g3
---------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             |
+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| g3        | BUFG/O          | n/a               | clkfbout_Proyecto_TADSE_clk_wiz_0_0 |      40.000 | {0.000 20.000} |          |           0 |        0 |              1 |        0 | Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_Proyecto_TADSE_clk_wiz_0_0 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG]
set_property LOC BUFGCTRL_X0Y19 [get_cells Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports sys_clock]

# Clock net "Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0" driven by instance "Proyecto_TADSE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0}
add_cells_to_pblock [get_pblocks  {CLKAG_Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0"}]]]
resize_pblock [get_pblocks {CLKAG_Proyecto_TADSE_i/processing_system7_0/inst/FCLK_CLK0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2" driven by instance "Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2}
add_cells_to_pblock [get_pblocks  {CLKAG_Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2"}]]]
resize_pblock [get_pblocks {CLKAG_Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1" driven by instance "Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_Proyecto_TADSE_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
