INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <ul_ila> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for ul_ila root...
Gathering HDL files for ul_ila root...
Creating XST project for ul_ila...
Creating XST script file for ul_ila...
Creating XST instantiation file for ul_ila...
Running XST for ul_ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for ul_ila...
Skipping Verilog instantiation template for ul_ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: ul_ila.xco
XMDF file found: ul_ila_xmdf.tcl
Adding
/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_templa
te_v2/hw/pcores/dut_control_core_v1_00_a/coregen/tmp/_cg/ul_ila.asy -view all
-origin_type imported
Adding
/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_templa
te_v2/hw/pcores/dut_control_core_v1_00_a/coregen/tmp/_cg/ul_ila.ngc -view all
-origin_type created
Checking file
"/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_templ
ate_v2/hw/pcores/dut_control_core_v1_00_a/coregen/tmp/_cg/ul_ila.ngc" for
project device match ...
File
"/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_templ
ate_v2/hw/pcores/dut_control_core_v1_00_a/coregen/tmp/_cg/ul_ila.ngc" device
information matches project device.
Adding
/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_templa
te_v2/hw/pcores/dut_control_core_v1_00_a/coregen/tmp/_cg/ul_ila.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_te
   mplate_v2/hw/pcores/dut_control_core_v1_00_a/coregen/tmp/_cg/ul_ila.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/import/home/aschmidt/safire/trunk/logic_resets/designs/DUT/dut_mb_v4lx60_templa
te_v2/hw/pcores/dut_control_core_v1_00_a/coregen/tmp/_cg/ul_ila.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ul_ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
