// Mem file initialization records.
//
// SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
// Vivado v2016.4 (64-bit)
// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday May 09, 2017 - 06:38:54 pm, from:
//
//     Map file     - C:\Users\Joao\Desktop\cr\Git\Reconfigurable_Computing\Lesson6\ex1\ex1.srcs\sources_1\bd\desig1\desig1.bmm
//     Data file(s) - c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/ex1/ex1.srcs/sources_1/bd/desig1/ip/desig1_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'desig1_i_microblaze_0.desig1_i_microblaze_0_local_memory_lmb_bram_16K_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
