module dem2bit(
input clock,
input clear,
output [1:0]state);
wire c1,c0,d1,d0;
assign d1=(c1^c0)&(~clear);
assign d0=(~c0)&(~clear);
Flipflop U1(.S(d1),.Q(c1),.clk(clock));
Flipflop U0(.S(d0),.Q(c0),.clk(clock));
endmodule
module Flipflop(
input clk,
input S,
output Q);
always @(posedge clk)
Q<=S;
endmodule
