Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Mar  6 23:19:18 2025
| Host         : DESKTOP-B66BQ5K running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.125        0.000                      0                 1530        0.043        0.000                      0                 1530        4.020        0.000                       0                   705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.125        0.000                      0                 1530        0.043        0.000                      0                 1530        4.020        0.000                       0                   705  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 3.225ns (52.128%)  route 2.962ns (47.872%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     9.179    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479    12.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[24]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 3.225ns (52.128%)  route 2.962ns (47.872%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     9.179    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479    12.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[25]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 3.225ns (52.128%)  route 2.962ns (47.872%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     9.179    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479    12.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[26]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 3.225ns (52.128%)  route 2.962ns (47.872%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     9.179    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479    12.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[27]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y96         FDRE (Setup_fdre_C_R)       -0.429    12.304    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.304    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.225ns (52.387%)  route 2.931ns (47.613%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.779     9.148    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477    12.656    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y90         FDRE (Setup_fdre_C_R)       -0.429    12.302    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.225ns (52.387%)  route 2.931ns (47.613%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.779     9.148    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477    12.656    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y90         FDRE (Setup_fdre_C_R)       -0.429    12.302    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.225ns (52.387%)  route 2.931ns (47.613%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.779     9.148    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477    12.656    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y90         FDRE (Setup_fdre_C_R)       -0.429    12.302    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.225ns (52.387%)  route 2.931ns (47.613%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.779     9.148    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477    12.656    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[3]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X33Y90         FDRE (Setup_fdre_C_R)       -0.429    12.302    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 3.225ns (52.398%)  route 2.930ns (47.602%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.777     9.147    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.478    12.657    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[4]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y91         FDRE (Setup_fdre_C_R)       -0.429    12.303    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 3.225ns (52.398%)  route 2.930ns (47.602%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.698     2.992    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.419     3.411 f  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=3, routed)           0.729     4.140    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/Q[6]
    SLICE_X31Y92         LUT1 (Prop_lut1_I0_O)        0.297     4.437 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.437    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry_i_3_0[1]
    SLICE_X31Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.987 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.987    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.101 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.215 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.329 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.329    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__3_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.443 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.443    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__4_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.756 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1_carry__5/O[3]
                         net (fo=1, routed)           0.829     6.585    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt1[28]
    SLICE_X32Y95         LUT6 (Prop_lut6_I4_O)        0.306     6.891 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_i_2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     7.465 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1/CO[2]
                         net (fo=2, routed)           0.594     8.060    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt0_carry__1_n_1
    SLICE_X34Y92         LUT3 (Prop_lut3_I1_O)        0.310     8.370 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.777     9.147    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.478    12.657    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[5]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X33Y91         FDRE (Setup_fdre_C_R)       -0.429    12.303    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.577     0.913    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.118     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.575     0.911    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y91         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.577     0.913    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.115     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y94         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y94         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.577%)  route 0.175ns (55.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.575     0.911    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.175     1.227    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.576     0.912    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.101     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.045    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.575     0.911    design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/watch_main_0/inst/u_myip_v1_0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.101     1.153    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.119     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.189%)  route 0.119ns (45.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.119     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.499%)  route 0.205ns (49.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.205     1.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.406    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.001ns  (logic 0.124ns (12.390%)  route 0.877ns (87.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.877     0.877    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.124     1.001 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.001    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.526     2.705    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.045ns (12.269%)  route 0.322ns (87.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.322     0.322    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.367 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.367    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.845     1.211    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y99         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.439ns  (logic 1.592ns (21.394%)  route 5.848ns (78.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.913     6.380    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/r_cnt[5]_i_1/O
                         net (fo=6, routed)           0.935     7.439    design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/E[0]
    SLICE_X35Y88         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477     2.656    design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.439ns  (logic 1.592ns (21.394%)  route 5.848ns (78.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.913     6.380    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/r_cnt[5]_i_1/O
                         net (fo=6, routed)           0.935     7.439    design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/E[0]
    SLICE_X35Y88         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477     2.656    design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.439ns  (logic 1.592ns (21.394%)  route 5.848ns (78.606%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.913     6.380    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.504 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/r_cnt[5]_i_1/O
                         net (fo=6, routed)           0.935     7.439    design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/E[0]
    SLICE_X35Y88         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477     2.656    design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/s00_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_tick_gen_sec/r_cnt_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.192ns  (logic 1.592ns (22.130%)  route 5.600ns (77.870%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.791     6.259    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     7.192    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479     2.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.192ns  (logic 1.592ns (22.130%)  route 5.600ns (77.870%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.791     6.259    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     7.192    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479     2.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.192ns  (logic 1.592ns (22.130%)  route 5.600ns (77.870%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.791     6.259    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     7.192    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479     2.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.192ns  (logic 1.592ns (22.130%)  route 5.600ns (77.870%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.791     6.259    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.809     7.192    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.479     2.658    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[27]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 1.592ns (22.224%)  route 5.570ns (77.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.791     6.259    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.779     7.161    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477     2.656    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 1.592ns (22.224%)  route 5.570ns (77.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.791     6.259    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.779     7.161    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477     2.656    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 1.592ns (22.224%)  route 5.570ns (77.776%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          4.791     6.259    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X34Y92         LUT3 (Prop_lut3_I2_O)        0.124     6.383 r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.779     7.161    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt[0]_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         1.477     2.656    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.236ns (11.975%)  route 1.731ns (88.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.731     1.967    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[20]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.236ns (11.975%)  route 1.731ns (88.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.731     1.967    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[21]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.236ns (11.975%)  route 1.731ns (88.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.731     1.967    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.236ns (11.975%)  route 1.731ns (88.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.731     1.967    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y95         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[23]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.236ns (11.593%)  route 1.796ns (88.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.796     2.032    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[16]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.236ns (11.593%)  route 1.796ns (88.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.796     2.032    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[17]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.236ns (11.593%)  route 1.796ns (88.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.796     2.032    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[18]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.236ns (11.593%)  route 1.796ns (88.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.796     2.032    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.825     1.191    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y94         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[19]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.036ns  (logic 0.236ns (11.568%)  route 1.800ns (88.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.800     2.036    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y97         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.826     1.192    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[28]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.036ns  (logic 0.236ns (11.568%)  route 1.800ns (88.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  sw_IBUF[0]_inst/O
                         net (fo=39, routed)          1.800     2.036    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/sw[0]
    SLICE_X33Y97         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=705, routed)         0.826     1.192    design_1_i/watch_main_0/inst/u_watch/u_sec_gen/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  design_1_i/watch_main_0/inst/u_watch/u_sec_gen/cnt_reg[29]/C





