// Seed: 2780271248
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    output logic id_2
);
  logic id_4;
  ;
  initial begin : LABEL_0
    id_2 <= (1) - id_1;
    id_2 = #id_5 -1;
  end
  always @(-1) begin : LABEL_1
    id_4 = -1 + 1'h0 & 1;
  end
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output tri0 id_2,
    output logic id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9,
    input supply1 id_10,
    output uwire id_11,
    output wor id_12
);
  always id_3 <= #id_1 -1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
