<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='164' type='3'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1823' u='r' c='_ZNK4llvm18TargetLoweringBase25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='163'>// greater atomic guarantees than a normal load.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='164'>// Expand the instruction into cmpxchg; used by at least X86.</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='407' c='_ZN12_GLOBAL__N_112AtomicExpand19tryExpandAtomicLoadEPN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='584' c='_ZN12_GLOBAL__N_112AtomicExpand18tryExpandAtomicRMWEPN4llvm13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='593' u='r' c='_ZN12_GLOBAL__N_112AtomicExpand18tryExpandAtomicRMWEPN4llvm13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='744' u='r' c='_ZN12_GLOBAL__N_112AtomicExpand23expandPartwordAtomicRMWEPN4llvm13AtomicRMWInstENS1_18TargetLoweringBase19AtomicExpansionKindE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11777' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4738' u='r' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10216' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10221' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14764' u='r' c='_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1360' u='r' c='_ZNK4llvm19SparcTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='302' u='r' c='_ZNK4llvm25WebAssemblyTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25819' u='r' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25831' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25849' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25860' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
