# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:27:10 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 05:27:10 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:27:13 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 05:27:13 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:27:21 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 05:27:21 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1
# vsim -voptargs="+acc" work.memory_interface_1 
# Start time: 05:27:29 on Nov 02,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1/*
noforce sim:/memory_interface_1/clk
force -freeze sim:/memory_interface_1/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface_1/mem_en 1 0
force -freeze sim:/memory_interface_1/start 1 0
force -freeze sim:/memory_interface_1/address 14'h0000 0
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:33:36 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 05:33:36 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1
# End time: 05:33:50 on Nov 02,2022, Elapsed time: 0:06:21
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.memory_interface_1 
# Start time: 05:33:50 on Nov 02,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1/*
force -freeze sim:/memory_interface_1/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface_1/mem_en {} 0
# ** UI-Msg: (vsim-4026) Value "" does not represent a literal of the enumeration type.
# ** UI-Msg: (vsim-4011) Invalid force value: {} 0.
# 
force -freeze sim:/memory_interface_1/start 1 0
force -freeze sim:/memory_interface_1/address 14'h0000 0
force -freeze sim:/memory_interface_1/mem_en 1 0
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:41:47 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 05:41:47 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1
# End time: 05:41:54 on Nov 02,2022, Elapsed time: 0:08:04
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.memory_interface_1 
# Start time: 05:41:54 on Nov 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1/*
force -freeze sim:/memory_interface_1/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface_1/mem_en 1 0
force -freeze sim:/memory_interface_1/start 1 0
force -freeze sim:/memory_interface_1/address 14'h0000 0
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:26:49 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 06:26:49 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:28:14 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 06:28:14 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:28:18 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 06:28:18 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 06:28:20 on Nov 02,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 06:28:20 on Nov 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1
# End time: 06:28:30 on Nov 02,2022, Elapsed time: 0:46:36
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.memory_interface_1 
# Start time: 06:28:30 on Nov 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1/*
force -freeze sim:/memory_interface_1/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/memory_interface_1/mem_en 1 0
force -freeze sim:/memory_interface_1/start 1 0
force -freeze sim:/memory_interface_1/address 14'h0000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/memory_interface_1/address 14'h0004 0
run
run
run
run
run
run
run
force -freeze sim:/memory_interface_1/address 14'h0008 0
run
run
run
run
run
run
run
# End time: 06:33:56 on Nov 02,2022, Elapsed time: 0:05:26
# Errors: 0, Warnings: 0
