Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:54:38 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_40_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.992ns (28.126%)  route 2.535ns (71.874%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 6.838 - 4.000 ) 
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.410ns (routing 1.465ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.091ns (routing 1.325ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=13143, routed)       2.410     3.451    Delay1No13_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X155Y176       FDCE                                         r  Delay1No13_instance/Y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y176       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.530 r  Delay1No13_instance/Y_reg[12]/Q
                         net (fo=4, routed)           0.791     4.321    Delay1No12_instance/Y_reg[33]_0[12]
    SLICE_X143Y195       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     4.410 r  Delay1No12_instance/geqOp_carry_i_10__0/O
                         net (fo=1, routed)           0.008     4.418    Sum10_1_impl_instance/FPAddSubOp_instance/S[6]
    SLICE_X143Y195       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.533 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.559    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X143Y196       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.574 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.600    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X143Y197       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.652 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.177     4.829    Delay1No13_instance/CO[0]
    SLICE_X142Y197       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.964 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.419     5.383    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X140Y197       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.482 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.164     5.646    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X141Y197       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     5.746 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.376     6.122    Delay1No13_instance/Y_reg[23]_0
    SLICE_X144Y194       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     6.219 r  Delay1No13_instance/shiftedFracY_d1[17]_i_3__0/O
                         net (fo=5, routed)           0.289     6.508    Delay1No13_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X141Y194       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     6.631 r  Delay1No13_instance/shiftedFracY_d1[29]_i_2__0/O
                         net (fo=2, routed)           0.187     6.818    Delay1No12_instance/Y_reg[26]_0[6]
    SLICE_X142Y193       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.906 r  Delay1No12_instance/shiftedFracY_d1[13]_i_1__0/O
                         net (fo=1, routed)           0.072     6.978    Sum10_1_impl_instance/FPAddSubOp_instance/D[2]
    SLICE_X142Y193       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=13143, routed)       2.091     6.838    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X142Y193       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.434     7.272    
                         clock uncertainty           -0.035     7.237    
    SLICE_X142Y193       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.262    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.262    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  0.284    




