# FixedPointAdder Module

This Verilog module implements...

## Features

* Feature1
* Feature2
* Feature3

## Usage

1. **Instantiate the module:**

   ```verilog
   FixedPointAdder #(
       // Optional parameters here 
   ) FixedPointAdder (
       .clk(clk),           // Input
       .reset_n(reset_n),   // Input - active low
       .data_in(data_in),   // Input
       .data_out(data_out)  // Output
   );

## References

- [Why DSP-Based Algorithms Need Special Attention in RTL Design](https://www.linkedin.com/pulse/why-dsp-based-algorithms-need-special-attention-rtl-design-eladawy-v3mmf/?trackingId=AEPhXm7Ye41DVtcrosiLFg%3D%3D)