<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3675" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3675{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3675{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3675{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3675{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t5_3675{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3675{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_3675{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#t8_3675{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3675{left:96px;bottom:998px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ta_3675{left:441px;bottom:958px;letter-spacing:-0.13px;}
#tb_3675{left:124px;bottom:936px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tc_3675{left:124px;bottom:920px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3675{left:124px;bottom:903px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#te_3675{left:124px;bottom:886px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_3675{left:646px;bottom:886px;letter-spacing:-0.14px;}
#tg_3675{left:124px;bottom:869px;letter-spacing:-0.15px;}
#th_3675{left:249px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3675{left:70px;bottom:828px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3675{left:70px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_3675{left:70px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tl_3675{left:70px;bottom:778px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tm_3675{left:70px;bottom:753px;letter-spacing:-0.16px;word-spacing:-1.09px;}
#tn_3675{left:70px;bottom:736px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#to_3675{left:70px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3675{left:70px;bottom:703px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#tq_3675{left:70px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3675{left:70px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_3675{left:70px;bottom:645px;letter-spacing:-0.17px;word-spacing:-1.17px;}
#tt_3675{left:70px;bottom:628px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_3675{left:70px;bottom:603px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tv_3675{left:70px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_3675{left:70px;bottom:570px;letter-spacing:-0.15px;word-spacing:-1px;}
#tx_3675{left:70px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3675{left:70px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tz_3675{left:70px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t10_3675{left:70px;bottom:461px;letter-spacing:0.14px;}
#t11_3675{left:152px;bottom:461px;letter-spacing:0.15px;word-spacing:0.01px;}
#t12_3675{left:70px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_3675{left:70px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t14_3675{left:70px;bottom:396px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t15_3675{left:70px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_3675{left:70px;bottom:362px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t17_3675{left:70px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_3675{left:70px;bottom:287px;letter-spacing:0.14px;}
#t19_3675{left:152px;bottom:287px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1a_3675{left:70px;bottom:263px;letter-spacing:-0.17px;word-spacing:-1.03px;}
#t1b_3675{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_3675{left:70px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3675{left:70px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3675{left:70px;bottom:188px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1f_3675{left:70px;bottom:171px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#t1g_3675{left:70px;bottom:154px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1h_3675{left:70px;bottom:130px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1i_3675{left:70px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.5px;}

.s1_3675{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3675{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3675{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3675{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3675{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s6_3675{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3675" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3675Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3675" style="-webkit-user-select: none;"><object width="935" height="1210" data="3675/3675.svg" type="image/svg+xml" id="pdf3675" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3675" class="t s1_3675">Vol. 3B </span><span id="t2_3675" class="t s1_3675">18-43 </span>
<span id="t3_3675" class="t s2_3675">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3675" class="t s3_3675">processor or may be set by the maximum resolved frequency at which the processor is booted. The maximum </span>
<span id="t5_3675" class="t s3_3675">resolved frequency may differ from the processor base frequency, see Section 20.7.2 for more detail. On </span>
<span id="t6_3675" class="t s3_3675">certain processors, the TSC frequency may not be the same as the frequency in the brand string. </span>
<span id="t7_3675" class="t s3_3675">The specific processor configuration determines the behavior. Constant TSC behavior ensures that the duration </span>
<span id="t8_3675" class="t s3_3675">of each clock tick is uniform and supports the use of the TSC as a wall clock timer even if the processor core </span>
<span id="t9_3675" class="t s3_3675">changes frequency. This is the architectural behavior moving forward. </span>
<span id="ta_3675" class="t s4_3675">NOTE </span>
<span id="tb_3675" class="t s3_3675">To determine average processor clock frequency, Intel recommends the use of performance </span>
<span id="tc_3675" class="t s3_3675">monitoring logic to count processor core clocks over the period of time for which the average is </span>
<span id="td_3675" class="t s3_3675">required. See Section 20.6.4.5, “Counting Clocks on systems with Intel® Hyper-Threading </span>
<span id="te_3675" class="t s3_3675">Technology in Processors Based on Intel NetBurst® Microarchitecture,” and </span><span id="tf_3675" class="t s5_3675">https://perfmon- </span>
<span id="tg_3675" class="t s5_3675">events.intel.com/ </span><span id="th_3675" class="t s3_3675">for more information. </span>
<span id="ti_3675" class="t s3_3675">The RDTSC instruction reads the time-stamp counter and is guaranteed to return a monotonically increasing </span>
<span id="tj_3675" class="t s3_3675">unique value whenever executed, except for a 64-bit counter wraparound. Intel guarantees that the time-stamp </span>
<span id="tk_3675" class="t s3_3675">counter will not wraparound within 10 years after being reset. The period for counter wrap is longer for Pentium 4, </span>
<span id="tl_3675" class="t s3_3675">Intel Xeon, P6 family, and Pentium processors. </span>
<span id="tm_3675" class="t s3_3675">Normally, the RDTSC instruction can be executed by programs and procedures running at any privilege level and in </span>
<span id="tn_3675" class="t s3_3675">virtual-8086 mode. The TSD flag allows use of this instruction to be restricted to programs and procedures running </span>
<span id="to_3675" class="t s3_3675">at privilege level 0. A secure operating system would set the TSD flag during system initialization to disable user </span>
<span id="tp_3675" class="t s3_3675">access to the time-stamp counter. An operating system that disables user access to the time-stamp counter should </span>
<span id="tq_3675" class="t s3_3675">emulate the instruction through a user-accessible programming interface. </span>
<span id="tr_3675" class="t s3_3675">The RDTSC instruction is not serializing or ordered with other instructions. It does not necessarily wait until all </span>
<span id="ts_3675" class="t s3_3675">previous instructions have been executed before reading the counter. Similarly, subsequent instructions may begin </span>
<span id="tt_3675" class="t s3_3675">execution before the RDTSC instruction operation is performed. </span>
<span id="tu_3675" class="t s3_3675">The RDMSR and WRMSR instructions read and write the time-stamp counter, treating the time-stamp counter as </span>
<span id="tv_3675" class="t s3_3675">an ordinary MSR (address 10H). In the Pentium 4, Intel Xeon, and P6 family processors, all 64-bits of the time- </span>
<span id="tw_3675" class="t s3_3675">stamp counter are read using RDMSR (just as with RDTSC). When WRMSR is used to write the time-stamp counter </span>
<span id="tx_3675" class="t s3_3675">on processors before family [0FH], models [03H, 04H]: only the low-order 32-bits of the time-stamp counter can </span>
<span id="ty_3675" class="t s3_3675">be written (the high-order 32 bits are cleared to 0). For family [0FH], models [03H, 04H, 06H]; for family [06H]], </span>
<span id="tz_3675" class="t s3_3675">model [0EH, 0FH]; for family [06H]], DisplayModel [17H, 1AH, 1CH, 1DH]: all 64 bits are writable. </span>
<span id="t10_3675" class="t s6_3675">18.17.1 </span><span id="t11_3675" class="t s6_3675">Invariant TSC </span>
<span id="t12_3675" class="t s3_3675">The time stamp counter in newer processors may support an enhancement, referred to as invariant TSC. </span>
<span id="t13_3675" class="t s3_3675">Processor’s support for invariant TSC is indicated by CPUID.80000007H:EDX[8]. </span>
<span id="t14_3675" class="t s3_3675">The invariant TSC will run at a constant rate in all ACPI P-, C-. and T-states. This is the architectural behavior </span>
<span id="t15_3675" class="t s3_3675">moving forward. On processors with invariant TSC support, the OS may use the TSC for wall clock timer services </span>
<span id="t16_3675" class="t s3_3675">(instead of ACPI or HPET timers). TSC reads are much more efficient and do not incur the overhead associated with </span>
<span id="t17_3675" class="t s3_3675">a ring transition or access to a platform resource. </span>
<span id="t18_3675" class="t s6_3675">18.17.2 </span><span id="t19_3675" class="t s6_3675">IA32_TSC_AUX Register and RDTSCP Support </span>
<span id="t1a_3675" class="t s3_3675">Processors based on Nehalem microarchitecture provide an auxiliary TSC register, IA32_TSC_AUX that is designed </span>
<span id="t1b_3675" class="t s3_3675">to be used in conjunction with IA32_TSC. IA32_TSC_AUX provides a 32-bit field that is initialized by privileged </span>
<span id="t1c_3675" class="t s3_3675">software with a signature value (for example, a logical processor ID). </span>
<span id="t1d_3675" class="t s3_3675">The primary usage of IA32_TSC_AUX in conjunction with IA32_TSC is to allow software to read the 64-bit time </span>
<span id="t1e_3675" class="t s3_3675">stamp in IA32_TSC and signature value in IA32_TSC_AUX with the instruction RDTSCP in an atomic operation. </span>
<span id="t1f_3675" class="t s3_3675">RDTSCP returns the 64-bit time stamp in EDX:EAX and the 32-bit TSC_AUX signature value in ECX. The atomicity </span>
<span id="t1g_3675" class="t s3_3675">of RDTSCP ensures that no context switch can occur between the reads of the TSC and TSC_AUX values. </span>
<span id="t1h_3675" class="t s3_3675">Support for RDTSCP is indicated by CPUID.80000001H:EDX[27]. As with RDTSC instruction, non-ring 0 access is </span>
<span id="t1i_3675" class="t s3_3675">controlled by CR4.TSD (Time Stamp Disable flag). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
