# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "65e29547"
attribute \hdlname "\\signal_distribution"
attribute \top 1
attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:18.1-128.10"
module \signal_distribution
  attribute \DONT_TOUCH 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:24.30-24.32"
  wire width 3 upto \a2
  attribute \DONT_TOUCH 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:25.30-25.32"
  wire width 9 upto \b2
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:22.10-22.11"
  wire output 2 \q
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:27.8-27.14"
  wire \q_OBUF
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:28.8-28.27"
  wire \q_OBUF_inst_i_2_n_0
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:21.9-21.10"
  wire input 1 \x
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:30.8-30.14"
  wire \x_IBUF
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:35.5-37.19"
  cell \LUT1 \GEN_1[0].GEN_2[0].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [2]
    connect \O \b2 [8]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:41.5-43.19"
  cell \LUT1 \GEN_1[0].GEN_2[1].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [2]
    connect \O \b2 [7]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:47.5-49.19"
  cell \LUT1 \GEN_1[0].GEN_2[2].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [2]
    connect \O \b2 [6]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:53.5-55.19"
  cell \LUT1 \GEN_1[0].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \x_IBUF
    connect \O \a2 [2]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:59.5-61.19"
  cell \LUT1 \GEN_1[1].GEN_2[0].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [1]
    connect \O \b2 [5]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:65.5-67.19"
  cell \LUT1 \GEN_1[1].GEN_2[1].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [1]
    connect \O \b2 [4]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:71.5-73.19"
  cell \LUT1 \GEN_1[1].GEN_2[2].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [1]
    connect \O \b2 [3]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:77.5-79.19"
  cell \LUT1 \GEN_1[1].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \x_IBUF
    connect \O \a2 [1]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:83.5-85.19"
  cell \LUT1 \GEN_1[2].GEN_2[0].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [0]
    connect \O \b2 [2]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:89.5-91.19"
  cell \LUT1 \GEN_1[2].GEN_2[1].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [0]
    connect \O \b2 [1]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:95.5-97.19"
  cell \LUT1 \GEN_1[2].GEN_2[2].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \a2 [0]
    connect \O \b2 [0]
  end
  attribute \box_type "PRIMITIVE"
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:101.5-103.19"
  cell \LUT1 \GEN_1[2].LUT1_inst
    parameter \INIT 2'01
    connect \I0 \x_IBUF
    connect \O \a2 [0]
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:104.8-106.15"
  cell \OBUF \q_OBUF_inst
    connect \I \q_OBUF
    connect \O \q
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:109.5-116.20"
  cell \LUT6 \q_OBUF_inst_i_1
    parameter \INIT 64'0110100110010110100101100110100110010110011010010110100110010110
    connect \I0 \b2 [8]
    connect \I1 \q_OBUF_inst_i_2_n_0
    connect \I2 \b2 [6]
    connect \I3 \b2 [7]
    connect \I4 \b2 [4]
    connect \I5 \b2 [5]
    connect \O \q_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:119.5-124.33"
  cell \LUT4 \q_OBUF_inst_i_2
    parameter \INIT 16'0110100110010110
    connect \I0 \b2 [2]
    connect \I1 \b2 [3]
    connect \I2 \b2 [0]
    connect \I3 \b2 [1]
    connect \O \q_OBUF_inst_i_2_n_0
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/small_signal_distribution_glitch/outputs_vivado_xilinx_7/netlist.v:125.8-127.20"
  cell \IBUF \x_IBUF_inst
    connect \I \x
    connect \O \x_IBUF
  end
end
