--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Mod10.twx Mod10.ncd -o Mod10.twr Mod10.pcf -ucf Mod10.ucf

Design file:              Mod10.ncd
Physical constraint file: Mod10.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PB2_P46
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gndLine     |   -1.366(R)|      FAST  |    3.853(R)|      SLOW  |PB2_P46_BUFGP     |   0.000|
vccLine     |   -1.979(R)|      FAST  |    4.431(R)|      SLOW  |PB2_P46_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PB2_P46 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |        10.877(R)|      SLOW  |         6.200(R)|      FAST  |PB2_P46_BUFGP     |   0.000|
B           |        10.662(R)|      SLOW  |         6.075(R)|      FAST  |PB2_P46_BUFGP     |   0.000|
C           |        10.812(R)|      SLOW  |         6.175(R)|      FAST  |PB2_P46_BUFGP     |   0.000|
D           |        10.526(R)|      SLOW  |         5.929(R)|      FAST  |PB2_P46_BUFGP     |   0.000|
out10       |        11.326(R)|      SLOW  |         6.147(R)|      FAST  |PB2_P46_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PB2_P46
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PB2_P46        |    3.418|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Sep 18 23:23:26 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



