<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=5&amp;t=8399" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2011-12-12T10:57:54-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=5&amp;t=8399</id>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2011-12-12T10:57:54-07:00</updated>
<published>2011-12-12T10:57:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87385#p87385</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87385#p87385"/>
<title type="html"><![CDATA[What are the &quot;rules&quot; when it comes to RAM speed?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87385#p87385"><![CDATA[
<div class="quotetitle">tepples wrote:</div><div class="quotecontent"><br />"RAM clock"? As I understand it, most RAMs of that period (1989) use asynchronous interfaces, such that the RAM slows down to match the speed of whatever is accessing it at the moment. That's why 70 ns SRAMs still work with a much slower 1.79 MHz 6502.<br /></div><br /><br />Thanks, this answers both of my original questions.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Mon Dec 12, 2011 10:57 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2011-12-12T06:39:30-07:00</updated>
<published>2011-12-12T06:39:30-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87382#p87382</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87382#p87382"/>
<title type="html"><![CDATA[What are the &quot;rules&quot; when it comes to RAM speed?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87382#p87382"><![CDATA[
<div class="quotetitle">psycopathicteen wrote:</div><div class="quotecontent"><br />I thought the 68000 is halted during DMA?<br /></div><br />And I thought the way this halting was done was by using the acknowledge signal.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />I was asking what happens when the CPU clock is out of sync with the RAM clock.<br /></div><br />"RAM clock"? As I understand it, most RAMs of that period (1989) use asynchronous interfaces, such that the RAM slows down to match the speed of whatever is accessing it at the moment. That's why 70 ns SRAMs still work with a much slower 1.79 MHz 6502.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Dec 12, 2011 6:39 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2011-12-11T22:40:04-07:00</updated>
<published>2011-12-11T22:40:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87378#p87378</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87378#p87378"/>
<title type="html"><![CDATA[What are the &quot;rules&quot; when it comes to RAM speed?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87378#p87378"><![CDATA[
I thought the 68000 is halted during DMA?<br /><br />I was asking what happens when the CPU clock is out of sync with the RAM clock.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Sun Dec 11, 2011 10:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[3gengames]]></name></author>
<updated>2011-12-11T21:51:56-07:00</updated>
<published>2011-12-11T21:51:56-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87377#p87377</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87377#p87377"/>
<title type="html"><![CDATA[What are the &quot;rules&quot; when it comes to RAM speed?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87377#p87377"><![CDATA[
I think what he's trying to explain is in between the chip not using it the other uses the RAM if it's ready. It'll wait if it's not available.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4311">3gengames</a> — Sun Dec 11, 2011 9:51 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2011-12-11T21:18:47-07:00</updated>
<published>2011-12-11T21:18:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87376#p87376</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87376#p87376"/>
<title type="html"><![CDATA[What are the &quot;rules&quot; when it comes to RAM speed?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87376#p87376"><![CDATA[
Neither of the two questions you've answered correctly.<br /><br />Let me put this another way:<br /><br />Lets say you have a RAM chip running at exactly 10 Mhz<br />Lets say you have a CPU chip running at exactly 9 Mhz<br /><br />Would this work?  Or will the two chips misread eachother?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Sun Dec 11, 2011 9:18 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2011-12-11T19:58:46-07:00</updated>
<published>2011-12-11T19:58:46-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87375#p87375</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87375#p87375"/>
<title type="html"><![CDATA[What are the &quot;rules&quot; when it comes to RAM speed?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87375#p87375"><![CDATA[
Here's how I understand part of the answer to your first question: In the Mac Plus, Atari ST, and Amiga, the video hardware and the CPU ordinarily take turns accessing RAM. Depending on the video mode, the CPU may get more or fewer time slots. When the CPU wants to access RAM, it asserts a request signal, and once the bus is ready, the memory controller acknowledges the request. The 68000 has a <em>lot</em> of internal operation cycles for every instruction, comparable to the Z80 and far more than the 6502 family.<br /><br />Here's how I understand the answer to your second question: The Super NES CPU contains a 65816 CPU and a memory controller circuit. The memory controller divides the 21.5 MHz master clock by 6 to 8* depending on the address to produce a clock signal going into the 65816, which fluctuates between 2.7 MHz (RAM and slow ROM) and 3.6 MHz (fast ROM and internal operation). This is not unlike how the front-end of an NES CPU divides the master clock by 12 to make the 6502's clock.<br /><br /><br /><span style="font-size: 84%; line-height: normal">* The two controller I/O ports are even slower. </span><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Dec 11, 2011 7:58 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[psycopathicteen]]></name></author>
<updated>2011-12-11T19:35:41-07:00</updated>
<published>2011-12-11T19:35:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87374#p87374</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87374#p87374"/>
<title type="html"><![CDATA[What are the &quot;rules&quot; when it comes to RAM speed?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=8399&amp;p=87374#p87374"><![CDATA[
Firstly, what is the speed of the Sega Genesis's RAM, and how does the DMA access it at 3.36 mhz if the 68000 accesses it at 1.92 mhz?<br /><br />Secondly, if the SNES's cpu goes from a 8 master cycle RAM access to a 6 master cycle ROM access, and back to an 8 master cycle RAM access, doesn't that cause the CPU to be 2 master cycles out of sync with the RAM?, and why does it still work?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4383">psycopathicteen</a> — Sun Dec 11, 2011 7:35 pm</p><hr />
]]></content>
</entry>
</feed>