#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec  2 21:43:28 2024
# Process ID: 28212
# Current directory: C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7436 C:\Users\Bamboo\Desktop\vivado1\MyCpu\DataMemory\DataMemory.xpr
# Log file: C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/vivado.log
# Journal file: C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemory_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataMemory_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xelab -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemory_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataMemory_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim/xsim.dir/DataMemory_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.020 ; gain = 17.594
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  2 21:54:44 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 926.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataMemory_sim_behav -key {Behavioral:sim_1:Functional:DataMemory_sim} -tclbatch {DataMemory_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DataMemory_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 150 ns : File "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_sim.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataMemory_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 953.441 ; gain = 27.344
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/DataMemory_sim/uut/Memory}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemory_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataMemory_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xelab -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_sim.v" Line 61
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemory_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataMemory_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xelab -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_sim.v" Line 61
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemory_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataMemory_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemory_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataMemory_sim_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DataMemory_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DataMemory_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.sim/sim_1/behav/xsim'
"xelab -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ecf135362c44678a06c66163146ba74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DataMemory_sim_behav xil_defaultlib.DataMemory_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v" Line 1. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataMemory_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DataMemory_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 150 ns : File "C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_sim.v" Line 61
save_wave_config {C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory_sim_behav.wcfg
set_property xsim.view C:/Users/Bamboo/Desktop/vivado1/MyCpu/DataMemory/DataMemory_sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 22:07:17 2024...
