# compile vhdl design source files
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd"
vhdl xil_defaultlib  "../../../mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd"

# Do not sort compile order
nosort
