{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457688304262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457688304262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 10:25:04 2016 " "Processing started: Fri Mar 11 10:25:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457688304262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457688304262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off robinsun-fpga -c robinsun-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457688304262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_85c_slow.vo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_85c_slow.vo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688305314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_0c_slow.vo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_0c_slow.vo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688305643 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_min_1200mv_0c_fast.vo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_min_1200mv_0c_fast.vo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688305997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga.vo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga.vo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688306329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_85c_v_slow.sdo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_85c_v_slow.sdo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688306598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_6_1200mv_0c_v_slow.sdo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_6_1200mv_0c_v_slow.sdo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688306883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_min_1200mv_0c_v_fast.sdo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_min_1200mv_0c_v_fast.sdo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688307137 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "robinsun-fpga_v.sdo D:/Documents/Github/robinsun-fpga/simulation/modelsim/ simulation " "Generated file robinsun-fpga_v.sdo in folder \"D:/Documents/Github/robinsun-fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1457688307435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457688307655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 10:25:07 2016 " "Processing ended: Fri Mar 11 10:25:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457688307655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457688307655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457688307655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457688307655 ""}
