Design Entry;HDL Check||(null)||Checking HDL syntax of 'testbench3.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:adder_3
Implementation;Synthesis||null||@N: Running in 64-bit mode||adder_3.srr(11);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||adder_3.srr(15);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module XOR3 in library work.||adder_3.srr(32);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/32||proasic3.v(1935);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1935
Implementation;Synthesis|| CG364 ||@N: Synthesizing module MAJ3 in library work.||adder_3.srr(34);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/34||proasic3.v(1289);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1289
Implementation;Synthesis|| CG364 ||@N: Synthesizing module Core_adder in library work.||adder_3.srr(36);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/36||Core_adder.v(5);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\smartgen\Core_adder\Core_adder.v'/linenumber/5
Implementation;Synthesis|| CG364 ||@N: Synthesizing module FA_behav2 in library work.||adder_3.srr(38);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/38||Fadd1.v(3);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\hdl\Fadd1.v'/linenumber/3
Implementation;Synthesis|| CG364 ||@N: Synthesizing module halfadder in library work.||adder_3.srr(40);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/40||halfadder.v(21);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\hdl\halfadder.v'/linenumber/21
Implementation;Synthesis|| CG364 ||@N: Synthesizing module OR2 in library work.||adder_3.srr(42);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/42||proasic3.v(1464);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1464
Implementation;Synthesis|| CG364 ||@N: Synthesizing module adder_3 in library work.||adder_3.srr(44);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/44||adder_3.v(9);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\component\work\adder_3\adder_3.v'/linenumber/9
Implementation;Synthesis||null||@N: Running in 64-bit mode||adder_3.srr(56);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/56||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||adder_3.srr(77);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/77||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||adder_3.srr(99);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/99||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||adder_3.srr(100);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/100||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.sap.||adder_3.srr(121);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/121||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||adder_3.srr(146);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/146||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||adder_3.srr(147);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/147||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||adder_3.srr(252);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/252||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||adder_3.srr(254);liberoaction://cross_probe/hdl/file/'D:\project\program\QUARTUS\eda\Adders_Smart\synthesis\adder_3.srr'/linenumber/254||null;null
Implementation;Compile;RootName:adder_3
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||adder_3_compile_log.rpt;liberoaction://open_report/file/adder_3_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:adder_3
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||adder_3_placeroute_log.rpt;liberoaction://open_report/file/adder_3_placeroute_log.rpt||(null);(null)
