import{_ as s,c as n,o as a,a6 as l}from"./chunks/framework.CwsuCNZ2.js";const D=JSON.parse('{"title":"Verilog-HDL基础语法（下）","description":"","frontmatter":{"title":"Verilog-HDL基础语法（下）","date":"2019-07-19T21:50:01.000Z","toc":true,"tags":["Verilog","HDL","硬件开发","数字电子技术","FPGA"]},"headers":[],"relativePath":"posts/zh/Verilog-HDL基础语法（下）.md","filePath":"posts/zh/Verilog-HDL基础语法（下）.md"}'),p={name:"posts/zh/Verilog-HDL基础语法（下）.md"},e=l("",18),o=[e];function r(c,i,t,b,u,d){return a(),n("div",null,o)}const E=s(p,[["render",r]]);export{D as __pageData,E as default};
