

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
04ca1049a9a92d304ff311337d9d67db  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_tjBZzU
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_CCmER0"
Running: cat _ptx_CCmER0 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wVbst7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wVbst7 --output-file  /dev/null 2> _ptx_CCmER0info"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_CCmER0 _ptx2_wVbst7 _ptx_CCmER0info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 45248 (ipc=90.5) sim_rate=22624 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 13:09:02 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 217184 (ipc=217.2) sim_rate=72394 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:09:03 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(62,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(88,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 662912 (ipc=331.5) sim_rate=132582 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:09:05 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(85,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 879040 (ipc=351.6) sim_rate=146506 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:09:06 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(58,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(32,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1086272 (ipc=310.4) sim_rate=155181 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:09:07 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(43,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(16,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1263904 (ipc=280.9) sim_rate=157988 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:09:08 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(32,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(62,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1600736 (ipc=266.8) sim_rate=177859 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:09:09 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(88,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1814496 (ipc=259.2) sim_rate=181449 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:09:10 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(50,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(76,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 2074784 (ipc=259.3) sim_rate=188616 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:09:11 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(55,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(25,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2203584 (ipc=259.2) sim_rate=183632 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:09:12 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(88,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2480000 (ipc=261.1) sim_rate=190769 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:09:13 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(23,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(32,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2727488 (ipc=259.8) sim_rate=194820 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:09:14 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(29,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(26,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(25,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3026400 (ipc=263.2) sim_rate=201760 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:09:15 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(24,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(35,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3292736 (ipc=263.4) sim_rate=205796 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:09:16 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(67,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3522016 (ipc=260.9) sim_rate=207177 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:09:17 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(42,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3755936 (ipc=259.0) sim_rate=208663 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:09:18 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(78,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(87,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(53,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4019808 (ipc=259.3) sim_rate=211568 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:09:19 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(24,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4149984 (ipc=259.4) sim_rate=207499 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:09:20 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(65,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(56,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(78,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4412096 (ipc=259.5) sim_rate=210099 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:09:21 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(47,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(74,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(77,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 4678080 (ipc=259.9) sim_rate=212640 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:09:22 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(36,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(44,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4943136 (ipc=260.2) sim_rate=214918 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:09:23 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(82,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(27,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 5190240 (ipc=259.5) sim_rate=216260 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:09:24 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(72,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(50,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5554208 (ipc=264.5) sim_rate=222168 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:09:25 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(54,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(40,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 5812352 (ipc=270.3) sim_rate=223552 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:09:26 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(40,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(12,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6106864 (ipc=277.6) sim_rate=226180 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:09:27 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(56,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(43,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(24,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(60,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(64,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(45,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(7,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 6727901 (ipc=292.5) sim_rate=240282 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:09:28 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(49,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(85,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(82,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 7034621 (ipc=299.3) sim_rate=242573 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:09:29 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(48,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(46,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(55,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(42,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7354226 (ipc=306.4) sim_rate=245140 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:09:30 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(89,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(57,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(52,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(69,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(12,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(56,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(22,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 8043811 (ipc=321.8) sim_rate=259477 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 13:09:31 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(66,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(38,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(87,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(58,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8387600 (ipc=328.9) sim_rate=262112 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:09:32 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(8,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(87,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(9,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 8694342 (ipc=334.4) sim_rate=263464 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 13:09:33 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(83,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(8,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(88,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8965061 (ipc=338.3) sim_rate=263678 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:09:34 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(74,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(14,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(13,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(13,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9396582 (ipc=341.7) sim_rate=268473 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:09:35 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(48,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(41,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9593864 (ipc=342.6) sim_rate=266496 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:09:36 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(4,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(8,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(83,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(58,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 9942298 (ipc=342.8) sim_rate=268710 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:09:37 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10079055 (ipc=341.7) sim_rate=265238 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:09:38 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(10,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(42,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(56,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 10359310 (ipc=339.6) sim_rate=265623 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:09:39 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(70,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(19,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(56,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 10618574 (ipc=337.1) sim_rate=265464 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:09:40 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(16,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(35,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(56,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 10885198 (ipc=334.9) sim_rate=265492 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:09:41 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(23,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(75,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 11142190 (ipc=332.6) sim_rate=265290 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:09:42 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(45,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(83,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(13,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 11385646 (ipc=330.0) sim_rate=264782 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:09:43 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(79,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 11525358 (ipc=329.3) sim_rate=261939 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:09:44 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(10,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(46,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(85,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 11768334 (ipc=326.9) sim_rate=261518 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:09:45 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(7,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(30,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 12024046 (ipc=325.0) sim_rate=261392 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:09:46 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(74,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(85,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(66,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 12273454 (ipc=323.0) sim_rate=261137 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:09:47 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(13,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(57,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(8,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 12531406 (ipc=321.3) sim_rate=261070 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:09:48 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(85,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 12667182 (ipc=320.7) sim_rate=258513 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:09:49 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(34,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(27,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(52,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 12931214 (ipc=319.3) sim_rate=258624 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:09:50 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(8,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(22,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(21,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 13232334 (ipc=318.9) sim_rate=259457 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:09:51 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(43,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(7,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(41,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(26,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 13579852 (ipc=319.5) sim_rate=261151 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:09:52 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(77,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(75,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 13790924 (ipc=320.7) sim_rate=260206 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:09:53 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(40,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43177,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43178,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(43,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 14030864 (ipc=322.5) sim_rate=259830 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:09:54 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(78,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43639,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43640,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (43727,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(43728,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(33,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(10,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (44022,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(44023,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(64,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (44184,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(44185,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44219,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(44220,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44261,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44262,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(94,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(84,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 14542643 (ipc=326.8) sim_rate=264411 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:09:55 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(69,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (44670,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(44671,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(51,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(88,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44989,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(44990,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 14853019 (ipc=330.1) sim_rate=265232 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:09:56 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(95,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45089,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45090,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(20,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45241,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45242,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(28,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45470,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(45471,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 15155509 (ipc=333.1) sim_rate=265886 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:09:57 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(70,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(4,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45742,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45743,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (45753,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(45754,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (45768,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(45769,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (45772,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(45773,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(69,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 15442631 (ipc=335.7) sim_rate=266252 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:09:58 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(31,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(23,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(37,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(92,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(69,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (46841,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(46842,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46859,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(46860,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (46865,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(46866,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(84,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 16013018 (ipc=340.7) sim_rate=271407 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:09:59 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(106,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (47102,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(47103,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(108,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47237,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47238,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (47265,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(47266,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47314,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47315,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(9,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47441,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(47442,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47459,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(47460,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(34,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 16318896 (ipc=343.6) sim_rate=271981 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:10:00 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47535,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(47536,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47599,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47600,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(87,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47782,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(47783,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(74,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47903,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47904,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(12,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47963,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(47964,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 16633893 (ipc=346.5) sim_rate=272686 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 13:10:01 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48020,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48021,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48030,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48031,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48043,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(48044,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48069,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(48070,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(58,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (48167,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(48168,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48186,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48187,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (48194,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(48195,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(74,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48267,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(48268,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48322,0), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(99,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 16960228 (ipc=349.7) sim_rate=273552 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:10:02 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(44,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (48591,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48656,0), 5 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(37,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48696,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48730,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (48796,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48842,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48856,0), 5 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(90,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48909,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48943,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 17220669 (ipc=351.4) sim_rate=273343 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:10:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (49044,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(52,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (49153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49184,0), 3 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(101,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (49425,0), 2 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(101,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (49619,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (49679,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (49753,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (49813,0), 2 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(28,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49829,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (49850,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 17611397 (ipc=352.2) sim_rate=275178 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:10:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50040,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50053,0), 5 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(28,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50107,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50141,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50144,0), 4 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(125,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50331,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (50340,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50343,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50365,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50487,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (50574,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50585,0), 2 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(89,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (50736,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50832,0), 2 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(115,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50957,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 17957630 (ipc=352.1) sim_rate=276271 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 13:10:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (51134,0), 3 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(97,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51194,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 18115156 (ipc=351.8) sim_rate=274472 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:10:06 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(124,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (51665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (51825,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (51837,0), 3 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(117,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (52024,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52144,0), 4 CTAs running
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(43,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (52221,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52460,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 18388107 (ipc=350.2) sim_rate=274449 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:10:07 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(50,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (52805,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (52893,0), 2 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(43,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53291,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (53323,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(108,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 18614250 (ipc=347.9) sim_rate=273738 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 13:10:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53814,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(112,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(90,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 18885820 (ipc=343.4) sim_rate=273707 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:10:09 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(93,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(110,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(113,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(107,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 19243324 (ipc=340.6) sim_rate=274904 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 13:10:10 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(124,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(127,0,0) tid=(178,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(90,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(96,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 19557270 (ipc=340.1) sim_rate=275454 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 13:10:11 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(102,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(127,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 19819697 (ipc=338.8) sim_rate=275273 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 13:10:12 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(96,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(101,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(92,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(111,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 20179403 (ipc=336.3) sim_rate=276430 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 13:10:13 2016
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(94,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(101,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(90,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 20430473 (ipc=334.9) sim_rate=276087 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 13:10:14 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(118,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(94,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(119,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 20703884 (ipc=333.9) sim_rate=276051 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 13:10:15 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(100,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(111,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(111,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 21066606 (ipc=334.4) sim_rate=277192 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 13:10:16 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(120,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(106,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(119,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(91,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 21430178 (ipc=334.8) sim_rate=278314 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 13:10:17 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(123,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(93,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(90,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(111,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(92,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 21858505 (ipc=336.3) sim_rate=280237 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 13:10:18 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(109,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (65387,0), 1 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(115,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65559,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (65714,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65861,0), 1 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(113,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 22139321 (ipc=335.4) sim_rate=280244 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 13:10:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (66040,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (66209,0), 1 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(116,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (66515,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (66576,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(105,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 22391170 (ipc=331.7) sim_rate=279889 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 13:10:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (67539,0), 2 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(123,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(119,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (69055,0), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(102,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (69654,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(90,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 22706495 (ipc=324.4) sim_rate=280327 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 13:10:21 2016
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(96,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(122,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (71835,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 22982725 (ipc=319.2) sim_rate=280277 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 13:10:22 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(114,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (72090,0), 2 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(111,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73061,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(103,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 23261434 (ipc=312.2) sim_rate=280258 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 13:10:23 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(122,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (74844,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(94,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(121,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(105,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 23626820 (ipc=304.9) sim_rate=281271 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 13:10:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (77776,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (77813,0), 3 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(118,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(120,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (78592,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (78657,0), 2 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(111,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (79618,0), 3 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(115,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 24030163 (ipc=300.4) sim_rate=282707 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 13:10:25 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(105,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80148,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (80544,0), 2 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(105,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (80780,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (80785,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (80973,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(95,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (81315,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (81443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (81514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (81653,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (81663,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (81779,0), 4 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(103,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (82777,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (82963,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 24403536 (ipc=294.0) sim_rate=283762 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 13:10:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (83078,0), 1 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(102,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (83567,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (83667,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (84061,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84143,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 4.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 84144
gpu_sim_insn = 24441600
gpu_ipc =     290.4735
gpu_tot_sim_cycle = 84144
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     290.4735
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 22389
gpu_stall_icnt2sh    = 312085
gpu_total_sim_rate=284204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1320
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31646
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39805
	L1D_cache_core[2]: Access = 5140, Miss = 5140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48464
	L1D_cache_core[3]: Access = 5654, Miss = 5654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51045
	L1D_cache_core[4]: Access = 5654, Miss = 5654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 50175
	L1D_cache_core[5]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32768
	L1D_cache_core[6]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33840
	L1D_cache_core[7]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32977
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31492
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32070
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33751
	L1D_cache_core[11]: Access = 5654, Miss = 5654, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47743
	L1D_cache_core[12]: Access = 5140, Miss = 5140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43405
	L1D_cache_core[13]: Access = 5140, Miss = 5140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49125
	L1D_cache_core[14]: Access = 3084, Miss = 3084, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34377
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 592683
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.063
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3162
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 592136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 462296
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 595845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3162
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3162
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 592683
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:849586	W0_Idle:180972	W0_Scoreboard:210856	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 281 
maxdqlatency = 0 
maxmflatency = 701 
averagemflatency = 341 
max_icnt2mem_latency = 284 
max_icnt2sh_latency = 84143 
mrq_lat_table:44671 	1256 	1761 	3678 	6638 	4908 	2373 	285 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	248 	64419 	1140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59068 	5123 	657 	781 	279 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10288 	31474 	20797 	2973 	19 	0 	0 	0 	0 	0 	0 	90 	121 	45 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         4         3         3         4         4         5         4         4         4         5         5         5         6         4         4 
dram[1]:         6         5         4         4         4         5         4         5         4         4         5         4         5         5         5         4 
dram[2]:         4         5         4         4         4         5         4         4         4         4         5         4         6         4         5         5 
dram[3]:         5         6         3         4         4         4         4         4         4         4         5         5         6         4         4         4 
dram[4]:         6         5         4         4         4         4         4         5         4         4         6         4         7         5         4         5 
dram[5]:         6         5         5         4         5         4         3         4         4         4         5         4         6         4         5         4 
maximum service time to same row:
dram[0]:      2236      2220      1843      1851      1851      1841      1859      1835      1849      1829      2038      1876      1840      1860      1826      1785 
dram[1]:      1968      1884      1857      1891      1841      1840      1871      1826      1866      1832      1825      1822      1843      1860      1873      1776 
dram[2]:      1809      1832      1849      1804      1857      1876      1851      1838      1853      1694      1838      2137      1863      1835      1871      1831 
dram[3]:      1854      1832      1862      1803      1876      1977      1878      1854      1869      1788      2287      1866      1856      1863      1850      1768 
dram[4]:      2214      1843      1866      1835      1825      1903      1848      1879      1801      1790      1813      1868      1852      1851      1691      1857 
dram[5]:      2104      1834      1872      1837      2534      1897      1825      1871      1799      1779      1819      1875      1998      1956      1782      1885 
average row accesses per activate:
dram[0]:  1.188380  1.197861  1.204301  1.212996  1.220036  1.242259  1.237258  1.199319  1.199319  1.224348  1.208481  1.269373  1.191489  1.267925  1.219601  1.208633 
dram[1]:  1.243542  1.224044  1.204301  1.224044  1.220036  1.244526  1.217993  1.226481  1.211704  1.252669  1.248175  1.243682  1.228519  1.191489  1.251397  1.230769 
dram[2]:  1.229927  1.212996  1.224044  1.197861  1.213523  1.206349  1.207547  1.224348  1.220104  1.237258  1.214920  1.228829  1.233028  1.156626  1.256075  1.219601 
dram[3]:  1.203571  1.185185  1.185185  1.181019  1.211368  1.228007  1.215889  1.193220  1.241623  1.224348  1.241379  1.237750  1.263158  1.212996  1.215190  1.249071 
dram[4]:  1.244444  1.230769  1.200000  1.253731  1.196491  1.208481  1.187184  1.250444  1.201365  1.241623  1.253188  1.217857  1.212996  1.191489  1.233028  1.258427 
dram[5]:  1.224044  1.226277  1.215190  1.230769  1.244526  1.221429  1.205480  1.181208  1.209622  1.254902  1.241441  1.222222  1.200000  1.221818  1.246753  1.239852 
average row locality = 65571/53684 = 1.221425
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       685       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       685       682       672       672       672       672 
total reads: 65555
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        351       356       340       352       345       366       345       358       339       356       348       372       345       355       350       362
dram[1]:        341       338       339       334       341       333       345       337       338       331       346       350       340       335       345       336
dram[2]:        332       344       331       340       338       345       335       347       333       342       340       349       335       348       337       345
dram[3]:        339       328       341       330       343       331       341       330       340       328       343       334       340       324       344       330
dram[4]:        344       351       339       346       345       352       344       349       343       342       357       358       343       351       344       355
dram[5]:        343       339       338       338       337       342       342       345       338       337       358       341       339       338       343       343
maximum mf latency per bank:
dram[0]:        563       694       607       623       606       635       577       638       653       659       576       701       582       667       619       695
dram[1]:        584       679       538       649       609       577       606       614       595       590       593       622       609       599       604       616
dram[2]:        555       578       537       570       541       608       610       598       632       575       591       662       569       636       593       602
dram[3]:        605       566       585       555       608       601       604       569       578       575       596       592       592       517       602       527
dram[4]:        620       612       550       662       547       593       595       610       560       577       542       636       567       643       579       686
dram[5]:        572       571       558       547       535       536       564       582       564       571       542       551       612       543       613       580

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111069 n_nop=71273 n_act=8976 n_pre=8960 n_req=10931 n_rd=21854 n_write=6 bw_util=0.3936
n_activity=98405 dram_eff=0.4443
bk0: 1350a 85470i bk1: 1344a 86362i bk2: 1344a 87243i bk3: 1344a 86538i bk4: 1364a 86221i bk5: 1364a 85403i bk6: 1408a 85813i bk7: 1408a 84221i bk8: 1408a 86097i bk9: 1408a 85723i bk10: 1368a 85618i bk11: 1368a 86343i bk12: 1344a 86053i bk13: 1344a 86667i bk14: 1344a 86076i bk15: 1344a 84896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.50228
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111069 n_nop=71434 n_act=8896 n_pre=8880 n_req=10931 n_rd=21854 n_write=5 bw_util=0.3936
n_activity=98700 dram_eff=0.4429
bk0: 1348a 87813i bk1: 1344a 87694i bk2: 1344a 87770i bk3: 1344a 87806i bk4: 1364a 86600i bk5: 1364a 87668i bk6: 1408a 85200i bk7: 1408a 86207i bk8: 1408a 86383i bk9: 1408a 87261i bk10: 1368a 86972i bk11: 1370a 86770i bk12: 1344a 87178i bk13: 1344a 87103i bk14: 1344a 86451i bk15: 1344a 87090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.19564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111069 n_nop=71283 n_act=8975 n_pre=8959 n_req=10926 n_rd=21852 n_write=0 bw_util=0.3935
n_activity=98364 dram_eff=0.4443
bk0: 1348a 87851i bk1: 1344a 86639i bk2: 1344a 87735i bk3: 1344a 87288i bk4: 1364a 86361i bk5: 1368a 86005i bk6: 1408a 86477i bk7: 1408a 85118i bk8: 1408a 86350i bk9: 1408a 86295i bk10: 1368a 86163i bk11: 1364a 86014i bk12: 1344a 87424i bk13: 1344a 85521i bk14: 1344a 86724i bk15: 1344a 86317i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.27343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111069 n_nop=71287 n_act=8973 n_pre=8957 n_req=10926 n_rd=21852 n_write=0 bw_util=0.3935
n_activity=98548 dram_eff=0.4435
bk0: 1348a 87581i bk1: 1344a 87743i bk2: 1344a 87397i bk3: 1344a 87676i bk4: 1364a 87044i bk5: 1368a 87322i bk6: 1408a 86090i bk7: 1408a 85931i bk8: 1408a 87112i bk9: 1408a 86951i bk10: 1368a 87414i bk11: 1364a 87669i bk12: 1344a 88211i bk13: 1344a 88115i bk14: 1344a 86952i bk15: 1344a 87340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.11736
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111069 n_nop=71365 n_act=8933 n_pre=8917 n_req=10928 n_rd=21848 n_write=6 bw_util=0.3935
n_activity=98588 dram_eff=0.4433
bk0: 1344a 86961i bk1: 1344a 86738i bk2: 1344a 86995i bk3: 1344a 87760i bk4: 1364a 85628i bk5: 1368a 85502i bk6: 1408a 84997i bk7: 1408a 84778i bk8: 1408a 85891i bk9: 1408a 85999i bk10: 1368a 85808i bk11: 1364a 85622i bk12: 1344a 86756i bk13: 1344a 85774i bk14: 1344a 85978i bk15: 1344a 85803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.45234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111069 n_nop=71368 n_act=8931 n_pre=8915 n_req=10929 n_rd=21850 n_write=5 bw_util=0.3935
n_activity=98676 dram_eff=0.443
bk0: 1344a 87259i bk1: 1344a 87668i bk2: 1344a 87823i bk3: 1344a 88075i bk4: 1364a 87151i bk5: 1368a 86422i bk6: 1408a 85533i bk7: 1408a 84937i bk8: 1408a 86489i bk9: 1408a 86376i bk10: 1370a 86537i bk11: 1364a 86574i bk12: 1344a 86140i bk13: 1344a 86629i bk14: 1344a 87066i bk15: 1344a 86304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.23929

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 802
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 390
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 328
L2_cache_bank[3]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 251
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 140
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 257
L2_cache_bank[6]: Access = 5477, Miss = 5464, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 217
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 190
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 213
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 235
L2_cache_bank[10]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 176
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 189
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65555
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 3388
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2873
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 246
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 414
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.260

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9074
	minimum = 6
	maximum = 164
Network latency average = 14.9098
	minimum = 6
	maximum = 123
Slowest packet = 37049
Flit latency average = 14.9989
	minimum = 6
	maximum = 119
Slowest flit = 356637
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.058024
	minimum = 0.0367465 (at node 0)
	maximum = 0.0672894 (at node 3)
Accepted packet rate average = 0.058024
	minimum = 0.0367465 (at node 0)
	maximum = 0.0672894 (at node 3)
Injected flit rate average = 0.173721
	minimum = 0.0368891 (at node 0)
	maximum = 0.32688 (at node 15)
Accepted flit rate average= 0.173721
	minimum = 0.0649125 (at node 20)
	maximum = 0.335377 (at node 3)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9074 (1 samples)
	minimum = 6 (1 samples)
	maximum = 164 (1 samples)
Network latency average = 14.9098 (1 samples)
	minimum = 6 (1 samples)
	maximum = 123 (1 samples)
Flit latency average = 14.9989 (1 samples)
	minimum = 6 (1 samples)
	maximum = 119 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.058024 (1 samples)
	minimum = 0.0367465 (1 samples)
	maximum = 0.0672894 (1 samples)
Accepted packet rate average = 0.058024 (1 samples)
	minimum = 0.0367465 (1 samples)
	maximum = 0.0672894 (1 samples)
Injected flit rate average = 0.173721 (1 samples)
	minimum = 0.0368891 (1 samples)
	maximum = 0.32688 (1 samples)
Accepted flit rate average = 0.173721 (1 samples)
	minimum = 0.0649125 (1 samples)
	maximum = 0.335377 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 284204 (inst/sec)
gpgpu_simulation_rate = 978 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 84080.679688 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
