\hypertarget{group___a_d_c___clock_prescaler}{\section{A\-D\-C Clock\-Prescaler}
\label{group___a_d_c___clock_prescaler}\index{A\-D\-C Clock\-Prescaler@{A\-D\-C Clock\-Prescaler}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V1}~((uint32\-\_\-t)0x00000000)
\item 
\#define \hyperlink{group___a_d_c___clock_prescaler_gacf4ae9c70dd75168acf17fbce10af8b8}{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V2}~((uint32\-\_\-t)\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{A\-D\-C\-\_\-\-C\-C\-R\-\_\-\-A\-D\-C\-P\-R\-E\-\_\-0})
\item 
\#define \hyperlink{group___a_d_c___clock_prescaler_ga5fb738b8222dfdbceb02a0ad041f5da5}{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V4}~((uint32\-\_\-t)\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{A\-D\-C\-\_\-\-C\-C\-R\-\_\-\-A\-D\-C\-P\-R\-E\-\_\-1})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}{\index{A\-D\-C Clock\-Prescaler@{A\-D\-C Clock\-Prescaler}!A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V1@{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V1}}
\index{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V1@{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V1}!ADC ClockPrescaler@{A\-D\-C Clock\-Prescaler}}
\subsubsection[{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V1}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V1~((uint32\-\_\-t)0x00000000)}}\label{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}
A\-D\-C asynchronous clock derived from A\-D\-C dedicated H\-S\-I without prescaler \hypertarget{group___a_d_c___clock_prescaler_gacf4ae9c70dd75168acf17fbce10af8b8}{\index{A\-D\-C Clock\-Prescaler@{A\-D\-C Clock\-Prescaler}!A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V2@{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V2}}
\index{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V2@{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V2}!ADC ClockPrescaler@{A\-D\-C Clock\-Prescaler}}
\subsubsection[{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V2}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V2~((uint32\-\_\-t){\bf A\-D\-C\-\_\-\-C\-C\-R\-\_\-\-A\-D\-C\-P\-R\-E\-\_\-0})}}\label{group___a_d_c___clock_prescaler_gacf4ae9c70dd75168acf17fbce10af8b8}
A\-D\-C asynchronous clock derived from A\-D\-C dedicated H\-S\-I divided by a prescaler of 2 \hypertarget{group___a_d_c___clock_prescaler_ga5fb738b8222dfdbceb02a0ad041f5da5}{\index{A\-D\-C Clock\-Prescaler@{A\-D\-C Clock\-Prescaler}!A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V4@{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V4}}
\index{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V4@{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V4}!ADC ClockPrescaler@{A\-D\-C Clock\-Prescaler}}
\subsubsection[{A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V4}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\-D\-C\-\_\-\-C\-L\-O\-C\-K\-\_\-\-A\-S\-Y\-N\-C\-\_\-\-D\-I\-V4~((uint32\-\_\-t){\bf A\-D\-C\-\_\-\-C\-C\-R\-\_\-\-A\-D\-C\-P\-R\-E\-\_\-1})}}\label{group___a_d_c___clock_prescaler_ga5fb738b8222dfdbceb02a0ad041f5da5}
A\-D\-C asynchronous clock derived from A\-D\-C dedicated H\-S\-I divided by a prescaler of 4 