// Seed: 2683409001
`define pp_7 0
`default_nettype id_6 `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  always @(posedge 1) begin
    id_1[1] <= id_5;
    if (id_7) id_4 <= 1 | id_7 - 1;
    else id_3 <= id_5;
  end
  logic id_7;
endmodule
