# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -l test1.log -sv_seed random work.top "+UVM_TESTNAME=ram_single_addr_test" 
# Start time: 17:43:12 on Jul 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.ram_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 2447954668
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ram_single_addr_test...
# UVM_INFO ../tb/ram_env.sv(64) @ 0: uvm_test_top.ram_envh [RAM_ram_env] THIS IS BUILD PHASE OF ram_env
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(51) @ 0: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] THIS IS MONITOR IN RUN
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @646                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd54                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd2167771294764058932                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @653                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd90                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd7697489313893271705                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @657                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd50                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd17716263482395874022                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @661                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd69                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd922752149583082378                         
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @667                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd86                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd17608807114065046601                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @671                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd66                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd13854546277572184614                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @675                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd60                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd4775926054980046530                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @681                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd37                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd13659613954662698205                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @685                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd28                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd9639531472727568837                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @689                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd20                                         
#   address                      integral   12    'd55                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd10979913837524346046                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER]    10
# [Questa UVM]     2
# [RAM_WR_MONITOR]     1
# [RAM_ram_env]     1
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 250  Instance: /top
# Saving coverage database on exit...
# End time: 17:43:15 on Jul 12,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
