// Seed: 39907622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input wire id_5,
    output uwire id_6,
    input tri1 id_7,
    input wire id_8,
    output uwire id_9
);
  wire id_11;
  logic id_12, id_13, id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14
  );
  assign id_6 = id_15;
endmodule
