{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543747932457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543747932467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 18:52:12 2018 " "Processing started: Sun Dec 02 18:52:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543747932467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543747932467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JK_flip_flop_test -c JK_flip_flop_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off JK_flip_flop_test -c JK_flip_flop_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543747932467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543747933277 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "JK_flip_flop_test.v(41) " "Verilog HDL Module Instantiation warning at JK_flip_flop_test.v(41): ignored dangling comma in List of Port Connections" {  } { { "JK_flip_flop_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1543747942358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flip_flop_test.v 4 4 " "Found 4 design units, including 4 entities, in source file jk_flip_flop_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 JK_flip_flop_test " "Found entity 1: JK_flip_flop_test" {  } { { "JK_flip_flop_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543747942358 ""} { "Info" "ISGN_ENTITY_NAME" "2 JK_flip_flop " "Found entity 2: JK_flip_flop" {  } { { "JK_flip_flop_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543747942358 ""} { "Info" "ISGN_ENTITY_NAME" "3 JK_flip_flop_part1 " "Found entity 3: JK_flip_flop_part1" {  } { { "JK_flip_flop_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543747942358 ""} { "Info" "ISGN_ENTITY_NAME" "4 frequency_divider " "Found entity 4: frequency_divider" {  } { { "JK_flip_flop_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543747942358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543747942358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JK_flip_flop_test " "Elaborating entity \"JK_flip_flop_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543747942398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "JK_flip_flop_test.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543747942408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 JK_flip_flop_test.v(86) " "Verilog HDL assignment warning at JK_flip_flop_test.v(86): truncated value with size 32 to match size of target (28)" {  } { { "JK_flip_flop_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543747942408 "|JK_flip_flop_test|frequency_divider:u_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flip_flop JK_flip_flop:u_JK " "Elaborating entity \"JK_flip_flop\" for hierarchy \"JK_flip_flop:u_JK\"" {  } { { "JK_flip_flop_test.v" "u_JK" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543747942418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flip_flop_part1 JK_flip_flop:u_JK\|JK_flip_flop_part1:u_JK_part1 " "Elaborating entity \"JK_flip_flop_part1\" for hierarchy \"JK_flip_flop:u_JK\|JK_flip_flop_part1:u_JK_part1\"" {  } { { "JK_flip_flop_test.v" "u_JK_part1" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543747942418 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543747942918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543747943388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543747943388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "JK_flip_flop_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/JK_flip_flop/JK_flip_flop_test.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543747943428 "|JK_flip_flop_test|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543747943428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543747943428 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543747943428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543747943428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543747943428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543747943458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 18:52:23 2018 " "Processing ended: Sun Dec 02 18:52:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543747943458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543747943458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543747943458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543747943458 ""}
