Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 22 09:42:20 2024
| Host         : LaptopMateo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            LED_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.959ns  (logic 5.443ns (38.997%)  route 8.515ns (61.003%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.738     5.199    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I3_O)        0.124     5.323 r  LED_Out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.680     6.003    Tie0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.150     6.153 r  LED_Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.097    10.250    LED_Out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         3.708    13.959 r  LED_Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.959    LED_Out[2]
    V13                                                               r  LED_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            LED_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.895ns  (logic 5.239ns (37.703%)  route 8.656ns (62.297%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.724     5.185    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.309 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.669     5.978    Win20
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.102 r  LED_Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.264    10.366    LED_Out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.895 r  LED_Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.895    LED_Out[1]
    E19                                                               r  LED_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            LED_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.621ns  (logic 5.461ns (43.267%)  route 7.160ns (56.733%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.387     4.848    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.972 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.677     5.649    Win10
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.152     5.801 r  LED_Out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.096     8.898    LED_Out_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.723    12.621 r  LED_Out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.621    LED_Out[0]
    P1                                                                r  LED_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            BCD_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.944ns  (logic 5.475ns (45.838%)  route 6.469ns (54.162%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.724     5.185    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.309 f  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.669     5.978    Win20
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.150     6.128 r  BCD_Out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.076     8.204    BCD_Out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    11.944 r  BCD_Out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.944    BCD_Out[6]
    U7                                                                r  BCD_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            BCD_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.539ns  (logic 5.471ns (47.418%)  route 6.067ns (52.582%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.724     5.185    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.309 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.667     5.976    Win20
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.154     6.130 r  BCD_Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     7.807    BCD_Out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.732    11.539 r  BCD_Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.539    BCD_Out[1]
    W6                                                                r  BCD_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            BCD_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.510ns  (logic 5.214ns (45.298%)  route 6.296ns (54.702%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.724     5.185    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.309 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.667     5.976    Win20
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.100 r  BCD_Out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.005    BCD_Out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.510 r  BCD_Out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.510    BCD_Out[5]
    V5                                                                r  BCD_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            BCD_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.356ns  (logic 5.244ns (46.182%)  route 6.112ns (53.818%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.724     5.185    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.309 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.723     6.032    Win20
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     6.156 r  BCD_Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.821    BCD_Out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.356 r  BCD_Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.356    BCD_Out[2]
    U8                                                                r  BCD_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            BCD_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.322ns  (logic 5.450ns (48.137%)  route 5.872ns (51.863%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.387     4.848    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.972 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.678     5.650    Win10
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.152     5.802 r  BCD_Out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.609    BCD_Out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.322 r  BCD_Out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.322    BCD_Out[0]
    W7                                                                r  BCD_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            BCD_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 5.229ns (47.080%)  route 5.878ns (52.920%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.387     4.848    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.972 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.677     5.649    Win10
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.124     5.773 r  BCD_Out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.814     7.587    BCD_Out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.107 r  BCD_Out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.107    BCD_Out[4]
    U5                                                                r  BCD_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P2[1]
                            (input port)
  Destination:            BCD_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.775ns  (logic 5.245ns (48.677%)  route 5.530ns (51.323%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  P2[1] (IN)
                         net (fo=0)                   0.000     0.000    P2[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  P2_IBUF[1]_inst/O
                         net (fo=3, routed)           3.387     4.848    P2_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.972 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.474     5.446    Win10
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.124     5.570 r  BCD_Out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.669     7.239    BCD_Out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.775 r  BCD_Out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.775    BCD_Out[3]
    V8                                                                r  BCD_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P1[2]
                            (input port)
  Destination:            BCD_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.547ns (56.371%)  route 1.198ns (43.629%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  P1[2] (IN)
                         net (fo=0)                   0.000     0.000    P1[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  P1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.716     0.937    P1_IBUF[2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.162     1.144    Win10
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.189 r  BCD_Out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.320     1.509    BCD_Out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.745 r  BCD_Out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.745    BCD_Out[3]
    V8                                                                r  BCD_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[1]
                            (input port)
  Destination:            BCD_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.549ns (54.447%)  route 1.296ns (45.553%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  P1[1] (IN)
                         net (fo=0)                   0.000     0.000    P1[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  P1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.714     0.937    P1_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.982 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.251     1.233    Win20
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.278 r  BCD_Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.609    BCD_Out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.845 r  BCD_Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.845    BCD_Out[2]
    U8                                                                r  BCD_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[1]
                            (input port)
  Destination:            BCD_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.519ns (52.709%)  route 1.363ns (47.291%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  P1[1] (IN)
                         net (fo=0)                   0.000     0.000    P1[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  P1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.714     0.937    P1_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.982 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.231     1.213    Win20
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.258 r  BCD_Out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.676    BCD_Out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.882 r  BCD_Out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.882    BCD_Out[5]
    V5                                                                r  BCD_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[1]
                            (input port)
  Destination:            BCD_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.606ns (55.732%)  route 1.276ns (44.268%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  P1[1] (IN)
                         net (fo=0)                   0.000     0.000    P1[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  P1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.714     0.937    P1_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.982 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.231     1.213    Win20
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  BCD_Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.587    BCD_Out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.295     2.882 r  BCD_Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.882    BCD_Out[1]
    W6                                                                r  BCD_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[2]
                            (input port)
  Destination:            BCD_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.532ns (53.018%)  route 1.357ns (46.982%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  P1[2] (IN)
                         net (fo=0)                   0.000     0.000    P1[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  P1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.716     0.937    P1_IBUF[2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.241     1.223    Win10
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.268 r  BCD_Out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.669    BCD_Out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.889 r  BCD_Out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.889    BCD_Out[4]
    U5                                                                r  BCD_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[2]
                            (input port)
  Destination:            BCD_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.584ns (53.954%)  route 1.352ns (46.046%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  P1[2] (IN)
                         net (fo=0)                   0.000     0.000    P1[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  P1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.716     0.937    P1_IBUF[2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.241     1.223    Win10
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.044     1.267 r  BCD_Out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     1.662    BCD_Out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.935 r  BCD_Out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.935    BCD_Out[0]
    W7                                                                r  BCD_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[1]
                            (input port)
  Destination:            BCD_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.051ns  (logic 1.611ns (52.786%)  route 1.441ns (47.214%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  P1[1] (IN)
                         net (fo=0)                   0.000     0.000    P1[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  P1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.714     0.937    P1_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.982 f  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.231     1.213    Win20
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  BCD_Out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.752    BCD_Out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.051 r  BCD_Out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.051    BCD_Out[6]
    U7                                                                r  BCD_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[2]
                            (input port)
  Destination:            LED_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.507ns  (logic 1.592ns (45.403%)  route 1.915ns (54.597%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  P1[2] (IN)
                         net (fo=0)                   0.000     0.000    P1[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  P1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.716     0.937    P1_IBUF[2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  LED_Out_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.241     1.223    Win10
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.043     1.266 r  LED_Out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.958     2.224    LED_Out_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         1.283     3.507 r  LED_Out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.507    LED_Out[0]
    P1                                                                r  LED_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[1]
                            (input port)
  Destination:            LED_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.074ns  (logic 1.583ns (38.865%)  route 2.491ns (61.135%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  P1[1] (IN)
                         net (fo=0)                   0.000     0.000    P1[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  P1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.705     0.928    P1_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.973 r  LED_Out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.229     1.202    Tie0
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.044     1.246 r  LED_Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.557     2.803    LED_Out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.271     4.074 r  LED_Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.074    LED_Out[2]
    V13                                                               r  LED_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P1[1]
                            (input port)
  Destination:            LED_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.128ns  (logic 1.544ns (37.401%)  route 2.584ns (62.599%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  P1[1] (IN)
                         net (fo=0)                   0.000     0.000    P1[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  P1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.714     0.937    P1_IBUF[1]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.982 r  LED_Out_OBUF[1]_inst_i_2/O
                         net (fo=5, routed)           0.231     1.213    Win20
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.258 r  LED_Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.640     2.897    LED_Out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.128 r  LED_Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.128    LED_Out[1]
    E19                                                               r  LED_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------





