CFG_ATI_REV_A13,VAR_0
CFG_ATI_REV_ID_MASK,VAR_1
CHIP_FAMILY_R300,VAR_2
CHIP_FAMILY_R350,VAR_3
CHIP_FAMILY_RV100,VAR_4
CHIP_FAMILY_RV200,VAR_5
CHIP_FAMILY_RV250,VAR_6
CHIP_FAMILY_RV280,VAR_7
CHIP_FAMILY_RV350,VAR_8
CLK_PIN_CNTL__SCLK_DYN_START_CNTL,VAR_9
CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT_MASK,VAR_10
CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT__SHIFT,VAR_11
CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT_MASK,VAR_12
CLK_PWRMGT_CNTL__DYN_STOP_MODE_MASK,VAR_13
CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE_MASK,VAR_14
CNFG_CNTL,VAR_15
INPLL,FUNC_0
INREG,FUNC_1
MCLK_CNTL__FORCE_MC,VAR_16
MCLK_CNTL__FORCE_MCLKA,VAR_17
MCLK_CNTL__FORCE_MCLKB,VAR_18
MCLK_CNTL__FORCE_YCLKA,VAR_19
MCLK_CNTL__FORCE_YCLKB,VAR_20
MCLK_CNTL__R300_DISABLE_MC_MCLKA,VAR_21
MCLK_CNTL__R300_DISABLE_MC_MCLKB,VAR_22
MCLK_MISC__IO_MCLK_DYN_ENABLE,VAR_23
MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT,VAR_24
MCLK_MISC__MC_MCLK_DYN_ENABLE,VAR_25
MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT,VAR_26
MEM_CNTL,VAR_27
OUTPLL,FUNC_2
PIXCLKS_CNTL__DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb,VAR_28
PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb,VAR_29
PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb,VAR_30
PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb,VAR_31
PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb,VAR_32
PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb,VAR_33
PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb,VAR_34
PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb,VAR_35
PIXCLKS_CNTL__R300_DVOCLK_ALWAYS_ONb,VAR_36
PIXCLKS_CNTL__R300_P2G2CLK_ALWAYS_ONb,VAR_37
PIXCLKS_CNTL__R300_P2G2CLK_DAC_ALWAYS_ONb,VAR_38
PIXCLKS_CNTL__R300_PIXCLK_DVO_ALWAYS_ONb,VAR_39
PIXCLKS_CNTL__R300_PIXCLK_TRANS_ALWAYS_ONb,VAR_40
PIXCLKS_CNTL__R300_PIXCLK_TVO_ALWAYS_ONb,VAR_41
PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE,VAR_42
R300_MEM_USE_CD_CH_ONLY,VAR_43
SCLK_CNTL2__R300_CBA_MAX_DYN_STOP_LAT,VAR_44
SCLK_CNTL2__R300_FORCE_CBA,VAR_45
SCLK_CNTL2__R300_FORCE_GA,VAR_46
SCLK_CNTL2__R300_FORCE_TCL,VAR_47
SCLK_CNTL2__R300_GA_MAX_DYN_STOP_LAT,VAR_48
SCLK_CNTL2__R300_TCL_MAX_DYN_STOP_LAT,VAR_49
SCLK_CNTL__DYN_STOP_LAT_MASK,VAR_50
SCLK_CNTL__FORCEON_MASK,VAR_51
SCLK_CNTL__FORCE_CP,VAR_52
SCLK_CNTL__FORCE_DISP1,VAR_53
SCLK_CNTL__FORCE_DISP2,VAR_54
SCLK_CNTL__FORCE_E2,VAR_55
SCLK_CNTL__FORCE_HDP,VAR_56
SCLK_CNTL__FORCE_IDCT,VAR_57
SCLK_CNTL__FORCE_OV0,VAR_58
SCLK_CNTL__FORCE_PB,VAR_59
SCLK_CNTL__FORCE_RB,VAR_60
SCLK_CNTL__FORCE_RE,VAR_61
SCLK_CNTL__FORCE_SE,VAR_62
SCLK_CNTL__FORCE_TAM,VAR_63
SCLK_CNTL__FORCE_TDM,VAR_64
SCLK_CNTL__FORCE_TOP,VAR_65
SCLK_CNTL__FORCE_TV_SCLK,VAR_66
SCLK_CNTL__FORCE_VIP,VAR_67
SCLK_CNTL__R300_FORCE_PX,VAR_68
SCLK_CNTL__R300_FORCE_SR,VAR_69
SCLK_CNTL__R300_FORCE_SU,VAR_70
SCLK_CNTL__R300_FORCE_TX,VAR_71
SCLK_CNTL__R300_FORCE_US,VAR_72
SCLK_CNTL__R300_FORCE_VAP,VAR_73
SCLK_MORE_CNTL__DISPREGS_MAX_DYN_STOP_LAT,VAR_74
SCLK_MORE_CNTL__FORCEON,VAR_75
SCLK_MORE_CNTL__MC_GUI_MAX_DYN_STOP_LAT,VAR_76
SCLK_MORE_CNTL__MC_HOST_MAX_DYN_STOP_LAT,VAR_77
VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb,VAR_78
VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb,VAR_79
pllCLK_PIN_CNTL,VAR_80
pllCLK_PWRMGT_CNTL,VAR_81
pllMCLK_CNTL,VAR_82
pllMCLK_MISC,VAR_83
pllPIXCLKS_CNTL,VAR_84
pllPLL_PWRMGT_CNTL,VAR_85
pllSCLK_CNTL,VAR_86
pllSCLK_CNTL2,VAR_87
pllSCLK_MORE_CNTL,VAR_88
pllVCLK_ECP_CNTL,VAR_89
radeon_msleep,FUNC_3
radeon_pm_enable_dynamic_mode,FUNC_4
rinfo,VAR_90
tmp,VAR_91
