<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Mon Nov  7 09:25:51 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.993 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 5.000 ns, 5.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, 0, 0, 920, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 233, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_mul_mul_9s_18s_18_1_1_U1">myproject_mul_mul_9s_18s_18_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1192_1_fu_290_p2">*, 0, 0, 49, 9, 9</column>
<column name="mul_ln1192_3_fu_381_p2">*, 0, 0, 62, 9, 10</column>
<column name="mul_ln1192_4_fu_407_p2">*, 0, 0, 49, 9, 9</column>
<column name="mul_ln1192_5_fu_506_p2">*, 0, 0, 62, 9, 10</column>
<column name="mul_ln1192_6_fu_570_p2">*, 0, 0, 62, 9, 10</column>
<column name="mul_ln1192_7_fu_677_p2">*, 0, 0, 49, 9, 9</column>
<column name="mul_ln1192_fu_259_p2">*, 0, 0, 62, 9, 10</column>
<column name="r_V_5_fu_215_p2">*, 0, 0, 49, 9, 9</column>
<column name="add_ln1192_2_fu_395_p2">+, 0, 0, 21, 21, 21</column>
<column name="add_ln1192_4_fu_547_p2">+, 0, 0, 21, 18, 18</column>
<column name="add_ln1192_fu_304_p2">+, 0, 0, 21, 18, 18</column>
<column name="ret_V_1_fu_458_p2">+, 0, 0, 21, 16, 21</column>
<column name="ret_V_2_fu_553_p2">+, 0, 0, 21, 12, 18</column>
<column name="ret_V_3_fu_635_p2">+, 0, 0, 21, 13, 18</column>
<column name="ret_V_5_fu_697_p2">+, 0, 0, 21, 16, 21</column>
<column name="ret_V_fu_327_p2">+, 0, 0, 21, 13, 18</column>
<column name="r_V_6_fu_438_p2">-, 0, 0, 19, 12, 12</column>
<column name="ret_V_4_fu_667_p2">-, 0, 0, 26, 19, 19</column>
<column name="sub_ln1192_10_fu_629_p2">-, 0, 0, 21, 18, 18</column>
<column name="sub_ln1192_11_fu_691_p2">-, 0, 0, 21, 21, 21</column>
<column name="sub_ln1192_1_fu_321_p2">-, 0, 0, 21, 18, 18</column>
<column name="sub_ln1192_2_fu_361_p2">-, 0, 0, 28, 21, 21</column>
<column name="sub_ln1192_3_fu_421_p2">-, 0, 0, 21, 21, 21</column>
<column name="sub_ln1192_4_fu_452_p2">-, 0, 0, 21, 21, 21</column>
<column name="sub_ln1192_5_fu_485_p2">-, 0, 0, 21, 1, 18</column>
<column name="sub_ln1192_6_fu_520_p2">-, 0, 0, 21, 18, 18</column>
<column name="sub_ln1192_7_fu_533_p2">-, 0, 0, 19, 12, 12</column>
<column name="sub_ln1192_8_fu_595_p2">-, 0, 0, 21, 18, 18</column>
<column name="sub_ln1192_9_fu_612_p2">-, 0, 0, 21, 18, 18</column>
<column name="sub_ln1192_fu_284_p2">-, 0, 0, 21, 18, 18</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="x_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="x_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="x_V_blk_n">9, 2, 1, 2</column>
<column name="x_V_in_sig">9, 2, 144, 288</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="mul_ln1192_2_reg_750">18, 0, 18, 0</column>
<column name="p_Val2_4_reg_735">9, 0, 9, 0</column>
<column name="tmp_1_reg_729">9, 0, 9, 0</column>
<column name="tmp_3_reg_745">9, 0, 9, 0</column>
<column name="tmp_4_reg_760">9, 0, 9, 0</column>
<column name="tmp_reg_720">9, 0, 9, 0</column>
<column name="tmp_s_reg_767">8, 0, 8, 0</column>
<column name="trunc_ln1192_reg_755">15, 0, 15, 0</column>
<column name="x_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="x_V_preg">144, 0, 144, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, pointer</column>
<column name="x_V">in, 144, ap_vld, x_V, pointer</column>
<column name="y_0_V">out, 9, ap_vld, y_0_V, pointer</column>
<column name="y_0_V_ap_vld">out, 1, ap_vld, y_0_V, pointer</column>
<column name="y_1_V">out, 9, ap_vld, y_1_V, pointer</column>
<column name="y_1_V_ap_vld">out, 1, ap_vld, y_1_V, pointer</column>
<column name="y_2_V">out, 9, ap_vld, y_2_V, pointer</column>
<column name="y_2_V_ap_vld">out, 1, ap_vld, y_2_V, pointer</column>
<column name="y_3_V">out, 9, ap_vld, y_3_V, pointer</column>
<column name="y_3_V_ap_vld">out, 1, ap_vld, y_3_V, pointer</column>
<column name="y_4_V">out, 9, ap_vld, y_4_V, pointer</column>
<column name="y_4_V_ap_vld">out, 1, ap_vld, y_4_V, pointer</column>
</table>
</item>
</section>
</profile>
