{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521561135912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521561135919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 15:52:15 2018 " "Processing started: Tue Mar 20 15:52:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521561135919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561135919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561135920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521561136852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521561136852 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \";\", or \")\" AdderN.vhd(7) " "VHDL syntax error at AdderN.vhd(7) near text \"=\";  expecting \";\", or \")\"" {  } { { "AdderN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/AdderN.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.vhd 0 0 " "Found 0 design units, including 0 entities, in source file addern.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"is\" RegN.vhd(17) " "VHDL syntax error at RegN.vhd(17) near text \"begin\";  expecting \"is\"" {  } { { "RegN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/RegN.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 0 0 " "Found 0 design units, including 0 entities, in source file regn.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151921 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement AccN.vhd(21) " "VHDL syntax error at AccN.vhd(21) near text \"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement" {  } { { "AccN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/AccN.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151932 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" AccN.vhd(22) " "VHDL syntax error at AccN.vhd(22) near text \"port\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/AccN.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" AccN.vhd(24) " "VHDL syntax error at AccN.vhd(24) near text \";\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/AccN.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement AccN.vhd(28) " "VHDL syntax error at AccN.vhd(28) near text \"generic\";  expecting \"end\", or \"(\", or an identifier (\"generic\" is a reserved keyword), or a concurrent statement" {  } { { "AccN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/AccN.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"<=\" AccN.vhd(29) " "VHDL syntax error at AccN.vhd(29) near text \"port\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/AccN.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" AccN.vhd(33) " "VHDL syntax error at AccN.vhd(33) near text \";\";  expecting \"<=\"" {  } { { "AccN.vhd" "" { Text "C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula5/Parte2/AccN.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 0 0 " "Found 0 design units, including 0 entities, in source file accn.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561151935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521561152055 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 20 15:52:32 2018 " "Processing ended: Tue Mar 20 15:52:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521561152055 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521561152055 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521561152055 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521561152055 ""}
