ARM GAS  /tmp/cc2XhkfB.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	2
  20              		.global	HAL_MspInit
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB63:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32f1xx_hal_msp.c ****   *
  15:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32f1xx_hal_msp.c ****   *
  26:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/cc2XhkfB.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32f1xx_hal_msp.c ****   *
  37:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32f1xx_hal_msp.c ****   */
  39:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  43:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  44:Src/stm32f1xx_hal_msp.c **** 
  45:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  46:Src/stm32f1xx_hal_msp.c **** /**
  47:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  48:Src/stm32f1xx_hal_msp.c ****   */
  49:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  50:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 50 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38              	.LBB2:
  51:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  54:Src/stm32f1xx_hal_msp.c **** 
  55:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  39              		.loc 1 55 0
  40 0004 244B     		ldr	r3, .L3
  41 0006 9A69     		ldr	r2, [r3, #24]
  42 0008 42F00102 		orr	r2, r2, #1
  43 000c 9A61     		str	r2, [r3, #24]
  44 000e 9A69     		ldr	r2, [r3, #24]
  45 0010 02F00102 		and	r2, r2, #1
  46 0014 0092     		str	r2, [sp]
  47 0016 009A     		ldr	r2, [sp]
  48              	.LBE2:
  49              	.LBB3:
  56:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 56 0
  51 0018 DA69     		ldr	r2, [r3, #28]
  52 001a 42F08052 		orr	r2, r2, #268435456
  53 001e DA61     		str	r2, [r3, #28]
  54 0020 DB69     		ldr	r3, [r3, #28]
  55 0022 03F08053 		and	r3, r3, #268435456
  56 0026 0193     		str	r3, [sp, #4]
  57 0028 019B     		ldr	r3, [sp, #4]
  58              	.LBE3:
  57:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc2XhkfB.s 			page 3


  58:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  59              		.loc 1 58 0
  60 002a 0320     		movs	r0, #3
  61 002c FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  62              	.LVL0:
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  61:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  62:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  63              		.loc 1 62 0
  64 0030 6FF00B00 		mvn	r0, #11
  65 0034 0021     		movs	r1, #0
  66 0036 0A46     		mov	r2, r1
  67 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  68              	.LVL1:
  63:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  64:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  69              		.loc 1 64 0
  70 003c 6FF00A00 		mvn	r0, #10
  71 0040 0021     		movs	r1, #0
  72 0042 0A46     		mov	r2, r1
  73 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  74              	.LVL2:
  65:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  66:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  75              		.loc 1 66 0
  76 0048 6FF00900 		mvn	r0, #9
  77 004c 0021     		movs	r1, #0
  78 004e 0A46     		mov	r2, r1
  79 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL3:
  67:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  68:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  81              		.loc 1 68 0
  82 0054 6FF00400 		mvn	r0, #4
  83 0058 0021     		movs	r1, #0
  84 005a 0A46     		mov	r2, r1
  85 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  86              	.LVL4:
  69:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  70:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  87              		.loc 1 70 0
  88 0060 6FF00300 		mvn	r0, #3
  89 0064 0021     		movs	r1, #0
  90 0066 0A46     		mov	r2, r1
  91 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92              	.LVL5:
  71:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  72:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  93              		.loc 1 72 0
  94 006c 6FF00100 		mvn	r0, #1
  95 0070 0021     		movs	r1, #0
  96 0072 0A46     		mov	r2, r1
  97 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  98              	.LVL6:
  73:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  74:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
ARM GAS  /tmp/cc2XhkfB.s 			page 4


  99              		.loc 1 74 0
 100 0078 4FF0FF30 		mov	r0, #-1
 101 007c 0021     		movs	r1, #0
 102 007e 0A46     		mov	r2, r1
 103 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 104              	.LVL7:
 105              	.LBB4:
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c ****     /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  77:Src/stm32f1xx_hal_msp.c ****     */
  78:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
 106              		.loc 1 78 0
 107 0084 054A     		ldr	r2, .L3+4
 108 0086 5368     		ldr	r3, [r2, #4]
 109              	.LVL8:
 110 0088 23F0E063 		bic	r3, r3, #117440512
 111              	.LVL9:
 112 008c 43F00073 		orr	r3, r3, #33554432
 113              	.LVL10:
 114 0090 5360     		str	r3, [r2, #4]
 115              	.LBE4:
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Src/stm32f1xx_hal_msp.c **** 
  82:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Src/stm32f1xx_hal_msp.c **** }
 116              		.loc 1 83 0
 117 0092 03B0     		add	sp, sp, #12
 118              	.LCFI2:
 119              		.cfi_def_cfa_offset 4
 120              		@ sp needed
 121 0094 5DF804FB 		ldr	pc, [sp], #4
 122              	.L4:
 123              		.align	2
 124              	.L3:
 125 0098 00100240 		.word	1073876992
 126 009c 00000140 		.word	1073807360
 127              		.cfi_endproc
 128              	.LFE63:
 130              		.text
 131              	.Letext0:
 132              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 133              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 134              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 135              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 136              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cc2XhkfB.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc2XhkfB.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc2XhkfB.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc2XhkfB.s:125    .text.HAL_MspInit:0000000000000098 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
