// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "08/25/2017 13:20:52"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	BusD,
	clk,
	rst_n,
	rs232_rx,
	BusA,
	BusB,
	BusC,
	led);
inout 	[81:81] BusD;
input 	clk;
input 	rst_n;
input 	rs232_rx;
inout 	[7:1] BusA;
inout 	[17:16] BusB;
inout 	[69:69] BusC;
output 	led;

// Design Ports Information
// led	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[4]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[5]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[6]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[1]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[2]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[3]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusA[7]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[16]	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusB[17]	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusC[69]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// BusD[81]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \BusA[1]~3 ;
wire \BusB[16]~0 ;
wire \BusD[81]~0 ;
wire \clk~combout ;
wire \rs232_rx~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_37 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_39 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_41 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_43 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_45 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_47 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_49 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_51 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_53 ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \my_uart_rx|Mux6~2_combout ;
wire \Equal1~0 ;
wire \Equal0~2 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.IDLE~regout ;
wire \Current.WAIT~regout ;
wire \Equal2~0 ;
wire \Equal2~7 ;
wire \Equal3~0 ;
wire \Equal4~2 ;
wire \Equal5~0 ;
wire \Equal4~0 ;
wire \Equal2~2 ;
wire \Equal2~3 ;
wire \Equal2~4 ;
wire \Equal2~5 ;
wire \Equal2~1 ;
wire \Equal2~6_combout ;
wire \Equal4~3 ;
wire \Equal5~1 ;
wire \Equal4~1 ;
wire \Equal2~8 ;
wire \Equal3~1 ;
wire \Equal3~2_combout ;
wire \WideNor1~0_combout ;
wire \led~reg0_regout ;
wire \Equal4~4_combout ;
wire \linkCMP~regout ;
wire \ir_rst~regout ;
wire \ir_recieve_instance|Add1~135_combout ;
wire \ir_recieve_instance|Add1~137 ;
wire \ir_recieve_instance|Add1~130_combout ;
wire \ir_recieve_instance|Add1~132 ;
wire \ir_recieve_instance|Add1~132COUT1_186 ;
wire \ir_recieve_instance|Add1~5_combout ;
wire \ir_recieve_instance|Add1~7 ;
wire \ir_recieve_instance|Add1~7COUT1_188 ;
wire \ir_recieve_instance|Add1~15_combout ;
wire \ir_recieve_instance|Add1~17 ;
wire \ir_recieve_instance|Add1~17COUT1_190 ;
wire \ir_recieve_instance|Add1~0_combout ;
wire \ir_recieve_instance|Add1~2 ;
wire \ir_recieve_instance|Add1~2COUT1_192 ;
wire \ir_recieve_instance|Add1~10_combout ;
wire \ir_recieve_instance|Add1~12 ;
wire \ir_recieve_instance|Add1~142 ;
wire \ir_recieve_instance|Add1~142COUT1_194 ;
wire \ir_recieve_instance|Add1~125_combout ;
wire \ir_recieve_instance|Add1~127 ;
wire \ir_recieve_instance|Add1~127COUT1_196 ;
wire \ir_recieve_instance|Add1~120_combout ;
wire \ir_recieve_instance|Add1~122 ;
wire \ir_recieve_instance|Add1~122COUT1_198 ;
wire \ir_recieve_instance|Add1~35_combout ;
wire \ir_recieve_instance|Add1~37 ;
wire \ir_recieve_instance|Add1~37COUT1_200 ;
wire \ir_recieve_instance|Add1~145_combout ;
wire \ir_recieve_instance|Add1~147 ;
wire \ir_recieve_instance|Add1~115_combout ;
wire \ir_recieve_instance|Add1~117 ;
wire \ir_recieve_instance|Add1~117COUT1_202 ;
wire \ir_recieve_instance|Add1~25_combout ;
wire \ir_recieve_instance|Add1~27 ;
wire \ir_recieve_instance|Add1~27COUT1_204 ;
wire \ir_recieve_instance|Add1~155_combout ;
wire \ir_recieve_instance|Add1~157 ;
wire \ir_recieve_instance|Add1~157COUT1_206 ;
wire \ir_recieve_instance|Add1~20_combout ;
wire \ir_recieve_instance|Add1~22 ;
wire \ir_recieve_instance|Add1~22COUT1_208 ;
wire \ir_recieve_instance|Add1~150_combout ;
wire \ir_recieve_instance|Equal0~8_combout ;
wire \ir_recieve_instance|Equal0~7_combout ;
wire \ir_recieve_instance|LessThan4~1_combout ;
wire \ir_recieve_instance|LessThan3~0_combout ;
wire \ir_recieve_instance|Equal0~5_combout ;
wire \ir_recieve_instance|Equal0~9_combout ;
wire \ir_recieve_instance|Equal0~10_combout ;
wire \ir_recieve_instance|time_cnt[4]~2_combout ;
wire \ir_recieve_instance|Add1~152 ;
wire \ir_recieve_instance|Add1~32 ;
wire \ir_recieve_instance|Add1~32COUT1_210 ;
wire \ir_recieve_instance|Add1~110_combout ;
wire \ir_recieve_instance|Add1~112 ;
wire \ir_recieve_instance|Add1~112COUT1_212 ;
wire \ir_recieve_instance|Add1~105_combout ;
wire \ir_recieve_instance|Add1~107 ;
wire \ir_recieve_instance|Add1~107COUT1_214 ;
wire \ir_recieve_instance|Add1~100_combout ;
wire \ir_recieve_instance|Add1~102 ;
wire \ir_recieve_instance|Add1~102COUT1_216 ;
wire \ir_recieve_instance|Add1~95_combout ;
wire \ir_recieve_instance|Add1~97 ;
wire \ir_recieve_instance|Add1~90_combout ;
wire \ir_recieve_instance|Add1~92 ;
wire \ir_recieve_instance|Add1~92COUT1_218 ;
wire \ir_recieve_instance|Add1~85_combout ;
wire \ir_recieve_instance|Add1~87 ;
wire \ir_recieve_instance|Add1~87COUT1_220 ;
wire \ir_recieve_instance|Add1~80_combout ;
wire \ir_recieve_instance|Add1~82 ;
wire \ir_recieve_instance|Add1~82COUT1_222 ;
wire \ir_recieve_instance|Add1~75_combout ;
wire \ir_recieve_instance|Add1~77 ;
wire \ir_recieve_instance|Add1~77COUT1_224 ;
wire \ir_recieve_instance|Add1~70_combout ;
wire \ir_recieve_instance|Add1~72 ;
wire \ir_recieve_instance|Add1~65_combout ;
wire \ir_recieve_instance|Add1~67 ;
wire \ir_recieve_instance|Add1~67COUT1_226 ;
wire \ir_recieve_instance|Add1~60_combout ;
wire \ir_recieve_instance|Equal0~1_combout ;
wire \ir_recieve_instance|Equal0~2_combout ;
wire \ir_recieve_instance|Equal0~3_combout ;
wire \ir_recieve_instance|Add1~62 ;
wire \ir_recieve_instance|Add1~62COUT1_228 ;
wire \ir_recieve_instance|Add1~55_combout ;
wire \ir_recieve_instance|Add1~57 ;
wire \ir_recieve_instance|Add1~57COUT1_230 ;
wire \ir_recieve_instance|Add1~50_combout ;
wire \ir_recieve_instance|Add1~52 ;
wire \ir_recieve_instance|Add1~52COUT1_232 ;
wire \ir_recieve_instance|Add1~45_combout ;
wire \ir_recieve_instance|Add1~47 ;
wire \ir_recieve_instance|Add1~40_combout ;
wire \ir_recieve_instance|time_cnt[31]~10_combout ;
wire \ir_recieve_instance|Equal0~0_combout ;
wire \ir_recieve_instance|Equal0~4_combout ;
wire \ir_recieve_instance|LessThan3~3_combout ;
wire \ir_recieve_instance|LessThan3~4_combout ;
wire \ir_recieve_instance|always1~6_combout ;
wire \ir_recieve_instance|LessThan3~1_combout ;
wire \ir_recieve_instance|LessThan3~2_combout ;
wire \ir_recieve_instance|always1~3_combout ;
wire \ir_recieve_instance|data_start~regout ;
wire \ir_recieve_instance|cyc_cnt[1]~11 ;
wire \ir_recieve_instance|cyc_cnt[1]~11COUT1_23 ;
wire \ir_recieve_instance|cyc_cnt[2]~13 ;
wire \ir_recieve_instance|cyc_cnt[2]~13COUT1_25 ;
wire \ir_recieve_instance|LessThan6~0_combout ;
wire \ir_recieve_instance|LessThan6~1_combout ;
wire \ir_recieve_instance|always1~4_combout ;
wire \ir_recieve_instance|always1~7_combout ;
wire \ir_recieve_instance|time_cnt[4]~1_combout ;
wire \ir_recieve_instance|Add1~30_combout ;
wire \ir_recieve_instance|LessThan4~0_combout ;
wire \ir_recieve_instance|LessThan4~5_combout ;
wire \ir_recieve_instance|LessThan4~6_combout ;
wire \ir_recieve_instance|LessThan4~2_combout ;
wire \ir_recieve_instance|LessThan4~3_combout ;
wire \ir_recieve_instance|LessThan4~4_combout ;
wire \ir_recieve_instance|LessThan4~7_combout ;
wire \ir_recieve_instance|LessThan4~8_combout ;
wire \ir_recieve_instance|LessThan5~2_combout ;
wire \ir_recieve_instance|LessThan5~0_combout ;
wire \ir_recieve_instance|LessThan5~1_combout ;
wire \ir_recieve_instance|LessThan5~3_combout ;
wire \ir_recieve_instance|always3~0_combout ;
wire \ir_recieve_instance|always0~2_combout ;
wire \ir_recieve_instance|Decoder0~0_combout ;
wire \ir_recieve_instance|start_cnt[1]~1 ;
wire \ir_recieve_instance|start_cnt[1]~1COUT1_22 ;
wire \ir_recieve_instance|start_cnt[2]~3 ;
wire \ir_recieve_instance|start_cnt[2]~3COUT1_24 ;
wire \ir_recieve_instance|start_cnt[3]~5 ;
wire \ir_recieve_instance|start_cnt[3]~5COUT1_26 ;
wire \ir_recieve_instance|start_cnt[4]~7 ;
wire \ir_recieve_instance|start_cnt[5]~9 ;
wire \ir_recieve_instance|start_cnt[5]~9COUT1_28 ;
wire \ir_recieve_instance|start_cnt[6]~11 ;
wire \ir_recieve_instance|start_cnt[6]~11COUT1_30 ;
wire \ir_recieve_instance|always0~0_combout ;
wire \ir_recieve_instance|always0~1_combout ;
wire \ir_recieve_instance|always1~8_combout ;
wire \ir_recieve_instance|always1~9_combout ;
wire \ir_recieve_instance|LessThan2~2_combout ;
wire \ir_recieve_instance|LessThan2~3_combout ;
wire \ir_recieve_instance|Equal0~6_combout ;
wire \ir_recieve_instance|LessThan2~0_combout ;
wire \ir_recieve_instance|LessThan2~1_combout ;
wire \ir_recieve_instance|always1~10_combout ;
wire \ir_recieve_instance|Add1~140_combout ;
wire \ir_recieve_instance|always1~2_combout ;
wire \ir_recieve_instance|always1~0_combout ;
wire \ir_recieve_instance|always1~1_combout ;
wire \ir_recieve_instance|always1~5_combout ;
wire \ir_recieve_instance|cyc_cnt[7]~14_combout ;
wire \ir_recieve_instance|cyc_cnt[3]~1 ;
wire \ir_recieve_instance|cyc_cnt[3]~1COUT1_27 ;
wire \ir_recieve_instance|cyc_cnt[4]~3 ;
wire \ir_recieve_instance|cyc_cnt[5]~5 ;
wire \ir_recieve_instance|cyc_cnt[5]~5COUT1_29 ;
wire \ir_recieve_instance|cyc_cnt[6]~7 ;
wire \ir_recieve_instance|cyc_cnt[6]~7COUT1_31 ;
wire \ir_recieve_instance|Equal5~0_combout ;
wire \ir_recieve_instance|Equal5~1_combout ;
wire \ir_recieve_instance|recieve_status~regout ;
wire \speed_select|cnt_tx[0]~21 ;
wire \speed_select|cnt_tx[1]~23 ;
wire \speed_select|cnt_tx[1]~23COUT1_37 ;
wire \speed_select|cnt_tx[2]~25 ;
wire \speed_select|cnt_tx[2]~25COUT1_39 ;
wire \speed_select|cnt_tx[3]~17 ;
wire \speed_select|cnt_tx[3]~17COUT1_41 ;
wire \speed_select|cnt_tx[4]~19 ;
wire \speed_select|cnt_tx[4]~19COUT1_43 ;
wire \speed_select|cnt_tx[5]~13 ;
wire \speed_select|cnt_tx[6]~11 ;
wire \speed_select|cnt_tx[6]~11COUT1_45 ;
wire \speed_select|LessThan3~0_combout ;
wire \speed_select|LessThan3~1_combout ;
wire \speed_select|cnt_tx[7]~15 ;
wire \speed_select|cnt_tx[7]~15COUT1_47 ;
wire \speed_select|cnt_tx[8]~9 ;
wire \speed_select|cnt_tx[8]~9COUT1_49 ;
wire \speed_select|cnt_tx[9]~1 ;
wire \speed_select|cnt_tx[9]~1COUT1_51 ;
wire \speed_select|cnt_tx[10]~5 ;
wire \speed_select|cnt_tx[11]~7 ;
wire \speed_select|cnt_tx[11]~7COUT1_53 ;
wire \check_pin_instance|tx_counter[0]~11 ;
wire \check_pin_instance|tx_counter[0]~11COUT1_46 ;
wire \check_pin_instance|tx_counter[1]~13 ;
wire \check_pin_instance|tx_counter[1]~13COUT1_48 ;
wire \check_pin_instance|tx_counter[2]~15 ;
wire \check_pin_instance|tx_counter[3]~9 ;
wire \check_pin_instance|tx_counter[3]~9COUT1_50 ;
wire \check_pin_instance|tx_counter[4]~7 ;
wire \check_pin_instance|tx_counter[4]~7COUT1_52 ;
wire \check_pin_instance|tx_counter[5]~5 ;
wire \check_pin_instance|tx_counter[5]~5COUT1_54 ;
wire \check_pin_instance|tx_counter[6]~3 ;
wire \check_pin_instance|tx_counter[6]~3COUT1_56 ;
wire \check_pin_instance|tx_counter[7]~17 ;
wire \check_pin_instance|tx_counter[8]~19 ;
wire \check_pin_instance|tx_counter[8]~19COUT1_58 ;
wire \check_pin_instance|tx_counter[9]~1 ;
wire \check_pin_instance|tx_counter[9]~1COUT1_60 ;
wire \check_pin_instance|tx_counter[10]~21 ;
wire \check_pin_instance|tx_counter[10]~21COUT1_62 ;
wire \check_pin_instance|tx_counter[11]~23 ;
wire \check_pin_instance|tx_counter[11]~23COUT1_64 ;
wire \check_pin_instance|tx_counter[12]~25 ;
wire \check_pin_instance|tx_counter[13]~27 ;
wire \check_pin_instance|tx_counter[13]~27COUT1_66 ;
wire \check_pin_instance|tx_counter[14]~29 ;
wire \check_pin_instance|tx_counter[14]~29COUT1_68 ;
wire \check_pin_instance|LessThan0~4_combout ;
wire \my_uart_tx|Mux5~1_combout ;
wire \my_uart_tx|tx_complete_reg~1_combout ;
wire \my_uart_tx|tx_complete_reg~regout ;
wire \check_pin_instance|tx_end~regout ;
wire \check_pin_instance|end_ready~regout ;
wire \check_pin_instance|LessThan0~3_combout ;
wire \check_pin_instance|LessThan0~0_combout ;
wire \check_pin_instance|LessThan0~1_combout ;
wire \check_pin_instance|LessThan0~2_combout ;
wire \check_pin_instance|always0~0_combout ;
wire \check_pin_instance|tx_start~regout ;
wire \my_uart_tx|tx_enable_reg~0_combout ;
wire \my_uart_tx|tx_enable_reg~regout ;
wire \speed_select|always4~0_combout ;
wire \speed_select|always4~1_combout ;
wire \speed_select|always3~0_combout ;
wire \speed_select|always4~2_combout ;
wire \speed_select|always4~3_combout ;
wire \speed_select|always4~4_combout ;
wire \speed_select|buad_clk_tx_reg~regout ;
wire \ir_recieve_instance|recieved_data[4]~15_combout ;
wire \ir_recieve_instance|always3~1_combout ;
wire \ir_recieve_instance|recieved_data[3]~2_combout ;
wire \ir_recieve_instance|always3~2 ;
wire \ir_recieve_instance|recieved_data[3]~4_combout ;
wire \check_pin_instance|tx_data[5]~reg0_regout ;
wire \my_uart_tx|Decoder0~0_combout ;
wire \check_pin_instance|tx_data[3]~reg0_regout ;
wire \ir_recieve_instance|Equal5~3_combout ;
wire \ir_recieve_instance|recieved_data[10]~17_combout ;
wire \ir_recieve_instance|recieved_data[4]~8_combout ;
wire \ir_recieve_instance|recieved_data[4]~9_combout ;
wire \check_pin_instance|tx_data[2]~reg0_regout ;
wire \check_pin_instance|tx_data[4]~reg0_regout ;
wire \my_uart_tx|Mux4~3 ;
wire \my_uart_tx|Mux4~4 ;
wire \ir_recieve_instance|recieved_data[8]~6_combout ;
wire \ir_recieve_instance|recieved_data[1]~3_combout ;
wire \check_pin_instance|tx_data[0]~reg0_regout ;
wire \ir_recieve_instance|recieved_data[9]~0_combout ;
wire \check_pin_instance|tx_data[1]~reg0_regout ;
wire \my_uart_tx|Mux4~0 ;
wire \ir_recieve_instance|recieved_data[6]~11_combout ;
wire \check_pin_instance|tx_data[6]~reg0_regout ;
wire \check_pin_instance|tx_data[7]~reg0_regout ;
wire \my_uart_tx|Mux4~1 ;
wire \my_uart_tx|Mux4~2_combout ;
wire \my_uart_tx|uart_tx_reg~regout ;
wire \my_uart_tx|uart_tx_reg~en_regout ;
wire \my_uart_tx|uart_tx~0_combout ;
wire \linkPMH~regout ;
wire [2:0] \ir_recieve_instance|start_bits ;
wire [31:0] Buff_temp;
wire [12:0] \speed_select|cnt_tx ;
wire [7:0] \ir_recieve_instance|cyc_cnt ;
wire [1:0] \ir_recieve_instance|sda_reg ;
wire [10:0] \ir_recieve_instance|recieved_data ;
wire [7:0] \ir_recieve_instance|start_cnt ;
wire [31:0] \ir_recieve_instance|time_cnt ;
wire [7:0] \my_uart_tx|tx_data_reg ;
wire [3:0] \my_uart_rx|rx_count ;
wire [3:0] \my_uart_tx|tx_count ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [12:0] \speed_select|cnt_rx ;
wire [23:0] Rx_cmd;
wire [3:0] \check_pin_instance|tx_count ;
wire [15:0] \check_pin_instance|tx_counter ;


// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[1]~3 ),
	.padio(BusA[1]));
// synopsys translate_off
defparam \BusA[1]~I .open_drain_output = "true";
defparam \BusA[1]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[16]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[16]~0 ),
	.padio(BusB[16]));
// synopsys translate_off
defparam \BusB[16]~I .open_drain_output = "true";
defparam \BusB[16]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusD[81]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusD[81]~0 ),
	.padio(BusD[81]));
// synopsys translate_off
defparam \BusD[81]~I .open_drain_output = "true";
defparam \BusD[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_39  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS((\speed_select|cnt_rx [3] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_39 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 ) # (!\speed_select|cnt_rx [3])))
// \speed_select|cnt_rx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_39 ) # (!\speed_select|cnt_rx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_43  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_43 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_45 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "0f07";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_49 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS(\speed_select|cnt_rx [12] $ ((((!(!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_53 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "a5a5";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [12] & (!\speed_select|cnt_rx [10] & (!\speed_select|cnt_rx [11] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(\speed_select|cnt_rx [10]),
	.datac(\speed_select|cnt_rx [11]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [0]) # (\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [0] & \speed_select|cnt_rx [7])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [0]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|always2~2_combout  & \speed_select|cnt_rx [3])) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (!\speed_select|cnt_rx [7] & (\speed_select|always2~2_combout  & 
// \speed_select|cnt_rx [3])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|always2~2_combout ),
	.datad(\speed_select|cnt_rx [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "b222";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [6] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [6] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [7]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [5]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "5f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS(((!\speed_select|cnt_rx [8] & (\speed_select|always2~4_combout  & \speed_select|always2~1_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|always2~4_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "aa6a";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [3]) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [2] & (\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [1]) # 
// (!\my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "e8cc";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [1] & !\my_uart_rx|rx_count [2])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "a857";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS(\my_uart_rx|rx_count [1] $ ((((\my_uart_rx|rx_count [0] & !\my_uart_rx|rx_count [3])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "aa5a";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "ff04";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , \rst_n~combout , , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.S1~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.S1~regout  & (\Current.WAIT~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), \rst_n~combout , , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(\Current.WAIT~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = ((\rs232_rx~combout  & ((\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "cc00";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [1] $ (!\my_uart_rx|rx_count [0])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "90f0";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_temp[1]~4_combout  & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff08";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (\my_uart_rx|rx_enable_reg~regout  & (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_enable_reg~regout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS((((\my_uart_rx|rx_data_temp [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = ((\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "0c00";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [3] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|Mux2~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "c888";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [4]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_count [1] & 
// \my_uart_rx|rx_data_temp [4]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "da80";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = ((!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "003c";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux7~2_combout , , 
// , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|Mux7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1200";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp[1]~4_combout )) # (!\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp [1]))))) # 
// (!\my_uart_rx|rx_data_reg[7]~0_combout  & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_temp [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "bf80";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux8~0_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux7~2_combout ),
	.datad(\my_uart_rx|rx_data_temp [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "e0a0";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [2] & \my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = ((!\my_uart_rx|rx_count [1] & ((!\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "0033";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [7])))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|rx_data_temp [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "df88";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = \my_uart_rx|rx_count [3] $ ((((\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "55aa";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [6] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|Mux5~0_combout  & (\my_uart_rx|rx_data_temp 
// [6])), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [6]),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datad(\my_uart_rx|Mux5~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "ceaa";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [6], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [6]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!D1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (D1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\my_uart_rx|rx_data_reg [0] & (D1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_count [1] & 
// \my_uart_rx|rx_data_temp [5]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_data_temp [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "da80";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((\my_uart_rx|rx_count [0] & (!\my_uart_rx|rx_count [3] & \my_uart_rx|Mux6~2_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|Mux6~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "0c00";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (D1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), \rst_n~combout , , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (\Selector1~0  & (!\Equal1~0 ))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((\Selector1~0  & !\Equal1~0 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Selector1~0 ),
	.datac(\Equal1~0 ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "5d0c";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\always2~0_combout  & \Equal1~0 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\always2~0_combout ),
	.datad(\Equal1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "2000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # ((\Equal0~2 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Equal0~2 ),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "3232";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((\Current.IDLE~regout  & (!\Current.SAVE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Current.SAVE~regout ),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "2002";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[1]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [1])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (\my_uart_rx|rx_data_reg [1]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\my_uart_rx|rx_data_reg [1]),
	.datad(Buff_temp[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eac0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[9]) # ((\Current.S1~regout  & Buff_temp[1])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[1])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[9]),
	.datad(Buff_temp[1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eca0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[9] & ((\Current.S1~regout ) # ((Buff_temp[17] & \Current.WAIT~regout )))) # (!Buff_temp[9] & (((Buff_temp[17] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[9]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[17]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "f888";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[4]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [4])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [4])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[4]),
	.datad(\my_uart_rx|rx_data_reg [4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eca0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[4] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[12])))) # (!Buff_temp[4] & (\Current.WAIT~regout  & ((Buff_temp[12])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eca0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[12])))) # (!Buff_temp[20] & (((\Current.S1~regout  & Buff_temp[12])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "f888";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal2~0  = ((!Rx_cmd[16] & (Rx_cmd[20])))
// Rx_cmd[20] = DFFEAS(\Equal2~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[16]),
	.datac(Buff_temp[20]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "3030";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[0]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [0])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (\my_uart_rx|rx_data_reg [0]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\my_uart_rx|rx_data_reg [0]),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "eac0";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[8]) # ((\Current.S1~regout  & Buff_temp[0])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[0])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[8]),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "eca0";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((Buff_temp[8] & ((\Current.S1~regout ) # ((Buff_temp[16] & \Current.WAIT~regout )))) # (!Buff_temp[8] & (((Buff_temp[16] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[8]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[16]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "f888";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal3~0  = (!Rx_cmd[20] & (((Rx_cmd[16]))))
// Rx_cmd[16] = DFFEAS(\Equal3~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[20]),
	.datab(vcc),
	.datac(Buff_temp[16]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "5050";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal2~7  = (((!Rx_cmd[17] & !Rx_cmd[4])))
// Rx_cmd[17] = DFFEAS(\Equal2~7 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[17]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "000f";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [3]) # ((Buff_temp[3] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[3] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[3]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "eac0";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[2]) # ((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (\my_uart_rx|rx_data_reg [2] & (\Current.S1~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\my_uart_rx|rx_data_reg [2]),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "eac0";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((\Current.S1~regout  & ((Buff_temp[3]) # ((\Current.WAIT~regout  & Buff_temp[11])))) # (!\Current.S1~regout  & (((\Current.WAIT~regout  & Buff_temp[11])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[3]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "f888";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((\Current.S1~regout  & ((Buff_temp[11]) # ((Buff_temp[19] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[19] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[19]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eac0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal4~2  = (!Rx_cmd[2] & (((Rx_cmd[1] & !Rx_cmd[8]))))
// Rx_cmd[1] = DFFEAS(\Equal4~2 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[2]),
	.datab(vcc),
	.datac(Buff_temp[1]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~2 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "0050";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal4~3  = (!Rx_cmd[17] & (\Equal3~0  & (Rx_cmd[19] & \Equal4~2 )))
// Rx_cmd[19] = DFFEAS(\Equal4~3 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[17]),
	.datab(\Equal3~0 ),
	.datac(Buff_temp[19]),
	.datad(\Equal4~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~3 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "4000";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_and_comb";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal5~0  = ((!Rx_cmd[1] & (Rx_cmd[8] & !Rx_cmd[19])))
// Rx_cmd[8] = DFFEAS(\Equal5~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[1]),
	.datac(Buff_temp[8]),
	.datad(Rx_cmd[19]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "0030";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal5~1  = (\Equal2~0  & (Rx_cmd[17] & (Rx_cmd[2] & \Equal5~0 )))
// Rx_cmd[2] = DFFEAS(\Equal5~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~0 ),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[2]),
	.datad(\Equal5~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "8000";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[10] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[2])))) # (!Buff_temp[10] & (((\Current.S1~regout  & Buff_temp[2])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[10]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(Buff_temp[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "f888";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// Rx_cmd[10] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[10]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "0000";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_only";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "datac";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal4~0  = (Rx_cmd[4] & (!Rx_cmd[11] & (Rx_cmd[12] & !Rx_cmd[3])))
// Rx_cmd[12] = DFFEAS(\Equal4~0 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[4]),
	.datab(Rx_cmd[11]),
	.datac(Buff_temp[12]),
	.datad(Rx_cmd[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0020";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((Buff_temp[5] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [5])))) # (!Buff_temp[5] & (\Current.S1~regout  & (\my_uart_rx|rx_data_reg [5]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[5]),
	.datab(\Current.S1~regout ),
	.datac(\my_uart_rx|rx_data_reg [5]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "eac0";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[13]) # ((\Current.S1~regout  & Buff_temp[5])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Buff_temp[5]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[5]),
	.datad(Buff_temp[13]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eac0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[13] & ((\Current.S1~regout ) # ((Buff_temp[21] & \Current.WAIT~regout )))) # (!Buff_temp[13] & (((Buff_temp[21] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[13]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[21]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "f888";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[18]) # ((\Current.S1~regout  & Buff_temp[10])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Buff_temp[10]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[10]),
	.datad(Buff_temp[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eac0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// Rx_cmd[18] = DFFEAS((((Buff_temp[18]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "ff00";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_only";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "datac";
defparam \Rx_cmd[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[6]) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [6])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [6])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[6]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "eca0";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[6] & ((\Current.S1~regout ) # ((Buff_temp[14] & \Current.WAIT~regout )))) # (!Buff_temp[6] & (((Buff_temp[14] & \Current.WAIT~regout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[6]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[14]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "f888";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[22]) # ((\Current.S1~regout  & Buff_temp[14])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Buff_temp[14]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[14]),
	.datad(Buff_temp[22]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eac0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((Buff_temp[7] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))) # (!Buff_temp[7] & (((\Current.S1~regout  & \my_uart_rx|rx_data_reg [7])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[7]),
	.datab(\Current.WAIT~regout ),
	.datac(\Current.S1~regout ),
	.datad(\my_uart_rx|rx_data_reg [7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "f888";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((Buff_temp[15] & ((\Current.WAIT~regout ) # ((\Current.S1~regout  & Buff_temp[7])))) # (!Buff_temp[15] & (\Current.S1~regout  & (Buff_temp[7]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[15]),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[7]),
	.datad(\Current.WAIT~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "eac0";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[23]) # ((\Current.S1~regout  & Buff_temp[15])))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & ((Buff_temp[15])))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(Buff_temp[23]),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eca0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~2  = (!Rx_cmd[21] & (!Rx_cmd[18] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[21]),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[13]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "0000";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS(GND, GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[7]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "0000";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS((((Buff_temp[15]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "ff00";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~3  = (!Rx_cmd[13] & (!Rx_cmd[7] & (Rx_cmd[14] & !Rx_cmd[15])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[13]),
	.datab(Rx_cmd[7]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[15]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "0010";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// Rx_cmd[0] = DFFEAS((((Buff_temp[0]))), GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "ff00";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_only";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "datac";
defparam \Rx_cmd[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// \Equal2~4  = (((!Rx_cmd[5] & !Rx_cmd[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[5]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4 ),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "000f";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "comb_only";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// \Equal2~5  = (\Equal2~2  & (\Equal2~3  & (Rx_cmd[6] & \Equal2~4 )))

	.clk(\clk~combout ),
	.dataa(\Equal2~2 ),
	.datab(\Equal2~3 ),
	.datac(Buff_temp[6]),
	.datad(\Equal2~4 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "8000";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "comb_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal4~1  = (!Rx_cmd[10] & (\Equal4~0  & (Rx_cmd[9] & \Equal2~5 )))
// Rx_cmd[9] = DFFEAS(\Equal4~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[10]),
	.datab(\Equal4~0 ),
	.datac(Buff_temp[9]),
	.datad(\Equal2~5 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~1 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "4000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[2] & (!Rx_cmd[9] & (Rx_cmd[11] & Rx_cmd[10])))
// Rx_cmd[11] = DFFEAS(\Equal2~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[9]),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[10]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "1000";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (!Rx_cmd[12] & (\Equal5~0  & (\Equal2~1  & \Equal2~5 )))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\Equal5~0 ),
	.datac(\Equal2~1 ),
	.datad(\Equal2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = "4000";
defparam \Equal2~6 .operation_mode = "normal";
defparam \Equal2~6 .output_mode = "comb_only";
defparam \Equal2~6 .register_cascade_mode = "off";
defparam \Equal2~6 .sum_lutc_input = "datac";
defparam \Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal2~8  = (\Equal2~0  & (\Equal2~7  & (Rx_cmd[3] & \Equal2~6_combout )))
// Rx_cmd[3] = DFFEAS(\Equal2~8 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~0 ),
	.datab(\Equal2~7 ),
	.datac(Buff_temp[3]),
	.datad(\Equal2~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "8000";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal3~1  = (((Rx_cmd[4] & !Rx_cmd[3])))
// Rx_cmd[4] = DFFEAS(\Equal3~1 , GLOBAL(\clk~combout ), \rst_n~combout , , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[4]),
	.datad(Rx_cmd[3]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~1 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "00f0";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\Equal3~1  & (Rx_cmd[17] & (\Equal3~0  & \Equal2~6_combout )))

	.clk(gnd),
	.dataa(\Equal3~1 ),
	.datab(Rx_cmd[17]),
	.datac(\Equal3~0 ),
	.datad(\Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = "8000";
defparam \Equal3~2 .operation_mode = "normal";
defparam \Equal3~2 .output_mode = "comb_only";
defparam \Equal3~2 .register_cascade_mode = "off";
defparam \Equal3~2 .sum_lutc_input = "datac";
defparam \Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (((!\Equal2~8  & !\Equal3~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal2~8 ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "000f";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((\Equal4~1  & (!\Equal5~1  & ((\Equal4~3 ) # (!\WideNor1~0_combout )))) # (!\Equal4~1  & (((!\WideNor1~0_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal4~3 ),
	.datab(\Equal5~1 ),
	.datac(\Equal4~1 ),
	.datad(\WideNor1~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "203f";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = (((\Equal4~1  & \Equal4~3 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Equal4~1 ),
	.datad(\Equal4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~4 .lut_mask = "f000";
defparam \Equal4~4 .operation_mode = "normal";
defparam \Equal4~4 .output_mode = "comb_only";
defparam \Equal4~4 .register_cascade_mode = "off";
defparam \Equal4~4 .sum_lutc_input = "datac";
defparam \Equal4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell linkCMP(
// Equation(s):
// \linkCMP~regout  = DFFEAS((\Equal3~2_combout ) # ((\linkCMP~regout  & ((\Equal4~4_combout ) # (\Equal2~8 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal3~2_combout ),
	.datab(\linkCMP~regout ),
	.datac(\Equal4~4_combout ),
	.datad(\Equal2~8 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCMP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCMP.lut_mask = "eeea";
defparam linkCMP.operation_mode = "normal";
defparam linkCMP.output_mode = "reg_only";
defparam linkCMP.register_cascade_mode = "off";
defparam linkCMP.sum_lutc_input = "datac";
defparam linkCMP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell ir_rst(
// Equation(s):
// \ir_rst~regout  = DFFEAS((\Equal4~4_combout ) # ((\ir_rst~regout  & ((\Equal2~8 ) # (\Equal3~2_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal4~4_combout ),
	.datab(\ir_rst~regout ),
	.datac(\Equal2~8 ),
	.datad(\Equal3~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_rst~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam ir_rst.lut_mask = "eeea";
defparam ir_rst.operation_mode = "normal";
defparam ir_rst.output_mode = "reg_only";
defparam ir_rst.register_cascade_mode = "off";
defparam ir_rst.sum_lutc_input = "datac";
defparam ir_rst.synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxii_lcell \ir_recieve_instance|sda_reg[0] (
// Equation(s):
// \ir_recieve_instance|sda_reg [0] = DFFEAS((((\ir_rst~regout  & !\BusA[1]~3 ))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_rst~regout ),
	.datad(\BusA[1]~3 ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|sda_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|sda_reg[0] .lut_mask = "00f0";
defparam \ir_recieve_instance|sda_reg[0] .operation_mode = "normal";
defparam \ir_recieve_instance|sda_reg[0] .output_mode = "reg_only";
defparam \ir_recieve_instance|sda_reg[0] .register_cascade_mode = "off";
defparam \ir_recieve_instance|sda_reg[0] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|sda_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \ir_recieve_instance|Add1~135 (
// Equation(s):
// \ir_recieve_instance|Add1~135_combout  = ((!\ir_recieve_instance|time_cnt [0]))
// \ir_recieve_instance|Add1~137  = CARRY(((\ir_recieve_instance|time_cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~135_combout ),
	.regout(),
	.cout(\ir_recieve_instance|Add1~137 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~135 .lut_mask = "33cc";
defparam \ir_recieve_instance|Add1~135 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~135 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~135 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~135 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Add1~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \ir_recieve_instance|time_cnt[0] (
// Equation(s):
// \ir_recieve_instance|time_cnt [0] = DFFEAS((\ir_recieve_instance|Add1~135_combout  & ((\ir_recieve_instance|always1~10_combout ) # ((\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~135_combout ),
	.datab(\ir_recieve_instance|always1~10_combout ),
	.datac(vcc),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[0] .lut_mask = "aa88";
defparam \ir_recieve_instance|time_cnt[0] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[0] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[0] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[0] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \ir_recieve_instance|Add1~130 (
// Equation(s):
// \ir_recieve_instance|Add1~130_combout  = (\ir_recieve_instance|time_cnt [1] $ ((\ir_recieve_instance|Add1~137 )))
// \ir_recieve_instance|Add1~132  = CARRY(((!\ir_recieve_instance|Add1~137 ) # (!\ir_recieve_instance|time_cnt [1])))
// \ir_recieve_instance|Add1~132COUT1_186  = CARRY(((!\ir_recieve_instance|Add1~137 ) # (!\ir_recieve_instance|time_cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~137 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~130_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~132 ),
	.cout1(\ir_recieve_instance|Add1~132COUT1_186 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~130 .cin_used = "true";
defparam \ir_recieve_instance|Add1~130 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~130 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~130 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~130 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~130 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \ir_recieve_instance|time_cnt[1] (
// Equation(s):
// \ir_recieve_instance|time_cnt [1] = DFFEAS((\ir_recieve_instance|Add1~130_combout  & ((\ir_recieve_instance|always1~10_combout ) # ((\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~130_combout ),
	.datab(\ir_recieve_instance|always1~10_combout ),
	.datac(vcc),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[1] .lut_mask = "aa88";
defparam \ir_recieve_instance|time_cnt[1] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[1] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[1] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[1] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \ir_recieve_instance|Add1~5 (
// Equation(s):
// \ir_recieve_instance|Add1~5_combout  = \ir_recieve_instance|time_cnt [2] $ ((((!(!\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~132 ) # (\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~132COUT1_186 )))))
// \ir_recieve_instance|Add1~7  = CARRY((\ir_recieve_instance|time_cnt [2] & ((!\ir_recieve_instance|Add1~132 ))))
// \ir_recieve_instance|Add1~7COUT1_188  = CARRY((\ir_recieve_instance|time_cnt [2] & ((!\ir_recieve_instance|Add1~132COUT1_186 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~137 ),
	.cin0(\ir_recieve_instance|Add1~132 ),
	.cin1(\ir_recieve_instance|Add1~132COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~7 ),
	.cout1(\ir_recieve_instance|Add1~7COUT1_188 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~5 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~5 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~5 .cin_used = "true";
defparam \ir_recieve_instance|Add1~5 .lut_mask = "a50a";
defparam \ir_recieve_instance|Add1~5 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~5 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~5 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~5 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \ir_recieve_instance|time_cnt[2] (
// Equation(s):
// \ir_recieve_instance|time_cnt [2] = DFFEAS((\ir_recieve_instance|Add1~5_combout  & (((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~5_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|always1~10_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[2] .lut_mask = "aaa0";
defparam \ir_recieve_instance|time_cnt[2] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[2] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[2] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[2] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \ir_recieve_instance|Add1~15 (
// Equation(s):
// \ir_recieve_instance|Add1~15_combout  = (\ir_recieve_instance|time_cnt [3] $ (((!\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~7 ) # (\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~7COUT1_188 ))))
// \ir_recieve_instance|Add1~17  = CARRY(((!\ir_recieve_instance|Add1~7 ) # (!\ir_recieve_instance|time_cnt [3])))
// \ir_recieve_instance|Add1~17COUT1_190  = CARRY(((!\ir_recieve_instance|Add1~7COUT1_188 ) # (!\ir_recieve_instance|time_cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~137 ),
	.cin0(\ir_recieve_instance|Add1~7 ),
	.cin1(\ir_recieve_instance|Add1~7COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~17 ),
	.cout1(\ir_recieve_instance|Add1~17COUT1_190 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~15 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~15 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~15 .cin_used = "true";
defparam \ir_recieve_instance|Add1~15 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~15 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~15 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~15 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~15 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \ir_recieve_instance|time_cnt[3] (
// Equation(s):
// \ir_recieve_instance|time_cnt [3] = DFFEAS((\ir_recieve_instance|Add1~15_combout  & (((\ir_recieve_instance|always1~7_combout ) # (\ir_recieve_instance|always1~10_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~15_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|always1~7_combout ),
	.datad(\ir_recieve_instance|always1~10_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[3] .lut_mask = "aaa0";
defparam \ir_recieve_instance|time_cnt[3] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[3] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[3] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[3] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \ir_recieve_instance|Add1~0 (
// Equation(s):
// \ir_recieve_instance|Add1~0_combout  = (\ir_recieve_instance|time_cnt [4] $ ((!(!\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~17 ) # (\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~17COUT1_190 ))))
// \ir_recieve_instance|Add1~2  = CARRY(((\ir_recieve_instance|time_cnt [4] & !\ir_recieve_instance|Add1~17 )))
// \ir_recieve_instance|Add1~2COUT1_192  = CARRY(((\ir_recieve_instance|time_cnt [4] & !\ir_recieve_instance|Add1~17COUT1_190 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~137 ),
	.cin0(\ir_recieve_instance|Add1~17 ),
	.cin1(\ir_recieve_instance|Add1~17COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~2 ),
	.cout1(\ir_recieve_instance|Add1~2COUT1_192 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~0 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~0 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~0 .cin_used = "true";
defparam \ir_recieve_instance|Add1~0 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~0 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~0 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \ir_recieve_instance|time_cnt[4] (
// Equation(s):
// \ir_recieve_instance|time_cnt [4] = DFFEAS(((\ir_recieve_instance|Add1~0_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|Add1~0_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[4] .lut_mask = "f0a0";
defparam \ir_recieve_instance|time_cnt[4] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[4] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[4] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[4] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \ir_recieve_instance|Add1~10 (
// Equation(s):
// \ir_recieve_instance|Add1~10_combout  = (\ir_recieve_instance|time_cnt [5] $ (((!\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~2 ) # (\ir_recieve_instance|Add1~137  & \ir_recieve_instance|Add1~2COUT1_192 ))))
// \ir_recieve_instance|Add1~12  = CARRY(((!\ir_recieve_instance|Add1~2COUT1_192 ) # (!\ir_recieve_instance|time_cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~137 ),
	.cin0(\ir_recieve_instance|Add1~2 ),
	.cin1(\ir_recieve_instance|Add1~2COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~10_combout ),
	.regout(),
	.cout(\ir_recieve_instance|Add1~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~10 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~10 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~10 .cin_used = "true";
defparam \ir_recieve_instance|Add1~10 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~10 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~10 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~10 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~10 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \ir_recieve_instance|time_cnt[5] (
// Equation(s):
// \ir_recieve_instance|time_cnt [5] = DFFEAS(((\ir_recieve_instance|Add1~10_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|Add1~10_combout ),
	.datac(\ir_recieve_instance|always1~10_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[5] .lut_mask = "ccc0";
defparam \ir_recieve_instance|time_cnt[5] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[5] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[5] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[5] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \ir_recieve_instance|Add1~140 (
// Equation(s):
// \ir_recieve_instance|Add1~140_combout  = (\ir_recieve_instance|time_cnt [6] $ ((!\ir_recieve_instance|Add1~12 )))
// \ir_recieve_instance|Add1~142  = CARRY(((\ir_recieve_instance|time_cnt [6] & !\ir_recieve_instance|Add1~12 )))
// \ir_recieve_instance|Add1~142COUT1_194  = CARRY(((\ir_recieve_instance|time_cnt [6] & !\ir_recieve_instance|Add1~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~140_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~142 ),
	.cout1(\ir_recieve_instance|Add1~142COUT1_194 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~140 .cin_used = "true";
defparam \ir_recieve_instance|Add1~140 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~140 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~140 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~140 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~140 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \ir_recieve_instance|Add1~125 (
// Equation(s):
// \ir_recieve_instance|Add1~125_combout  = (\ir_recieve_instance|time_cnt [7] $ (((!\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~142 ) # (\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~142COUT1_194 ))))
// \ir_recieve_instance|Add1~127  = CARRY(((!\ir_recieve_instance|Add1~142 ) # (!\ir_recieve_instance|time_cnt [7])))
// \ir_recieve_instance|Add1~127COUT1_196  = CARRY(((!\ir_recieve_instance|Add1~142COUT1_194 ) # (!\ir_recieve_instance|time_cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~12 ),
	.cin0(\ir_recieve_instance|Add1~142 ),
	.cin1(\ir_recieve_instance|Add1~142COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~125_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~127 ),
	.cout1(\ir_recieve_instance|Add1~127COUT1_196 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~125 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~125 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~125 .cin_used = "true";
defparam \ir_recieve_instance|Add1~125 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~125 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~125 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~125 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~125 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \ir_recieve_instance|time_cnt[7] (
// Equation(s):
// \ir_recieve_instance|time_cnt [7] = DFFEAS(((\ir_recieve_instance|Add1~125_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|Add1~125_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[7] .lut_mask = "f0a0";
defparam \ir_recieve_instance|time_cnt[7] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[7] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[7] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[7] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \ir_recieve_instance|Add1~120 (
// Equation(s):
// \ir_recieve_instance|Add1~120_combout  = (\ir_recieve_instance|time_cnt [8] $ ((!(!\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~127 ) # (\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~127COUT1_196 ))))
// \ir_recieve_instance|Add1~122  = CARRY(((\ir_recieve_instance|time_cnt [8] & !\ir_recieve_instance|Add1~127 )))
// \ir_recieve_instance|Add1~122COUT1_198  = CARRY(((\ir_recieve_instance|time_cnt [8] & !\ir_recieve_instance|Add1~127COUT1_196 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~12 ),
	.cin0(\ir_recieve_instance|Add1~127 ),
	.cin1(\ir_recieve_instance|Add1~127COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~120_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~122 ),
	.cout1(\ir_recieve_instance|Add1~122COUT1_198 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~120 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~120 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~120 .cin_used = "true";
defparam \ir_recieve_instance|Add1~120 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~120 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~120 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~120 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~120 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \ir_recieve_instance|time_cnt[8] (
// Equation(s):
// \ir_recieve_instance|time_cnt [8] = DFFEAS(((\ir_recieve_instance|Add1~120_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|Add1~120_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[8] .lut_mask = "f0a0";
defparam \ir_recieve_instance|time_cnt[8] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[8] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[8] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[8] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \ir_recieve_instance|Add1~35 (
// Equation(s):
// \ir_recieve_instance|Add1~35_combout  = (\ir_recieve_instance|time_cnt [9] $ (((!\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~122 ) # (\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~122COUT1_198 ))))
// \ir_recieve_instance|Add1~37  = CARRY(((!\ir_recieve_instance|Add1~122 ) # (!\ir_recieve_instance|time_cnt [9])))
// \ir_recieve_instance|Add1~37COUT1_200  = CARRY(((!\ir_recieve_instance|Add1~122COUT1_198 ) # (!\ir_recieve_instance|time_cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~12 ),
	.cin0(\ir_recieve_instance|Add1~122 ),
	.cin1(\ir_recieve_instance|Add1~122COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~37 ),
	.cout1(\ir_recieve_instance|Add1~37COUT1_200 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~35 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~35 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~35 .cin_used = "true";
defparam \ir_recieve_instance|Add1~35 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~35 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~35 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~35 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~35 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \ir_recieve_instance|time_cnt[9] (
// Equation(s):
// \ir_recieve_instance|time_cnt [9] = DFFEAS(((\ir_recieve_instance|Add1~35_combout  & ((\ir_recieve_instance|always1~7_combout ) # (\ir_recieve_instance|always1~10_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|Add1~35_combout ),
	.datac(\ir_recieve_instance|always1~7_combout ),
	.datad(\ir_recieve_instance|always1~10_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[9] .lut_mask = "ccc0";
defparam \ir_recieve_instance|time_cnt[9] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[9] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[9] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[9] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \ir_recieve_instance|Add1~145 (
// Equation(s):
// \ir_recieve_instance|Add1~145_combout  = (\ir_recieve_instance|time_cnt [10] $ ((!(!\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~37 ) # (\ir_recieve_instance|Add1~12  & \ir_recieve_instance|Add1~37COUT1_200 ))))
// \ir_recieve_instance|Add1~147  = CARRY(((\ir_recieve_instance|time_cnt [10] & !\ir_recieve_instance|Add1~37COUT1_200 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~12 ),
	.cin0(\ir_recieve_instance|Add1~37 ),
	.cin1(\ir_recieve_instance|Add1~37COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~145_combout ),
	.regout(),
	.cout(\ir_recieve_instance|Add1~147 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~145 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~145 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~145 .cin_used = "true";
defparam \ir_recieve_instance|Add1~145 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~145 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~145 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~145 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~145 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \ir_recieve_instance|time_cnt[10] (
// Equation(s):
// \ir_recieve_instance|time_cnt [10] = DFFEAS(((\ir_recieve_instance|Add1~145_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|always1~7_combout ),
	.datad(\ir_recieve_instance|Add1~145_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[10] .lut_mask = "fa00";
defparam \ir_recieve_instance|time_cnt[10] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[10] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[10] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[10] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \ir_recieve_instance|Add1~115 (
// Equation(s):
// \ir_recieve_instance|Add1~115_combout  = (\ir_recieve_instance|time_cnt [11] $ ((\ir_recieve_instance|Add1~147 )))
// \ir_recieve_instance|Add1~117  = CARRY(((!\ir_recieve_instance|Add1~147 ) # (!\ir_recieve_instance|time_cnt [11])))
// \ir_recieve_instance|Add1~117COUT1_202  = CARRY(((!\ir_recieve_instance|Add1~147 ) # (!\ir_recieve_instance|time_cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~147 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~115_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~117 ),
	.cout1(\ir_recieve_instance|Add1~117COUT1_202 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~115 .cin_used = "true";
defparam \ir_recieve_instance|Add1~115 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~115 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~115 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~115 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~115 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \ir_recieve_instance|time_cnt[11] (
// Equation(s):
// \ir_recieve_instance|time_cnt [11] = DFFEAS(((\ir_recieve_instance|Add1~115_combout  & ((\ir_recieve_instance|always1~7_combout ) # (\ir_recieve_instance|always1~10_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|always1~7_combout ),
	.datac(\ir_recieve_instance|always1~10_combout ),
	.datad(\ir_recieve_instance|Add1~115_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[11] .lut_mask = "fc00";
defparam \ir_recieve_instance|time_cnt[11] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[11] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[11] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[11] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \ir_recieve_instance|Add1~25 (
// Equation(s):
// \ir_recieve_instance|Add1~25_combout  = \ir_recieve_instance|time_cnt [12] $ ((((!(!\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~117 ) # (\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~117COUT1_202 )))))
// \ir_recieve_instance|Add1~27  = CARRY((\ir_recieve_instance|time_cnt [12] & ((!\ir_recieve_instance|Add1~117 ))))
// \ir_recieve_instance|Add1~27COUT1_204  = CARRY((\ir_recieve_instance|time_cnt [12] & ((!\ir_recieve_instance|Add1~117COUT1_202 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~147 ),
	.cin0(\ir_recieve_instance|Add1~117 ),
	.cin1(\ir_recieve_instance|Add1~117COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~27 ),
	.cout1(\ir_recieve_instance|Add1~27COUT1_204 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~25 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~25 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~25 .cin_used = "true";
defparam \ir_recieve_instance|Add1~25 .lut_mask = "a50a";
defparam \ir_recieve_instance|Add1~25 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~25 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~25 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~25 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \ir_recieve_instance|time_cnt[12] (
// Equation(s):
// \ir_recieve_instance|time_cnt [12] = DFFEAS(((\ir_recieve_instance|Add1~25_combout  & ((\ir_recieve_instance|always1~7_combout ) # (\ir_recieve_instance|always1~10_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~7_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|Add1~25_combout ),
	.datad(\ir_recieve_instance|always1~10_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[12] .lut_mask = "f0a0";
defparam \ir_recieve_instance|time_cnt[12] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[12] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[12] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[12] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \ir_recieve_instance|Add1~155 (
// Equation(s):
// \ir_recieve_instance|Add1~155_combout  = \ir_recieve_instance|time_cnt [13] $ (((((!\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~27 ) # (\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~27COUT1_204 )))))
// \ir_recieve_instance|Add1~157  = CARRY(((!\ir_recieve_instance|Add1~27 )) # (!\ir_recieve_instance|time_cnt [13]))
// \ir_recieve_instance|Add1~157COUT1_206  = CARRY(((!\ir_recieve_instance|Add1~27COUT1_204 )) # (!\ir_recieve_instance|time_cnt [13]))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~147 ),
	.cin0(\ir_recieve_instance|Add1~27 ),
	.cin1(\ir_recieve_instance|Add1~27COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~155_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~157 ),
	.cout1(\ir_recieve_instance|Add1~157COUT1_206 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~155 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~155 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~155 .cin_used = "true";
defparam \ir_recieve_instance|Add1~155 .lut_mask = "5a5f";
defparam \ir_recieve_instance|Add1~155 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~155 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~155 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~155 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \ir_recieve_instance|time_cnt[13] (
// Equation(s):
// \ir_recieve_instance|time_cnt [13] = DFFEAS(((\ir_recieve_instance|Add1~155_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|Add1~155_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[13] .lut_mask = "f0a0";
defparam \ir_recieve_instance|time_cnt[13] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[13] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[13] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[13] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \ir_recieve_instance|Add1~20 (
// Equation(s):
// \ir_recieve_instance|Add1~20_combout  = \ir_recieve_instance|time_cnt [14] $ ((((!(!\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~157 ) # (\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~157COUT1_206 )))))
// \ir_recieve_instance|Add1~22  = CARRY((\ir_recieve_instance|time_cnt [14] & ((!\ir_recieve_instance|Add1~157 ))))
// \ir_recieve_instance|Add1~22COUT1_208  = CARRY((\ir_recieve_instance|time_cnt [14] & ((!\ir_recieve_instance|Add1~157COUT1_206 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~147 ),
	.cin0(\ir_recieve_instance|Add1~157 ),
	.cin1(\ir_recieve_instance|Add1~157COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~22 ),
	.cout1(\ir_recieve_instance|Add1~22COUT1_208 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~20 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~20 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~20 .cin_used = "true";
defparam \ir_recieve_instance|Add1~20 .lut_mask = "a50a";
defparam \ir_recieve_instance|Add1~20 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~20 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~20 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~20 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \ir_recieve_instance|time_cnt[14] (
// Equation(s):
// \ir_recieve_instance|time_cnt [14] = DFFEAS(((\ir_recieve_instance|Add1~20_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|always1~7_combout ),
	.datad(\ir_recieve_instance|Add1~20_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[14] .lut_mask = "fa00";
defparam \ir_recieve_instance|time_cnt[14] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[14] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[14] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[14] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \ir_recieve_instance|Add1~150 (
// Equation(s):
// \ir_recieve_instance|Add1~150_combout  = (\ir_recieve_instance|time_cnt [15] $ (((!\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~22 ) # (\ir_recieve_instance|Add1~147  & \ir_recieve_instance|Add1~22COUT1_208 ))))
// \ir_recieve_instance|Add1~152  = CARRY(((!\ir_recieve_instance|Add1~22COUT1_208 ) # (!\ir_recieve_instance|time_cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~147 ),
	.cin0(\ir_recieve_instance|Add1~22 ),
	.cin1(\ir_recieve_instance|Add1~22COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~150_combout ),
	.regout(),
	.cout(\ir_recieve_instance|Add1~152 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~150 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~150 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~150 .cin_used = "true";
defparam \ir_recieve_instance|Add1~150 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~150 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~150 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~150 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~150 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \ir_recieve_instance|time_cnt[15] (
// Equation(s):
// \ir_recieve_instance|time_cnt [15] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((\ir_recieve_instance|Add1~150_combout  & !\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [15])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [15]),
	.datab(\ir_recieve_instance|Add1~150_combout ),
	.datac(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[15] .lut_mask = "0aca";
defparam \ir_recieve_instance|time_cnt[15] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[15] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[15] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[15] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \ir_recieve_instance|Equal0~8 (
// Equation(s):
// \ir_recieve_instance|Equal0~8_combout  = (\ir_recieve_instance|time_cnt [15] & (\ir_recieve_instance|time_cnt [13] & (!\ir_recieve_instance|time_cnt [16] & \ir_recieve_instance|time_cnt [10])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [15]),
	.datab(\ir_recieve_instance|time_cnt [13]),
	.datac(\ir_recieve_instance|time_cnt [16]),
	.datad(\ir_recieve_instance|time_cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~8 .lut_mask = "0800";
defparam \ir_recieve_instance|Equal0~8 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~8 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~8 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~8 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \ir_recieve_instance|Equal0~7 (
// Equation(s):
// \ir_recieve_instance|Equal0~7_combout  = (!\ir_recieve_instance|time_cnt [9] & (!\ir_recieve_instance|time_cnt [12] & (!\ir_recieve_instance|time_cnt [14] & !\ir_recieve_instance|time_cnt [5])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [9]),
	.datab(\ir_recieve_instance|time_cnt [12]),
	.datac(\ir_recieve_instance|time_cnt [14]),
	.datad(\ir_recieve_instance|time_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~7 .lut_mask = "0001";
defparam \ir_recieve_instance|Equal0~7 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~7 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~7 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~7 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \ir_recieve_instance|LessThan4~1 (
// Equation(s):
// \ir_recieve_instance|LessThan4~1_combout  = ((!\ir_recieve_instance|time_cnt [1] & ((!\ir_recieve_instance|time_cnt [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [1]),
	.datac(vcc),
	.datad(\ir_recieve_instance|time_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~1 .lut_mask = "0033";
defparam \ir_recieve_instance|LessThan4~1 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \ir_recieve_instance|LessThan3~0 (
// Equation(s):
// \ir_recieve_instance|LessThan3~0_combout  = (((\ir_recieve_instance|time_cnt [7] & \ir_recieve_instance|time_cnt [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|time_cnt [7]),
	.datad(\ir_recieve_instance|time_cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan3~0 .lut_mask = "f000";
defparam \ir_recieve_instance|LessThan3~0 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan3~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan3~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan3~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \ir_recieve_instance|Equal0~5 (
// Equation(s):
// \ir_recieve_instance|Equal0~5_combout  = (\ir_recieve_instance|LessThan4~1_combout  & (\ir_recieve_instance|LessThan3~0_combout  & (\ir_recieve_instance|Equal0~4_combout  & \ir_recieve_instance|time_cnt [11])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|LessThan4~1_combout ),
	.datab(\ir_recieve_instance|LessThan3~0_combout ),
	.datac(\ir_recieve_instance|Equal0~4_combout ),
	.datad(\ir_recieve_instance|time_cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~5 .lut_mask = "8000";
defparam \ir_recieve_instance|Equal0~5 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~5 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~5 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~5 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \ir_recieve_instance|Equal0~9 (
// Equation(s):
// \ir_recieve_instance|Equal0~9_combout  = (\ir_recieve_instance|time_cnt [2] & (\ir_recieve_instance|time_cnt [6] & (!\ir_recieve_instance|time_cnt [3] & \ir_recieve_instance|time_cnt [4])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [2]),
	.datab(\ir_recieve_instance|time_cnt [6]),
	.datac(\ir_recieve_instance|time_cnt [3]),
	.datad(\ir_recieve_instance|time_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~9 .lut_mask = "0800";
defparam \ir_recieve_instance|Equal0~9 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~9 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~9 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~9 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \ir_recieve_instance|Equal0~10 (
// Equation(s):
// \ir_recieve_instance|Equal0~10_combout  = (\ir_recieve_instance|Equal0~8_combout  & (\ir_recieve_instance|Equal0~7_combout  & (\ir_recieve_instance|Equal0~5_combout  & \ir_recieve_instance|Equal0~9_combout )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|Equal0~8_combout ),
	.datab(\ir_recieve_instance|Equal0~7_combout ),
	.datac(\ir_recieve_instance|Equal0~5_combout ),
	.datad(\ir_recieve_instance|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~10 .lut_mask = "8000";
defparam \ir_recieve_instance|Equal0~10 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~10 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~10 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~10 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \ir_recieve_instance|time_cnt[4]~2 (
// Equation(s):
// \ir_recieve_instance|time_cnt[4]~2_combout  = (((\ir_recieve_instance|always1~8_combout  & \ir_recieve_instance|Equal0~10_combout )) # (!\ir_recieve_instance|time_cnt[4]~1_combout )) # (!\ir_recieve_instance|always1~5_combout )

	.clk(gnd),
	.dataa(\ir_recieve_instance|always1~8_combout ),
	.datab(\ir_recieve_instance|Equal0~10_combout ),
	.datac(\ir_recieve_instance|always1~5_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[4]~2 .lut_mask = "8fff";
defparam \ir_recieve_instance|time_cnt[4]~2 .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[4]~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|time_cnt[4]~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[4]~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[4]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \ir_recieve_instance|Add1~30 (
// Equation(s):
// \ir_recieve_instance|Add1~30_combout  = (\ir_recieve_instance|time_cnt [16] $ ((!\ir_recieve_instance|Add1~152 )))
// \ir_recieve_instance|Add1~32  = CARRY(((\ir_recieve_instance|time_cnt [16] & !\ir_recieve_instance|Add1~152 )))
// \ir_recieve_instance|Add1~32COUT1_210  = CARRY(((\ir_recieve_instance|time_cnt [16] & !\ir_recieve_instance|Add1~152 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~152 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~32 ),
	.cout1(\ir_recieve_instance|Add1~32COUT1_210 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~30 .cin_used = "true";
defparam \ir_recieve_instance|Add1~30 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~30 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~30 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~30 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~30 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \ir_recieve_instance|Add1~110 (
// Equation(s):
// \ir_recieve_instance|Add1~110_combout  = (\ir_recieve_instance|time_cnt [17] $ (((!\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~32 ) # (\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~32COUT1_210 ))))
// \ir_recieve_instance|Add1~112  = CARRY(((!\ir_recieve_instance|Add1~32 ) # (!\ir_recieve_instance|time_cnt [17])))
// \ir_recieve_instance|Add1~112COUT1_212  = CARRY(((!\ir_recieve_instance|Add1~32COUT1_210 ) # (!\ir_recieve_instance|time_cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~152 ),
	.cin0(\ir_recieve_instance|Add1~32 ),
	.cin1(\ir_recieve_instance|Add1~32COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~110_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~112 ),
	.cout1(\ir_recieve_instance|Add1~112COUT1_212 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~110 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~110 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~110 .cin_used = "true";
defparam \ir_recieve_instance|Add1~110 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~110 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~110 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~110 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~110 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \ir_recieve_instance|time_cnt[17] (
// Equation(s):
// \ir_recieve_instance|time_cnt [17] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (\ir_recieve_instance|Add1~110_combout  & ((!\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (((\ir_recieve_instance|time_cnt [17])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~110_combout ),
	.datab(\ir_recieve_instance|time_cnt [17]),
	.datac(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[17] .lut_mask = "0cac";
defparam \ir_recieve_instance|time_cnt[17] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[17] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[17] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[17] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \ir_recieve_instance|Add1~105 (
// Equation(s):
// \ir_recieve_instance|Add1~105_combout  = (\ir_recieve_instance|time_cnt [18] $ ((!(!\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~112 ) # (\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~112COUT1_212 ))))
// \ir_recieve_instance|Add1~107  = CARRY(((\ir_recieve_instance|time_cnt [18] & !\ir_recieve_instance|Add1~112 )))
// \ir_recieve_instance|Add1~107COUT1_214  = CARRY(((\ir_recieve_instance|time_cnt [18] & !\ir_recieve_instance|Add1~112COUT1_212 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~152 ),
	.cin0(\ir_recieve_instance|Add1~112 ),
	.cin1(\ir_recieve_instance|Add1~112COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~105_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~107 ),
	.cout1(\ir_recieve_instance|Add1~107COUT1_214 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~105 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~105 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~105 .cin_used = "true";
defparam \ir_recieve_instance|Add1~105 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~105 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~105 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~105 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~105 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \ir_recieve_instance|time_cnt[18] (
// Equation(s):
// \ir_recieve_instance|time_cnt [18] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((\ir_recieve_instance|Add1~105_combout  & !\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [18])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [18]),
	.datab(\ir_recieve_instance|Add1~105_combout ),
	.datac(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[18] .lut_mask = "0caa";
defparam \ir_recieve_instance|time_cnt[18] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[18] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[18] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[18] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \ir_recieve_instance|Add1~100 (
// Equation(s):
// \ir_recieve_instance|Add1~100_combout  = \ir_recieve_instance|time_cnt [19] $ (((((!\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~107 ) # (\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~107COUT1_214 )))))
// \ir_recieve_instance|Add1~102  = CARRY(((!\ir_recieve_instance|Add1~107 )) # (!\ir_recieve_instance|time_cnt [19]))
// \ir_recieve_instance|Add1~102COUT1_216  = CARRY(((!\ir_recieve_instance|Add1~107COUT1_214 )) # (!\ir_recieve_instance|time_cnt [19]))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~152 ),
	.cin0(\ir_recieve_instance|Add1~107 ),
	.cin1(\ir_recieve_instance|Add1~107COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~100_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~102 ),
	.cout1(\ir_recieve_instance|Add1~102COUT1_216 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~100 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~100 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~100 .cin_used = "true";
defparam \ir_recieve_instance|Add1~100 .lut_mask = "5a5f";
defparam \ir_recieve_instance|Add1~100 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~100 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~100 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~100 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \ir_recieve_instance|time_cnt[19] (
// Equation(s):
// \ir_recieve_instance|time_cnt [19] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((\ir_recieve_instance|Add1~100_combout  & !\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [19])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [19]),
	.datab(\ir_recieve_instance|Add1~100_combout ),
	.datac(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[19] .lut_mask = "0aca";
defparam \ir_recieve_instance|time_cnt[19] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[19] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[19] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[19] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \ir_recieve_instance|Add1~95 (
// Equation(s):
// \ir_recieve_instance|Add1~95_combout  = (\ir_recieve_instance|time_cnt [20] $ ((!(!\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~102 ) # (\ir_recieve_instance|Add1~152  & \ir_recieve_instance|Add1~102COUT1_216 ))))
// \ir_recieve_instance|Add1~97  = CARRY(((\ir_recieve_instance|time_cnt [20] & !\ir_recieve_instance|Add1~102COUT1_216 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~152 ),
	.cin0(\ir_recieve_instance|Add1~102 ),
	.cin1(\ir_recieve_instance|Add1~102COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~95_combout ),
	.regout(),
	.cout(\ir_recieve_instance|Add1~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~95 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~95 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~95 .cin_used = "true";
defparam \ir_recieve_instance|Add1~95 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~95 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~95 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~95 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~95 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \ir_recieve_instance|time_cnt[20] (
// Equation(s):
// \ir_recieve_instance|time_cnt [20] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (\ir_recieve_instance|Add1~95_combout  & ((!\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (((\ir_recieve_instance|time_cnt [20])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~95_combout ),
	.datab(\ir_recieve_instance|time_cnt [20]),
	.datac(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[20] .lut_mask = "0acc";
defparam \ir_recieve_instance|time_cnt[20] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[20] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[20] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[20] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \ir_recieve_instance|Add1~90 (
// Equation(s):
// \ir_recieve_instance|Add1~90_combout  = (\ir_recieve_instance|time_cnt [21] $ ((\ir_recieve_instance|Add1~97 )))
// \ir_recieve_instance|Add1~92  = CARRY(((!\ir_recieve_instance|Add1~97 ) # (!\ir_recieve_instance|time_cnt [21])))
// \ir_recieve_instance|Add1~92COUT1_218  = CARRY(((!\ir_recieve_instance|Add1~97 ) # (!\ir_recieve_instance|time_cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~90_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~92 ),
	.cout1(\ir_recieve_instance|Add1~92COUT1_218 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~90 .cin_used = "true";
defparam \ir_recieve_instance|Add1~90 .lut_mask = "3c3f";
defparam \ir_recieve_instance|Add1~90 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~90 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~90 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~90 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \ir_recieve_instance|time_cnt[21] (
// Equation(s):
// \ir_recieve_instance|time_cnt [21] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (\ir_recieve_instance|Add1~90_combout  & ((!\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (((\ir_recieve_instance|time_cnt [21])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~90_combout ),
	.datab(\ir_recieve_instance|time_cnt [21]),
	.datac(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[21] .lut_mask = "0acc";
defparam \ir_recieve_instance|time_cnt[21] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[21] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[21] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[21] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \ir_recieve_instance|Add1~85 (
// Equation(s):
// \ir_recieve_instance|Add1~85_combout  = \ir_recieve_instance|time_cnt [22] $ ((((!(!\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~92 ) # (\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~92COUT1_218 )))))
// \ir_recieve_instance|Add1~87  = CARRY((\ir_recieve_instance|time_cnt [22] & ((!\ir_recieve_instance|Add1~92 ))))
// \ir_recieve_instance|Add1~87COUT1_220  = CARRY((\ir_recieve_instance|time_cnt [22] & ((!\ir_recieve_instance|Add1~92COUT1_218 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~97 ),
	.cin0(\ir_recieve_instance|Add1~92 ),
	.cin1(\ir_recieve_instance|Add1~92COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~85_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~87 ),
	.cout1(\ir_recieve_instance|Add1~87COUT1_220 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~85 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~85 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~85 .cin_used = "true";
defparam \ir_recieve_instance|Add1~85 .lut_mask = "a50a";
defparam \ir_recieve_instance|Add1~85 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~85 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~85 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~85 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \ir_recieve_instance|time_cnt[22] (
// Equation(s):
// \ir_recieve_instance|time_cnt [22] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (\ir_recieve_instance|Add1~85_combout  & ((!\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (((\ir_recieve_instance|time_cnt [22])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Add1~85_combout ),
	.datab(\ir_recieve_instance|time_cnt [22]),
	.datac(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[22] .lut_mask = "0acc";
defparam \ir_recieve_instance|time_cnt[22] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[22] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[22] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[22] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \ir_recieve_instance|Add1~80 (
// Equation(s):
// \ir_recieve_instance|Add1~80_combout  = \ir_recieve_instance|time_cnt [23] $ (((((!\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~87 ) # (\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~87COUT1_220 )))))
// \ir_recieve_instance|Add1~82  = CARRY(((!\ir_recieve_instance|Add1~87 )) # (!\ir_recieve_instance|time_cnt [23]))
// \ir_recieve_instance|Add1~82COUT1_222  = CARRY(((!\ir_recieve_instance|Add1~87COUT1_220 )) # (!\ir_recieve_instance|time_cnt [23]))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~97 ),
	.cin0(\ir_recieve_instance|Add1~87 ),
	.cin1(\ir_recieve_instance|Add1~87COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~80_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~82 ),
	.cout1(\ir_recieve_instance|Add1~82COUT1_222 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~80 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~80 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~80 .cin_used = "true";
defparam \ir_recieve_instance|Add1~80 .lut_mask = "5a5f";
defparam \ir_recieve_instance|Add1~80 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~80 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~80 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~80 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \ir_recieve_instance|time_cnt[23] (
// Equation(s):
// \ir_recieve_instance|time_cnt [23] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((\ir_recieve_instance|Add1~80_combout  & !\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [23])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [23]),
	.datab(\ir_recieve_instance|Add1~80_combout ),
	.datac(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[23] .lut_mask = "0aca";
defparam \ir_recieve_instance|time_cnt[23] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[23] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[23] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[23] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \ir_recieve_instance|Add1~75 (
// Equation(s):
// \ir_recieve_instance|Add1~75_combout  = \ir_recieve_instance|time_cnt [24] $ ((((!(!\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~82 ) # (\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~82COUT1_222 )))))
// \ir_recieve_instance|Add1~77  = CARRY((\ir_recieve_instance|time_cnt [24] & ((!\ir_recieve_instance|Add1~82 ))))
// \ir_recieve_instance|Add1~77COUT1_224  = CARRY((\ir_recieve_instance|time_cnt [24] & ((!\ir_recieve_instance|Add1~82COUT1_222 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~97 ),
	.cin0(\ir_recieve_instance|Add1~82 ),
	.cin1(\ir_recieve_instance|Add1~82COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~75_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~77 ),
	.cout1(\ir_recieve_instance|Add1~77COUT1_224 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~75 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~75 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~75 .cin_used = "true";
defparam \ir_recieve_instance|Add1~75 .lut_mask = "a50a";
defparam \ir_recieve_instance|Add1~75 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~75 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~75 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~75 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \ir_recieve_instance|time_cnt[24] (
// Equation(s):
// \ir_recieve_instance|time_cnt [24] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (!\ir_recieve_instance|time_cnt[4]~1_combout  & ((\ir_recieve_instance|Add1~75_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (((\ir_recieve_instance|time_cnt [24])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datab(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datac(\ir_recieve_instance|time_cnt [24]),
	.datad(\ir_recieve_instance|Add1~75_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[24] .lut_mask = "7250";
defparam \ir_recieve_instance|time_cnt[24] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[24] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[24] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[24] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \ir_recieve_instance|Add1~70 (
// Equation(s):
// \ir_recieve_instance|Add1~70_combout  = \ir_recieve_instance|time_cnt [25] $ (((((!\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~77 ) # (\ir_recieve_instance|Add1~97  & \ir_recieve_instance|Add1~77COUT1_224 )))))
// \ir_recieve_instance|Add1~72  = CARRY(((!\ir_recieve_instance|Add1~77COUT1_224 )) # (!\ir_recieve_instance|time_cnt [25]))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~97 ),
	.cin0(\ir_recieve_instance|Add1~77 ),
	.cin1(\ir_recieve_instance|Add1~77COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~70_combout ),
	.regout(),
	.cout(\ir_recieve_instance|Add1~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~70 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~70 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~70 .cin_used = "true";
defparam \ir_recieve_instance|Add1~70 .lut_mask = "5a5f";
defparam \ir_recieve_instance|Add1~70 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~70 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~70 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~70 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \ir_recieve_instance|time_cnt[25] (
// Equation(s):
// \ir_recieve_instance|time_cnt [25] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((!\ir_recieve_instance|time_cnt[4]~1_combout  & \ir_recieve_instance|Add1~70_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [25])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [25]),
	.datab(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datac(\ir_recieve_instance|Add1~70_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[25] .lut_mask = "30aa";
defparam \ir_recieve_instance|time_cnt[25] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[25] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[25] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[25] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \ir_recieve_instance|Add1~65 (
// Equation(s):
// \ir_recieve_instance|Add1~65_combout  = (\ir_recieve_instance|time_cnt [26] $ ((!\ir_recieve_instance|Add1~72 )))
// \ir_recieve_instance|Add1~67  = CARRY(((\ir_recieve_instance|time_cnt [26] & !\ir_recieve_instance|Add1~72 )))
// \ir_recieve_instance|Add1~67COUT1_226  = CARRY(((\ir_recieve_instance|time_cnt [26] & !\ir_recieve_instance|Add1~72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~65_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~67 ),
	.cout1(\ir_recieve_instance|Add1~67COUT1_226 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~65 .cin_used = "true";
defparam \ir_recieve_instance|Add1~65 .lut_mask = "c30c";
defparam \ir_recieve_instance|Add1~65 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~65 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~65 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~65 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \ir_recieve_instance|time_cnt[26] (
// Equation(s):
// \ir_recieve_instance|time_cnt [26] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((\ir_recieve_instance|Add1~65_combout  & !\ir_recieve_instance|time_cnt[4]~1_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [26])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [26]),
	.datab(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datac(\ir_recieve_instance|Add1~65_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[26] .lut_mask = "22e2";
defparam \ir_recieve_instance|time_cnt[26] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[26] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[26] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[26] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \ir_recieve_instance|Add1~60 (
// Equation(s):
// \ir_recieve_instance|Add1~60_combout  = \ir_recieve_instance|time_cnt [27] $ (((((!\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~67 ) # (\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~67COUT1_226 )))))
// \ir_recieve_instance|Add1~62  = CARRY(((!\ir_recieve_instance|Add1~67 )) # (!\ir_recieve_instance|time_cnt [27]))
// \ir_recieve_instance|Add1~62COUT1_228  = CARRY(((!\ir_recieve_instance|Add1~67COUT1_226 )) # (!\ir_recieve_instance|time_cnt [27]))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~72 ),
	.cin0(\ir_recieve_instance|Add1~67 ),
	.cin1(\ir_recieve_instance|Add1~67COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~62 ),
	.cout1(\ir_recieve_instance|Add1~62COUT1_228 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~60 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~60 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~60 .cin_used = "true";
defparam \ir_recieve_instance|Add1~60 .lut_mask = "5a5f";
defparam \ir_recieve_instance|Add1~60 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~60 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~60 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~60 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \ir_recieve_instance|time_cnt[27] (
// Equation(s):
// \ir_recieve_instance|time_cnt [27] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((!\ir_recieve_instance|time_cnt[4]~1_combout  & \ir_recieve_instance|Add1~60_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [27])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datab(\ir_recieve_instance|time_cnt [27]),
	.datac(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datad(\ir_recieve_instance|Add1~60_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[27] .lut_mask = "4e44";
defparam \ir_recieve_instance|time_cnt[27] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[27] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[27] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[27] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \ir_recieve_instance|Equal0~1 (
// Equation(s):
// \ir_recieve_instance|Equal0~1_combout  = (!\ir_recieve_instance|time_cnt [24] & (!\ir_recieve_instance|time_cnt [27] & (!\ir_recieve_instance|time_cnt [26] & !\ir_recieve_instance|time_cnt [25])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [24]),
	.datab(\ir_recieve_instance|time_cnt [27]),
	.datac(\ir_recieve_instance|time_cnt [26]),
	.datad(\ir_recieve_instance|time_cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~1 .lut_mask = "0001";
defparam \ir_recieve_instance|Equal0~1 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \ir_recieve_instance|Equal0~2 (
// Equation(s):
// \ir_recieve_instance|Equal0~2_combout  = (!\ir_recieve_instance|time_cnt [23] & (!\ir_recieve_instance|time_cnt [22] & (!\ir_recieve_instance|time_cnt [20] & !\ir_recieve_instance|time_cnt [21])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [23]),
	.datab(\ir_recieve_instance|time_cnt [22]),
	.datac(\ir_recieve_instance|time_cnt [20]),
	.datad(\ir_recieve_instance|time_cnt [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~2 .lut_mask = "0001";
defparam \ir_recieve_instance|Equal0~2 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \ir_recieve_instance|Equal0~3 (
// Equation(s):
// \ir_recieve_instance|Equal0~3_combout  = ((!\ir_recieve_instance|time_cnt [17] & (!\ir_recieve_instance|time_cnt [19] & !\ir_recieve_instance|time_cnt [18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [17]),
	.datac(\ir_recieve_instance|time_cnt [19]),
	.datad(\ir_recieve_instance|time_cnt [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~3 .lut_mask = "0003";
defparam \ir_recieve_instance|Equal0~3 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \ir_recieve_instance|Add1~55 (
// Equation(s):
// \ir_recieve_instance|Add1~55_combout  = \ir_recieve_instance|time_cnt [28] $ ((((!(!\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~62 ) # (\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~62COUT1_228 )))))
// \ir_recieve_instance|Add1~57  = CARRY((\ir_recieve_instance|time_cnt [28] & ((!\ir_recieve_instance|Add1~62 ))))
// \ir_recieve_instance|Add1~57COUT1_230  = CARRY((\ir_recieve_instance|time_cnt [28] & ((!\ir_recieve_instance|Add1~62COUT1_228 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~72 ),
	.cin0(\ir_recieve_instance|Add1~62 ),
	.cin1(\ir_recieve_instance|Add1~62COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~57 ),
	.cout1(\ir_recieve_instance|Add1~57COUT1_230 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~55 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~55 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~55 .cin_used = "true";
defparam \ir_recieve_instance|Add1~55 .lut_mask = "a50a";
defparam \ir_recieve_instance|Add1~55 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~55 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~55 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~55 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \ir_recieve_instance|time_cnt[28] (
// Equation(s):
// \ir_recieve_instance|time_cnt [28] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((!\ir_recieve_instance|time_cnt[4]~1_combout  & \ir_recieve_instance|Add1~55_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [28])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [28]),
	.datab(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datac(\ir_recieve_instance|Add1~55_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[28] .lut_mask = "30aa";
defparam \ir_recieve_instance|time_cnt[28] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[28] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[28] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[28] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \ir_recieve_instance|Add1~50 (
// Equation(s):
// \ir_recieve_instance|Add1~50_combout  = \ir_recieve_instance|time_cnt [29] $ (((((!\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~57 ) # (\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~57COUT1_230 )))))
// \ir_recieve_instance|Add1~52  = CARRY(((!\ir_recieve_instance|Add1~57 )) # (!\ir_recieve_instance|time_cnt [29]))
// \ir_recieve_instance|Add1~52COUT1_232  = CARRY(((!\ir_recieve_instance|Add1~57COUT1_230 )) # (!\ir_recieve_instance|time_cnt [29]))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~72 ),
	.cin0(\ir_recieve_instance|Add1~57 ),
	.cin1(\ir_recieve_instance|Add1~57COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~50_combout ),
	.regout(),
	.cout(),
	.cout0(\ir_recieve_instance|Add1~52 ),
	.cout1(\ir_recieve_instance|Add1~52COUT1_232 ));
// synopsys translate_off
defparam \ir_recieve_instance|Add1~50 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~50 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~50 .cin_used = "true";
defparam \ir_recieve_instance|Add1~50 .lut_mask = "5a5f";
defparam \ir_recieve_instance|Add1~50 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~50 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~50 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~50 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \ir_recieve_instance|time_cnt[29] (
// Equation(s):
// \ir_recieve_instance|time_cnt [29] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (!\ir_recieve_instance|time_cnt[4]~1_combout  & ((\ir_recieve_instance|Add1~50_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (((\ir_recieve_instance|time_cnt [29])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.datab(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datac(\ir_recieve_instance|time_cnt [29]),
	.datad(\ir_recieve_instance|Add1~50_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[29] .lut_mask = "7250";
defparam \ir_recieve_instance|time_cnt[29] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[29] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[29] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[29] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \ir_recieve_instance|Add1~45 (
// Equation(s):
// \ir_recieve_instance|Add1~45_combout  = \ir_recieve_instance|time_cnt [30] $ ((((!(!\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~52 ) # (\ir_recieve_instance|Add1~72  & \ir_recieve_instance|Add1~52COUT1_232 )))))
// \ir_recieve_instance|Add1~47  = CARRY((\ir_recieve_instance|time_cnt [30] & ((!\ir_recieve_instance|Add1~52COUT1_232 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~72 ),
	.cin0(\ir_recieve_instance|Add1~52 ),
	.cin1(\ir_recieve_instance|Add1~52COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~45_combout ),
	.regout(),
	.cout(\ir_recieve_instance|Add1~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~45 .cin0_used = "true";
defparam \ir_recieve_instance|Add1~45 .cin1_used = "true";
defparam \ir_recieve_instance|Add1~45 .cin_used = "true";
defparam \ir_recieve_instance|Add1~45 .lut_mask = "a50a";
defparam \ir_recieve_instance|Add1~45 .operation_mode = "arithmetic";
defparam \ir_recieve_instance|Add1~45 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~45 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~45 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \ir_recieve_instance|time_cnt[30] (
// Equation(s):
// \ir_recieve_instance|time_cnt [30] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((!\ir_recieve_instance|time_cnt[4]~1_combout  & \ir_recieve_instance|Add1~45_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [30])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [30]),
	.datab(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datac(\ir_recieve_instance|Add1~45_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[30] .lut_mask = "30aa";
defparam \ir_recieve_instance|time_cnt[30] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[30] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[30] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[30] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \ir_recieve_instance|Add1~40 (
// Equation(s):
// \ir_recieve_instance|Add1~40_combout  = \ir_recieve_instance|time_cnt [31] $ ((((\ir_recieve_instance|Add1~47 ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\ir_recieve_instance|Add1~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Add1~40 .cin_used = "true";
defparam \ir_recieve_instance|Add1~40 .lut_mask = "5a5a";
defparam \ir_recieve_instance|Add1~40 .operation_mode = "normal";
defparam \ir_recieve_instance|Add1~40 .output_mode = "comb_only";
defparam \ir_recieve_instance|Add1~40 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Add1~40 .sum_lutc_input = "cin";
defparam \ir_recieve_instance|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \ir_recieve_instance|time_cnt[31]~10 (
// Equation(s):
// \ir_recieve_instance|time_cnt[31]~10_combout  = ((\ir_recieve_instance|always1~7_combout  & ((!\ir_recieve_instance|Equal0~10_combout ) # (!\ir_recieve_instance|always1~8_combout ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|always1~8_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|Equal0~10_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|time_cnt[31]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[31]~10 .lut_mask = "5f00";
defparam \ir_recieve_instance|time_cnt[31]~10 .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[31]~10 .output_mode = "comb_only";
defparam \ir_recieve_instance|time_cnt[31]~10 .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[31]~10 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[31]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \ir_recieve_instance|time_cnt[31] (
// Equation(s):
// \ir_recieve_instance|time_cnt [31] = DFFEAS((\ir_recieve_instance|time_cnt [31]) # ((\ir_recieve_instance|Add1~40_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|time_cnt[31]~10_combout )))), GLOBAL(\clk~combout ), 
// \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(\ir_recieve_instance|time_cnt [31]),
	.datac(\ir_recieve_instance|Add1~40_combout ),
	.datad(\ir_recieve_instance|time_cnt[31]~10_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[31] .lut_mask = "fcec";
defparam \ir_recieve_instance|time_cnt[31] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[31] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[31] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[31] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \ir_recieve_instance|Equal0~0 (
// Equation(s):
// \ir_recieve_instance|Equal0~0_combout  = (!\ir_recieve_instance|time_cnt [31] & (!\ir_recieve_instance|time_cnt [29] & (!\ir_recieve_instance|time_cnt [30] & !\ir_recieve_instance|time_cnt [28])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [31]),
	.datab(\ir_recieve_instance|time_cnt [29]),
	.datac(\ir_recieve_instance|time_cnt [30]),
	.datad(\ir_recieve_instance|time_cnt [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~0 .lut_mask = "0001";
defparam \ir_recieve_instance|Equal0~0 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \ir_recieve_instance|Equal0~4 (
// Equation(s):
// \ir_recieve_instance|Equal0~4_combout  = (\ir_recieve_instance|Equal0~1_combout  & (\ir_recieve_instance|Equal0~2_combout  & (\ir_recieve_instance|Equal0~3_combout  & \ir_recieve_instance|Equal0~0_combout )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|Equal0~1_combout ),
	.datab(\ir_recieve_instance|Equal0~2_combout ),
	.datac(\ir_recieve_instance|Equal0~3_combout ),
	.datad(\ir_recieve_instance|Equal0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~4 .lut_mask = "8000";
defparam \ir_recieve_instance|Equal0~4 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~4 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~4 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~4 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \ir_recieve_instance|LessThan3~3 (
// Equation(s):
// \ir_recieve_instance|LessThan3~3_combout  = (!\ir_recieve_instance|time_cnt [13] & (!\ir_recieve_instance|time_cnt [15] & ((!\ir_recieve_instance|time_cnt [12]) # (!\ir_recieve_instance|time_cnt [11]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [11]),
	.datab(\ir_recieve_instance|time_cnt [12]),
	.datac(\ir_recieve_instance|time_cnt [13]),
	.datad(\ir_recieve_instance|time_cnt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan3~3 .lut_mask = "0007";
defparam \ir_recieve_instance|LessThan3~3 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan3~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan3~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan3~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \ir_recieve_instance|LessThan3~4 (
// Equation(s):
// \ir_recieve_instance|LessThan3~4_combout  = ((\ir_recieve_instance|LessThan3~3_combout ) # ((!\ir_recieve_instance|time_cnt [14] & !\ir_recieve_instance|time_cnt [15]))) # (!\ir_recieve_instance|time_cnt [16])

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [14]),
	.datab(\ir_recieve_instance|time_cnt [15]),
	.datac(\ir_recieve_instance|time_cnt [16]),
	.datad(\ir_recieve_instance|LessThan3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan3~4 .lut_mask = "ff1f";
defparam \ir_recieve_instance|LessThan3~4 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan3~4 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan3~4 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan3~4 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \ir_recieve_instance|always1~6 (
// Equation(s):
// \ir_recieve_instance|always1~6_combout  = ((!\ir_recieve_instance|time_cnt [13] & (!\ir_recieve_instance|time_cnt [10] & !\ir_recieve_instance|time_cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [13]),
	.datac(\ir_recieve_instance|time_cnt [10]),
	.datad(\ir_recieve_instance|time_cnt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~6 .lut_mask = "0003";
defparam \ir_recieve_instance|always1~6 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~6 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~6 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~6 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \ir_recieve_instance|LessThan3~1 (
// Equation(s):
// \ir_recieve_instance|LessThan3~1_combout  = (\ir_recieve_instance|always1~2_combout  & (((!\ir_recieve_instance|time_cnt [3] & !\ir_recieve_instance|time_cnt [4])) # (!\ir_recieve_instance|time_cnt [5])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [3]),
	.datab(\ir_recieve_instance|time_cnt [4]),
	.datac(\ir_recieve_instance|time_cnt [5]),
	.datad(\ir_recieve_instance|always1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan3~1 .lut_mask = "1f00";
defparam \ir_recieve_instance|LessThan3~1 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan3~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan3~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan3~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \ir_recieve_instance|LessThan3~2 (
// Equation(s):
// \ir_recieve_instance|LessThan3~2_combout  = (\ir_recieve_instance|LessThan3~1_combout ) # ((\ir_recieve_instance|always1~6_combout  & ((!\ir_recieve_instance|LessThan3~0_combout ) # (!\ir_recieve_instance|time_cnt [9]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [9]),
	.datab(\ir_recieve_instance|always1~6_combout ),
	.datac(\ir_recieve_instance|LessThan3~0_combout ),
	.datad(\ir_recieve_instance|LessThan3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan3~2 .lut_mask = "ff4c";
defparam \ir_recieve_instance|LessThan3~2 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan3~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan3~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan3~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \ir_recieve_instance|start_cnt[1] (
// Equation(s):
// \ir_recieve_instance|start_cnt [1] = DFFEAS(\ir_recieve_instance|start_cnt [0] $ ((\ir_recieve_instance|start_cnt [1])), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|Decoder0~0_combout , , , , )
// \ir_recieve_instance|start_cnt[1]~1  = CARRY((\ir_recieve_instance|start_cnt [0] & (\ir_recieve_instance|start_cnt [1])))
// \ir_recieve_instance|start_cnt[1]~1COUT1_22  = CARRY((\ir_recieve_instance|start_cnt [0] & (\ir_recieve_instance|start_cnt [1])))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|start_cnt [0]),
	.datab(\ir_recieve_instance|start_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [1]),
	.cout(),
	.cout0(\ir_recieve_instance|start_cnt[1]~1 ),
	.cout1(\ir_recieve_instance|start_cnt[1]~1COUT1_22 ));
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[1] .lut_mask = "6688";
defparam \ir_recieve_instance|start_cnt[1] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|start_cnt[1] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[1] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[1] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|start_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \ir_recieve_instance|start_bits[0] (
// Equation(s):
// \ir_recieve_instance|start_bits [0] = DFFEAS((\ir_recieve_instance|start_bits [0]) # ((!\ir_recieve_instance|start_cnt [0] & (!\ir_recieve_instance|start_cnt [1] & \ir_recieve_instance|Decoder0~0_combout ))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|start_bits [0]),
	.datab(\ir_recieve_instance|start_cnt [0]),
	.datac(\ir_recieve_instance|start_cnt [1]),
	.datad(\ir_recieve_instance|Decoder0~0_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_bits [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|start_bits[0] .lut_mask = "abaa";
defparam \ir_recieve_instance|start_bits[0] .operation_mode = "normal";
defparam \ir_recieve_instance|start_bits[0] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_bits[0] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_bits[0] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|start_bits[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \ir_recieve_instance|start_bits[1] (
// Equation(s):
// \ir_recieve_instance|start_bits [1] = DFFEAS((\ir_recieve_instance|start_bits [1]) # ((\ir_recieve_instance|start_cnt [0] & (!\ir_recieve_instance|start_cnt [1] & \ir_recieve_instance|Decoder0~0_combout ))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|start_bits [1]),
	.datab(\ir_recieve_instance|start_cnt [0]),
	.datac(\ir_recieve_instance|start_cnt [1]),
	.datad(\ir_recieve_instance|Decoder0~0_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_bits [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|start_bits[1] .lut_mask = "aeaa";
defparam \ir_recieve_instance|start_bits[1] .operation_mode = "normal";
defparam \ir_recieve_instance|start_bits[1] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_bits[1] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_bits[1] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|start_bits[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \ir_recieve_instance|always1~3 (
// Equation(s):
// \ir_recieve_instance|always1~3_combout  = ((\ir_recieve_instance|start_bits [2] & (\ir_recieve_instance|start_bits [0] & \ir_recieve_instance|start_bits [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|start_bits [2]),
	.datac(\ir_recieve_instance|start_bits [0]),
	.datad(\ir_recieve_instance|start_bits [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~3 .lut_mask = "c000";
defparam \ir_recieve_instance|always1~3 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \ir_recieve_instance|data_start (
// Equation(s):
// \ir_recieve_instance|data_start~regout  = DFFEAS((\ir_recieve_instance|data_start~regout ) # ((!\ir_recieve_instance|always1~10_combout  & (\ir_recieve_instance|Equal0~10_combout  & \ir_recieve_instance|always1~3_combout ))), GLOBAL(\clk~combout ), 
// \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(\ir_recieve_instance|data_start~regout ),
	.datac(\ir_recieve_instance|Equal0~10_combout ),
	.datad(\ir_recieve_instance|always1~3_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|data_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|data_start .lut_mask = "dccc";
defparam \ir_recieve_instance|data_start .operation_mode = "normal";
defparam \ir_recieve_instance|data_start .output_mode = "reg_only";
defparam \ir_recieve_instance|data_start .register_cascade_mode = "off";
defparam \ir_recieve_instance|data_start .sum_lutc_input = "datac";
defparam \ir_recieve_instance|data_start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \ir_recieve_instance|cyc_cnt[0] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [0] = DFFEAS((\ir_recieve_instance|cyc_cnt [0] $ (((!\ir_recieve_instance|always1~7_combout  & !\ir_recieve_instance|always1~5_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|always1~7_combout ),
	.datac(\ir_recieve_instance|always1~5_combout ),
	.datad(\ir_recieve_instance|cyc_cnt [0]),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[0] .lut_mask = "fc03";
defparam \ir_recieve_instance|cyc_cnt[0] .operation_mode = "normal";
defparam \ir_recieve_instance|cyc_cnt[0] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[0] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[0] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|cyc_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \ir_recieve_instance|cyc_cnt[1] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [1] = DFFEAS(\ir_recieve_instance|cyc_cnt [0] $ ((\ir_recieve_instance|cyc_cnt [1])), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|cyc_cnt[7]~14_combout , , , , )
// \ir_recieve_instance|cyc_cnt[1]~11  = CARRY((\ir_recieve_instance|cyc_cnt [0] & (\ir_recieve_instance|cyc_cnt [1])))
// \ir_recieve_instance|cyc_cnt[1]~11COUT1_23  = CARRY((\ir_recieve_instance|cyc_cnt [0] & (\ir_recieve_instance|cyc_cnt [1])))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|cyc_cnt [0]),
	.datab(\ir_recieve_instance|cyc_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [1]),
	.cout(),
	.cout0(\ir_recieve_instance|cyc_cnt[1]~11 ),
	.cout1(\ir_recieve_instance|cyc_cnt[1]~11COUT1_23 ));
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[1] .lut_mask = "6688";
defparam \ir_recieve_instance|cyc_cnt[1] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|cyc_cnt[1] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[1] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[1] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|cyc_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \ir_recieve_instance|cyc_cnt[2] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [2] = DFFEAS((\ir_recieve_instance|cyc_cnt [2] $ ((\ir_recieve_instance|cyc_cnt[1]~11 ))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|cyc_cnt[7]~14_combout , , , , )
// \ir_recieve_instance|cyc_cnt[2]~13  = CARRY(((!\ir_recieve_instance|cyc_cnt[1]~11 ) # (!\ir_recieve_instance|cyc_cnt [2])))
// \ir_recieve_instance|cyc_cnt[2]~13COUT1_25  = CARRY(((!\ir_recieve_instance|cyc_cnt[1]~11COUT1_23 ) # (!\ir_recieve_instance|cyc_cnt [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|cyc_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.cin(gnd),
	.cin0(\ir_recieve_instance|cyc_cnt[1]~11 ),
	.cin1(\ir_recieve_instance|cyc_cnt[1]~11COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [2]),
	.cout(),
	.cout0(\ir_recieve_instance|cyc_cnt[2]~13 ),
	.cout1(\ir_recieve_instance|cyc_cnt[2]~13COUT1_25 ));
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[2] .cin0_used = "true";
defparam \ir_recieve_instance|cyc_cnt[2] .cin1_used = "true";
defparam \ir_recieve_instance|cyc_cnt[2] .lut_mask = "3c3f";
defparam \ir_recieve_instance|cyc_cnt[2] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|cyc_cnt[2] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[2] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[2] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|cyc_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \ir_recieve_instance|cyc_cnt[3] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [3] = DFFEAS(\ir_recieve_instance|cyc_cnt [3] $ ((((!\ir_recieve_instance|cyc_cnt[2]~13 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|cyc_cnt[7]~14_combout , , , , )
// \ir_recieve_instance|cyc_cnt[3]~1  = CARRY((\ir_recieve_instance|cyc_cnt [3] & ((!\ir_recieve_instance|cyc_cnt[2]~13 ))))
// \ir_recieve_instance|cyc_cnt[3]~1COUT1_27  = CARRY((\ir_recieve_instance|cyc_cnt [3] & ((!\ir_recieve_instance|cyc_cnt[2]~13COUT1_25 ))))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|cyc_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.cin(gnd),
	.cin0(\ir_recieve_instance|cyc_cnt[2]~13 ),
	.cin1(\ir_recieve_instance|cyc_cnt[2]~13COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [3]),
	.cout(),
	.cout0(\ir_recieve_instance|cyc_cnt[3]~1 ),
	.cout1(\ir_recieve_instance|cyc_cnt[3]~1COUT1_27 ));
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[3] .cin0_used = "true";
defparam \ir_recieve_instance|cyc_cnt[3] .cin1_used = "true";
defparam \ir_recieve_instance|cyc_cnt[3] .lut_mask = "a50a";
defparam \ir_recieve_instance|cyc_cnt[3] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|cyc_cnt[3] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[3] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[3] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|cyc_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \ir_recieve_instance|LessThan6~0 (
// Equation(s):
// \ir_recieve_instance|LessThan6~0_combout  = (((!\ir_recieve_instance|cyc_cnt [0]) # (!\ir_recieve_instance|cyc_cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|cyc_cnt [1]),
	.datad(\ir_recieve_instance|cyc_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan6~0 .lut_mask = "0fff";
defparam \ir_recieve_instance|LessThan6~0 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan6~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan6~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan6~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \ir_recieve_instance|LessThan6~1 (
// Equation(s):
// \ir_recieve_instance|LessThan6~1_combout  = (\ir_recieve_instance|Equal5~0_combout  & (((!\ir_recieve_instance|cyc_cnt [2] & \ir_recieve_instance|LessThan6~0_combout )) # (!\ir_recieve_instance|cyc_cnt [3])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [3]),
	.datab(\ir_recieve_instance|cyc_cnt [2]),
	.datac(\ir_recieve_instance|Equal5~0_combout ),
	.datad(\ir_recieve_instance|LessThan6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan6~1 .lut_mask = "7050";
defparam \ir_recieve_instance|LessThan6~1 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan6~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan6~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan6~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \ir_recieve_instance|always1~4 (
// Equation(s):
// \ir_recieve_instance|always1~4_combout  = ((\ir_recieve_instance|data_start~regout  & (\ir_recieve_instance|always1~3_combout  & \ir_recieve_instance|LessThan6~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|data_start~regout ),
	.datac(\ir_recieve_instance|always1~3_combout ),
	.datad(\ir_recieve_instance|LessThan6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~4 .lut_mask = "c000";
defparam \ir_recieve_instance|always1~4 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~4 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~4 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~4 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \ir_recieve_instance|always1~7 (
// Equation(s):
// \ir_recieve_instance|always1~7_combout  = (\ir_recieve_instance|Equal0~4_combout  & (\ir_recieve_instance|always1~4_combout  & ((\ir_recieve_instance|LessThan3~4_combout ) # (\ir_recieve_instance|LessThan3~2_combout ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|Equal0~4_combout ),
	.datab(\ir_recieve_instance|LessThan3~4_combout ),
	.datac(\ir_recieve_instance|LessThan3~2_combout ),
	.datad(\ir_recieve_instance|always1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~7 .lut_mask = "a800";
defparam \ir_recieve_instance|always1~7 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~7 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~7 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~7 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \ir_recieve_instance|time_cnt[4]~1 (
// Equation(s):
// \ir_recieve_instance|time_cnt[4]~1_combout  = (((!\ir_recieve_instance|always1~10_combout  & !\ir_recieve_instance|always1~7_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|always1~10_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[4]~1 .lut_mask = "000f";
defparam \ir_recieve_instance|time_cnt[4]~1 .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[4]~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|time_cnt[4]~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[4]~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[4]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \ir_recieve_instance|time_cnt[16] (
// Equation(s):
// \ir_recieve_instance|time_cnt [16] = DFFEAS((\ir_recieve_instance|time_cnt[4]~2_combout  & (((!\ir_recieve_instance|time_cnt[4]~1_combout  & \ir_recieve_instance|Add1~30_combout )))) # (!\ir_recieve_instance|time_cnt[4]~2_combout  & 
// (\ir_recieve_instance|time_cnt [16])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|time_cnt [16]),
	.datab(\ir_recieve_instance|time_cnt[4]~1_combout ),
	.datac(\ir_recieve_instance|Add1~30_combout ),
	.datad(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[16] .lut_mask = "30aa";
defparam \ir_recieve_instance|time_cnt[16] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[16] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[16] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[16] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \ir_recieve_instance|LessThan4~0 (
// Equation(s):
// \ir_recieve_instance|LessThan4~0_combout  = (((\ir_recieve_instance|time_cnt [14] & \ir_recieve_instance|time_cnt [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|time_cnt [14]),
	.datad(\ir_recieve_instance|time_cnt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~0 .lut_mask = "f000";
defparam \ir_recieve_instance|LessThan4~0 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \ir_recieve_instance|LessThan4~5 (
// Equation(s):
// \ir_recieve_instance|LessThan4~5_combout  = (\ir_recieve_instance|time_cnt [8] & (\ir_recieve_instance|time_cnt [10] & ((\ir_recieve_instance|time_cnt [6]) # (\ir_recieve_instance|time_cnt [7]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [6]),
	.datab(\ir_recieve_instance|time_cnt [8]),
	.datac(\ir_recieve_instance|time_cnt [7]),
	.datad(\ir_recieve_instance|time_cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~5 .lut_mask = "c800";
defparam \ir_recieve_instance|LessThan4~5 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~5 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~5 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~5 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \ir_recieve_instance|LessThan4~6 (
// Equation(s):
// \ir_recieve_instance|LessThan4~6_combout  = (\ir_recieve_instance|time_cnt [11]) # ((\ir_recieve_instance|LessThan4~5_combout ) # ((\ir_recieve_instance|time_cnt [10] & \ir_recieve_instance|time_cnt [9])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [10]),
	.datab(\ir_recieve_instance|time_cnt [11]),
	.datac(\ir_recieve_instance|time_cnt [9]),
	.datad(\ir_recieve_instance|LessThan4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~6 .lut_mask = "ffec";
defparam \ir_recieve_instance|LessThan4~6 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~6 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~6 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~6 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \ir_recieve_instance|LessThan4~2 (
// Equation(s):
// \ir_recieve_instance|LessThan4~2_combout  = (((!\ir_recieve_instance|time_cnt [2] & !\ir_recieve_instance|time_cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|time_cnt [2]),
	.datad(\ir_recieve_instance|time_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~2 .lut_mask = "000f";
defparam \ir_recieve_instance|LessThan4~2 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \ir_recieve_instance|LessThan4~3 (
// Equation(s):
// \ir_recieve_instance|LessThan4~3_combout  = (\ir_recieve_instance|time_cnt [5] & (\ir_recieve_instance|time_cnt [8] & (\ir_recieve_instance|time_cnt [4] & \ir_recieve_instance|time_cnt [10])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [5]),
	.datab(\ir_recieve_instance|time_cnt [8]),
	.datac(\ir_recieve_instance|time_cnt [4]),
	.datad(\ir_recieve_instance|time_cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~3 .lut_mask = "8000";
defparam \ir_recieve_instance|LessThan4~3 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \ir_recieve_instance|LessThan4~4 (
// Equation(s):
// \ir_recieve_instance|LessThan4~4_combout  = (\ir_recieve_instance|LessThan4~3_combout  & ((\ir_recieve_instance|time_cnt [0]) # ((\ir_recieve_instance|time_cnt [1]) # (!\ir_recieve_instance|LessThan4~2_combout ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [0]),
	.datab(\ir_recieve_instance|time_cnt [1]),
	.datac(\ir_recieve_instance|LessThan4~2_combout ),
	.datad(\ir_recieve_instance|LessThan4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~4 .lut_mask = "ef00";
defparam \ir_recieve_instance|LessThan4~4 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~4 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~4 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~4 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \ir_recieve_instance|LessThan4~7 (
// Equation(s):
// \ir_recieve_instance|LessThan4~7_combout  = (\ir_recieve_instance|time_cnt [13] & (\ir_recieve_instance|LessThan4~0_combout  & ((\ir_recieve_instance|LessThan4~6_combout ) # (\ir_recieve_instance|LessThan4~4_combout ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [13]),
	.datab(\ir_recieve_instance|LessThan4~0_combout ),
	.datac(\ir_recieve_instance|LessThan4~6_combout ),
	.datad(\ir_recieve_instance|LessThan4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~7 .lut_mask = "8880";
defparam \ir_recieve_instance|LessThan4~7 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~7 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~7 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~7 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \ir_recieve_instance|LessThan4~8 (
// Equation(s):
// \ir_recieve_instance|LessThan4~8_combout  = (\ir_recieve_instance|time_cnt [16]) # ((\ir_recieve_instance|time_cnt [15]) # ((\ir_recieve_instance|LessThan4~7_combout ) # (!\ir_recieve_instance|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [16]),
	.datab(\ir_recieve_instance|time_cnt [15]),
	.datac(\ir_recieve_instance|Equal0~4_combout ),
	.datad(\ir_recieve_instance|LessThan4~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan4~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan4~8 .lut_mask = "ffef";
defparam \ir_recieve_instance|LessThan4~8 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan4~8 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan4~8 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan4~8 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan4~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \ir_recieve_instance|LessThan5~2 (
// Equation(s):
// \ir_recieve_instance|LessThan5~2_combout  = (((!\ir_recieve_instance|time_cnt [12] & !\ir_recieve_instance|time_cnt [11])) # (!\ir_recieve_instance|time_cnt [13])) # (!\ir_recieve_instance|time_cnt [15])

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [12]),
	.datab(\ir_recieve_instance|time_cnt [11]),
	.datac(\ir_recieve_instance|time_cnt [15]),
	.datad(\ir_recieve_instance|time_cnt [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan5~2 .lut_mask = "1fff";
defparam \ir_recieve_instance|LessThan5~2 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan5~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan5~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan5~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \ir_recieve_instance|LessThan5~0 (
// Equation(s):
// \ir_recieve_instance|LessThan5~0_combout  = (!\ir_recieve_instance|time_cnt [7] & (!\ir_recieve_instance|time_cnt [8] & ((!\ir_recieve_instance|time_cnt [6]) # (!\ir_recieve_instance|time_cnt [5]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [5]),
	.datab(\ir_recieve_instance|time_cnt [7]),
	.datac(\ir_recieve_instance|time_cnt [8]),
	.datad(\ir_recieve_instance|time_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan5~0 .lut_mask = "0103";
defparam \ir_recieve_instance|LessThan5~0 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan5~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan5~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan5~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \ir_recieve_instance|LessThan5~1 (
// Equation(s):
// \ir_recieve_instance|LessThan5~1_combout  = (!\ir_recieve_instance|time_cnt [12] & (!\ir_recieve_instance|time_cnt [10] & ((\ir_recieve_instance|LessThan5~0_combout ) # (!\ir_recieve_instance|time_cnt [9]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [9]),
	.datab(\ir_recieve_instance|time_cnt [12]),
	.datac(\ir_recieve_instance|time_cnt [10]),
	.datad(\ir_recieve_instance|LessThan5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan5~1 .lut_mask = "0301";
defparam \ir_recieve_instance|LessThan5~1 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan5~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan5~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan5~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \ir_recieve_instance|LessThan5~3 (
// Equation(s):
// \ir_recieve_instance|LessThan5~3_combout  = (((\ir_recieve_instance|LessThan5~2_combout ) # (\ir_recieve_instance|LessThan5~1_combout )) # (!\ir_recieve_instance|time_cnt [14]))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [14]),
	.datac(\ir_recieve_instance|LessThan5~2_combout ),
	.datad(\ir_recieve_instance|LessThan5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan5~3 .lut_mask = "fff3";
defparam \ir_recieve_instance|LessThan5~3 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan5~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan5~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan5~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \ir_recieve_instance|always3~0 (
// Equation(s):
// \ir_recieve_instance|always3~0_combout  = (!\ir_recieve_instance|time_cnt [16] & (\ir_recieve_instance|LessThan5~3_combout  & (\ir_recieve_instance|Equal0~4_combout  & \ir_recieve_instance|LessThan6~1_combout )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [16]),
	.datab(\ir_recieve_instance|LessThan5~3_combout ),
	.datac(\ir_recieve_instance|Equal0~4_combout ),
	.datad(\ir_recieve_instance|LessThan6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always3~0 .lut_mask = "4000";
defparam \ir_recieve_instance|always3~0 .operation_mode = "normal";
defparam \ir_recieve_instance|always3~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|always3~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always3~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \ir_recieve_instance|sda_reg[1] (
// Equation(s):
// \ir_recieve_instance|always3~2  = (!\ir_recieve_instance|sda_reg [0] & (\ir_recieve_instance|LessThan4~8_combout  & (C1_sda_reg[1] & \ir_recieve_instance|always3~0_combout )))
// \ir_recieve_instance|sda_reg [1] = DFFEAS(\ir_recieve_instance|always3~2 , GLOBAL(\clk~combout ), \ir_rst~regout , , , \ir_recieve_instance|sda_reg [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|sda_reg [0]),
	.datab(\ir_recieve_instance|LessThan4~8_combout ),
	.datac(\ir_recieve_instance|sda_reg [0]),
	.datad(\ir_recieve_instance|always3~0_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always3~2 ),
	.regout(\ir_recieve_instance|sda_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|sda_reg[1] .lut_mask = "4000";
defparam \ir_recieve_instance|sda_reg[1] .operation_mode = "normal";
defparam \ir_recieve_instance|sda_reg[1] .output_mode = "reg_and_comb";
defparam \ir_recieve_instance|sda_reg[1] .register_cascade_mode = "off";
defparam \ir_recieve_instance|sda_reg[1] .sum_lutc_input = "qfbk";
defparam \ir_recieve_instance|sda_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \ir_recieve_instance|always0~2 (
// Equation(s):
// \ir_recieve_instance|always0~2_combout  = (((!\ir_recieve_instance|sda_reg [1] & \ir_recieve_instance|sda_reg [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|sda_reg [1]),
	.datad(\ir_recieve_instance|sda_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always0~2 .lut_mask = "0f00";
defparam \ir_recieve_instance|always0~2 .operation_mode = "normal";
defparam \ir_recieve_instance|always0~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|always0~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always0~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \ir_recieve_instance|Decoder0~0 (
// Equation(s):
// \ir_recieve_instance|Decoder0~0_combout  = (\ir_recieve_instance|always0~2_combout  & (\ir_recieve_instance|always0~1_combout  & ((!\ir_recieve_instance|start_cnt [1]) # (!\ir_recieve_instance|start_cnt [0]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|start_cnt [0]),
	.datab(\ir_recieve_instance|always0~2_combout ),
	.datac(\ir_recieve_instance|start_cnt [1]),
	.datad(\ir_recieve_instance|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Decoder0~0 .lut_mask = "4c00";
defparam \ir_recieve_instance|Decoder0~0 .operation_mode = "normal";
defparam \ir_recieve_instance|Decoder0~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|Decoder0~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Decoder0~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \ir_recieve_instance|start_cnt[2] (
// Equation(s):
// \ir_recieve_instance|start_cnt [2] = DFFEAS((\ir_recieve_instance|start_cnt [2] $ ((\ir_recieve_instance|start_cnt[1]~1 ))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|Decoder0~0_combout , , , , )
// \ir_recieve_instance|start_cnt[2]~3  = CARRY(((!\ir_recieve_instance|start_cnt[1]~1 ) # (!\ir_recieve_instance|start_cnt [2])))
// \ir_recieve_instance|start_cnt[2]~3COUT1_24  = CARRY(((!\ir_recieve_instance|start_cnt[1]~1COUT1_22 ) # (!\ir_recieve_instance|start_cnt [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|start_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(\ir_recieve_instance|start_cnt[1]~1 ),
	.cin1(\ir_recieve_instance|start_cnt[1]~1COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [2]),
	.cout(),
	.cout0(\ir_recieve_instance|start_cnt[2]~3 ),
	.cout1(\ir_recieve_instance|start_cnt[2]~3COUT1_24 ));
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[2] .cin0_used = "true";
defparam \ir_recieve_instance|start_cnt[2] .cin1_used = "true";
defparam \ir_recieve_instance|start_cnt[2] .lut_mask = "3c3f";
defparam \ir_recieve_instance|start_cnt[2] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|start_cnt[2] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[2] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[2] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|start_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \ir_recieve_instance|start_cnt[3] (
// Equation(s):
// \ir_recieve_instance|start_cnt [3] = DFFEAS(\ir_recieve_instance|start_cnt [3] $ ((((!\ir_recieve_instance|start_cnt[2]~3 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|Decoder0~0_combout , , , , )
// \ir_recieve_instance|start_cnt[3]~5  = CARRY((\ir_recieve_instance|start_cnt [3] & ((!\ir_recieve_instance|start_cnt[2]~3 ))))
// \ir_recieve_instance|start_cnt[3]~5COUT1_26  = CARRY((\ir_recieve_instance|start_cnt [3] & ((!\ir_recieve_instance|start_cnt[2]~3COUT1_24 ))))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|start_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(\ir_recieve_instance|start_cnt[2]~3 ),
	.cin1(\ir_recieve_instance|start_cnt[2]~3COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [3]),
	.cout(),
	.cout0(\ir_recieve_instance|start_cnt[3]~5 ),
	.cout1(\ir_recieve_instance|start_cnt[3]~5COUT1_26 ));
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[3] .cin0_used = "true";
defparam \ir_recieve_instance|start_cnt[3] .cin1_used = "true";
defparam \ir_recieve_instance|start_cnt[3] .lut_mask = "a50a";
defparam \ir_recieve_instance|start_cnt[3] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|start_cnt[3] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[3] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[3] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|start_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \ir_recieve_instance|start_cnt[4] (
// Equation(s):
// \ir_recieve_instance|start_cnt [4] = DFFEAS(\ir_recieve_instance|start_cnt [4] $ ((((\ir_recieve_instance|start_cnt[3]~5 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|Decoder0~0_combout , , , , )
// \ir_recieve_instance|start_cnt[4]~7  = CARRY(((!\ir_recieve_instance|start_cnt[3]~5COUT1_26 )) # (!\ir_recieve_instance|start_cnt [4]))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|start_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(\ir_recieve_instance|start_cnt[3]~5 ),
	.cin1(\ir_recieve_instance|start_cnt[3]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [4]),
	.cout(\ir_recieve_instance|start_cnt[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[4] .cin0_used = "true";
defparam \ir_recieve_instance|start_cnt[4] .cin1_used = "true";
defparam \ir_recieve_instance|start_cnt[4] .lut_mask = "5a5f";
defparam \ir_recieve_instance|start_cnt[4] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|start_cnt[4] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[4] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[4] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|start_cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \ir_recieve_instance|start_cnt[5] (
// Equation(s):
// \ir_recieve_instance|start_cnt [5] = DFFEAS(\ir_recieve_instance|start_cnt [5] $ ((((!\ir_recieve_instance|start_cnt[4]~7 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|Decoder0~0_combout , , , , )
// \ir_recieve_instance|start_cnt[5]~9  = CARRY((\ir_recieve_instance|start_cnt [5] & ((!\ir_recieve_instance|start_cnt[4]~7 ))))
// \ir_recieve_instance|start_cnt[5]~9COUT1_28  = CARRY((\ir_recieve_instance|start_cnt [5] & ((!\ir_recieve_instance|start_cnt[4]~7 ))))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|start_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|Decoder0~0_combout ),
	.cin(\ir_recieve_instance|start_cnt[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [5]),
	.cout(),
	.cout0(\ir_recieve_instance|start_cnt[5]~9 ),
	.cout1(\ir_recieve_instance|start_cnt[5]~9COUT1_28 ));
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[5] .cin_used = "true";
defparam \ir_recieve_instance|start_cnt[5] .lut_mask = "a50a";
defparam \ir_recieve_instance|start_cnt[5] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|start_cnt[5] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[5] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[5] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|start_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \ir_recieve_instance|start_cnt[6] (
// Equation(s):
// \ir_recieve_instance|start_cnt [6] = DFFEAS((\ir_recieve_instance|start_cnt [6] $ (((!\ir_recieve_instance|start_cnt[4]~7  & \ir_recieve_instance|start_cnt[5]~9 ) # (\ir_recieve_instance|start_cnt[4]~7  & \ir_recieve_instance|start_cnt[5]~9COUT1_28 )))), 
// GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|Decoder0~0_combout , , , , )
// \ir_recieve_instance|start_cnt[6]~11  = CARRY(((!\ir_recieve_instance|start_cnt[5]~9 ) # (!\ir_recieve_instance|start_cnt [6])))
// \ir_recieve_instance|start_cnt[6]~11COUT1_30  = CARRY(((!\ir_recieve_instance|start_cnt[5]~9COUT1_28 ) # (!\ir_recieve_instance|start_cnt [6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|start_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|Decoder0~0_combout ),
	.cin(\ir_recieve_instance|start_cnt[4]~7 ),
	.cin0(\ir_recieve_instance|start_cnt[5]~9 ),
	.cin1(\ir_recieve_instance|start_cnt[5]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [6]),
	.cout(),
	.cout0(\ir_recieve_instance|start_cnt[6]~11 ),
	.cout1(\ir_recieve_instance|start_cnt[6]~11COUT1_30 ));
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[6] .cin0_used = "true";
defparam \ir_recieve_instance|start_cnt[6] .cin1_used = "true";
defparam \ir_recieve_instance|start_cnt[6] .cin_used = "true";
defparam \ir_recieve_instance|start_cnt[6] .lut_mask = "3c3f";
defparam \ir_recieve_instance|start_cnt[6] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|start_cnt[6] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[6] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[6] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|start_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \ir_recieve_instance|start_cnt[7] (
// Equation(s):
// \ir_recieve_instance|start_cnt [7] = DFFEAS((\ir_recieve_instance|start_cnt [7] $ ((!(!\ir_recieve_instance|start_cnt[4]~7  & \ir_recieve_instance|start_cnt[6]~11 ) # (\ir_recieve_instance|start_cnt[4]~7  & \ir_recieve_instance|start_cnt[6]~11COUT1_30 
// )))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|Decoder0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|start_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|Decoder0~0_combout ),
	.cin(\ir_recieve_instance|start_cnt[4]~7 ),
	.cin0(\ir_recieve_instance|start_cnt[6]~11 ),
	.cin1(\ir_recieve_instance|start_cnt[6]~11COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[7] .cin0_used = "true";
defparam \ir_recieve_instance|start_cnt[7] .cin1_used = "true";
defparam \ir_recieve_instance|start_cnt[7] .cin_used = "true";
defparam \ir_recieve_instance|start_cnt[7] .lut_mask = "c3c3";
defparam \ir_recieve_instance|start_cnt[7] .operation_mode = "normal";
defparam \ir_recieve_instance|start_cnt[7] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[7] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[7] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|start_cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \ir_recieve_instance|always0~0 (
// Equation(s):
// \ir_recieve_instance|always0~0_combout  = (!\ir_recieve_instance|start_cnt [5] & (!\ir_recieve_instance|start_cnt [2] & (!\ir_recieve_instance|start_cnt [4] & !\ir_recieve_instance|start_cnt [3])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|start_cnt [5]),
	.datab(\ir_recieve_instance|start_cnt [2]),
	.datac(\ir_recieve_instance|start_cnt [4]),
	.datad(\ir_recieve_instance|start_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always0~0 .lut_mask = "0001";
defparam \ir_recieve_instance|always0~0 .operation_mode = "normal";
defparam \ir_recieve_instance|always0~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|always0~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always0~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \ir_recieve_instance|always0~1 (
// Equation(s):
// \ir_recieve_instance|always0~1_combout  = ((!\ir_recieve_instance|start_cnt [6] & (!\ir_recieve_instance|start_cnt [7] & \ir_recieve_instance|always0~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|start_cnt [6]),
	.datac(\ir_recieve_instance|start_cnt [7]),
	.datad(\ir_recieve_instance|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always0~1 .lut_mask = "0300";
defparam \ir_recieve_instance|always0~1 .operation_mode = "normal";
defparam \ir_recieve_instance|always0~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|always0~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always0~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \ir_recieve_instance|start_cnt[0] (
// Equation(s):
// \ir_recieve_instance|start_cnt [0] = DFFEAS((\ir_recieve_instance|always0~1_combout  & ((\ir_recieve_instance|always0~2_combout  & ((\ir_recieve_instance|start_cnt [1]) # (!\ir_recieve_instance|start_cnt [0]))) # (!\ir_recieve_instance|always0~2_combout  
// & ((\ir_recieve_instance|start_cnt [0]))))) # (!\ir_recieve_instance|always0~1_combout  & (((\ir_recieve_instance|start_cnt [0])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always0~1_combout ),
	.datab(\ir_recieve_instance|start_cnt [1]),
	.datac(\ir_recieve_instance|always0~2_combout ),
	.datad(\ir_recieve_instance|start_cnt [0]),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|start_cnt[0] .lut_mask = "dfa0";
defparam \ir_recieve_instance|start_cnt[0] .operation_mode = "normal";
defparam \ir_recieve_instance|start_cnt[0] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_cnt[0] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_cnt[0] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|start_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \ir_recieve_instance|start_bits[2] (
// Equation(s):
// \ir_recieve_instance|start_bits [2] = DFFEAS((\ir_recieve_instance|start_bits [2]) # ((!\ir_recieve_instance|start_cnt [0] & (\ir_recieve_instance|start_cnt [1] & \ir_recieve_instance|Decoder0~0_combout ))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|start_cnt [0]),
	.datab(\ir_recieve_instance|start_bits [2]),
	.datac(\ir_recieve_instance|start_cnt [1]),
	.datad(\ir_recieve_instance|Decoder0~0_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|start_bits [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|start_bits[2] .lut_mask = "dccc";
defparam \ir_recieve_instance|start_bits[2] .operation_mode = "normal";
defparam \ir_recieve_instance|start_bits[2] .output_mode = "reg_only";
defparam \ir_recieve_instance|start_bits[2] .register_cascade_mode = "off";
defparam \ir_recieve_instance|start_bits[2] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|start_bits[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \ir_recieve_instance|always1~8 (
// Equation(s):
// \ir_recieve_instance|always1~8_combout  = (\ir_recieve_instance|start_bits [2] & (!\ir_recieve_instance|data_start~regout  & (\ir_recieve_instance|start_bits [0] & \ir_recieve_instance|start_bits [1])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|start_bits [2]),
	.datab(\ir_recieve_instance|data_start~regout ),
	.datac(\ir_recieve_instance|start_bits [0]),
	.datad(\ir_recieve_instance|start_bits [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~8 .lut_mask = "2000";
defparam \ir_recieve_instance|always1~8 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~8 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~8 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~8 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \ir_recieve_instance|always1~9 (
// Equation(s):
// \ir_recieve_instance|always1~9_combout  = ((!\ir_recieve_instance|time_cnt [16] & ((\ir_recieve_instance|Equal0~4_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [16]),
	.datac(vcc),
	.datad(\ir_recieve_instance|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~9 .lut_mask = "3300";
defparam \ir_recieve_instance|always1~9 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~9 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~9 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~9 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \ir_recieve_instance|LessThan2~2 (
// Equation(s):
// \ir_recieve_instance|LessThan2~2_combout  = (!\ir_recieve_instance|time_cnt [14] & (!\ir_recieve_instance|time_cnt [12] & ((!\ir_recieve_instance|time_cnt [10]) # (!\ir_recieve_instance|time_cnt [11]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [14]),
	.datab(\ir_recieve_instance|time_cnt [12]),
	.datac(\ir_recieve_instance|time_cnt [11]),
	.datad(\ir_recieve_instance|time_cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan2~2 .lut_mask = "0111";
defparam \ir_recieve_instance|LessThan2~2 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan2~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan2~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan2~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \ir_recieve_instance|LessThan2~3 (
// Equation(s):
// \ir_recieve_instance|LessThan2~3_combout  = ((\ir_recieve_instance|LessThan2~2_combout ) # ((!\ir_recieve_instance|time_cnt [14] & !\ir_recieve_instance|time_cnt [13]))) # (!\ir_recieve_instance|time_cnt [15])

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [14]),
	.datab(\ir_recieve_instance|time_cnt [13]),
	.datac(\ir_recieve_instance|time_cnt [15]),
	.datad(\ir_recieve_instance|LessThan2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan2~3 .lut_mask = "ff1f";
defparam \ir_recieve_instance|LessThan2~3 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan2~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan2~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan2~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \ir_recieve_instance|Equal0~6 (
// Equation(s):
// \ir_recieve_instance|Equal0~6_combout  = ((!\ir_recieve_instance|time_cnt [14] & (!\ir_recieve_instance|time_cnt [12] & !\ir_recieve_instance|time_cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ir_recieve_instance|time_cnt [14]),
	.datac(\ir_recieve_instance|time_cnt [12]),
	.datad(\ir_recieve_instance|time_cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal0~6 .lut_mask = "0003";
defparam \ir_recieve_instance|Equal0~6 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal0~6 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal0~6 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal0~6 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \ir_recieve_instance|LessThan2~0 (
// Equation(s):
// \ir_recieve_instance|LessThan2~0_combout  = (\ir_recieve_instance|Equal0~6_combout  & (((!\ir_recieve_instance|time_cnt [6]) # (!\ir_recieve_instance|time_cnt [7])) # (!\ir_recieve_instance|time_cnt [8])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|Equal0~6_combout ),
	.datab(\ir_recieve_instance|time_cnt [8]),
	.datac(\ir_recieve_instance|time_cnt [7]),
	.datad(\ir_recieve_instance|time_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan2~0 .lut_mask = "2aaa";
defparam \ir_recieve_instance|LessThan2~0 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan2~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan2~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan2~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \ir_recieve_instance|LessThan2~1 (
// Equation(s):
// \ir_recieve_instance|LessThan2~1_combout  = (\ir_recieve_instance|LessThan2~0_combout ) # ((\ir_recieve_instance|Equal0~7_combout  & ((\ir_recieve_instance|LessThan4~2_combout ) # (!\ir_recieve_instance|time_cnt [4]))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [4]),
	.datab(\ir_recieve_instance|Equal0~7_combout ),
	.datac(\ir_recieve_instance|LessThan4~2_combout ),
	.datad(\ir_recieve_instance|LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|LessThan2~1 .lut_mask = "ffc4";
defparam \ir_recieve_instance|LessThan2~1 .operation_mode = "normal";
defparam \ir_recieve_instance|LessThan2~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|LessThan2~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|LessThan2~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \ir_recieve_instance|always1~10 (
// Equation(s):
// \ir_recieve_instance|always1~10_combout  = (\ir_recieve_instance|always1~8_combout  & (\ir_recieve_instance|always1~9_combout  & ((\ir_recieve_instance|LessThan2~3_combout ) # (\ir_recieve_instance|LessThan2~1_combout ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|always1~8_combout ),
	.datab(\ir_recieve_instance|always1~9_combout ),
	.datac(\ir_recieve_instance|LessThan2~3_combout ),
	.datad(\ir_recieve_instance|LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~10 .lut_mask = "8880";
defparam \ir_recieve_instance|always1~10 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~10 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~10 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~10 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \ir_recieve_instance|time_cnt[6] (
// Equation(s):
// \ir_recieve_instance|time_cnt [6] = DFFEAS(((\ir_recieve_instance|Add1~140_combout  & ((\ir_recieve_instance|always1~10_combout ) # (\ir_recieve_instance|always1~7_combout )))), GLOBAL(\clk~combout ), \ir_rst~regout , , 
// \ir_recieve_instance|time_cnt[4]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always1~10_combout ),
	.datab(vcc),
	.datac(\ir_recieve_instance|always1~7_combout ),
	.datad(\ir_recieve_instance|Add1~140_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|time_cnt[4]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|time_cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|time_cnt[6] .lut_mask = "fa00";
defparam \ir_recieve_instance|time_cnt[6] .operation_mode = "normal";
defparam \ir_recieve_instance|time_cnt[6] .output_mode = "reg_only";
defparam \ir_recieve_instance|time_cnt[6] .register_cascade_mode = "off";
defparam \ir_recieve_instance|time_cnt[6] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|time_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \ir_recieve_instance|always1~2 (
// Equation(s):
// \ir_recieve_instance|always1~2_combout  = (!\ir_recieve_instance|time_cnt [6] & (!\ir_recieve_instance|time_cnt [13] & (!\ir_recieve_instance|time_cnt [10] & !\ir_recieve_instance|time_cnt [15])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [6]),
	.datab(\ir_recieve_instance|time_cnt [13]),
	.datac(\ir_recieve_instance|time_cnt [10]),
	.datad(\ir_recieve_instance|time_cnt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~2 .lut_mask = "0001";
defparam \ir_recieve_instance|always1~2 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \ir_recieve_instance|always1~0 (
// Equation(s):
// \ir_recieve_instance|always1~0_combout  = (((\ir_recieve_instance|time_cnt [2]) # (\ir_recieve_instance|time_cnt [4])) # (!\ir_recieve_instance|time_cnt [3])) # (!\ir_recieve_instance|time_cnt [5])

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [5]),
	.datab(\ir_recieve_instance|time_cnt [3]),
	.datac(\ir_recieve_instance|time_cnt [2]),
	.datad(\ir_recieve_instance|time_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~0 .lut_mask = "fff7";
defparam \ir_recieve_instance|always1~0 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \ir_recieve_instance|always1~1 (
// Equation(s):
// \ir_recieve_instance|always1~1_combout  = (((\ir_recieve_instance|always1~0_combout ) # (!\ir_recieve_instance|LessThan4~0_combout )) # (!\ir_recieve_instance|time_cnt [16])) # (!\ir_recieve_instance|time_cnt [9])

	.clk(gnd),
	.dataa(\ir_recieve_instance|time_cnt [9]),
	.datab(\ir_recieve_instance|time_cnt [16]),
	.datac(\ir_recieve_instance|LessThan4~0_combout ),
	.datad(\ir_recieve_instance|always1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~1 .lut_mask = "ff7f";
defparam \ir_recieve_instance|always1~1 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \ir_recieve_instance|always1~5 (
// Equation(s):
// \ir_recieve_instance|always1~5_combout  = (((\ir_recieve_instance|always1~1_combout ) # (!\ir_recieve_instance|Equal0~5_combout )) # (!\ir_recieve_instance|always1~4_combout )) # (!\ir_recieve_instance|always1~2_combout )

	.clk(gnd),
	.dataa(\ir_recieve_instance|always1~2_combout ),
	.datab(\ir_recieve_instance|always1~4_combout ),
	.datac(\ir_recieve_instance|always1~1_combout ),
	.datad(\ir_recieve_instance|Equal0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always1~5 .lut_mask = "f7ff";
defparam \ir_recieve_instance|always1~5 .operation_mode = "normal";
defparam \ir_recieve_instance|always1~5 .output_mode = "comb_only";
defparam \ir_recieve_instance|always1~5 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always1~5 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \ir_recieve_instance|cyc_cnt[7]~14 (
// Equation(s):
// \ir_recieve_instance|cyc_cnt[7]~14_combout  = (((!\ir_recieve_instance|always1~5_combout  & !\ir_recieve_instance|always1~7_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|always1~5_combout ),
	.datad(\ir_recieve_instance|always1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[7]~14 .lut_mask = "000f";
defparam \ir_recieve_instance|cyc_cnt[7]~14 .operation_mode = "normal";
defparam \ir_recieve_instance|cyc_cnt[7]~14 .output_mode = "comb_only";
defparam \ir_recieve_instance|cyc_cnt[7]~14 .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[7]~14 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|cyc_cnt[7]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \ir_recieve_instance|cyc_cnt[4] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [4] = DFFEAS(\ir_recieve_instance|cyc_cnt [4] $ ((((\ir_recieve_instance|cyc_cnt[3]~1 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|cyc_cnt[7]~14_combout , , , , )
// \ir_recieve_instance|cyc_cnt[4]~3  = CARRY(((!\ir_recieve_instance|cyc_cnt[3]~1COUT1_27 )) # (!\ir_recieve_instance|cyc_cnt [4]))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|cyc_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.cin(gnd),
	.cin0(\ir_recieve_instance|cyc_cnt[3]~1 ),
	.cin1(\ir_recieve_instance|cyc_cnt[3]~1COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [4]),
	.cout(\ir_recieve_instance|cyc_cnt[4]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[4] .cin0_used = "true";
defparam \ir_recieve_instance|cyc_cnt[4] .cin1_used = "true";
defparam \ir_recieve_instance|cyc_cnt[4] .lut_mask = "5a5f";
defparam \ir_recieve_instance|cyc_cnt[4] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|cyc_cnt[4] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[4] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[4] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|cyc_cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \ir_recieve_instance|cyc_cnt[5] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [5] = DFFEAS(\ir_recieve_instance|cyc_cnt [5] $ ((((!\ir_recieve_instance|cyc_cnt[4]~3 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|cyc_cnt[7]~14_combout , , , , )
// \ir_recieve_instance|cyc_cnt[5]~5  = CARRY((\ir_recieve_instance|cyc_cnt [5] & ((!\ir_recieve_instance|cyc_cnt[4]~3 ))))
// \ir_recieve_instance|cyc_cnt[5]~5COUT1_29  = CARRY((\ir_recieve_instance|cyc_cnt [5] & ((!\ir_recieve_instance|cyc_cnt[4]~3 ))))

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|cyc_cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.cin(\ir_recieve_instance|cyc_cnt[4]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [5]),
	.cout(),
	.cout0(\ir_recieve_instance|cyc_cnt[5]~5 ),
	.cout1(\ir_recieve_instance|cyc_cnt[5]~5COUT1_29 ));
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[5] .cin_used = "true";
defparam \ir_recieve_instance|cyc_cnt[5] .lut_mask = "a50a";
defparam \ir_recieve_instance|cyc_cnt[5] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|cyc_cnt[5] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[5] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[5] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|cyc_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \ir_recieve_instance|cyc_cnt[6] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [6] = DFFEAS((\ir_recieve_instance|cyc_cnt [6] $ (((!\ir_recieve_instance|cyc_cnt[4]~3  & \ir_recieve_instance|cyc_cnt[5]~5 ) # (\ir_recieve_instance|cyc_cnt[4]~3  & \ir_recieve_instance|cyc_cnt[5]~5COUT1_29 )))), 
// GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|cyc_cnt[7]~14_combout , , , , )
// \ir_recieve_instance|cyc_cnt[6]~7  = CARRY(((!\ir_recieve_instance|cyc_cnt[5]~5 ) # (!\ir_recieve_instance|cyc_cnt [6])))
// \ir_recieve_instance|cyc_cnt[6]~7COUT1_31  = CARRY(((!\ir_recieve_instance|cyc_cnt[5]~5COUT1_29 ) # (!\ir_recieve_instance|cyc_cnt [6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|cyc_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.cin(\ir_recieve_instance|cyc_cnt[4]~3 ),
	.cin0(\ir_recieve_instance|cyc_cnt[5]~5 ),
	.cin1(\ir_recieve_instance|cyc_cnt[5]~5COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [6]),
	.cout(),
	.cout0(\ir_recieve_instance|cyc_cnt[6]~7 ),
	.cout1(\ir_recieve_instance|cyc_cnt[6]~7COUT1_31 ));
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[6] .cin0_used = "true";
defparam \ir_recieve_instance|cyc_cnt[6] .cin1_used = "true";
defparam \ir_recieve_instance|cyc_cnt[6] .cin_used = "true";
defparam \ir_recieve_instance|cyc_cnt[6] .lut_mask = "3c3f";
defparam \ir_recieve_instance|cyc_cnt[6] .operation_mode = "arithmetic";
defparam \ir_recieve_instance|cyc_cnt[6] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[6] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[6] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|cyc_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \ir_recieve_instance|cyc_cnt[7] (
// Equation(s):
// \ir_recieve_instance|cyc_cnt [7] = DFFEAS((\ir_recieve_instance|cyc_cnt [7] $ ((!(!\ir_recieve_instance|cyc_cnt[4]~3  & \ir_recieve_instance|cyc_cnt[6]~7 ) # (\ir_recieve_instance|cyc_cnt[4]~3  & \ir_recieve_instance|cyc_cnt[6]~7COUT1_31 )))), 
// GLOBAL(\clk~combout ), \ir_rst~regout , , \ir_recieve_instance|cyc_cnt[7]~14_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|cyc_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ir_recieve_instance|cyc_cnt[7]~14_combout ),
	.cin(\ir_recieve_instance|cyc_cnt[4]~3 ),
	.cin0(\ir_recieve_instance|cyc_cnt[6]~7 ),
	.cin1(\ir_recieve_instance|cyc_cnt[6]~7COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|cyc_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|cyc_cnt[7] .cin0_used = "true";
defparam \ir_recieve_instance|cyc_cnt[7] .cin1_used = "true";
defparam \ir_recieve_instance|cyc_cnt[7] .cin_used = "true";
defparam \ir_recieve_instance|cyc_cnt[7] .lut_mask = "c3c3";
defparam \ir_recieve_instance|cyc_cnt[7] .operation_mode = "normal";
defparam \ir_recieve_instance|cyc_cnt[7] .output_mode = "reg_only";
defparam \ir_recieve_instance|cyc_cnt[7] .register_cascade_mode = "off";
defparam \ir_recieve_instance|cyc_cnt[7] .sum_lutc_input = "cin";
defparam \ir_recieve_instance|cyc_cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \ir_recieve_instance|Equal5~0 (
// Equation(s):
// \ir_recieve_instance|Equal5~0_combout  = (!\ir_recieve_instance|cyc_cnt [6] & (!\ir_recieve_instance|cyc_cnt [7] & (!\ir_recieve_instance|cyc_cnt [5] & !\ir_recieve_instance|cyc_cnt [4])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [6]),
	.datab(\ir_recieve_instance|cyc_cnt [7]),
	.datac(\ir_recieve_instance|cyc_cnt [5]),
	.datad(\ir_recieve_instance|cyc_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal5~0 .lut_mask = "0001";
defparam \ir_recieve_instance|Equal5~0 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal5~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal5~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal5~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \ir_recieve_instance|Equal5~1 (
// Equation(s):
// \ir_recieve_instance|Equal5~1_combout  = (((\ir_recieve_instance|cyc_cnt [1] & !\ir_recieve_instance|cyc_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|cyc_cnt [1]),
	.datad(\ir_recieve_instance|cyc_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal5~1 .lut_mask = "00f0";
defparam \ir_recieve_instance|Equal5~1 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal5~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal5~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal5~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \ir_recieve_instance|recieve_status (
// Equation(s):
// \ir_recieve_instance|recieve_status~regout  = DFFEAS((\ir_recieve_instance|Equal5~0_combout  & (\ir_recieve_instance|cyc_cnt [0] & (\ir_recieve_instance|cyc_cnt [3] & \ir_recieve_instance|Equal5~1_combout ))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , 
// , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Equal5~0_combout ),
	.datab(\ir_recieve_instance|cyc_cnt [0]),
	.datac(\ir_recieve_instance|cyc_cnt [3]),
	.datad(\ir_recieve_instance|Equal5~1_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieve_status~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieve_status .lut_mask = "8000";
defparam \ir_recieve_instance|recieve_status .operation_mode = "normal";
defparam \ir_recieve_instance|recieve_status .output_mode = "reg_only";
defparam \ir_recieve_instance|recieve_status .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieve_status .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieve_status .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \speed_select|cnt_tx[0] (
// Equation(s):
// \speed_select|cnt_tx [0] = DFFEAS((!\speed_select|cnt_tx [0]), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[0]~21  = CARRY((\speed_select|cnt_tx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [0]),
	.cout(\speed_select|cnt_tx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_tx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_tx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \speed_select|cnt_tx[1] (
// Equation(s):
// \speed_select|cnt_tx [1] = DFFEAS(\speed_select|cnt_tx [1] $ ((((\speed_select|cnt_tx[0]~21 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[1]~23  = CARRY(((!\speed_select|cnt_tx[0]~21 )) # (!\speed_select|cnt_tx [1]))
// \speed_select|cnt_tx[1]~23COUT1_37  = CARRY(((!\speed_select|cnt_tx[0]~21 )) # (!\speed_select|cnt_tx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [1]),
	.cout(),
	.cout0(\speed_select|cnt_tx[1]~23 ),
	.cout1(\speed_select|cnt_tx[1]~23COUT1_37 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[1] .cin_used = "true";
defparam \speed_select|cnt_tx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_tx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \speed_select|cnt_tx[2] (
// Equation(s):
// \speed_select|cnt_tx [2] = DFFEAS(\speed_select|cnt_tx [2] $ ((((!(!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[1]~23 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[1]~23COUT1_37 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[2]~25  = CARRY((\speed_select|cnt_tx [2] & ((!\speed_select|cnt_tx[1]~23 ))))
// \speed_select|cnt_tx[2]~25COUT1_39  = CARRY((\speed_select|cnt_tx [2] & ((!\speed_select|cnt_tx[1]~23COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[1]~23 ),
	.cin1(\speed_select|cnt_tx[1]~23COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [2]),
	.cout(),
	.cout0(\speed_select|cnt_tx[2]~25 ),
	.cout1(\speed_select|cnt_tx[2]~25COUT1_39 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[2] .cin0_used = "true";
defparam \speed_select|cnt_tx[2] .cin1_used = "true";
defparam \speed_select|cnt_tx[2] .cin_used = "true";
defparam \speed_select|cnt_tx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_tx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \speed_select|cnt_tx[3] (
// Equation(s):
// \speed_select|cnt_tx [3] = DFFEAS((\speed_select|cnt_tx [3] $ (((!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[2]~25 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[2]~25COUT1_39 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[3]~17  = CARRY(((!\speed_select|cnt_tx[2]~25 ) # (!\speed_select|cnt_tx [3])))
// \speed_select|cnt_tx[3]~17COUT1_41  = CARRY(((!\speed_select|cnt_tx[2]~25COUT1_39 ) # (!\speed_select|cnt_tx [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[2]~25 ),
	.cin1(\speed_select|cnt_tx[2]~25COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [3]),
	.cout(),
	.cout0(\speed_select|cnt_tx[3]~17 ),
	.cout1(\speed_select|cnt_tx[3]~17COUT1_41 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[3] .cin0_used = "true";
defparam \speed_select|cnt_tx[3] .cin1_used = "true";
defparam \speed_select|cnt_tx[3] .cin_used = "true";
defparam \speed_select|cnt_tx[3] .lut_mask = "3c3f";
defparam \speed_select|cnt_tx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \speed_select|cnt_tx[4] (
// Equation(s):
// \speed_select|cnt_tx [4] = DFFEAS(\speed_select|cnt_tx [4] $ ((((!(!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[3]~17 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[3]~17COUT1_41 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[4]~19  = CARRY((\speed_select|cnt_tx [4] & ((!\speed_select|cnt_tx[3]~17 ))))
// \speed_select|cnt_tx[4]~19COUT1_43  = CARRY((\speed_select|cnt_tx [4] & ((!\speed_select|cnt_tx[3]~17COUT1_41 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[3]~17 ),
	.cin1(\speed_select|cnt_tx[3]~17COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [4]),
	.cout(),
	.cout0(\speed_select|cnt_tx[4]~19 ),
	.cout1(\speed_select|cnt_tx[4]~19COUT1_43 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[4] .cin0_used = "true";
defparam \speed_select|cnt_tx[4] .cin1_used = "true";
defparam \speed_select|cnt_tx[4] .cin_used = "true";
defparam \speed_select|cnt_tx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_tx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \speed_select|cnt_tx[5] (
// Equation(s):
// \speed_select|cnt_tx [5] = DFFEAS((\speed_select|cnt_tx [5] $ (((!\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[4]~19 ) # (\speed_select|cnt_tx[0]~21  & \speed_select|cnt_tx[4]~19COUT1_43 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[5]~13  = CARRY(((!\speed_select|cnt_tx[4]~19COUT1_43 ) # (!\speed_select|cnt_tx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[0]~21 ),
	.cin0(\speed_select|cnt_tx[4]~19 ),
	.cin1(\speed_select|cnt_tx[4]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [5]),
	.cout(\speed_select|cnt_tx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[5] .cin0_used = "true";
defparam \speed_select|cnt_tx[5] .cin1_used = "true";
defparam \speed_select|cnt_tx[5] .cin_used = "true";
defparam \speed_select|cnt_tx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_tx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \speed_select|cnt_tx[6] (
// Equation(s):
// \speed_select|cnt_tx [6] = DFFEAS((\speed_select|cnt_tx [6] $ ((!\speed_select|cnt_tx[5]~13 ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[6]~11  = CARRY(((\speed_select|cnt_tx [6] & !\speed_select|cnt_tx[5]~13 )))
// \speed_select|cnt_tx[6]~11COUT1_45  = CARRY(((\speed_select|cnt_tx [6] & !\speed_select|cnt_tx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [6]),
	.cout(),
	.cout0(\speed_select|cnt_tx[6]~11 ),
	.cout1(\speed_select|cnt_tx[6]~11COUT1_45 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[6] .cin_used = "true";
defparam \speed_select|cnt_tx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_tx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \speed_select|cnt_tx[7] (
// Equation(s):
// \speed_select|cnt_tx [7] = DFFEAS((\speed_select|cnt_tx [7] $ (((!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[6]~11 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[6]~11COUT1_45 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[7]~15  = CARRY(((!\speed_select|cnt_tx[6]~11 ) # (!\speed_select|cnt_tx [7])))
// \speed_select|cnt_tx[7]~15COUT1_47  = CARRY(((!\speed_select|cnt_tx[6]~11COUT1_45 ) # (!\speed_select|cnt_tx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[6]~11 ),
	.cin1(\speed_select|cnt_tx[6]~11COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [7]),
	.cout(),
	.cout0(\speed_select|cnt_tx[7]~15 ),
	.cout1(\speed_select|cnt_tx[7]~15COUT1_47 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[7] .cin0_used = "true";
defparam \speed_select|cnt_tx[7] .cin1_used = "true";
defparam \speed_select|cnt_tx[7] .cin_used = "true";
defparam \speed_select|cnt_tx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_tx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \speed_select|LessThan3~0 (
// Equation(s):
// \speed_select|LessThan3~0_combout  = ((!\speed_select|cnt_tx [3] & (!\speed_select|cnt_tx [1] & !\speed_select|cnt_tx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [3]),
	.datac(\speed_select|cnt_tx [1]),
	.datad(\speed_select|cnt_tx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan3~0 .lut_mask = "0003";
defparam \speed_select|LessThan3~0 .operation_mode = "normal";
defparam \speed_select|LessThan3~0 .output_mode = "comb_only";
defparam \speed_select|LessThan3~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan3~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \speed_select|LessThan3~1 (
// Equation(s):
// \speed_select|LessThan3~1_combout  = (!\speed_select|cnt_tx [6] & (((\speed_select|LessThan3~0_combout ) # (!\speed_select|cnt_tx [5])) # (!\speed_select|cnt_tx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [4]),
	.datab(\speed_select|cnt_tx [5]),
	.datac(\speed_select|cnt_tx [6]),
	.datad(\speed_select|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan3~1 .lut_mask = "0f07";
defparam \speed_select|LessThan3~1 .operation_mode = "normal";
defparam \speed_select|LessThan3~1 .output_mode = "comb_only";
defparam \speed_select|LessThan3~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan3~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \speed_select|cnt_tx[8] (
// Equation(s):
// \speed_select|cnt_tx [8] = DFFEAS((\speed_select|cnt_tx [8] $ ((!(!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[7]~15 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[7]~15COUT1_47 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[8]~9  = CARRY(((\speed_select|cnt_tx [8] & !\speed_select|cnt_tx[7]~15 )))
// \speed_select|cnt_tx[8]~9COUT1_49  = CARRY(((\speed_select|cnt_tx [8] & !\speed_select|cnt_tx[7]~15COUT1_47 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[7]~15 ),
	.cin1(\speed_select|cnt_tx[7]~15COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [8]),
	.cout(),
	.cout0(\speed_select|cnt_tx[8]~9 ),
	.cout1(\speed_select|cnt_tx[8]~9COUT1_49 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[8] .cin0_used = "true";
defparam \speed_select|cnt_tx[8] .cin1_used = "true";
defparam \speed_select|cnt_tx[8] .cin_used = "true";
defparam \speed_select|cnt_tx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_tx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \speed_select|cnt_tx[9] (
// Equation(s):
// \speed_select|cnt_tx [9] = DFFEAS(\speed_select|cnt_tx [9] $ (((((!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[8]~9 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[8]~9COUT1_49 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[9]~1  = CARRY(((!\speed_select|cnt_tx[8]~9 )) # (!\speed_select|cnt_tx [9]))
// \speed_select|cnt_tx[9]~1COUT1_51  = CARRY(((!\speed_select|cnt_tx[8]~9COUT1_49 )) # (!\speed_select|cnt_tx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[8]~9 ),
	.cin1(\speed_select|cnt_tx[8]~9COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [9]),
	.cout(),
	.cout0(\speed_select|cnt_tx[9]~1 ),
	.cout1(\speed_select|cnt_tx[9]~1COUT1_51 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[9] .cin0_used = "true";
defparam \speed_select|cnt_tx[9] .cin1_used = "true";
defparam \speed_select|cnt_tx[9] .cin_used = "true";
defparam \speed_select|cnt_tx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_tx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \speed_select|cnt_tx[10] (
// Equation(s):
// \speed_select|cnt_tx [10] = DFFEAS(\speed_select|cnt_tx [10] $ ((((!(!\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[9]~1 ) # (\speed_select|cnt_tx[5]~13  & \speed_select|cnt_tx[9]~1COUT1_51 ))))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[10]~5  = CARRY((\speed_select|cnt_tx [10] & ((!\speed_select|cnt_tx[9]~1COUT1_51 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[5]~13 ),
	.cin0(\speed_select|cnt_tx[9]~1 ),
	.cin1(\speed_select|cnt_tx[9]~1COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [10]),
	.cout(\speed_select|cnt_tx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[10] .cin0_used = "true";
defparam \speed_select|cnt_tx[10] .cin1_used = "true";
defparam \speed_select|cnt_tx[10] .cin_used = "true";
defparam \speed_select|cnt_tx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_tx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \speed_select|cnt_tx[11] (
// Equation(s):
// \speed_select|cnt_tx [11] = DFFEAS(\speed_select|cnt_tx [11] $ ((((\speed_select|cnt_tx[10]~5 )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , \speed_select|always3~0_combout , )
// \speed_select|cnt_tx[11]~7  = CARRY(((!\speed_select|cnt_tx[10]~5 )) # (!\speed_select|cnt_tx [11]))
// \speed_select|cnt_tx[11]~7COUT1_53  = CARRY(((!\speed_select|cnt_tx[10]~5 )) # (!\speed_select|cnt_tx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_tx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [11]),
	.cout(),
	.cout0(\speed_select|cnt_tx[11]~7 ),
	.cout1(\speed_select|cnt_tx[11]~7COUT1_53 ));
// synopsys translate_off
defparam \speed_select|cnt_tx[11] .cin_used = "true";
defparam \speed_select|cnt_tx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_tx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_tx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \speed_select|cnt_tx[12] (
// Equation(s):
// \speed_select|cnt_tx [12] = DFFEAS((((!\speed_select|cnt_tx[10]~5  & \speed_select|cnt_tx[11]~7 ) # (\speed_select|cnt_tx[10]~5  & \speed_select|cnt_tx[11]~7COUT1_53 ) $ (!\speed_select|cnt_tx [12]))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , 
// \speed_select|always3~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_tx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always3~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_tx[10]~5 ),
	.cin0(\speed_select|cnt_tx[11]~7 ),
	.cin1(\speed_select|cnt_tx[11]~7COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_tx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_tx[12] .cin0_used = "true";
defparam \speed_select|cnt_tx[12] .cin1_used = "true";
defparam \speed_select|cnt_tx[12] .cin_used = "true";
defparam \speed_select|cnt_tx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_tx[12] .operation_mode = "normal";
defparam \speed_select|cnt_tx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_tx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_tx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_tx[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \check_pin_instance|tx_counter[0] (
// Equation(s):
// \check_pin_instance|tx_counter [0] = DFFEAS(((!\check_pin_instance|tx_counter [0])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[0]~11  = CARRY(((\check_pin_instance|tx_counter [0])))
// \check_pin_instance|tx_counter[0]~11COUT1_46  = CARRY(((\check_pin_instance|tx_counter [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\check_pin_instance|tx_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [0]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[0]~11 ),
	.cout1(\check_pin_instance|tx_counter[0]~11COUT1_46 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[0] .lut_mask = "33cc";
defparam \check_pin_instance|tx_counter[0] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[0] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[0] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[0] .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_counter[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \check_pin_instance|tx_counter[1] (
// Equation(s):
// \check_pin_instance|tx_counter [1] = DFFEAS(\check_pin_instance|tx_counter [1] $ ((((\check_pin_instance|tx_counter[0]~11 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[1]~13  = CARRY(((!\check_pin_instance|tx_counter[0]~11 )) # (!\check_pin_instance|tx_counter [1]))
// \check_pin_instance|tx_counter[1]~13COUT1_48  = CARRY(((!\check_pin_instance|tx_counter[0]~11COUT1_46 )) # (!\check_pin_instance|tx_counter [1]))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\check_pin_instance|tx_counter[0]~11 ),
	.cin1(\check_pin_instance|tx_counter[0]~11COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [1]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[1]~13 ),
	.cout1(\check_pin_instance|tx_counter[1]~13COUT1_48 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[1] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[1] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[1] .lut_mask = "5a5f";
defparam \check_pin_instance|tx_counter[1] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[1] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[1] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[1] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \check_pin_instance|tx_counter[2] (
// Equation(s):
// \check_pin_instance|tx_counter [2] = DFFEAS(\check_pin_instance|tx_counter [2] $ ((((!\check_pin_instance|tx_counter[1]~13 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[2]~15  = CARRY((\check_pin_instance|tx_counter [2] & ((!\check_pin_instance|tx_counter[1]~13COUT1_48 ))))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\check_pin_instance|tx_counter[1]~13 ),
	.cin1(\check_pin_instance|tx_counter[1]~13COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [2]),
	.cout(\check_pin_instance|tx_counter[2]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_counter[2] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[2] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[2] .lut_mask = "a50a";
defparam \check_pin_instance|tx_counter[2] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[2] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[2] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[2] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \check_pin_instance|tx_counter[3] (
// Equation(s):
// \check_pin_instance|tx_counter [3] = DFFEAS(\check_pin_instance|tx_counter [3] $ ((((\check_pin_instance|tx_counter[2]~15 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[3]~9  = CARRY(((!\check_pin_instance|tx_counter[2]~15 )) # (!\check_pin_instance|tx_counter [3]))
// \check_pin_instance|tx_counter[3]~9COUT1_50  = CARRY(((!\check_pin_instance|tx_counter[2]~15 )) # (!\check_pin_instance|tx_counter [3]))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[2]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [3]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[3]~9 ),
	.cout1(\check_pin_instance|tx_counter[3]~9COUT1_50 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[3] .cin_used = "true";
defparam \check_pin_instance|tx_counter[3] .lut_mask = "5a5f";
defparam \check_pin_instance|tx_counter[3] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[3] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[3] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[3] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \check_pin_instance|tx_counter[4] (
// Equation(s):
// \check_pin_instance|tx_counter [4] = DFFEAS(\check_pin_instance|tx_counter [4] $ ((((!(!\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[3]~9 ) # (\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[3]~9COUT1_50 
// ))))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[4]~7  = CARRY((\check_pin_instance|tx_counter [4] & ((!\check_pin_instance|tx_counter[3]~9 ))))
// \check_pin_instance|tx_counter[4]~7COUT1_52  = CARRY((\check_pin_instance|tx_counter [4] & ((!\check_pin_instance|tx_counter[3]~9COUT1_50 ))))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[2]~15 ),
	.cin0(\check_pin_instance|tx_counter[3]~9 ),
	.cin1(\check_pin_instance|tx_counter[3]~9COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [4]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[4]~7 ),
	.cout1(\check_pin_instance|tx_counter[4]~7COUT1_52 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[4] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[4] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[4] .cin_used = "true";
defparam \check_pin_instance|tx_counter[4] .lut_mask = "a50a";
defparam \check_pin_instance|tx_counter[4] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[4] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[4] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[4] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \check_pin_instance|tx_counter[5] (
// Equation(s):
// \check_pin_instance|tx_counter [5] = DFFEAS((\check_pin_instance|tx_counter [5] $ (((!\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[4]~7 ) # (\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[4]~7COUT1_52 
// )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[5]~5  = CARRY(((!\check_pin_instance|tx_counter[4]~7 ) # (!\check_pin_instance|tx_counter [5])))
// \check_pin_instance|tx_counter[5]~5COUT1_54  = CARRY(((!\check_pin_instance|tx_counter[4]~7COUT1_52 ) # (!\check_pin_instance|tx_counter [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\check_pin_instance|tx_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[2]~15 ),
	.cin0(\check_pin_instance|tx_counter[4]~7 ),
	.cin1(\check_pin_instance|tx_counter[4]~7COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [5]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[5]~5 ),
	.cout1(\check_pin_instance|tx_counter[5]~5COUT1_54 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[5] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[5] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[5] .cin_used = "true";
defparam \check_pin_instance|tx_counter[5] .lut_mask = "3c3f";
defparam \check_pin_instance|tx_counter[5] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[5] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[5] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[5] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \check_pin_instance|tx_counter[6] (
// Equation(s):
// \check_pin_instance|tx_counter [6] = DFFEAS(\check_pin_instance|tx_counter [6] $ ((((!(!\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[5]~5 ) # (\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[5]~5COUT1_54 
// ))))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[6]~3  = CARRY((\check_pin_instance|tx_counter [6] & ((!\check_pin_instance|tx_counter[5]~5 ))))
// \check_pin_instance|tx_counter[6]~3COUT1_56  = CARRY((\check_pin_instance|tx_counter [6] & ((!\check_pin_instance|tx_counter[5]~5COUT1_54 ))))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[2]~15 ),
	.cin0(\check_pin_instance|tx_counter[5]~5 ),
	.cin1(\check_pin_instance|tx_counter[5]~5COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [6]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[6]~3 ),
	.cout1(\check_pin_instance|tx_counter[6]~3COUT1_56 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[6] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[6] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[6] .cin_used = "true";
defparam \check_pin_instance|tx_counter[6] .lut_mask = "a50a";
defparam \check_pin_instance|tx_counter[6] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[6] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[6] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[6] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \check_pin_instance|tx_counter[7] (
// Equation(s):
// \check_pin_instance|tx_counter [7] = DFFEAS((\check_pin_instance|tx_counter [7] $ (((!\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[6]~3 ) # (\check_pin_instance|tx_counter[2]~15  & \check_pin_instance|tx_counter[6]~3COUT1_56 
// )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[7]~17  = CARRY(((!\check_pin_instance|tx_counter[6]~3COUT1_56 ) # (!\check_pin_instance|tx_counter [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\check_pin_instance|tx_counter [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[2]~15 ),
	.cin0(\check_pin_instance|tx_counter[6]~3 ),
	.cin1(\check_pin_instance|tx_counter[6]~3COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [7]),
	.cout(\check_pin_instance|tx_counter[7]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_counter[7] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[7] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[7] .cin_used = "true";
defparam \check_pin_instance|tx_counter[7] .lut_mask = "3c3f";
defparam \check_pin_instance|tx_counter[7] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[7] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[7] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[7] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \check_pin_instance|tx_counter[8] (
// Equation(s):
// \check_pin_instance|tx_counter [8] = DFFEAS((\check_pin_instance|tx_counter [8] $ ((!\check_pin_instance|tx_counter[7]~17 ))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[8]~19  = CARRY(((\check_pin_instance|tx_counter [8] & !\check_pin_instance|tx_counter[7]~17 )))
// \check_pin_instance|tx_counter[8]~19COUT1_58  = CARRY(((\check_pin_instance|tx_counter [8] & !\check_pin_instance|tx_counter[7]~17 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\check_pin_instance|tx_counter [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[7]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [8]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[8]~19 ),
	.cout1(\check_pin_instance|tx_counter[8]~19COUT1_58 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[8] .cin_used = "true";
defparam \check_pin_instance|tx_counter[8] .lut_mask = "c30c";
defparam \check_pin_instance|tx_counter[8] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[8] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[8] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[8] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \check_pin_instance|tx_counter[9] (
// Equation(s):
// \check_pin_instance|tx_counter [9] = DFFEAS((\check_pin_instance|tx_counter [9] $ (((!\check_pin_instance|tx_counter[7]~17  & \check_pin_instance|tx_counter[8]~19 ) # (\check_pin_instance|tx_counter[7]~17  & \check_pin_instance|tx_counter[8]~19COUT1_58 
// )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[9]~1  = CARRY(((!\check_pin_instance|tx_counter[8]~19 ) # (!\check_pin_instance|tx_counter [9])))
// \check_pin_instance|tx_counter[9]~1COUT1_60  = CARRY(((!\check_pin_instance|tx_counter[8]~19COUT1_58 ) # (!\check_pin_instance|tx_counter [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\check_pin_instance|tx_counter [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[7]~17 ),
	.cin0(\check_pin_instance|tx_counter[8]~19 ),
	.cin1(\check_pin_instance|tx_counter[8]~19COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [9]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[9]~1 ),
	.cout1(\check_pin_instance|tx_counter[9]~1COUT1_60 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[9] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[9] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[9] .cin_used = "true";
defparam \check_pin_instance|tx_counter[9] .lut_mask = "3c3f";
defparam \check_pin_instance|tx_counter[9] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[9] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[9] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[9] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \check_pin_instance|tx_counter[10] (
// Equation(s):
// \check_pin_instance|tx_counter [10] = DFFEAS((\check_pin_instance|tx_counter [10] $ ((!(!\check_pin_instance|tx_counter[7]~17  & \check_pin_instance|tx_counter[9]~1 ) # (\check_pin_instance|tx_counter[7]~17  & \check_pin_instance|tx_counter[9]~1COUT1_60 
// )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[10]~21  = CARRY(((\check_pin_instance|tx_counter [10] & !\check_pin_instance|tx_counter[9]~1 )))
// \check_pin_instance|tx_counter[10]~21COUT1_62  = CARRY(((\check_pin_instance|tx_counter [10] & !\check_pin_instance|tx_counter[9]~1COUT1_60 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\check_pin_instance|tx_counter [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[7]~17 ),
	.cin0(\check_pin_instance|tx_counter[9]~1 ),
	.cin1(\check_pin_instance|tx_counter[9]~1COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [10]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[10]~21 ),
	.cout1(\check_pin_instance|tx_counter[10]~21COUT1_62 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[10] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[10] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[10] .cin_used = "true";
defparam \check_pin_instance|tx_counter[10] .lut_mask = "c30c";
defparam \check_pin_instance|tx_counter[10] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[10] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[10] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[10] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \check_pin_instance|tx_counter[11] (
// Equation(s):
// \check_pin_instance|tx_counter [11] = DFFEAS(\check_pin_instance|tx_counter [11] $ (((((!\check_pin_instance|tx_counter[7]~17  & \check_pin_instance|tx_counter[10]~21 ) # (\check_pin_instance|tx_counter[7]~17  & 
// \check_pin_instance|tx_counter[10]~21COUT1_62 ))))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[11]~23  = CARRY(((!\check_pin_instance|tx_counter[10]~21 )) # (!\check_pin_instance|tx_counter [11]))
// \check_pin_instance|tx_counter[11]~23COUT1_64  = CARRY(((!\check_pin_instance|tx_counter[10]~21COUT1_62 )) # (!\check_pin_instance|tx_counter [11]))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[7]~17 ),
	.cin0(\check_pin_instance|tx_counter[10]~21 ),
	.cin1(\check_pin_instance|tx_counter[10]~21COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [11]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[11]~23 ),
	.cout1(\check_pin_instance|tx_counter[11]~23COUT1_64 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[11] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[11] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[11] .cin_used = "true";
defparam \check_pin_instance|tx_counter[11] .lut_mask = "5a5f";
defparam \check_pin_instance|tx_counter[11] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[11] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[11] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[11] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \check_pin_instance|tx_counter[12] (
// Equation(s):
// \check_pin_instance|tx_counter [12] = DFFEAS(\check_pin_instance|tx_counter [12] $ ((((!(!\check_pin_instance|tx_counter[7]~17  & \check_pin_instance|tx_counter[11]~23 ) # (\check_pin_instance|tx_counter[7]~17  & 
// \check_pin_instance|tx_counter[11]~23COUT1_64 ))))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[12]~25  = CARRY((\check_pin_instance|tx_counter [12] & ((!\check_pin_instance|tx_counter[11]~23COUT1_64 ))))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[7]~17 ),
	.cin0(\check_pin_instance|tx_counter[11]~23 ),
	.cin1(\check_pin_instance|tx_counter[11]~23COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [12]),
	.cout(\check_pin_instance|tx_counter[12]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_counter[12] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[12] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[12] .cin_used = "true";
defparam \check_pin_instance|tx_counter[12] .lut_mask = "a50a";
defparam \check_pin_instance|tx_counter[12] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[12] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[12] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[12] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \check_pin_instance|tx_counter[13] (
// Equation(s):
// \check_pin_instance|tx_counter [13] = DFFEAS(\check_pin_instance|tx_counter [13] $ ((((\check_pin_instance|tx_counter[12]~25 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[13]~27  = CARRY(((!\check_pin_instance|tx_counter[12]~25 )) # (!\check_pin_instance|tx_counter [13]))
// \check_pin_instance|tx_counter[13]~27COUT1_66  = CARRY(((!\check_pin_instance|tx_counter[12]~25 )) # (!\check_pin_instance|tx_counter [13]))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[12]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [13]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[13]~27 ),
	.cout1(\check_pin_instance|tx_counter[13]~27COUT1_66 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[13] .cin_used = "true";
defparam \check_pin_instance|tx_counter[13] .lut_mask = "5a5f";
defparam \check_pin_instance|tx_counter[13] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[13] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[13] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[13] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \check_pin_instance|tx_counter[14] (
// Equation(s):
// \check_pin_instance|tx_counter [14] = DFFEAS(\check_pin_instance|tx_counter [14] $ ((((!(!\check_pin_instance|tx_counter[12]~25  & \check_pin_instance|tx_counter[13]~27 ) # (\check_pin_instance|tx_counter[12]~25  & 
// \check_pin_instance|tx_counter[13]~27COUT1_66 ))))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )
// \check_pin_instance|tx_counter[14]~29  = CARRY((\check_pin_instance|tx_counter [14] & ((!\check_pin_instance|tx_counter[13]~27 ))))
// \check_pin_instance|tx_counter[14]~29COUT1_68  = CARRY((\check_pin_instance|tx_counter [14] & ((!\check_pin_instance|tx_counter[13]~27COUT1_66 ))))

	.clk(\clk~combout ),
	.dataa(\check_pin_instance|tx_counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[12]~25 ),
	.cin0(\check_pin_instance|tx_counter[13]~27 ),
	.cin1(\check_pin_instance|tx_counter[13]~27COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [14]),
	.cout(),
	.cout0(\check_pin_instance|tx_counter[14]~29 ),
	.cout1(\check_pin_instance|tx_counter[14]~29COUT1_68 ));
// synopsys translate_off
defparam \check_pin_instance|tx_counter[14] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[14] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[14] .cin_used = "true";
defparam \check_pin_instance|tx_counter[14] .lut_mask = "a50a";
defparam \check_pin_instance|tx_counter[14] .operation_mode = "arithmetic";
defparam \check_pin_instance|tx_counter[14] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[14] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[14] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \check_pin_instance|tx_counter[15] (
// Equation(s):
// \check_pin_instance|tx_counter [15] = DFFEAS((\check_pin_instance|tx_counter [15] $ (((!\check_pin_instance|tx_counter[12]~25  & \check_pin_instance|tx_counter[14]~29 ) # (\check_pin_instance|tx_counter[12]~25  & 
// \check_pin_instance|tx_counter[14]~29COUT1_68 )))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , \my_uart_tx|tx_enable_reg~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\check_pin_instance|tx_counter [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(\my_uart_tx|tx_enable_reg~regout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\check_pin_instance|tx_counter[12]~25 ),
	.cin0(\check_pin_instance|tx_counter[14]~29 ),
	.cin1(\check_pin_instance|tx_counter[14]~29COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_counter [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_counter[15] .cin0_used = "true";
defparam \check_pin_instance|tx_counter[15] .cin1_used = "true";
defparam \check_pin_instance|tx_counter[15] .cin_used = "true";
defparam \check_pin_instance|tx_counter[15] .lut_mask = "3c3c";
defparam \check_pin_instance|tx_counter[15] .operation_mode = "normal";
defparam \check_pin_instance|tx_counter[15] .output_mode = "reg_only";
defparam \check_pin_instance|tx_counter[15] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_counter[15] .sum_lutc_input = "cin";
defparam \check_pin_instance|tx_counter[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \check_pin_instance|LessThan0~4 (
// Equation(s):
// \check_pin_instance|LessThan0~4_combout  = (((\check_pin_instance|tx_counter [14]) # (\check_pin_instance|tx_counter [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\check_pin_instance|tx_counter [14]),
	.datad(\check_pin_instance|tx_counter [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check_pin_instance|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|LessThan0~4 .lut_mask = "fff0";
defparam \check_pin_instance|LessThan0~4 .operation_mode = "normal";
defparam \check_pin_instance|LessThan0~4 .output_mode = "comb_only";
defparam \check_pin_instance|LessThan0~4 .register_cascade_mode = "off";
defparam \check_pin_instance|LessThan0~4 .sum_lutc_input = "datac";
defparam \check_pin_instance|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \my_uart_tx|tx_count[1] (
// Equation(s):
// \my_uart_tx|tx_count [1] = DFFEAS(\my_uart_tx|tx_count [1] $ (((!\my_uart_tx|tx_count [3] & ((\my_uart_tx|tx_count [0]))))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \ir_rst~regout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [3]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(vcc),
	.datad(\my_uart_tx|tx_count [0]),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[1] .lut_mask = "99cc";
defparam \my_uart_tx|tx_count[1] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[1] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[1] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \my_uart_tx|tx_count[2] (
// Equation(s):
// \my_uart_tx|tx_count [2] = DFFEAS(\my_uart_tx|tx_count [2] $ (((\my_uart_tx|tx_count [0] & (\my_uart_tx|tx_count [1] & !\my_uart_tx|tx_count [3])))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \ir_rst~regout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_tx|tx_count [2]),
	.datad(\my_uart_tx|tx_count [3]),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[2] .lut_mask = "f078";
defparam \my_uart_tx|tx_count[2] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[2] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[2] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \my_uart_tx|tx_count[0] (
// Equation(s):
// \my_uart_tx|tx_count [0] = DFFEAS(\my_uart_tx|tx_count [0] $ ((((!\my_uart_tx|tx_count [1] & !\my_uart_tx|tx_count [2])) # (!\my_uart_tx|tx_count [3]))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \ir_rst~regout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_tx|tx_count [2]),
	.datad(\my_uart_tx|tx_count [3]),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[0] .lut_mask = "a955";
defparam \my_uart_tx|tx_count[0] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[0] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[0] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \my_uart_tx|tx_count[3] (
// Equation(s):
// \my_uart_tx|tx_count [3] = DFFEAS((\my_uart_tx|tx_count [0] & ((\my_uart_tx|tx_count [1] & ((\my_uart_tx|tx_count [2]) # (\my_uart_tx|tx_count [3]))) # (!\my_uart_tx|tx_count [1] & (\my_uart_tx|tx_count [2] & \my_uart_tx|tx_count [3])))) # 
// (!\my_uart_tx|tx_count [0] & (((\my_uart_tx|tx_count [3])))), GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \ir_rst~regout , , , , , , )

	.clk(\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_tx|tx_count [2]),
	.datad(\my_uart_tx|tx_count [3]),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_count[3] .lut_mask = "fd80";
defparam \my_uart_tx|tx_count[3] .operation_mode = "normal";
defparam \my_uart_tx|tx_count[3] .output_mode = "reg_only";
defparam \my_uart_tx|tx_count[3] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \my_uart_tx|Mux5~1 (
// Equation(s):
// \my_uart_tx|Mux5~1_combout  = (((!\my_uart_tx|tx_count [2] & !\my_uart_tx|tx_count [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_tx|tx_count [2]),
	.datad(\my_uart_tx|tx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|Mux5~1 .lut_mask = "000f";
defparam \my_uart_tx|Mux5~1 .operation_mode = "normal";
defparam \my_uart_tx|Mux5~1 .output_mode = "comb_only";
defparam \my_uart_tx|Mux5~1 .register_cascade_mode = "off";
defparam \my_uart_tx|Mux5~1 .sum_lutc_input = "datac";
defparam \my_uart_tx|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \my_uart_tx|tx_complete_reg~1 (
// Equation(s):
// \my_uart_tx|tx_complete_reg~1_combout  = (((!\ir_rst~regout ) # (!\my_uart_tx|tx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_tx|tx_enable_reg~regout ),
	.datad(\ir_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|tx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_tx|tx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_tx|tx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_tx|tx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_tx|tx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \my_uart_tx|tx_complete_reg (
// Equation(s):
// \my_uart_tx|tx_complete_reg~regout  = DFFEAS((\my_uart_tx|tx_complete_reg~regout ) # ((!\my_uart_tx|tx_count [3] & (!\my_uart_tx|tx_count [0] & \my_uart_tx|Mux5~1_combout ))), !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), 
// !\my_uart_tx|tx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [3]),
	.datab(\my_uart_tx|tx_count [0]),
	.datac(\my_uart_tx|tx_complete_reg~regout ),
	.datad(\my_uart_tx|Mux5~1_combout ),
	.aclr(\my_uart_tx|tx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_complete_reg .lut_mask = "f1f0";
defparam \my_uart_tx|tx_complete_reg .operation_mode = "normal";
defparam \my_uart_tx|tx_complete_reg .output_mode = "reg_only";
defparam \my_uart_tx|tx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_tx|tx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxii_lcell \check_pin_instance|tx_count[0] (
// Equation(s):
// \check_pin_instance|tx_count [0] = DFFEAS(VCC, !GLOBAL(\my_uart_tx|tx_complete_reg~regout ), \ir_rst~regout , , , , , , )

	.clk(!\my_uart_tx|tx_complete_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_count[0] .lut_mask = "ffff";
defparam \check_pin_instance|tx_count[0] .operation_mode = "normal";
defparam \check_pin_instance|tx_count[0] .output_mode = "reg_only";
defparam \check_pin_instance|tx_count[0] .register_cascade_mode = "off";
defparam \check_pin_instance|tx_count[0] .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \check_pin_instance|tx_end (
// Equation(s):
// \check_pin_instance|tx_end~regout  = DFFEAS((((\check_pin_instance|tx_count [0]) # (\check_pin_instance|tx_end~regout ))), !GLOBAL(\my_uart_tx|tx_complete_reg~regout ), \ir_rst~regout , , , , , , )

	.clk(!\my_uart_tx|tx_complete_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\check_pin_instance|tx_count [0]),
	.datad(\check_pin_instance|tx_end~regout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_end~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_end .lut_mask = "fff0";
defparam \check_pin_instance|tx_end .operation_mode = "normal";
defparam \check_pin_instance|tx_end .output_mode = "reg_only";
defparam \check_pin_instance|tx_end .register_cascade_mode = "off";
defparam \check_pin_instance|tx_end .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_end .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \check_pin_instance|end_ready (
// Equation(s):
// \check_pin_instance|end_ready~regout  = DFFEAS((((!\check_pin_instance|tx_end~regout ))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\check_pin_instance|tx_end~regout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|end_ready~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|end_ready .lut_mask = "00ff";
defparam \check_pin_instance|end_ready .operation_mode = "normal";
defparam \check_pin_instance|end_ready .output_mode = "reg_only";
defparam \check_pin_instance|end_ready .register_cascade_mode = "off";
defparam \check_pin_instance|end_ready .sum_lutc_input = "datac";
defparam \check_pin_instance|end_ready .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \check_pin_instance|LessThan0~3 (
// Equation(s):
// \check_pin_instance|LessThan0~3_combout  = (\check_pin_instance|tx_counter [13]) # ((\check_pin_instance|tx_counter [10]) # ((\check_pin_instance|tx_counter [12]) # (\check_pin_instance|tx_counter [11])))

	.clk(gnd),
	.dataa(\check_pin_instance|tx_counter [13]),
	.datab(\check_pin_instance|tx_counter [10]),
	.datac(\check_pin_instance|tx_counter [12]),
	.datad(\check_pin_instance|tx_counter [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check_pin_instance|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|LessThan0~3 .lut_mask = "fffe";
defparam \check_pin_instance|LessThan0~3 .operation_mode = "normal";
defparam \check_pin_instance|LessThan0~3 .output_mode = "comb_only";
defparam \check_pin_instance|LessThan0~3 .register_cascade_mode = "off";
defparam \check_pin_instance|LessThan0~3 .sum_lutc_input = "datac";
defparam \check_pin_instance|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \check_pin_instance|LessThan0~0 (
// Equation(s):
// \check_pin_instance|LessThan0~0_combout  = (\check_pin_instance|tx_counter [3] & ((\check_pin_instance|tx_counter [0]) # ((\check_pin_instance|tx_counter [2]) # (\check_pin_instance|tx_counter [1]))))

	.clk(gnd),
	.dataa(\check_pin_instance|tx_counter [3]),
	.datab(\check_pin_instance|tx_counter [0]),
	.datac(\check_pin_instance|tx_counter [2]),
	.datad(\check_pin_instance|tx_counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check_pin_instance|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|LessThan0~0 .lut_mask = "aaa8";
defparam \check_pin_instance|LessThan0~0 .operation_mode = "normal";
defparam \check_pin_instance|LessThan0~0 .output_mode = "comb_only";
defparam \check_pin_instance|LessThan0~0 .register_cascade_mode = "off";
defparam \check_pin_instance|LessThan0~0 .sum_lutc_input = "datac";
defparam \check_pin_instance|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \check_pin_instance|LessThan0~1 (
// Equation(s):
// \check_pin_instance|LessThan0~1_combout  = (\check_pin_instance|tx_counter [6] & ((\check_pin_instance|tx_counter [5]) # ((\check_pin_instance|tx_counter [4] & \check_pin_instance|LessThan0~0_combout ))))

	.clk(gnd),
	.dataa(\check_pin_instance|tx_counter [6]),
	.datab(\check_pin_instance|tx_counter [5]),
	.datac(\check_pin_instance|tx_counter [4]),
	.datad(\check_pin_instance|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check_pin_instance|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|LessThan0~1 .lut_mask = "a888";
defparam \check_pin_instance|LessThan0~1 .operation_mode = "normal";
defparam \check_pin_instance|LessThan0~1 .output_mode = "comb_only";
defparam \check_pin_instance|LessThan0~1 .register_cascade_mode = "off";
defparam \check_pin_instance|LessThan0~1 .sum_lutc_input = "datac";
defparam \check_pin_instance|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \check_pin_instance|LessThan0~2 (
// Equation(s):
// \check_pin_instance|LessThan0~2_combout  = (\check_pin_instance|tx_counter [9] & ((\check_pin_instance|tx_counter [7]) # ((\check_pin_instance|tx_counter [8]) # (\check_pin_instance|LessThan0~1_combout ))))

	.clk(gnd),
	.dataa(\check_pin_instance|tx_counter [7]),
	.datab(\check_pin_instance|tx_counter [9]),
	.datac(\check_pin_instance|tx_counter [8]),
	.datad(\check_pin_instance|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check_pin_instance|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|LessThan0~2 .lut_mask = "ccc8";
defparam \check_pin_instance|LessThan0~2 .operation_mode = "normal";
defparam \check_pin_instance|LessThan0~2 .output_mode = "comb_only";
defparam \check_pin_instance|LessThan0~2 .register_cascade_mode = "off";
defparam \check_pin_instance|LessThan0~2 .sum_lutc_input = "datac";
defparam \check_pin_instance|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \check_pin_instance|always0~0 (
// Equation(s):
// \check_pin_instance|always0~0_combout  = (\check_pin_instance|end_ready~regout  & ((\check_pin_instance|LessThan0~4_combout ) # ((\check_pin_instance|LessThan0~3_combout ) # (\check_pin_instance|LessThan0~2_combout ))))

	.clk(gnd),
	.dataa(\check_pin_instance|LessThan0~4_combout ),
	.datab(\check_pin_instance|end_ready~regout ),
	.datac(\check_pin_instance|LessThan0~3_combout ),
	.datad(\check_pin_instance|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check_pin_instance|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|always0~0 .lut_mask = "ccc8";
defparam \check_pin_instance|always0~0 .operation_mode = "normal";
defparam \check_pin_instance|always0~0 .output_mode = "comb_only";
defparam \check_pin_instance|always0~0 .register_cascade_mode = "off";
defparam \check_pin_instance|always0~0 .sum_lutc_input = "datac";
defparam \check_pin_instance|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \check_pin_instance|tx_start (
// Equation(s):
// \check_pin_instance|tx_start~regout  = DFFEAS((((!\check_pin_instance|tx_start~regout ))), GLOBAL(\clk~combout ), \ir_rst~regout , , \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\check_pin_instance|tx_start~regout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_start .lut_mask = "00ff";
defparam \check_pin_instance|tx_start .operation_mode = "normal";
defparam \check_pin_instance|tx_start .output_mode = "reg_only";
defparam \check_pin_instance|tx_start .register_cascade_mode = "off";
defparam \check_pin_instance|tx_start .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \my_uart_tx|tx_enable_reg~0 (
// Equation(s):
// \my_uart_tx|tx_enable_reg~0_combout  = (((\my_uart_tx|tx_complete_reg~regout ) # (!\ir_rst~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_tx|tx_complete_reg~regout ),
	.datad(\ir_rst~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|tx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_enable_reg~0 .lut_mask = "f0ff";
defparam \my_uart_tx|tx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_tx|tx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_tx|tx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_tx|tx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \my_uart_tx|tx_enable_reg (
// Equation(s):
// \my_uart_tx|tx_enable_reg~regout  = DFFEAS(VCC, \check_pin_instance|tx_start~regout , !\my_uart_tx|tx_enable_reg~0_combout , , , , , , )

	.clk(\check_pin_instance|tx_start~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_tx|tx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_enable_reg .lut_mask = "ffff";
defparam \my_uart_tx|tx_enable_reg .operation_mode = "normal";
defparam \my_uart_tx|tx_enable_reg .output_mode = "reg_only";
defparam \my_uart_tx|tx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_tx|tx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \speed_select|always4~0 (
// Equation(s):
// \speed_select|always4~0_combout  = (((!\speed_select|cnt_tx [9] & \my_uart_tx|tx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_tx [9]),
	.datad(\my_uart_tx|tx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~0 .lut_mask = "0f00";
defparam \speed_select|always4~0 .operation_mode = "normal";
defparam \speed_select|always4~0 .output_mode = "comb_only";
defparam \speed_select|always4~0 .register_cascade_mode = "off";
defparam \speed_select|always4~0 .sum_lutc_input = "datac";
defparam \speed_select|always4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \speed_select|always4~1 (
// Equation(s):
// \speed_select|always4~1_combout  = (!\speed_select|cnt_tx [11] & (!\speed_select|cnt_tx [10] & (!\speed_select|cnt_tx [12] & \speed_select|always4~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [11]),
	.datab(\speed_select|cnt_tx [10]),
	.datac(\speed_select|cnt_tx [12]),
	.datad(\speed_select|always4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~1 .lut_mask = "0100";
defparam \speed_select|always4~1 .operation_mode = "normal";
defparam \speed_select|always4~1 .output_mode = "comb_only";
defparam \speed_select|always4~1 .register_cascade_mode = "off";
defparam \speed_select|always4~1 .sum_lutc_input = "datac";
defparam \speed_select|always4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \speed_select|always3~0 (
// Equation(s):
// \speed_select|always3~0_combout  = ((\speed_select|cnt_tx [7] & (\speed_select|cnt_tx [8] & !\speed_select|LessThan3~1_combout ))) # (!\speed_select|always4~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [7]),
	.datab(\speed_select|cnt_tx [8]),
	.datac(\speed_select|LessThan3~1_combout ),
	.datad(\speed_select|always4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always3~0 .lut_mask = "08ff";
defparam \speed_select|always3~0 .operation_mode = "normal";
defparam \speed_select|always3~0 .output_mode = "comb_only";
defparam \speed_select|always3~0 .register_cascade_mode = "off";
defparam \speed_select|always3~0 .sum_lutc_input = "datac";
defparam \speed_select|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \speed_select|always4~2 (
// Equation(s):
// \speed_select|always4~2_combout  = (\speed_select|cnt_tx [2]) # ((\speed_select|cnt_tx [1] & ((\speed_select|cnt_tx [7]) # (\speed_select|cnt_tx [0]))) # (!\speed_select|cnt_tx [1] & (\speed_select|cnt_tx [7] & \speed_select|cnt_tx [0])))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [1]),
	.datab(\speed_select|cnt_tx [7]),
	.datac(\speed_select|cnt_tx [2]),
	.datad(\speed_select|cnt_tx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~2 .lut_mask = "fef8";
defparam \speed_select|always4~2 .operation_mode = "normal";
defparam \speed_select|always4~2 .output_mode = "comb_only";
defparam \speed_select|always4~2 .register_cascade_mode = "off";
defparam \speed_select|always4~2 .sum_lutc_input = "datac";
defparam \speed_select|always4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \speed_select|always4~3 (
// Equation(s):
// \speed_select|always4~3_combout  = (\speed_select|cnt_tx [4] & (((\speed_select|cnt_tx [3] & \speed_select|always4~2_combout )) # (!\speed_select|cnt_tx [7]))) # (!\speed_select|cnt_tx [4] & (\speed_select|cnt_tx [3] & (!\speed_select|cnt_tx [7] & 
// \speed_select|always4~2_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [4]),
	.datab(\speed_select|cnt_tx [3]),
	.datac(\speed_select|cnt_tx [7]),
	.datad(\speed_select|always4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~3 .lut_mask = "8e0a";
defparam \speed_select|always4~3 .operation_mode = "normal";
defparam \speed_select|always4~3 .output_mode = "comb_only";
defparam \speed_select|always4~3 .register_cascade_mode = "off";
defparam \speed_select|always4~3 .sum_lutc_input = "datac";
defparam \speed_select|always4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \speed_select|always4~4 (
// Equation(s):
// \speed_select|always4~4_combout  = (\speed_select|cnt_tx [6] & (((!\speed_select|cnt_tx [5] & !\speed_select|always4~3_combout )) # (!\speed_select|cnt_tx [7]))) # (!\speed_select|cnt_tx [6] & ((\speed_select|cnt_tx [7]) # ((\speed_select|cnt_tx [5]) # 
// (\speed_select|always4~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_tx [6]),
	.datab(\speed_select|cnt_tx [7]),
	.datac(\speed_select|cnt_tx [5]),
	.datad(\speed_select|always4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always4~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always4~4 .lut_mask = "777e";
defparam \speed_select|always4~4 .operation_mode = "normal";
defparam \speed_select|always4~4 .output_mode = "comb_only";
defparam \speed_select|always4~4 .register_cascade_mode = "off";
defparam \speed_select|always4~4 .sum_lutc_input = "datac";
defparam \speed_select|always4~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \speed_select|buad_clk_tx_reg (
// Equation(s):
// \speed_select|buad_clk_tx_reg~regout  = DFFEAS(((!\speed_select|cnt_tx [8] & (\speed_select|always4~1_combout  & \speed_select|always4~4_combout ))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_tx [8]),
	.datac(\speed_select|always4~1_combout ),
	.datad(\speed_select|always4~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_tx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_tx_reg .lut_mask = "3000";
defparam \speed_select|buad_clk_tx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_tx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_tx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_tx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_tx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \ir_recieve_instance|recieved_data[4]~15 (
// Equation(s):
// \ir_recieve_instance|recieved_data[4]~15_combout  = (((!\ir_recieve_instance|cyc_cnt [1] & \ir_recieve_instance|cyc_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|cyc_cnt [1]),
	.datad(\ir_recieve_instance|cyc_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[4]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[4]~15 .lut_mask = "0f00";
defparam \ir_recieve_instance|recieved_data[4]~15 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[4]~15 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[4]~15 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[4]~15 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[4]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \ir_recieve_instance|always3~1 (
// Equation(s):
// \ir_recieve_instance|always3~1_combout  = (\ir_recieve_instance|sda_reg [0] & (!\ir_recieve_instance|sda_reg [1] & (\ir_recieve_instance|LessThan4~8_combout  & \ir_recieve_instance|always3~0_combout )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|sda_reg [0]),
	.datab(\ir_recieve_instance|sda_reg [1]),
	.datac(\ir_recieve_instance|LessThan4~8_combout ),
	.datad(\ir_recieve_instance|always3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|always3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|always3~1 .lut_mask = "2000";
defparam \ir_recieve_instance|always3~1 .operation_mode = "normal";
defparam \ir_recieve_instance|always3~1 .output_mode = "comb_only";
defparam \ir_recieve_instance|always3~1 .register_cascade_mode = "off";
defparam \ir_recieve_instance|always3~1 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|always3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \ir_recieve_instance|recieved_data[3]~2 (
// Equation(s):
// \ir_recieve_instance|recieved_data[3]~2_combout  = (\ir_recieve_instance|cyc_cnt [0] & (!\ir_recieve_instance|cyc_cnt [3] & (\ir_recieve_instance|Equal5~0_combout  & \ir_recieve_instance|always3~1_combout )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [0]),
	.datab(\ir_recieve_instance|cyc_cnt [3]),
	.datac(\ir_recieve_instance|Equal5~0_combout ),
	.datad(\ir_recieve_instance|always3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[3]~2 .lut_mask = "2000";
defparam \ir_recieve_instance|recieved_data[3]~2 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[3]~2 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[3]~2 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[3]~2 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \ir_recieve_instance|recieved_data[3]~4 (
// Equation(s):
// \ir_recieve_instance|recieved_data[3]~4_combout  = (\ir_recieve_instance|cyc_cnt [0] & (!\ir_recieve_instance|cyc_cnt [3] & (\ir_recieve_instance|always3~2  & \ir_recieve_instance|Equal5~0_combout )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [0]),
	.datab(\ir_recieve_instance|cyc_cnt [3]),
	.datac(\ir_recieve_instance|always3~2 ),
	.datad(\ir_recieve_instance|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[3]~4 .lut_mask = "2000";
defparam \ir_recieve_instance|recieved_data[3]~4 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[3]~4 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[3]~4 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[3]~4 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \ir_recieve_instance|recieved_data[5] (
// Equation(s):
// \ir_recieve_instance|recieved_data [5] = DFFEAS((\ir_recieve_instance|recieved_data[4]~15_combout  & ((\ir_recieve_instance|recieved_data[3]~2_combout ) # ((\ir_recieve_instance|recieved_data [5] & !\ir_recieve_instance|recieved_data[3]~4_combout )))) # 
// (!\ir_recieve_instance|recieved_data[4]~15_combout  & (\ir_recieve_instance|recieved_data [5])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data[4]~15_combout ),
	.datab(\ir_recieve_instance|recieved_data [5]),
	.datac(\ir_recieve_instance|recieved_data[3]~2_combout ),
	.datad(\ir_recieve_instance|recieved_data[3]~4_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[5] .lut_mask = "e4ec";
defparam \ir_recieve_instance|recieved_data[5] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[5] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[5] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[5] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \check_pin_instance|tx_data[5]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[5]~reg0_regout  = DFFEAS((((\ir_recieve_instance|recieved_data [5] & !\check_pin_instance|tx_count [0]))), GLOBAL(\clk~combout ), VCC, , \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|recieved_data [5]),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[5]~reg0 .lut_mask = "00f0";
defparam \check_pin_instance|tx_data[5]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[5]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[5]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[5]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \my_uart_tx|Decoder0~0 (
// Equation(s):
// \my_uart_tx|Decoder0~0_combout  = (\my_uart_tx|tx_count [0] & (!\my_uart_tx|tx_count [1] & (!\my_uart_tx|tx_count [2] & !\my_uart_tx|tx_count [3])))

	.clk(gnd),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_count [1]),
	.datac(\my_uart_tx|tx_count [2]),
	.datad(\my_uart_tx|tx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|Decoder0~0 .lut_mask = "0002";
defparam \my_uart_tx|Decoder0~0 .operation_mode = "normal";
defparam \my_uart_tx|Decoder0~0 .output_mode = "comb_only";
defparam \my_uart_tx|Decoder0~0 .register_cascade_mode = "off";
defparam \my_uart_tx|Decoder0~0 .sum_lutc_input = "datac";
defparam \my_uart_tx|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \my_uart_tx|tx_data_reg[5] (
// Equation(s):
// \my_uart_tx|tx_data_reg [5] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), VCC, , \my_uart_tx|Decoder0~0_combout , \check_pin_instance|tx_data[5]~reg0_regout , , , VCC)

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\check_pin_instance|tx_data[5]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[5] .lut_mask = "0000";
defparam \my_uart_tx|tx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[5] .output_mode = "reg_only";
defparam \my_uart_tx|tx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[5] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \ir_recieve_instance|recieved_data[3] (
// Equation(s):
// \ir_recieve_instance|recieved_data [3] = DFFEAS((\ir_recieve_instance|Equal5~1_combout  & ((\ir_recieve_instance|recieved_data[3]~2_combout ) # ((\ir_recieve_instance|recieved_data [3] & !\ir_recieve_instance|recieved_data[3]~4_combout )))) # 
// (!\ir_recieve_instance|Equal5~1_combout  & (\ir_recieve_instance|recieved_data [3])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data [3]),
	.datab(\ir_recieve_instance|Equal5~1_combout ),
	.datac(\ir_recieve_instance|recieved_data[3]~2_combout ),
	.datad(\ir_recieve_instance|recieved_data[3]~4_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[3] .lut_mask = "e2ea";
defparam \ir_recieve_instance|recieved_data[3] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[3] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[3] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[3] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \check_pin_instance|tx_data[3]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[3]~reg0_regout  = DFFEAS((((\ir_recieve_instance|recieved_data [3] & !\check_pin_instance|tx_count [0]))), GLOBAL(\clk~combout ), VCC, , \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|recieved_data [3]),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[3]~reg0 .lut_mask = "00f0";
defparam \check_pin_instance|tx_data[3]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[3]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[3]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[3]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \ir_recieve_instance|Equal5~3 (
// Equation(s):
// \ir_recieve_instance|Equal5~3_combout  = (\ir_recieve_instance|cyc_cnt [3] & (((\ir_recieve_instance|Equal5~0_combout ))))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir_recieve_instance|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|Equal5~3 .lut_mask = "aa00";
defparam \ir_recieve_instance|Equal5~3 .operation_mode = "normal";
defparam \ir_recieve_instance|Equal5~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|Equal5~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|Equal5~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \ir_recieve_instance|recieved_data[10]~17 (
// Equation(s):
// \ir_recieve_instance|recieved_data[10]~17_combout  = (\ir_recieve_instance|Equal5~3_combout  & (!\ir_recieve_instance|cyc_cnt [0] & (!\ir_recieve_instance|cyc_cnt [2] & \ir_recieve_instance|cyc_cnt [1])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|Equal5~3_combout ),
	.datab(\ir_recieve_instance|cyc_cnt [0]),
	.datac(\ir_recieve_instance|cyc_cnt [2]),
	.datad(\ir_recieve_instance|cyc_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[10]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[10]~17 .lut_mask = "0200";
defparam \ir_recieve_instance|recieved_data[10]~17 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[10]~17 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[10]~17 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[10]~17 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[10]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \ir_recieve_instance|recieved_data[10] (
// Equation(s):
// \ir_recieve_instance|recieved_data [10] = DFFEAS((\ir_recieve_instance|recieved_data[10]~17_combout  & ((\ir_recieve_instance|always3~1_combout ) # ((\ir_recieve_instance|recieved_data [10] & !\ir_recieve_instance|always3~2 )))) # 
// (!\ir_recieve_instance|recieved_data[10]~17_combout  & (\ir_recieve_instance|recieved_data [10])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data [10]),
	.datab(\ir_recieve_instance|recieved_data[10]~17_combout ),
	.datac(\ir_recieve_instance|always3~1_combout ),
	.datad(\ir_recieve_instance|always3~2 ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[10] .lut_mask = "e2ea";
defparam \ir_recieve_instance|recieved_data[10] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[10] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[10] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[10] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \ir_recieve_instance|recieved_data[4]~8 (
// Equation(s):
// \ir_recieve_instance|recieved_data[4]~8_combout  = (!\ir_recieve_instance|cyc_cnt [3] & (\ir_recieve_instance|Equal5~0_combout  & (\ir_recieve_instance|always3~1_combout  & !\ir_recieve_instance|cyc_cnt [0])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [3]),
	.datab(\ir_recieve_instance|Equal5~0_combout ),
	.datac(\ir_recieve_instance|always3~1_combout ),
	.datad(\ir_recieve_instance|cyc_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[4]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[4]~8 .lut_mask = "0040";
defparam \ir_recieve_instance|recieved_data[4]~8 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[4]~8 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[4]~8 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[4]~8 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[4]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \ir_recieve_instance|recieved_data[4]~9 (
// Equation(s):
// \ir_recieve_instance|recieved_data[4]~9_combout  = (!\ir_recieve_instance|cyc_cnt [3] & (!\ir_recieve_instance|cyc_cnt [0] & (\ir_recieve_instance|Equal5~0_combout  & \ir_recieve_instance|always3~2 )))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [3]),
	.datab(\ir_recieve_instance|cyc_cnt [0]),
	.datac(\ir_recieve_instance|Equal5~0_combout ),
	.datad(\ir_recieve_instance|always3~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[4]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[4]~9 .lut_mask = "1000";
defparam \ir_recieve_instance|recieved_data[4]~9 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[4]~9 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[4]~9 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[4]~9 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[4]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \ir_recieve_instance|recieved_data[2] (
// Equation(s):
// \ir_recieve_instance|recieved_data [2] = DFFEAS((\ir_recieve_instance|Equal5~1_combout  & ((\ir_recieve_instance|recieved_data[4]~8_combout ) # ((\ir_recieve_instance|recieved_data [2] & !\ir_recieve_instance|recieved_data[4]~9_combout )))) # 
// (!\ir_recieve_instance|Equal5~1_combout  & (\ir_recieve_instance|recieved_data [2])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|Equal5~1_combout ),
	.datab(\ir_recieve_instance|recieved_data [2]),
	.datac(\ir_recieve_instance|recieved_data[4]~8_combout ),
	.datad(\ir_recieve_instance|recieved_data[4]~9_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[2] .lut_mask = "e4ec";
defparam \ir_recieve_instance|recieved_data[2] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[2] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[2] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[2] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \check_pin_instance|tx_data[2]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[2]~reg0_regout  = DFFEAS(((\check_pin_instance|tx_count [0] & (\ir_recieve_instance|recieved_data [10])) # (!\check_pin_instance|tx_count [0] & ((\ir_recieve_instance|recieved_data [2])))), GLOBAL(\clk~combout ), VCC, , 
// \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|recieved_data [10]),
	.datac(\ir_recieve_instance|recieved_data [2]),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[2]~reg0 .lut_mask = "ccf0";
defparam \check_pin_instance|tx_data[2]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[2]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[2]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[2]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \my_uart_tx|tx_data_reg[2] (
// Equation(s):
// \my_uart_tx|tx_data_reg [2] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), VCC, , \my_uart_tx|Decoder0~0_combout , \check_pin_instance|tx_data[2]~reg0_regout , , , VCC)

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\check_pin_instance|tx_data[2]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[2] .lut_mask = "0000";
defparam \my_uart_tx|tx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[2] .output_mode = "reg_only";
defparam \my_uart_tx|tx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[2] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \ir_recieve_instance|recieved_data[4] (
// Equation(s):
// \ir_recieve_instance|recieved_data [4] = DFFEAS((\ir_recieve_instance|recieved_data[4]~15_combout  & ((\ir_recieve_instance|recieved_data[4]~8_combout ) # ((\ir_recieve_instance|recieved_data [4] & !\ir_recieve_instance|recieved_data[4]~9_combout )))) # 
// (!\ir_recieve_instance|recieved_data[4]~15_combout  & (\ir_recieve_instance|recieved_data [4])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data [4]),
	.datab(\ir_recieve_instance|recieved_data[4]~15_combout ),
	.datac(\ir_recieve_instance|recieved_data[4]~8_combout ),
	.datad(\ir_recieve_instance|recieved_data[4]~9_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[4] .lut_mask = "e2ea";
defparam \ir_recieve_instance|recieved_data[4] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[4] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[4] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[4] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \check_pin_instance|tx_data[4]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[4]~reg0_regout  = DFFEAS((((\ir_recieve_instance|recieved_data [4] & !\check_pin_instance|tx_count [0]))), GLOBAL(\clk~combout ), VCC, , \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|recieved_data [4]),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[4]~reg0 .lut_mask = "00f0";
defparam \check_pin_instance|tx_data[4]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[4]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[4]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[4]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \my_uart_tx|tx_data_reg[4] (
// Equation(s):
// \my_uart_tx|Mux4~3  = (\my_uart_tx|tx_count [0] & (((\my_uart_tx|tx_count [1])))) # (!\my_uart_tx|tx_count [0] & ((\my_uart_tx|tx_count [1] & ((E1_tx_data_reg[4]))) # (!\my_uart_tx|tx_count [1] & (\my_uart_tx|tx_data_reg [2]))))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_data_reg [2]),
	.datac(\check_pin_instance|tx_data[4]~reg0_regout ),
	.datad(\my_uart_tx|tx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~3 ),
	.regout(\my_uart_tx|tx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[4] .lut_mask = "fa44";
defparam \my_uart_tx|tx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[4] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[4] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \my_uart_tx|tx_data_reg[3] (
// Equation(s):
// \my_uart_tx|Mux4~4  = (\my_uart_tx|tx_count [0] & ((\my_uart_tx|Mux4~3  & (\my_uart_tx|tx_data_reg [5])) # (!\my_uart_tx|Mux4~3  & ((E1_tx_data_reg[3]))))) # (!\my_uart_tx|tx_count [0] & (((\my_uart_tx|Mux4~3 ))))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_data_reg [5]),
	.datab(\my_uart_tx|tx_count [0]),
	.datac(\check_pin_instance|tx_data[3]~reg0_regout ),
	.datad(\my_uart_tx|Mux4~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~4 ),
	.regout(\my_uart_tx|tx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[3] .lut_mask = "bbc0";
defparam \my_uart_tx|tx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[3] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \ir_recieve_instance|recieved_data[8]~6 (
// Equation(s):
// \ir_recieve_instance|recieved_data[8]~6_combout  = (!\ir_recieve_instance|cyc_cnt [0] & (!\ir_recieve_instance|cyc_cnt [1] & (\ir_recieve_instance|Equal5~3_combout  & !\ir_recieve_instance|cyc_cnt [2])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|cyc_cnt [0]),
	.datab(\ir_recieve_instance|cyc_cnt [1]),
	.datac(\ir_recieve_instance|Equal5~3_combout ),
	.datad(\ir_recieve_instance|cyc_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[8]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[8]~6 .lut_mask = "0010";
defparam \ir_recieve_instance|recieved_data[8]~6 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[8]~6 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[8]~6 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[8]~6 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[8]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \ir_recieve_instance|recieved_data[8] (
// Equation(s):
// \ir_recieve_instance|recieved_data [8] = DFFEAS((\ir_recieve_instance|recieved_data[8]~6_combout  & ((\ir_recieve_instance|always3~1_combout ) # ((!\ir_recieve_instance|always3~2  & \ir_recieve_instance|recieved_data [8])))) # 
// (!\ir_recieve_instance|recieved_data[8]~6_combout  & (((\ir_recieve_instance|recieved_data [8])))), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|always3~2 ),
	.datab(\ir_recieve_instance|recieved_data [8]),
	.datac(\ir_recieve_instance|recieved_data[8]~6_combout ),
	.datad(\ir_recieve_instance|always3~1_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[8] .lut_mask = "fc4c";
defparam \ir_recieve_instance|recieved_data[8] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[8] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[8] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[8] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \ir_recieve_instance|recieved_data[1]~3 (
// Equation(s):
// \ir_recieve_instance|recieved_data[1]~3_combout  = (((!\ir_recieve_instance|cyc_cnt [1] & !\ir_recieve_instance|cyc_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|cyc_cnt [1]),
	.datad(\ir_recieve_instance|cyc_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[1]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[1]~3 .lut_mask = "000f";
defparam \ir_recieve_instance|recieved_data[1]~3 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[1]~3 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[1]~3 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[1]~3 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[1]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \ir_recieve_instance|recieved_data[0] (
// Equation(s):
// \ir_recieve_instance|recieved_data [0] = DFFEAS((\ir_recieve_instance|recieved_data[1]~3_combout  & ((\ir_recieve_instance|recieved_data[4]~8_combout ) # ((\ir_recieve_instance|recieved_data [0] & !\ir_recieve_instance|recieved_data[4]~9_combout )))) # 
// (!\ir_recieve_instance|recieved_data[1]~3_combout  & (\ir_recieve_instance|recieved_data [0])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data [0]),
	.datab(\ir_recieve_instance|recieved_data[1]~3_combout ),
	.datac(\ir_recieve_instance|recieved_data[4]~8_combout ),
	.datad(\ir_recieve_instance|recieved_data[4]~9_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[0] .lut_mask = "e2ea";
defparam \ir_recieve_instance|recieved_data[0] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[0] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[0] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[0] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \check_pin_instance|tx_data[0]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[0]~reg0_regout  = DFFEAS(((\check_pin_instance|tx_count [0] & (\ir_recieve_instance|recieved_data [8])) # (!\check_pin_instance|tx_count [0] & ((\ir_recieve_instance|recieved_data [0])))), GLOBAL(\clk~combout ), VCC, , 
// \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data [8]),
	.datab(\ir_recieve_instance|recieved_data [0]),
	.datac(vcc),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[0]~reg0 .lut_mask = "aacc";
defparam \check_pin_instance|tx_data[0]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[0]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[0]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[0]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \my_uart_tx|tx_data_reg[0] (
// Equation(s):
// \my_uart_tx|tx_data_reg [0] = DFFEAS((((\check_pin_instance|tx_data[0]~reg0_regout ))), !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), VCC, , \my_uart_tx|Decoder0~0_combout , , , , )

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\check_pin_instance|tx_data[0]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[0] .lut_mask = "ff00";
defparam \my_uart_tx|tx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_tx|tx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \ir_recieve_instance|recieved_data[9]~0 (
// Equation(s):
// \ir_recieve_instance|recieved_data[9]~0_combout  = (\ir_recieve_instance|Equal5~3_combout  & (\ir_recieve_instance|cyc_cnt [0] & (!\ir_recieve_instance|cyc_cnt [2] & !\ir_recieve_instance|cyc_cnt [1])))

	.clk(gnd),
	.dataa(\ir_recieve_instance|Equal5~3_combout ),
	.datab(\ir_recieve_instance|cyc_cnt [0]),
	.datac(\ir_recieve_instance|cyc_cnt [2]),
	.datad(\ir_recieve_instance|cyc_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[9]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[9]~0 .lut_mask = "0008";
defparam \ir_recieve_instance|recieved_data[9]~0 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[9]~0 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[9]~0 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[9]~0 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[9]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \ir_recieve_instance|recieved_data[9] (
// Equation(s):
// \ir_recieve_instance|recieved_data [9] = DFFEAS((\ir_recieve_instance|recieved_data[9]~0_combout  & ((\ir_recieve_instance|always3~1_combout ) # ((\ir_recieve_instance|recieved_data [9] & !\ir_recieve_instance|always3~2 )))) # 
// (!\ir_recieve_instance|recieved_data[9]~0_combout  & (\ir_recieve_instance|recieved_data [9])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data[9]~0_combout ),
	.datab(\ir_recieve_instance|recieved_data [9]),
	.datac(\ir_recieve_instance|always3~1_combout ),
	.datad(\ir_recieve_instance|always3~2 ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[9] .lut_mask = "e4ec";
defparam \ir_recieve_instance|recieved_data[9] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[9] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[9] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[9] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \ir_recieve_instance|recieved_data[1] (
// Equation(s):
// \ir_recieve_instance|recieved_data [1] = DFFEAS((\ir_recieve_instance|recieved_data[1]~3_combout  & ((\ir_recieve_instance|recieved_data[3]~2_combout ) # ((\ir_recieve_instance|recieved_data [1] & !\ir_recieve_instance|recieved_data[3]~4_combout )))) # 
// (!\ir_recieve_instance|recieved_data[1]~3_combout  & (\ir_recieve_instance|recieved_data [1])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data [1]),
	.datab(\ir_recieve_instance|recieved_data[1]~3_combout ),
	.datac(\ir_recieve_instance|recieved_data[3]~2_combout ),
	.datad(\ir_recieve_instance|recieved_data[3]~4_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[1] .lut_mask = "e2ea";
defparam \ir_recieve_instance|recieved_data[1] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[1] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[1] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[1] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \check_pin_instance|tx_data[1]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[1]~reg0_regout  = DFFEAS(((\check_pin_instance|tx_count [0] & (\ir_recieve_instance|recieved_data [9])) # (!\check_pin_instance|tx_count [0] & ((\ir_recieve_instance|recieved_data [1])))), GLOBAL(\clk~combout ), VCC, , 
// \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ir_recieve_instance|recieved_data [9]),
	.datac(\ir_recieve_instance|recieved_data [1]),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[1]~reg0 .lut_mask = "ccf0";
defparam \check_pin_instance|tx_data[1]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[1]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[1]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[1]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \my_uart_tx|tx_data_reg[1] (
// Equation(s):
// \my_uart_tx|Mux4~0  = (\my_uart_tx|tx_count [0] & (((E1_tx_data_reg[1] & \my_uart_tx|tx_count [1])))) # (!\my_uart_tx|tx_count [0] & ((\my_uart_tx|tx_data_reg [0]) # ((!\my_uart_tx|tx_count [1]))))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_data_reg [0]),
	.datac(\check_pin_instance|tx_data[1]~reg0_regout ),
	.datad(\my_uart_tx|tx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~0 ),
	.regout(\my_uart_tx|tx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[1] .lut_mask = "e455";
defparam \my_uart_tx|tx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[1] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[1] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \ir_recieve_instance|recieved_data[6]~11 (
// Equation(s):
// \ir_recieve_instance|recieved_data[6]~11_combout  = (((\ir_recieve_instance|cyc_cnt [1] & \ir_recieve_instance|cyc_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|cyc_cnt [1]),
	.datad(\ir_recieve_instance|cyc_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ir_recieve_instance|recieved_data[6]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[6]~11 .lut_mask = "f000";
defparam \ir_recieve_instance|recieved_data[6]~11 .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[6]~11 .output_mode = "comb_only";
defparam \ir_recieve_instance|recieved_data[6]~11 .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[6]~11 .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[6]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \ir_recieve_instance|recieved_data[6] (
// Equation(s):
// \ir_recieve_instance|recieved_data [6] = DFFEAS((\ir_recieve_instance|recieved_data[6]~11_combout  & ((\ir_recieve_instance|recieved_data[4]~8_combout ) # ((\ir_recieve_instance|recieved_data [6] & !\ir_recieve_instance|recieved_data[4]~9_combout )))) # 
// (!\ir_recieve_instance|recieved_data[6]~11_combout  & (\ir_recieve_instance|recieved_data [6])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data[6]~11_combout ),
	.datab(\ir_recieve_instance|recieved_data [6]),
	.datac(\ir_recieve_instance|recieved_data[4]~8_combout ),
	.datad(\ir_recieve_instance|recieved_data[4]~9_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[6] .lut_mask = "e4ec";
defparam \ir_recieve_instance|recieved_data[6] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[6] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[6] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[6] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \check_pin_instance|tx_data[6]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[6]~reg0_regout  = DFFEAS((((\ir_recieve_instance|recieved_data [6] & !\check_pin_instance|tx_count [0]))), GLOBAL(\clk~combout ), VCC, , \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|recieved_data [6]),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[6]~reg0 .lut_mask = "00f0";
defparam \check_pin_instance|tx_data[6]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[6]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[6]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[6]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \my_uart_tx|tx_data_reg[6] (
// Equation(s):
// \my_uart_tx|tx_data_reg [6] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), VCC, , \my_uart_tx|Decoder0~0_combout , \check_pin_instance|tx_data[6]~reg0_regout , , , VCC)

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\check_pin_instance|tx_data[6]~reg0_regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|tx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[6] .lut_mask = "0000";
defparam \my_uart_tx|tx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_tx|tx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_tx|tx_data_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \ir_recieve_instance|recieved_data[7] (
// Equation(s):
// \ir_recieve_instance|recieved_data [7] = DFFEAS((\ir_recieve_instance|recieved_data[6]~11_combout  & ((\ir_recieve_instance|recieved_data[3]~2_combout ) # ((\ir_recieve_instance|recieved_data [7] & !\ir_recieve_instance|recieved_data[3]~4_combout )))) # 
// (!\ir_recieve_instance|recieved_data[6]~11_combout  & (\ir_recieve_instance|recieved_data [7])), GLOBAL(\clk~combout ), \ir_rst~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\ir_recieve_instance|recieved_data [7]),
	.datab(\ir_recieve_instance|recieved_data[6]~11_combout ),
	.datac(\ir_recieve_instance|recieved_data[3]~2_combout ),
	.datad(\ir_recieve_instance|recieved_data[3]~4_combout ),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ir_recieve_instance|recieved_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ir_recieve_instance|recieved_data[7] .lut_mask = "e2ea";
defparam \ir_recieve_instance|recieved_data[7] .operation_mode = "normal";
defparam \ir_recieve_instance|recieved_data[7] .output_mode = "reg_only";
defparam \ir_recieve_instance|recieved_data[7] .register_cascade_mode = "off";
defparam \ir_recieve_instance|recieved_data[7] .sum_lutc_input = "datac";
defparam \ir_recieve_instance|recieved_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \check_pin_instance|tx_data[7]~reg0 (
// Equation(s):
// \check_pin_instance|tx_data[7]~reg0_regout  = DFFEAS((((\ir_recieve_instance|recieved_data [7] & !\check_pin_instance|tx_count [0]))), GLOBAL(\clk~combout ), VCC, , \check_pin_instance|always0~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_recieve_instance|recieved_data [7]),
	.datad(\check_pin_instance|tx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\check_pin_instance|always0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check_pin_instance|tx_data[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check_pin_instance|tx_data[7]~reg0 .lut_mask = "00f0";
defparam \check_pin_instance|tx_data[7]~reg0 .operation_mode = "normal";
defparam \check_pin_instance|tx_data[7]~reg0 .output_mode = "reg_only";
defparam \check_pin_instance|tx_data[7]~reg0 .register_cascade_mode = "off";
defparam \check_pin_instance|tx_data[7]~reg0 .sum_lutc_input = "datac";
defparam \check_pin_instance|tx_data[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \my_uart_tx|tx_data_reg[7] (
// Equation(s):
// \my_uart_tx|Mux4~1  = (\my_uart_tx|tx_count [0] & (((E1_tx_data_reg[7] & \my_uart_tx|tx_count [3])))) # (!\my_uart_tx|tx_count [0] & (\my_uart_tx|tx_data_reg [6]))

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [0]),
	.datab(\my_uart_tx|tx_data_reg [6]),
	.datac(\check_pin_instance|tx_data[7]~reg0_regout ),
	.datad(\my_uart_tx|tx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|Decoder0~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~1 ),
	.regout(\my_uart_tx|tx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|tx_data_reg[7] .lut_mask = "e444";
defparam \my_uart_tx|tx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_tx|tx_data_reg[7] .output_mode = "comb_only";
defparam \my_uart_tx|tx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_tx|tx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_tx|tx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \my_uart_tx|Mux4~2 (
// Equation(s):
// \my_uart_tx|Mux4~2_combout  = (\my_uart_tx|tx_count [1] & (!\my_uart_tx|tx_count [3] & (\my_uart_tx|Mux4~0 ))) # (!\my_uart_tx|tx_count [1] & ((\my_uart_tx|Mux4~1 ) # ((!\my_uart_tx|tx_count [3] & \my_uart_tx|Mux4~0 ))))

	.clk(gnd),
	.dataa(\my_uart_tx|tx_count [1]),
	.datab(\my_uart_tx|tx_count [3]),
	.datac(\my_uart_tx|Mux4~0 ),
	.datad(\my_uart_tx|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|Mux4~2 .lut_mask = "7530";
defparam \my_uart_tx|Mux4~2 .operation_mode = "normal";
defparam \my_uart_tx|Mux4~2 .output_mode = "comb_only";
defparam \my_uart_tx|Mux4~2 .register_cascade_mode = "off";
defparam \my_uart_tx|Mux4~2 .sum_lutc_input = "datac";
defparam \my_uart_tx|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \my_uart_tx|uart_tx_reg (
// Equation(s):
// \my_uart_tx|uart_tx_reg~regout  = DFFEAS((\my_uart_tx|tx_count [2] & (!\my_uart_tx|tx_count [3] & (\my_uart_tx|Mux4~4 ))) # (!\my_uart_tx|tx_count [2] & (((\my_uart_tx|Mux4~2_combout )))), !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), VCC, , , , , , )

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(\my_uart_tx|tx_count [2]),
	.datab(\my_uart_tx|tx_count [3]),
	.datac(\my_uart_tx|Mux4~4 ),
	.datad(\my_uart_tx|Mux4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|uart_tx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|uart_tx_reg .lut_mask = "7520";
defparam \my_uart_tx|uart_tx_reg .operation_mode = "normal";
defparam \my_uart_tx|uart_tx_reg .output_mode = "reg_only";
defparam \my_uart_tx|uart_tx_reg .register_cascade_mode = "off";
defparam \my_uart_tx|uart_tx_reg .sum_lutc_input = "datac";
defparam \my_uart_tx|uart_tx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \my_uart_tx|uart_tx_reg~en (
// Equation(s):
// \my_uart_tx|uart_tx_reg~en_regout  = DFFEAS((((!\my_uart_tx|tx_count [1] & !\my_uart_tx|tx_count [2])) # (!\my_uart_tx|tx_count [3])), !GLOBAL(\speed_select|buad_clk_tx_reg~regout ), \ir_rst~regout , , , , , , )

	.clk(!\speed_select|buad_clk_tx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_tx|tx_count [3]),
	.datac(\my_uart_tx|tx_count [1]),
	.datad(\my_uart_tx|tx_count [2]),
	.aclr(!\ir_rst~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_tx|uart_tx_reg~en_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|uart_tx_reg~en .lut_mask = "333f";
defparam \my_uart_tx|uart_tx_reg~en .operation_mode = "normal";
defparam \my_uart_tx|uart_tx_reg~en .output_mode = "reg_only";
defparam \my_uart_tx|uart_tx_reg~en .register_cascade_mode = "off";
defparam \my_uart_tx|uart_tx_reg~en .sum_lutc_input = "datac";
defparam \my_uart_tx|uart_tx_reg~en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \my_uart_tx|uart_tx~0 (
// Equation(s):
// \my_uart_tx|uart_tx~0_combout  = (((\ir_rst~regout  & \my_uart_tx|uart_tx_reg~en_regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ir_rst~regout ),
	.datad(\my_uart_tx|uart_tx_reg~en_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_tx|uart_tx~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_tx|uart_tx~0 .lut_mask = "f000";
defparam \my_uart_tx|uart_tx~0 .operation_mode = "normal";
defparam \my_uart_tx|uart_tx~0 .output_mode = "comb_only";
defparam \my_uart_tx|uart_tx~0 .register_cascade_mode = "off";
defparam \my_uart_tx|uart_tx~0 .sum_lutc_input = "datac";
defparam \my_uart_tx|uart_tx~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell linkPMH(
// Equation(s):
// \linkPMH~regout  = DFFEAS((\Equal2~8 ) # ((\linkPMH~regout  & ((\Equal4~4_combout ) # (\Equal3~2_combout )))), GLOBAL(\clk~combout ), \rst_n~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal2~8 ),
	.datab(\linkPMH~regout ),
	.datac(\Equal4~4_combout ),
	.datad(\Equal3~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPMH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPMH.lut_mask = "eeea";
defparam linkPMH.operation_mode = "normal";
defparam linkPMH.output_mode = "reg_only";
defparam linkPMH.register_cascade_mode = "off";
defparam linkPMH.sum_lutc_input = "datac";
defparam linkPMH.synch_mode = "off";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[4]));
// synopsys translate_off
defparam \BusA[4]~I .open_drain_output = "true";
defparam \BusA[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[5]));
// synopsys translate_off
defparam \BusA[5]~I .open_drain_output = "true";
defparam \BusA[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[6]));
// synopsys translate_off
defparam \BusA[6]~I .open_drain_output = "true";
defparam \BusA[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[2]~I (
	.datain(\BusB[16]~0 ),
	.oe(\linkCMP~regout ),
	.combout(),
	.padio(BusA[2]));
// synopsys translate_off
defparam \BusA[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[3]~I (
	.datain(\ir_recieve_instance|recieve_status~regout ),
	.oe(\ir_rst~regout ),
	.combout(),
	.padio(BusA[3]));
// synopsys translate_off
defparam \BusA[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[7]~I (
	.datain(\my_uart_tx|uart_tx_reg~regout ),
	.oe(\my_uart_tx|uart_tx~0_combout ),
	.combout(),
	.padio(BusA[7]));
// synopsys translate_off
defparam \BusA[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[17]~I (
	.datain(\BusD[81]~0 ),
	.oe(\linkCMP~regout ),
	.combout(),
	.padio(BusB[17]));
// synopsys translate_off
defparam \BusB[17]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusC[69]~I (
	.datain(\BusB[16]~0 ),
	.oe(\linkPMH~regout ),
	.combout(),
	.padio(BusC[69]));
// synopsys translate_off
defparam \BusC[69]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
