Running: xsim.dir/fpga_basicIO_tb_time_synth/xsimk.exe -simmode gui -wdb fpga_basicIO_tb_time_synth.wdb -simrunnum 0 -socket 58396
Design successfully loaded
Design Loading Memory Usage: 20452 KB (Peak: 20452 KB)
Design Loading CPU Usage: 31 ms
Simulation completed
Simulation Memory Usage: 26228 KB (Peak: 26228 KB)
Simulation CPU Usage: 2108 ms
