LIBRARY IEEE;;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY Mux_2x1 IS
	PORT(
			entrada_A : IN STD_LOGIC;
			entrada_B : IN STD_LOGIC;
			sel 		 : IN STD_LOGIC;
			saida : OUT STD_LOGIC
			);
END Mux_2x1;

ARCHITECTURE mux_2x1 of Mux_2x1 IS
BEGIN
	saida <= entrada_A when (sel = '0') else entrada_B;
END mux_2x1;