// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "DiamantISAListener")
  (DATE "01/10/2021 05:30:28")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (PORT datab (249:249:249) (249:249:249))
        (PORT datac (162:162:162) (162:162:162))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (210:210:210))
        (PORT datab (191:191:191) (191:191:191))
        (PORT datac (195:195:195) (195:195:195))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (696:696:696))
        (PORT datac (116:116:116) (116:116:116))
        (PORT datad (178:178:178) (178:178:178))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[12\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (465:465:465) (465:465:465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nIOCS16\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (465:465:465) (465:465:465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nMEMW\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nIOW\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (PORT datab (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datad (173:173:173) (173:173:173))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Reset\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.00\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (178:178:178) (178:178:178))
        (PORT datad (3081:3081:3081) (3081:3081:3081))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.00\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (129:129:129))
        (PORT datab (128:128:128) (128:128:128))
        (PORT datac (122:122:122) (122:122:122))
        (PORT datad (123:123:123) (123:123:123))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (789:789:789) (789:789:789))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3393:3393:3393) (3393:3393:3393))
        (PORT datab (3415:3415:3415) (3415:3415:3415))
        (PORT datac (3416:3416:3416) (3416:3416:3416))
        (PORT datad (3274:3274:3274) (3274:3274:3274))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (183:183:183))
        (PORT datad (3081:3081:3081) (3081:3081:3081))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector41\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (132:132:132))
        (PORT datab (119:119:119) (119:119:119))
        (PORT datac (119:119:119) (119:119:119))
        (PORT datad (128:128:128) (128:128:128))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.11)
    (DELAY
      (ABSOLUTE
        (PORT clk (789:789:789) (789:789:789))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datac (671:671:671) (671:671:671))
        (PORT datad (234:234:234) (234:234:234))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (165:165:165))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (250:250:250))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (162:162:162))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (240:240:240))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (156:156:156))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (162:162:162))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (154:154:154))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE WriteAddr\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (165:165:165))
        (PORT datad (345:345:345) (345:345:345))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (166:166:166))
        (PORT datab (246:246:246) (246:246:246))
        (PORT datac (163:163:163) (163:163:163))
        (PORT datad (158:158:158) (158:158:158))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (341:341:341))
        (PORT datab (540:540:540) (540:540:540))
        (PORT datac (700:700:700) (700:700:700))
        (PORT datad (371:371:371) (371:371:371))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (206:206:206))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (191:191:191) (191:191:191))
        (PORT datad (190:190:190) (190:190:190))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (694:694:694))
        (PORT datab (161:161:161) (161:161:161))
        (PORT datac (235:235:235) (235:235:235))
        (PORT datad (3081:3081:3081) (3081:3081:3081))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector39\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (125:125:125))
        (PORT datab (124:124:124) (124:124:124))
        (PORT datac (115:115:115) (115:115:115))
        (PORT datad (127:127:127) (127:127:127))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (789:789:789) (789:789:789))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (184:184:184))
        (PORT datad (3081:3081:3081) (3081:3081:3081))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE MachineState\.10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (131:131:131))
        (PORT datab (124:124:124) (124:124:124))
        (PORT datac (120:120:120) (120:120:120))
        (PORT datad (127:127:127) (127:127:127))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (110:110:110) (110:110:110))
        (IOPATH datad combout (79:79:79) (79:79:79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE MachineState\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (789:789:789) (789:789:789))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (161:161:161))
        (PORT datad (177:177:177) (177:177:177))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE ReadClock\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector42\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (243:243:243))
        (PORT datab (673:673:673) (673:673:673))
        (PORT datad (231:231:231) (231:231:231))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteClock)
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE WriteClock\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (730:730:730) (730:730:730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE WriteClock\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (140:140:140) (140:140:140))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (158:158:158))
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (198:198:198) (198:198:198))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (94:94:94) (94:94:94))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (160:160:160))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (152:152:152))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (161:161:161))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH dataa cout (150:150:150) (150:150:150))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[10\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (155:155:155))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datab cout (143:143:143) (143:143:143))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
        (IOPATH cin cout (35:35:35) (35:35:35))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ReadAddr\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datad (153:153:153) (153:153:153))
        (IOPATH datad combout (59:59:59) (59:59:59))
        (IOPATH cin combout (170:170:170) (170:170:170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ReadAddr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (973:973:973) (973:973:973))
        (PORT datain (42:42:42) (42:42:42))
        (PORT aclr (3268:3268:3268) (3268:3268:3268))
        (PORT ena (834:834:834) (834:834:834))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
        (IOPATH (posedge aclr) regout (133:133:133) (133:133:133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (183:183:183))
        (PORT datab (179:179:179) (179:179:179))
        (PORT datad (171:171:171) (171:171:171))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ResetMask\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (789:789:789) (789:789:789))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (3297:3297:3297) (3297:3297:3297))
        (PORT datad (682:682:682) (682:682:682))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE WriteAddr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (790:790:790) (790:790:790))
        (PORT datain (42:42:42) (42:42:42))
        (PORT sclr (517:517:517) (517:517:517))
        (PORT ena (483:483:483) (483:483:483))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
      (HOLD sclr (posedge clk) (152:152:152))
      (HOLD ena (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1456:1456:1456) (1456:1456:1456))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT d[1] (952:952:952) (952:952:952))
        (PORT d[2] (906:906:906) (906:906:906))
        (PORT d[3] (1736:1736:1736) (1736:1736:1736))
        (PORT d[4] (1678:1678:1678) (1678:1678:1678))
        (PORT d[5] (1757:1757:1757) (1757:1757:1757))
        (PORT d[6] (1103:1103:1103) (1103:1103:1103))
        (PORT d[7] (1309:1309:1309) (1309:1309:1309))
        (PORT d[8] (1793:1793:1793) (1793:1793:1793))
        (PORT d[9] (1545:1545:1545) (1545:1545:1545))
        (PORT d[10] (1671:1671:1671) (1671:1671:1671))
        (PORT d[11] (1430:1430:1430) (1430:1430:1430))
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (534:534:534) (534:534:534))
        (PORT clk (857:857:857) (857:857:857))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1552:1552:1552))
        (PORT d[1] (842:842:842) (842:842:842))
        (PORT d[2] (1739:1739:1739) (1739:1739:1739))
        (PORT d[3] (1022:1022:1022) (1022:1022:1022))
        (PORT d[4] (1525:1525:1525) (1525:1525:1525))
        (PORT d[5] (1460:1460:1460) (1460:1460:1460))
        (PORT d[6] (1352:1352:1352) (1352:1352:1352))
        (PORT d[7] (1372:1372:1372) (1372:1372:1372))
        (PORT d[8] (1664:1664:1664) (1664:1664:1664))
        (PORT d[9] (965:965:965) (965:965:965))
        (PORT d[10] (1354:1354:1354) (1354:1354:1354))
        (PORT d[11] (1613:1613:1613) (1613:1613:1613))
        (PORT clk (859:859:859) (859:859:859))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1035:1035:1035))
        (PORT clk (859:859:859) (859:859:859))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (981:981:981) (981:981:981))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3217:3217:3217) (3217:3217:3217))
        (PORT datad (667:667:667) (667:667:667))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1448:1448:1448) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (984:984:984) (984:984:984))
        (PORT d[1] (949:949:949) (949:949:949))
        (PORT d[2] (893:893:893) (893:893:893))
        (PORT d[3] (1728:1728:1728) (1728:1728:1728))
        (PORT d[4] (1581:1581:1581) (1581:1581:1581))
        (PORT d[5] (1651:1651:1651) (1651:1651:1651))
        (PORT d[6] (1256:1256:1256) (1256:1256:1256))
        (PORT d[7] (1299:1299:1299) (1299:1299:1299))
        (PORT d[8] (1899:1899:1899) (1899:1899:1899))
        (PORT d[9] (1330:1330:1330) (1330:1330:1330))
        (PORT d[10] (1661:1661:1661) (1661:1661:1661))
        (PORT d[11] (1329:1329:1329) (1329:1329:1329))
        (PORT clk (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1449:1449:1449) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1571:1571:1571))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (538:538:538) (538:538:538))
        (PORT clk (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1547:1547:1547))
        (PORT d[1] (977:977:977) (977:977:977))
        (PORT d[2] (1760:1760:1760) (1760:1760:1760))
        (PORT d[3] (1006:1006:1006) (1006:1006:1006))
        (PORT d[4] (1517:1517:1517) (1517:1517:1517))
        (PORT d[5] (1447:1447:1447) (1447:1447:1447))
        (PORT d[6] (1342:1342:1342) (1342:1342:1342))
        (PORT d[7] (1360:1360:1360) (1360:1360:1360))
        (PORT d[8] (1655:1655:1655) (1655:1655:1655))
        (PORT d[9] (952:952:952) (952:952:952))
        (PORT d[10] (1348:1348:1348) (1348:1348:1348))
        (PORT d[11] (1604:1604:1604) (1604:1604:1604))
        (PORT clk (858:858:858) (858:858:858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1030:1030:1030))
        (PORT clk (858:858:858) (858:858:858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (980:980:980))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (980:980:980))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (980:980:980) (980:980:980))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (3237:3237:3237) (3237:3237:3237))
        (PORT datad (667:667:667) (667:667:667))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1396:1396:1396) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (351:351:351) (351:351:351))
        (PORT d[1] (350:350:350) (350:350:350))
        (PORT d[2] (345:345:345) (345:345:345))
        (PORT d[3] (351:351:351) (351:351:351))
        (PORT d[4] (354:354:354) (354:354:354))
        (PORT d[5] (475:475:475) (475:475:475))
        (PORT d[6] (491:491:491) (491:491:491))
        (PORT d[7] (1251:1251:1251) (1251:1251:1251))
        (PORT d[8] (1497:1497:1497) (1497:1497:1497))
        (PORT d[9] (1323:1323:1323) (1323:1323:1323))
        (PORT d[10] (761:761:761) (761:761:761))
        (PORT d[11] (807:807:807) (807:807:807))
        (PORT clk (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1397:1397:1397) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1519:1519:1519))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (761:761:761))
        (PORT clk (860:860:860) (860:860:860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (770:770:770))
        (PORT d[1] (926:926:926) (926:926:926))
        (PORT d[2] (619:619:619) (619:619:619))
        (PORT d[3] (476:476:476) (476:476:476))
        (PORT d[4] (584:584:584) (584:584:584))
        (PORT d[5] (735:735:735) (735:735:735))
        (PORT d[6] (598:598:598) (598:598:598))
        (PORT d[7] (599:599:599) (599:599:599))
        (PORT d[8] (744:744:744) (744:744:744))
        (PORT d[9] (595:595:595) (595:595:595))
        (PORT d[10] (1076:1076:1076) (1076:1076:1076))
        (PORT d[11] (776:776:776) (776:776:776))
        (PORT clk (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (754:754:754))
        (PORT clk (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (984:984:984))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (984:984:984))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (984:984:984) (984:984:984))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (3073:3073:3073) (3073:3073:3073))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1435:1435:1435) (1435:1435:1435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (974:974:974))
        (PORT d[1] (1360:1360:1360) (1360:1360:1360))
        (PORT d[2] (884:884:884) (884:884:884))
        (PORT d[3] (1857:1857:1857) (1857:1857:1857))
        (PORT d[4] (1571:1571:1571) (1571:1571:1571))
        (PORT d[5] (1645:1645:1645) (1645:1645:1645))
        (PORT d[6] (1091:1091:1091) (1091:1091:1091))
        (PORT d[7] (1309:1309:1309) (1309:1309:1309))
        (PORT d[8] (1654:1654:1654) (1654:1654:1654))
        (PORT d[9] (1310:1310:1310) (1310:1310:1310))
        (PORT d[10] (1650:1650:1650) (1650:1650:1650))
        (PORT d[11] (1316:1316:1316) (1316:1316:1316))
        (PORT clk (1436:1436:1436) (1436:1436:1436))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1436:1436:1436) (1436:1436:1436))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1558:1558:1558))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (509:509:509) (509:509:509))
        (PORT clk (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1527:1527:1527))
        (PORT d[1] (1115:1115:1115) (1115:1115:1115))
        (PORT d[2] (1624:1624:1624) (1624:1624:1624))
        (PORT d[3] (1000:1000:1000) (1000:1000:1000))
        (PORT d[4] (1398:1398:1398) (1398:1398:1398))
        (PORT d[5] (1331:1331:1331) (1331:1331:1331))
        (PORT d[6] (1337:1337:1337) (1337:1337:1337))
        (PORT d[7] (1354:1354:1354) (1354:1354:1354))
        (PORT d[8] (1645:1645:1645) (1645:1645:1645))
        (PORT d[9] (717:717:717) (717:717:717))
        (PORT d[10] (1348:1348:1348) (1348:1348:1348))
        (PORT d[11] (1471:1471:1471) (1471:1471:1471))
        (PORT clk (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1024:1024:1024))
        (PORT clk (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datac (3298:3298:3298) (3298:3298:3298))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1475:1475:1475) (1475:1475:1475))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (966:966:966))
        (PORT d[1] (1333:1333:1333) (1333:1333:1333))
        (PORT d[2] (1010:1010:1010) (1010:1010:1010))
        (PORT d[3] (1699:1699:1699) (1699:1699:1699))
        (PORT d[4] (1424:1424:1424) (1424:1424:1424))
        (PORT d[5] (1618:1618:1618) (1618:1618:1618))
        (PORT d[6] (963:963:963) (963:963:963))
        (PORT d[7] (1282:1282:1282) (1282:1282:1282))
        (PORT d[8] (1632:1632:1632) (1632:1632:1632))
        (PORT d[9] (943:943:943) (943:943:943))
        (PORT d[10] (1515:1515:1515) (1515:1515:1515))
        (PORT d[11] (1170:1170:1170) (1170:1170:1170))
        (PORT clk (1476:1476:1476) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1476:1476:1476) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (530:530:530))
        (PORT clk (846:846:846) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1390:1390:1390))
        (PORT d[1] (1258:1258:1258) (1258:1258:1258))
        (PORT d[2] (1600:1600:1600) (1600:1600:1600))
        (PORT d[3] (1534:1534:1534) (1534:1534:1534))
        (PORT d[4] (1385:1385:1385) (1385:1385:1385))
        (PORT d[5] (1317:1317:1317) (1317:1317:1317))
        (PORT d[6] (1192:1192:1192) (1192:1192:1192))
        (PORT d[7] (1210:1210:1210) (1210:1210:1210))
        (PORT d[8] (1499:1499:1499) (1499:1499:1499))
        (PORT d[9] (1346:1346:1346) (1346:1346:1346))
        (PORT d[10] (1196:1196:1196) (1196:1196:1196))
        (PORT d[11] (1317:1317:1317) (1317:1317:1317))
        (PORT clk (848:848:848) (848:848:848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (870:870:870))
        (PORT clk (848:848:848) (848:848:848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (970:970:970))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (970:970:970))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (970:970:970) (970:970:970))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3076:3076:3076) (3076:3076:3076))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1475:1475:1475) (1475:1475:1475))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1357:1357:1357))
        (PORT d[1] (1346:1346:1346) (1346:1346:1346))
        (PORT d[2] (861:861:861) (861:861:861))
        (PORT d[3] (1582:1582:1582) (1582:1582:1582))
        (PORT d[4] (1434:1434:1434) (1434:1434:1434))
        (PORT d[5] (1634:1634:1634) (1634:1634:1634))
        (PORT d[6] (1073:1073:1073) (1073:1073:1073))
        (PORT d[7] (1291:1291:1291) (1291:1291:1291))
        (PORT d[8] (1648:1648:1648) (1648:1648:1648))
        (PORT d[9] (1299:1299:1299) (1299:1299:1299))
        (PORT d[10] (1641:1641:1641) (1641:1641:1641))
        (PORT d[11] (1462:1462:1462) (1462:1462:1462))
        (PORT clk (1476:1476:1476) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1476:1476:1476) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1476:1476:1476) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1598:1598:1598) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (385:385:385))
        (PORT clk (851:851:851) (851:851:851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1394:1394:1394))
        (PORT d[1] (1004:1004:1004) (1004:1004:1004))
        (PORT d[2] (1609:1609:1609) (1609:1609:1609))
        (PORT d[3] (865:865:865) (865:865:865))
        (PORT d[4] (1396:1396:1396) (1396:1396:1396))
        (PORT d[5] (1329:1329:1329) (1329:1329:1329))
        (PORT d[6] (1323:1323:1323) (1323:1323:1323))
        (PORT d[7] (1343:1343:1343) (1343:1343:1343))
        (PORT d[8] (1630:1630:1630) (1630:1630:1630))
        (PORT d[9] (845:845:845) (845:845:845))
        (PORT d[10] (1333:1333:1333) (1333:1333:1333))
        (PORT d[11] (1459:1459:1459) (1459:1459:1459))
        (PORT clk (853:853:853) (853:853:853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1008:1008:1008))
        (PORT clk (853:853:853) (853:853:853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (975:975:975))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (975:975:975))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (975:975:975) (975:975:975))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (485:485:485) (485:485:485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (3067:3067:3067) (3067:3067:3067))
        (PORT datad (682:682:682) (682:682:682))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1464:1464:1464) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1730:1730:1730))
        (PORT d[1] (1712:1712:1712) (1712:1712:1712))
        (PORT d[2] (992:992:992) (992:992:992))
        (PORT d[3] (521:521:521) (521:521:521))
        (PORT d[4] (531:531:531) (531:531:531))
        (PORT d[5] (1728:1728:1728) (1728:1728:1728))
        (PORT d[6] (643:643:643) (643:643:643))
        (PORT d[7] (1097:1097:1097) (1097:1097:1097))
        (PORT d[8] (1354:1354:1354) (1354:1354:1354))
        (PORT d[9] (668:668:668) (668:668:668))
        (PORT d[10] (752:752:752) (752:752:752))
        (PORT d[11] (723:723:723) (723:723:723))
        (PORT clk (1465:1465:1465) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1465:1465:1465) (1465:1465:1465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1587:1587:1587) (1587:1587:1587))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (732:732:732) (732:732:732))
        (PORT clk (850:850:850) (850:850:850))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (623:623:623) (623:623:623))
        (PORT d[1] (1438:1438:1438) (1438:1438:1438))
        (PORT d[2] (1420:1420:1420) (1420:1420:1420))
        (PORT d[3] (519:519:519) (519:519:519))
        (PORT d[4] (1291:1291:1291) (1291:1291:1291))
        (PORT d[5] (643:643:643) (643:643:643))
        (PORT d[6] (640:640:640) (640:640:640))
        (PORT d[7] (1439:1439:1439) (1439:1439:1439))
        (PORT d[8] (1539:1539:1539) (1539:1539:1539))
        (PORT d[9] (621:621:621) (621:621:621))
        (PORT d[10] (803:803:803) (803:803:803))
        (PORT d[11] (977:977:977) (977:977:977))
        (PORT clk (852:852:852) (852:852:852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1476:1476:1476))
        (PORT clk (852:852:852) (852:852:852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (690:690:690))
        (PORT datac (3202:3202:3202) (3202:3202:3202))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1439:1439:1439) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (989:989:989))
        (PORT d[1] (1200:1200:1200) (1200:1200:1200))
        (PORT d[2] (1335:1335:1335) (1335:1335:1335))
        (PORT d[3] (1534:1534:1534) (1534:1534:1534))
        (PORT d[4] (1399:1399:1399) (1399:1399:1399))
        (PORT d[5] (1476:1476:1476) (1476:1476:1476))
        (PORT d[6] (997:997:997) (997:997:997))
        (PORT d[7] (1132:1132:1132) (1132:1132:1132))
        (PORT d[8] (1609:1609:1609) (1609:1609:1609))
        (PORT d[9] (1144:1144:1144) (1144:1144:1144))
        (PORT d[10] (1058:1058:1058) (1058:1058:1058))
        (PORT d[11] (1147:1147:1147) (1147:1147:1147))
        (PORT clk (1440:1440:1440) (1440:1440:1440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1440:1440:1440) (1440:1440:1440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1562:1562:1562))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (387:387:387) (387:387:387))
        (PORT clk (830:830:830) (830:830:830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1212:1212:1212))
        (PORT d[1] (1237:1237:1237) (1237:1237:1237))
        (PORT d[2] (1459:1459:1459) (1459:1459:1459))
        (PORT d[3] (1508:1508:1508) (1508:1508:1508))
        (PORT d[4] (1224:1224:1224) (1224:1224:1224))
        (PORT d[5] (1153:1153:1153) (1153:1153:1153))
        (PORT d[6] (1168:1168:1168) (1168:1168:1168))
        (PORT d[7] (1343:1343:1343) (1343:1343:1343))
        (PORT d[8] (1470:1470:1470) (1470:1470:1470))
        (PORT d[9] (1195:1195:1195) (1195:1195:1195))
        (PORT d[10] (1176:1176:1176) (1176:1176:1176))
        (PORT d[11] (1160:1160:1160) (1160:1160:1160))
        (PORT clk (832:832:832) (832:832:832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1508:1508:1508))
        (PORT clk (832:832:832) (832:832:832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (954:954:954) (954:954:954))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (2974:2974:2974) (2974:2974:2974))
        (PORT datad (683:683:683) (683:683:683))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (977:977:977))
        (PORT d[1] (854:854:854) (854:854:854))
        (PORT d[2] (897:897:897) (897:897:897))
        (PORT d[3] (1564:1564:1564) (1564:1564:1564))
        (PORT d[4] (1419:1419:1419) (1419:1419:1419))
        (PORT d[5] (1490:1490:1490) (1490:1490:1490))
        (PORT d[6] (1094:1094:1094) (1094:1094:1094))
        (PORT d[7] (1149:1149:1149) (1149:1149:1149))
        (PORT d[8] (1612:1612:1612) (1612:1612:1612))
        (PORT d[9] (1159:1159:1159) (1159:1159:1159))
        (PORT d[10] (1497:1497:1497) (1497:1497:1497))
        (PORT d[11] (1164:1164:1164) (1164:1164:1164))
        (PORT clk (1462:1462:1462) (1462:1462:1462))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1462:1462:1462) (1462:1462:1462))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1462:1462:1462) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1584:1584:1584) (1584:1584:1584))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (532:532:532) (532:532:532))
        (PORT clk (834:834:834) (834:834:834))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1372:1372:1372))
        (PORT d[1] (1399:1399:1399) (1399:1399:1399))
        (PORT d[2] (1585:1585:1585) (1585:1585:1585))
        (PORT d[3] (1528:1528:1528) (1528:1528:1528))
        (PORT d[4] (1361:1361:1361) (1361:1361:1361))
        (PORT d[5] (1292:1292:1292) (1292:1292:1292))
        (PORT d[6] (1180:1180:1180) (1180:1180:1180))
        (PORT d[7] (1202:1202:1202) (1202:1202:1202))
        (PORT d[8] (1493:1493:1493) (1493:1493:1493))
        (PORT d[9] (1338:1338:1338) (1338:1338:1338))
        (PORT d[10] (1189:1189:1189) (1189:1189:1189))
        (PORT d[11] (1420:1420:1420) (1420:1420:1420))
        (PORT clk (836:836:836) (836:836:836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1515:1515:1515))
        (PORT clk (836:836:836) (836:836:836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (958:958:958) (958:958:958))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (2991:2991:2991) (2991:2991:2991))
        (PORT datad (680:680:680) (680:680:680))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1415:1415:1415) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1201:1201:1201))
        (PORT d[1] (1183:1183:1183) (1183:1183:1183))
        (PORT d[2] (1044:1044:1044) (1044:1044:1044))
        (PORT d[3] (1402:1402:1402) (1402:1402:1402))
        (PORT d[4] (1265:1265:1265) (1265:1265:1265))
        (PORT d[5] (1463:1463:1463) (1463:1463:1463))
        (PORT d[6] (1008:1008:1008) (1008:1008:1008))
        (PORT d[7] (1119:1119:1119) (1119:1119:1119))
        (PORT d[8] (1581:1581:1581) (1581:1581:1581))
        (PORT d[9] (1127:1127:1127) (1127:1127:1127))
        (PORT d[10] (1474:1474:1474) (1474:1474:1474))
        (PORT d[11] (1134:1134:1134) (1134:1134:1134))
        (PORT clk (1416:1416:1416) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1416:1416:1416) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1416:1416:1416) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1538:1538:1538))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (588:588:588) (588:588:588))
        (PORT clk (844:844:844) (844:844:844))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1209:1209:1209))
        (PORT d[1] (1221:1221:1221) (1221:1221:1221))
        (PORT d[2] (1448:1448:1448) (1448:1448:1448))
        (PORT d[3] (1491:1491:1491) (1491:1491:1491))
        (PORT d[4] (1212:1212:1212) (1212:1212:1212))
        (PORT d[5] (1145:1145:1145) (1145:1145:1145))
        (PORT d[6] (1150:1150:1150) (1150:1150:1150))
        (PORT d[7] (1173:1173:1173) (1173:1173:1173))
        (PORT d[8] (1457:1457:1457) (1457:1457:1457))
        (PORT d[9] (1007:1007:1007) (1007:1007:1007))
        (PORT d[10] (1037:1037:1037) (1037:1037:1037))
        (PORT d[11] (1155:1155:1155) (1155:1155:1155))
        (PORT clk (846:846:846) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1492:1492:1492))
        (PORT clk (846:846:846) (846:846:846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (968:968:968))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (968:968:968))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (968:968:968) (968:968:968))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (677:677:677))
        (PORT datac (3115:3115:3115) (3115:3115:3115))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1442:1442:1442) (1442:1442:1442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1715:1715:1715))
        (PORT d[1] (1686:1686:1686) (1686:1686:1686))
        (PORT d[2] (952:952:952) (952:952:952))
        (PORT d[3] (672:672:672) (672:672:672))
        (PORT d[4] (678:678:678) (678:678:678))
        (PORT d[5] (1551:1551:1551) (1551:1551:1551))
        (PORT d[6] (804:804:804) (804:804:804))
        (PORT d[7] (952:952:952) (952:952:952))
        (PORT d[8] (1323:1323:1323) (1323:1323:1323))
        (PORT d[9] (1142:1142:1142) (1142:1142:1142))
        (PORT d[10] (775:775:775) (775:775:775))
        (PORT d[11] (805:805:805) (805:805:805))
        (PORT clk (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1565:1565:1565) (1565:1565:1565))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (617:617:617) (617:617:617))
        (PORT clk (838:838:838) (838:838:838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (640:640:640) (640:640:640))
        (PORT d[1] (1419:1419:1419) (1419:1419:1419))
        (PORT d[2] (1402:1402:1402) (1402:1402:1402))
        (PORT d[3] (543:543:543) (543:543:543))
        (PORT d[4] (1255:1255:1255) (1255:1255:1255))
        (PORT d[5] (665:665:665) (665:665:665))
        (PORT d[6] (658:658:658) (658:658:658))
        (PORT d[7] (1423:1423:1423) (1423:1423:1423))
        (PORT d[8] (922:922:922) (922:922:922))
        (PORT d[9] (1725:1725:1725) (1725:1725:1725))
        (PORT d[10] (1082:1082:1082) (1082:1082:1082))
        (PORT d[11] (960:960:960) (960:960:960))
        (PORT clk (840:840:840) (840:840:840))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1452:1452:1452))
        (PORT clk (840:840:840) (840:840:840))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (962:962:962))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (962:962:962))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (962:962:962) (962:962:962))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (455:455:455) (455:455:455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (2992:2992:2992) (2992:2992:2992))
        (PORT datad (667:667:667) (667:667:667))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1411:1411:1411) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1876:1876:1876))
        (PORT d[1] (1865:1865:1865) (1865:1865:1865))
        (PORT d[2] (1156:1156:1156) (1156:1156:1156))
        (PORT d[3] (769:769:769) (769:769:769))
        (PORT d[4] (460:460:460) (460:460:460))
        (PORT d[5] (589:589:589) (589:589:589))
        (PORT d[6] (686:686:686) (686:686:686))
        (PORT d[7] (1268:1268:1268) (1268:1268:1268))
        (PORT d[8] (589:589:589) (589:589:589))
        (PORT d[9] (613:613:613) (613:613:613))
        (PORT d[10] (888:888:888) (888:888:888))
        (PORT d[11] (817:817:817) (817:817:817))
        (PORT clk (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1534:1534:1534))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (752:752:752) (752:752:752))
        (PORT clk (861:861:861) (861:861:861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (770:770:770))
        (PORT d[1] (820:820:820) (820:820:820))
        (PORT d[2] (496:496:496) (496:496:496))
        (PORT d[3] (483:483:483) (483:483:483))
        (PORT d[4] (615:615:615) (615:615:615))
        (PORT d[5] (606:606:606) (606:606:606))
        (PORT d[6] (607:607:607) (607:607:607))
        (PORT d[7] (608:608:608) (608:608:608))
        (PORT d[8] (610:610:610) (610:610:610))
        (PORT d[9] (604:604:604) (604:604:604))
        (PORT d[10] (1085:1085:1085) (1085:1085:1085))
        (PORT d[11] (781:781:781) (781:781:781))
        (PORT clk (863:863:863) (863:863:863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (628:628:628) (628:628:628))
        (PORT clk (863:863:863) (863:863:863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (985:985:985) (985:985:985))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3018:3018:3018) (3018:3018:3018))
        (PORT datac (672:672:672) (672:672:672))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1724:1724:1724))
        (PORT d[1] (1705:1705:1705) (1705:1705:1705))
        (PORT d[2] (982:982:982) (982:982:982))
        (PORT d[3] (522:522:522) (522:522:522))
        (PORT d[4] (771:771:771) (771:771:771))
        (PORT d[5] (1704:1704:1704) (1704:1704:1704))
        (PORT d[6] (659:659:659) (659:659:659))
        (PORT d[7] (959:959:959) (959:959:959))
        (PORT d[8] (1343:1343:1343) (1343:1343:1343))
        (PORT d[9] (1172:1172:1172) (1172:1172:1172))
        (PORT d[10] (945:945:945) (945:945:945))
        (PORT d[11] (791:791:791) (791:791:791))
        (PORT clk (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1580:1580:1580) (1580:1580:1580))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (743:743:743) (743:743:743))
        (PORT clk (837:837:837) (837:837:837))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (651:651:651) (651:651:651))
        (PORT d[1] (1429:1429:1429) (1429:1429:1429))
        (PORT d[2] (1414:1414:1414) (1414:1414:1414))
        (PORT d[3] (661:661:661) (661:661:661))
        (PORT d[4] (1279:1279:1279) (1279:1279:1279))
        (PORT d[5] (661:661:661) (661:661:661))
        (PORT d[6] (659:659:659) (659:659:659))
        (PORT d[7] (1442:1442:1442) (1442:1442:1442))
        (PORT d[8] (1529:1529:1529) (1529:1529:1529))
        (PORT d[9] (1744:1744:1744) (1744:1744:1744))
        (PORT d[10] (942:942:942) (942:942:942))
        (PORT d[11] (971:971:971) (971:971:971))
        (PORT clk (839:839:839) (839:839:839))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1466:1466:1466))
        (PORT clk (839:839:839) (839:839:839))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (961:961:961) (961:961:961))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[13\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (465:465:465) (465:465:465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (2849:2849:2849) (2849:2849:2849))
        (PORT datad (684:684:684) (684:684:684))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1456:1456:1456) (1456:1456:1456))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1861:1861:1861) (1861:1861:1861))
        (PORT d[1] (1846:1846:1846) (1846:1846:1846))
        (PORT d[2] (624:624:624) (624:624:624))
        (PORT d[3] (488:488:488) (488:488:488))
        (PORT d[4] (506:506:506) (506:506:506))
        (PORT d[5] (1857:1857:1857) (1857:1857:1857))
        (PORT d[6] (616:616:616) (616:616:616))
        (PORT d[7] (1119:1119:1119) (1119:1119:1119))
        (PORT d[8] (598:598:598) (598:598:598))
        (PORT d[9] (643:643:643) (643:643:643))
        (PORT d[10] (758:758:758) (758:758:758))
        (PORT d[11] (919:919:919) (919:919:919))
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (733:733:733) (733:733:733))
        (PORT clk (858:858:858) (858:858:858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (470:470:470) (470:470:470))
        (PORT d[1] (346:346:346) (346:346:346))
        (PORT d[2] (358:358:358) (358:358:358))
        (PORT d[3] (362:362:362) (362:362:362))
        (PORT d[4] (746:746:746) (746:746:746))
        (PORT d[5] (483:483:483) (483:483:483))
        (PORT d[6] (480:480:480) (480:480:480))
        (PORT d[7] (476:476:476) (476:476:476))
        (PORT d[8] (760:760:760) (760:760:760))
        (PORT d[9] (1887:1887:1887) (1887:1887:1887))
        (PORT d[10] (817:817:817) (817:817:817))
        (PORT d[11] (1109:1109:1109) (1109:1109:1109))
        (PORT clk (860:860:860) (860:860:860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (772:772:772))
        (PORT clk (860:860:860) (860:860:860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[14\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (2993:2993:2993) (2993:2993:2993))
        (PORT datad (680:680:680) (680:680:680))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1418:1418:1418) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1572:1572:1572))
        (PORT d[1] (1662:1662:1662) (1662:1662:1662))
        (PORT d[2] (823:823:823) (823:823:823))
        (PORT d[3] (684:684:684) (684:684:684))
        (PORT d[4] (1126:1126:1126) (1126:1126:1126))
        (PORT d[5] (1550:1550:1550) (1550:1550:1550))
        (PORT d[6] (821:821:821) (821:821:821))
        (PORT d[7] (767:767:767) (767:767:767))
        (PORT d[8] (1183:1183:1183) (1183:1183:1183))
        (PORT d[9] (1137:1137:1137) (1137:1137:1137))
        (PORT d[10] (898:898:898) (898:898:898))
        (PORT d[11] (816:816:816) (816:816:816))
        (PORT clk (1419:1419:1419) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1419:1419:1419) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1541:1541:1541))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (787:787:787))
        (PORT clk (852:852:852) (852:852:852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (936:936:936))
        (PORT d[1] (1403:1403:1403) (1403:1403:1403))
        (PORT d[2] (1396:1396:1396) (1396:1396:1396))
        (PORT d[3] (678:678:678) (678:678:678))
        (PORT d[4] (1135:1135:1135) (1135:1135:1135))
        (PORT d[5] (810:810:810) (810:810:810))
        (PORT d[6] (797:797:797) (797:797:797))
        (PORT d[7] (1264:1264:1264) (1264:1264:1264))
        (PORT d[8] (1505:1505:1505) (1505:1505:1505))
        (PORT d[9] (1715:1715:1715) (1715:1715:1715))
        (PORT d[10] (788:788:788) (788:788:788))
        (PORT d[11] (780:780:780) (780:780:780))
        (PORT clk (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1436:1436:1436))
        (PORT clk (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (976:976:976))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (976:976:976))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (976:976:976) (976:976:976))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[15\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (2980:2980:2980) (2980:2980:2980))
        (PORT datad (677:677:677) (677:677:677))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1456:1456:1456) (1456:1456:1456))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1732:1732:1732))
        (PORT d[1] (1843:1843:1843) (1843:1843:1843))
        (PORT d[2] (1001:1001:1001) (1001:1001:1001))
        (PORT d[3] (505:505:505) (505:505:505))
        (PORT d[4] (514:514:514) (514:514:514))
        (PORT d[5] (1732:1732:1732) (1732:1732:1732))
        (PORT d[6] (612:612:612) (612:612:612))
        (PORT d[7] (1113:1113:1113) (1113:1113:1113))
        (PORT d[8] (1361:1361:1361) (1361:1361:1361))
        (PORT d[9] (654:654:654) (654:654:654))
        (PORT d[10] (622:622:622) (622:622:622))
        (PORT d[11] (785:785:785) (785:785:785))
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1457:1457:1457) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (630:630:630) (630:630:630))
        (PORT clk (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (744:744:744))
        (PORT d[1] (791:791:791) (791:791:791))
        (PORT d[2] (485:485:485) (485:485:485))
        (PORT d[3] (500:500:500) (500:500:500))
        (PORT d[4] (751:751:751) (751:751:751))
        (PORT d[5] (624:624:624) (624:624:624))
        (PORT d[6] (621:621:621) (621:621:621))
        (PORT d[7] (602:602:602) (602:602:602))
        (PORT d[8] (771:771:771) (771:771:771))
        (PORT d[9] (607:607:607) (607:607:607))
        (PORT d[10] (933:933:933) (933:933:933))
        (PORT d[11] (606:606:606) (606:606:606))
        (PORT clk (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (881:881:881))
        (PORT clk (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[16\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (3072:3072:3072) (3072:3072:3072))
        (PORT datad (684:684:684) (684:684:684))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1486:1486:1486) (1486:1486:1486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1174:1174:1174))
        (PORT d[1] (1190:1190:1190) (1190:1190:1190))
        (PORT d[2] (1189:1189:1189) (1189:1189:1189))
        (PORT d[3] (1327:1327:1327) (1327:1327:1327))
        (PORT d[4] (1226:1226:1226) (1226:1226:1226))
        (PORT d[5] (1305:1305:1305) (1305:1305:1305))
        (PORT d[6] (1164:1164:1164) (1164:1164:1164))
        (PORT d[7] (1126:1126:1126) (1126:1126:1126))
        (PORT d[8] (1423:1423:1423) (1423:1423:1423))
        (PORT d[9] (1142:1142:1142) (1142:1142:1142))
        (PORT d[10] (1315:1315:1315) (1315:1315:1315))
        (PORT d[11] (1144:1144:1144) (1144:1144:1144))
        (PORT clk (1487:1487:1487) (1487:1487:1487))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1487:1487:1487) (1487:1487:1487))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1609:1609:1609))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (686:686:686))
        (PORT clk (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1028:1028:1028))
        (PORT d[1] (1363:1363:1363) (1363:1363:1363))
        (PORT d[2] (1294:1294:1294) (1294:1294:1294))
        (PORT d[3] (1343:1343:1343) (1343:1343:1343))
        (PORT d[4] (1047:1047:1047) (1047:1047:1047))
        (PORT d[5] (1114:1114:1114) (1114:1114:1114))
        (PORT d[6] (1165:1165:1165) (1165:1165:1165))
        (PORT d[7] (1219:1219:1219) (1219:1219:1219))
        (PORT d[8] (1295:1295:1295) (1295:1295:1295))
        (PORT d[9] (1041:1041:1041) (1041:1041:1041))
        (PORT d[10] (1166:1166:1166) (1166:1166:1166))
        (PORT d[11] (1363:1363:1363) (1363:1363:1363))
        (PORT clk (864:864:864) (864:864:864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1333:1333:1333))
        (PORT clk (864:864:864) (864:864:864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[17\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (690:690:690))
        (PORT datac (3297:3297:3297) (3297:3297:3297))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1431:1431:1431) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1675:1675:1675))
        (PORT d[1] (1551:1551:1551) (1551:1551:1551))
        (PORT d[2] (1109:1109:1109) (1109:1109:1109))
        (PORT d[3] (701:701:701) (701:701:701))
        (PORT d[4] (1126:1126:1126) (1126:1126:1126))
        (PORT d[5] (1541:1541:1541) (1541:1541:1541))
        (PORT d[6] (823:823:823) (823:823:823))
        (PORT d[7] (895:895:895) (895:895:895))
        (PORT d[8] (1172:1172:1172) (1172:1172:1172))
        (PORT d[9] (824:824:824) (824:824:824))
        (PORT d[10] (914:914:914) (914:914:914))
        (PORT d[11] (821:821:821) (821:821:821))
        (PORT clk (1432:1432:1432) (1432:1432:1432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1432:1432:1432) (1432:1432:1432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1554:1554:1554))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (739:739:739) (739:739:739))
        (PORT clk (858:858:858) (858:858:858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (779:779:779))
        (PORT d[1] (1265:1265:1265) (1265:1265:1265))
        (PORT d[2] (1260:1260:1260) (1260:1260:1260))
        (PORT d[3] (692:692:692) (692:692:692))
        (PORT d[4] (1124:1124:1124) (1124:1124:1124))
        (PORT d[5] (821:821:821) (821:821:821))
        (PORT d[6] (811:811:811) (811:811:811))
        (PORT d[7] (1262:1262:1262) (1262:1262:1262))
        (PORT d[8] (1371:1371:1371) (1371:1371:1371))
        (PORT d[9] (1568:1568:1568) (1568:1568:1568))
        (PORT d[10] (803:803:803) (803:803:803))
        (PORT d[11] (804:804:804) (804:804:804))
        (PORT clk (860:860:860) (860:860:860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1305:1305:1305))
        (PORT clk (860:860:860) (860:860:860))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (982:982:982) (982:982:982))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[18\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (3315:3315:3315) (3315:3315:3315))
        (PORT datac (684:684:684) (684:684:684))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1472:1472:1472) (1472:1472:1472))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1413:1413:1413))
        (PORT d[1] (1514:1514:1514) (1514:1514:1514))
        (PORT d[2] (1078:1078:1078) (1078:1078:1078))
        (PORT d[3] (855:855:855) (855:855:855))
        (PORT d[4] (973:973:973) (973:973:973))
        (PORT d[5] (1164:1164:1164) (1164:1164:1164))
        (PORT d[6] (1077:1077:1077) (1077:1077:1077))
        (PORT d[7] (1042:1042:1042) (1042:1042:1042))
        (PORT d[8] (1011:1011:1011) (1011:1011:1011))
        (PORT d[9] (992:992:992) (992:992:992))
        (PORT d[10] (953:953:953) (953:953:953))
        (PORT d[11] (980:980:980) (980:980:980))
        (PORT clk (1473:1473:1473) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1473:1473:1473) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (875:875:875))
        (PORT clk (868:868:868) (868:868:868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (910:910:910))
        (PORT d[1] (1232:1232:1232) (1232:1232:1232))
        (PORT d[2] (1097:1097:1097) (1097:1097:1097))
        (PORT d[3] (832:832:832) (832:832:832))
        (PORT d[4] (1096:1096:1096) (1096:1096:1096))
        (PORT d[5] (975:975:975) (975:975:975))
        (PORT d[6] (950:950:950) (950:950:950))
        (PORT d[7] (1088:1088:1088) (1088:1088:1088))
        (PORT d[8] (1338:1338:1338) (1338:1338:1338))
        (PORT d[9] (1533:1533:1533) (1533:1533:1533))
        (PORT d[10] (939:939:939) (939:939:939))
        (PORT d[11] (1139:1139:1139) (1139:1139:1139))
        (PORT clk (870:870:870) (870:870:870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1272:1272:1272))
        (PORT clk (870:870:870) (870:870:870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (992:992:992))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (992:992:992))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (992:992:992) (992:992:992))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SA\[19\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (465:465:465) (465:465:465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (684:684:684))
        (PORT datad (3282:3282:3282) (3282:3282:3282))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1501:1501:1501) (1501:1501:1501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1160:1160:1160))
        (PORT d[1] (1225:1225:1225) (1225:1225:1225))
        (PORT d[2] (1194:1194:1194) (1194:1194:1194))
        (PORT d[3] (1351:1351:1351) (1351:1351:1351))
        (PORT d[4] (1315:1315:1315) (1315:1315:1315))
        (PORT d[5] (1167:1167:1167) (1167:1167:1167))
        (PORT d[6] (1190:1190:1190) (1190:1190:1190))
        (PORT d[7] (1147:1147:1147) (1147:1147:1147))
        (PORT d[8] (1165:1165:1165) (1165:1165:1165))
        (PORT d[9] (1151:1151:1151) (1151:1151:1151))
        (PORT d[10] (1174:1174:1174) (1174:1174:1174))
        (PORT d[11] (1149:1149:1149) (1149:1149:1149))
        (PORT clk (1502:1502:1502) (1502:1502:1502))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1502:1502:1502) (1502:1502:1502))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (669:669:669) (669:669:669))
        (PORT clk (866:866:866) (866:866:866))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1155:1155:1155))
        (PORT d[1] (1222:1222:1222) (1222:1222:1222))
        (PORT d[2] (1133:1133:1133) (1133:1133:1133))
        (PORT d[3] (1182:1182:1182) (1182:1182:1182))
        (PORT d[4] (1168:1168:1168) (1168:1168:1168))
        (PORT d[5] (1140:1140:1140) (1140:1140:1140))
        (PORT d[6] (1175:1175:1175) (1175:1175:1175))
        (PORT d[7] (1192:1192:1192) (1192:1192:1192))
        (PORT d[8] (1147:1147:1147) (1147:1147:1147))
        (PORT d[9] (1201:1201:1201) (1201:1201:1201))
        (PORT d[10] (1180:1180:1180) (1180:1180:1180))
        (PORT d[11] (1122:1122:1122) (1122:1122:1122))
        (PORT clk (868:868:868) (868:868:868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1191:1191:1191))
        (PORT clk (868:868:868) (868:868:868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (990:990:990) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (990:990:990) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (990:990:990) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nMEMCS16\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (465:465:465) (465:465:465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3058:3058:3058) (3058:3058:3058))
        (PORT datac (3069:3069:3069) (3069:3069:3069))
        (PORT datad (674:674:674) (674:674:674))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1190:1190:1190))
        (PORT d[1] (1171:1171:1171) (1171:1171:1171))
        (PORT d[2] (1057:1057:1057) (1057:1057:1057))
        (PORT d[3] (1157:1157:1157) (1157:1157:1157))
        (PORT d[4] (1263:1263:1263) (1263:1263:1263))
        (PORT d[5] (1326:1326:1326) (1326:1326:1326))
        (PORT d[6] (1025:1025:1025) (1025:1025:1025))
        (PORT d[7] (1093:1093:1093) (1093:1093:1093))
        (PORT d[8] (1318:1318:1318) (1318:1318:1318))
        (PORT d[9] (1111:1111:1111) (1111:1111:1111))
        (PORT d[10] (1458:1458:1458) (1458:1458:1458))
        (PORT d[11] (1107:1107:1107) (1107:1107:1107))
        (PORT clk (1452:1452:1452) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1452:1452:1452) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1574:1574:1574) (1574:1574:1574))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (676:676:676))
        (PORT clk (850:850:850) (850:850:850))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1190:1190:1190))
        (PORT d[1] (1089:1089:1089) (1089:1089:1089))
        (PORT d[2] (1433:1433:1433) (1433:1433:1433))
        (PORT d[3] (1367:1367:1367) (1367:1367:1367))
        (PORT d[4] (1201:1201:1201) (1201:1201:1201))
        (PORT d[5] (1124:1124:1124) (1124:1124:1124))
        (PORT d[6] (1020:1020:1020) (1020:1020:1020))
        (PORT d[7] (1363:1363:1363) (1363:1363:1363))
        (PORT d[8] (1313:1313:1313) (1313:1313:1313))
        (PORT d[9] (1181:1181:1181) (1181:1181:1181))
        (PORT d[10] (1135:1135:1135) (1135:1135:1135))
        (PORT d[11] (1389:1389:1389) (1389:1389:1389))
        (PORT clk (852:852:852) (852:852:852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1358:1358:1358))
        (PORT clk (852:852:852) (852:852:852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (974:974:974) (974:974:974))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nMEMR\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3290:3290:3290) (3290:3290:3290))
        (PORT datab (3278:3278:3278) (3278:3278:3278))
        (PORT datad (674:674:674) (674:674:674))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1432:1432:1432) (1432:1432:1432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1517:1517:1517))
        (PORT d[1] (1375:1375:1375) (1375:1375:1375))
        (PORT d[2] (960:960:960) (960:960:960))
        (PORT d[3] (956:956:956) (956:956:956))
        (PORT d[4] (1069:1069:1069) (1069:1069:1069))
        (PORT d[5] (1125:1125:1125) (1125:1125:1125))
        (PORT d[6] (1087:1087:1087) (1087:1087:1087))
        (PORT d[7] (931:931:931) (931:931:931))
        (PORT d[8] (1024:1024:1024) (1024:1024:1024))
        (PORT d[9] (867:867:867) (867:867:867))
        (PORT d[10] (953:953:953) (953:953:953))
        (PORT d[11] (985:985:985) (985:985:985))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1555:1555:1555))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1037:1037:1037))
        (PORT clk (870:870:870) (870:870:870))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (923:923:923) (923:923:923))
        (PORT d[1] (1116:1116:1116) (1116:1116:1116))
        (PORT d[2] (1100:1100:1100) (1100:1100:1100))
        (PORT d[3] (832:832:832) (832:832:832))
        (PORT d[4] (1104:1104:1104) (1104:1104:1104))
        (PORT d[5] (981:981:981) (981:981:981))
        (PORT d[6] (949:949:949) (949:949:949))
        (PORT d[7] (1076:1076:1076) (1076:1076:1076))
        (PORT d[8] (1208:1208:1208) (1208:1208:1208))
        (PORT d[9] (1560:1560:1560) (1560:1560:1560))
        (PORT d[10] (967:967:967) (967:967:967))
        (PORT d[11] (1138:1138:1138) (1138:1138:1138))
        (PORT clk (872:872:872) (872:872:872))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1149:1149:1149))
        (PORT clk (872:872:872) (872:872:872))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (994:994:994) (994:994:994))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nIOR\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (475:475:475) (475:475:475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3333:3333:3333) (3333:3333:3333))
        (PORT datac (3178:3178:3178) (3178:3178:3178))
        (PORT datad (683:683:683) (683:683:683))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1496:1496:1496) (1496:1496:1496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1196:1196:1196))
        (PORT d[1] (1452:1452:1452) (1452:1452:1452))
        (PORT d[2] (1324:1324:1324) (1324:1324:1324))
        (PORT d[3] (1339:1339:1339) (1339:1339:1339))
        (PORT d[4] (1214:1214:1214) (1214:1214:1214))
        (PORT d[5] (1408:1408:1408) (1408:1408:1408))
        (PORT d[6] (1179:1179:1179) (1179:1179:1179))
        (PORT d[7] (1141:1141:1141) (1141:1141:1141))
        (PORT d[8] (1291:1291:1291) (1291:1291:1291))
        (PORT d[9] (1245:1245:1245) (1245:1245:1245))
        (PORT d[10] (1307:1307:1307) (1307:1307:1307))
        (PORT d[11] (1154:1154:1154) (1154:1154:1154))
        (PORT clk (1497:1497:1497) (1497:1497:1497))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1497:1497:1497) (1497:1497:1497))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1619:1619:1619))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (688:688:688) (688:688:688))
        (PORT clk (865:865:865) (865:865:865))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1141:1141:1141))
        (PORT d[1] (1354:1354:1354) (1354:1354:1354))
        (PORT d[2] (1271:1271:1271) (1271:1271:1271))
        (PORT d[3] (1327:1327:1327) (1327:1327:1327))
        (PORT d[4] (1159:1159:1159) (1159:1159:1159))
        (PORT d[5] (1137:1137:1137) (1137:1137:1137))
        (PORT d[6] (1175:1175:1175) (1175:1175:1175))
        (PORT d[7] (1182:1182:1182) (1182:1182:1182))
        (PORT d[8] (1269:1269:1269) (1269:1269:1269))
        (PORT d[9] (1155:1155:1155) (1155:1155:1155))
        (PORT d[10] (1175:1175:1175) (1175:1175:1175))
        (PORT d[11] (1236:1236:1236) (1236:1236:1236))
        (PORT clk (867:867:867) (867:867:867))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1321:1321:1321))
        (PORT clk (867:867:867) (867:867:867))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (989:989:989))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (989:989:989))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (989:989:989) (989:989:989))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE nCS\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (495:495:495) (495:495:495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3424:3424:3424) (3424:3424:3424))
        (PORT datac (3423:3423:3423) (3423:3423:3423))
        (PORT datad (3386:3386:3386) (3386:3386:3386))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3396:3396:3396) (3396:3396:3396))
        (PORT datab (3428:3428:3428) (3428:3428:3428))
        (PORT datac (3427:3427:3427) (3427:3427:3427))
        (PORT datad (3281:3281:3281) (3281:3281:3281))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (133:133:133) (133:133:133))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (104:104:104) (104:104:104))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (178:178:178) (178:178:178))
        (IOPATH datac combout (107:107:107) (107:107:107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1462:1462:1462) (1462:1462:1462))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1651:1651:1651))
        (PORT d[1] (1521:1521:1521) (1521:1521:1521))
        (PORT d[2] (1098:1098:1098) (1098:1098:1098))
        (PORT d[3] (839:839:839) (839:839:839))
        (PORT d[4] (1100:1100:1100) (1100:1100:1100))
        (PORT d[5] (1103:1103:1103) (1103:1103:1103))
        (PORT d[6] (1067:1067:1067) (1067:1067:1067))
        (PORT d[7] (920:920:920) (920:920:920))
        (PORT d[8] (1148:1148:1148) (1148:1148:1148))
        (PORT d[9] (998:998:998) (998:998:998))
        (PORT d[10] (1062:1062:1062) (1062:1062:1062))
        (PORT d[11] (980:980:980) (980:980:980))
        (PORT clk (1463:1463:1463) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1463:1463:1463) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1585:1585:1585) (1585:1585:1585))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (762:762:762) (762:762:762))
        (PORT clk (866:866:866) (866:866:866))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (807:807:807))
        (PORT d[1] (1253:1253:1253) (1253:1253:1253))
        (PORT d[2] (1238:1238:1238) (1238:1238:1238))
        (PORT d[3] (703:703:703) (703:703:703))
        (PORT d[4] (1097:1097:1097) (1097:1097:1097))
        (PORT d[5] (961:961:961) (961:961:961))
        (PORT d[6] (824:824:824) (824:824:824))
        (PORT d[7] (1235:1235:1235) (1235:1235:1235))
        (PORT d[8] (1354:1354:1354) (1354:1354:1354))
        (PORT d[9] (1663:1663:1663) (1663:1663:1663))
        (PORT d[10] (817:817:817) (817:817:817))
        (PORT d[11] (1129:1129:1129) (1129:1129:1129))
        (PORT clk (868:868:868) (868:868:868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1288:1288:1288))
        (PORT clk (868:868:868) (868:868:868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (990:990:990) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (990:990:990) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (990:990:990) (990:990:990))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Decoder2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3394:3394:3394) (3394:3394:3394))
        (PORT datab (3425:3425:3425) (3425:3425:3425))
        (PORT datac (3424:3424:3424) (3424:3424:3424))
        (PORT datad (3279:3279:3279) (3279:3279:3279))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (110:110:110))
        (PORT datac (683:683:683) (683:683:683))
        (PORT datad (109:109:109) (109:109:109))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1473:1473:1473) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1173:1173:1173))
        (PORT d[1] (1028:1028:1028) (1028:1028:1028))
        (PORT d[2] (1200:1200:1200) (1200:1200:1200))
        (PORT d[3] (1304:1304:1304) (1304:1304:1304))
        (PORT d[4] (1374:1374:1374) (1374:1374:1374))
        (PORT d[5] (1316:1316:1316) (1316:1316:1316))
        (PORT d[6] (1153:1153:1153) (1153:1153:1153))
        (PORT d[7] (1229:1229:1229) (1229:1229:1229))
        (PORT d[8] (1466:1466:1466) (1466:1466:1466))
        (PORT d[9] (1273:1273:1273) (1273:1273:1273))
        (PORT d[10] (1332:1332:1332) (1332:1332:1332))
        (PORT d[11] (1100:1100:1100) (1100:1100:1100))
        (PORT clk (1474:1474:1474) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1474:1474:1474) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1474:1474:1474) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1596:1596:1596))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (534:534:534) (534:534:534))
        (PORT clk (854:854:854) (854:854:854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1171:1171:1171))
        (PORT d[1] (1376:1376:1376) (1376:1376:1376))
        (PORT d[2] (1428:1428:1428) (1428:1428:1428))
        (PORT d[3] (1350:1350:1350) (1350:1350:1350))
        (PORT d[4] (1189:1189:1189) (1189:1189:1189))
        (PORT d[5] (1104:1104:1104) (1104:1104:1104))
        (PORT d[6] (1140:1140:1140) (1140:1140:1140))
        (PORT d[7] (1153:1153:1153) (1153:1153:1153))
        (PORT d[8] (1302:1302:1302) (1302:1302:1302))
        (PORT d[9] (1161:1161:1161) (1161:1161:1161))
        (PORT d[10] (1157:1157:1157) (1157:1157:1157))
        (PORT d[11] (1129:1129:1129) (1129:1129:1129))
        (PORT clk (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1348:1348:1348))
        (PORT clk (856:856:856) (856:856:856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (978:978:978) (978:978:978))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (3427:3427:3427) (3427:3427:3427))
        (PORT datac (3426:3426:3426) (3426:3426:3426))
        (PORT datad (3388:3388:3388) (3388:3388:3388))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (107:107:107) (107:107:107))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE comb\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3285:3285:3285) (3285:3285:3285))
        (PORT datab (105:105:105) (105:105:105))
        (PORT datac (682:682:682) (682:682:682))
        (PORT datad (104:104:104) (104:104:104))
        (IOPATH dataa combout (187:187:187) (187:187:187))
        (IOPATH datab combout (180:180:180) (180:180:180))
        (IOPATH datac combout (135:135:135) (135:135:135))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (58:58:58) (58:58:58))
        (PORT clk (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1665:1665:1665))
        (PORT d[1] (1521:1521:1521) (1521:1521:1521))
        (PORT d[2] (1104:1104:1104) (1104:1104:1104))
        (PORT d[3] (828:828:828) (828:828:828))
        (PORT d[4] (1242:1242:1242) (1242:1242:1242))
        (PORT d[5] (1410:1410:1410) (1410:1410:1410))
        (PORT d[6] (1056:1056:1056) (1056:1056:1056))
        (PORT d[7] (907:907:907) (907:907:907))
        (PORT d[8] (1165:1165:1165) (1165:1165:1165))
        (PORT d[9] (1005:1005:1005) (1005:1005:1005))
        (PORT d[10] (929:929:929) (929:929:929))
        (PORT d[11] (959:959:959) (959:959:959))
        (PORT clk (1459:1459:1459) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (161:161:161) (161:161:161))
        (PORT clk (1459:1459:1459) (1459:1459:1459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (962:962:962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1581:1581:1581) (1581:1581:1581))
        (IOPATH (posedge clk) pulse (0:0:0) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (767:767:767))
        (PORT clk (862:862:862) (862:862:862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (810:810:810))
        (PORT d[1] (1259:1259:1259) (1259:1259:1259))
        (PORT d[2] (1383:1383:1383) (1383:1383:1383))
        (PORT d[3] (691:691:691) (691:691:691))
        (PORT d[4] (1108:1108:1108) (1108:1108:1108))
        (PORT d[5] (828:828:828) (828:828:828))
        (PORT d[6] (822:822:822) (822:822:822))
        (PORT d[7] (1249:1249:1249) (1249:1249:1249))
        (PORT d[8] (1365:1365:1365) (1365:1365:1365))
        (PORT d[9] (1562:1562:1562) (1562:1562:1562))
        (PORT d[10] (817:817:817) (817:817:817))
        (PORT d[11] (1105:1105:1105) (1105:1105:1105))
        (PORT clk (864:864:864) (864:864:864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1304:1304:1304))
        (PORT clk (864:864:864) (864:864:864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (1:1:1))
      (HOLD d (posedge clk) (138:138:138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE MyMemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (986:986:986) (986:986:986))
        (IOPATH (posedge clk) pulse (0:0:0) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Clock50MHz\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (571:571:571) (571:571:571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE Clock50MHz\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (74:74:74) (74:74:74))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE Clock50MHz\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (140:140:140) (140:140:140))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (127:127:127) (127:127:127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (33:33:33))
      (HOLD d (posedge clk) (56:56:56))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (181:181:181))
        (PORT datab (178:178:178) (178:178:178))
        (PORT datad (169:169:169) (169:169:169))
        (IOPATH dataa combout (180:180:180) (180:180:180))
        (IOPATH datab combout (175:175:175) (175:175:175))
        (IOPATH datac combout (184:184:184) (184:184:184))
        (IOPATH datad combout (59:59:59) (59:59:59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE Ready\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (789:789:789) (789:789:789))
        (PORT datain (42:42:42) (42:42:42))
        (IOPATH (posedge clk) regout (141:141:141) (141:141:141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (152:152:152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (660:660:660) (660:660:660))
        (IOPATH datain padio (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (863:863:863) (863:863:863))
        (IOPATH datain padio (1438:1438:1438) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (434:434:434) (434:434:434))
        (IOPATH datain padio (1438:1438:1438) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (735:735:735) (735:735:735))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (664:664:664) (664:664:664))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (776:776:776) (776:776:776))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (401:401:401) (401:401:401))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (889:889:889) (889:889:889))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (776:776:776) (776:776:776))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (765:765:765) (765:765:765))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[10\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (522:522:522) (522:522:522))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[11\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (726:726:726) (726:726:726))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[12\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (569:569:569) (569:569:569))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[13\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (700:700:700) (700:700:700))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[14\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (542:542:542) (542:542:542))
        (IOPATH datain padio (1408:1408:1408) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[15\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (724:724:724) (724:724:724))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[16\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (780:780:780) (780:780:780))
        (IOPATH datain padio (1418:1418:1418) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[17\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (565:565:565) (565:565:565))
        (IOPATH datain padio (1538:1538:1538) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[18\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (429:429:429) (429:429:429))
        (IOPATH datain padio (1538:1538:1538) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[19\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (701:701:701) (701:701:701))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[20\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (977:977:977) (977:977:977))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[21\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (463:463:463) (463:463:463))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[22\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (740:740:740) (740:740:740))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[23\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (295:295:295) (295:295:295))
        (IOPATH datain padio (1533:1533:1533) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[24\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (668:668:668) (668:668:668))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DataOut\[25\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (413:413:413) (413:413:413))
        (IOPATH datain padio (1543:1543:1543) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Ready\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (549:549:549) (549:549:549))
        (IOPATH datain padio (1563:1563:1563) (1563:1563:1563))
      )
    )
  )
)
