<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/ral/dma.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>dma.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../normalize.css"><link rel="stylesheet" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../ayu.css" disabled><link rel="stylesheet" href="../../../dark.css" disabled><link rel="stylesheet" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script><script defer src="../../../main.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../../imxrt_dma/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
</pre><pre class="rust"><code><span class="doccomment">//! DMA register blocks and fields

</span><span class="kw">use super</span>::{tcd, RORegister, RWRegister, WORegister};

<span class="kw">use </span>core::ops::Index;

<span class="doccomment">/// DMA registers
</span><span class="attribute">#[repr(C)]
</span><span class="kw">pub struct </span>RegisterBlock {
    <span class="doccomment">/// Control Register
    </span><span class="kw">pub </span>CR: RWRegister&lt;u32&gt;,
    <span class="doccomment">/// Error Status Register
    </span><span class="kw">pub </span>ES: RORegister&lt;u32&gt;,
    _reserved1: [u32; <span class="number">1</span>],
    <span class="doccomment">/// Enable Request Register
    </span><span class="kw">pub </span>ERQ: RWRegister&lt;u32&gt;,
    _reserved2: [u32; <span class="number">1</span>],
    <span class="doccomment">/// Enable Error Interrupt Register
    </span><span class="kw">pub </span>EEI: RWRegister&lt;u32&gt;,
    <span class="doccomment">/// Clear Enable Error Interrupt Register
    </span><span class="kw">pub </span>CEEI: WORegister&lt;u8&gt;,
    <span class="doccomment">/// Set Enable Error Interrupt Register
    </span><span class="kw">pub </span>SEEI: WORegister&lt;u8&gt;,
    <span class="doccomment">/// Clear Enable Request Register
    </span><span class="kw">pub </span>CERQ: WORegister&lt;u8&gt;,
    <span class="doccomment">/// Set Enable Request Register
    </span><span class="kw">pub </span>SERQ: WORegister&lt;u8&gt;,
    <span class="doccomment">/// Clear DONE Status Bit Register
    </span><span class="kw">pub </span>CDNE: WORegister&lt;u8&gt;,
    <span class="doccomment">/// Set START Bit Register
    </span><span class="kw">pub </span>SSRT: WORegister&lt;u8&gt;,
    <span class="doccomment">/// Clear Error Register
    </span><span class="kw">pub </span>CERR: WORegister&lt;u8&gt;,
    <span class="doccomment">/// Clear Interrupt Request Register
    </span><span class="kw">pub </span>CINT: WORegister&lt;u8&gt;,
    _reserved3: [u32; <span class="number">1</span>],
    <span class="doccomment">/// Interrupt Request Register
    </span><span class="kw">pub </span>INT: RWRegister&lt;u32&gt;,
    _reserved4: [u32; <span class="number">1</span>],
    <span class="doccomment">/// Error Register
    </span><span class="kw">pub </span>ERR: RWRegister&lt;u32&gt;,
    _reserved5: [u32; <span class="number">1</span>],
    <span class="doccomment">/// Hardware Request Status Register
    </span><span class="kw">pub </span>HRS: RORegister&lt;u32&gt;,
    _reserved6: [u32; <span class="number">3</span>],
    <span class="doccomment">/// Enable Asynchronous Request in Stop Register
    </span><span class="kw">pub </span>EARS: RWRegister&lt;u32&gt;,
    _reserved7: [u32; <span class="number">46</span>],
    <span class="doccomment">/// Channel Priority Registers
    </span><span class="kw">pub </span>DCHPRI: ChannelPriorityRegisters,
    _reserved8: [u32; <span class="number">952</span>],
    <span class="doccomment">/// Transfer Control Descriptors
    </span><span class="kw">pub </span>TCD: [tcd::RegisterBlock; <span class="number">32</span>],
}

<span class="doccomment">/// Wrapper for channel priority registers
///
/// Channel priority registers cannot be accessed with
/// normal channel indexes. This adapter makes it so that
/// we *can* access them with channel indexes by converting
/// the channel number to a reference to the priority
/// register.
</span><span class="attribute">#[repr(transparent)]
</span><span class="kw">pub struct </span>ChannelPriorityRegisters([RWRegister&lt;u8&gt;; <span class="number">32</span>]);

<span class="kw">impl </span>Index&lt;usize&gt; <span class="kw">for </span>ChannelPriorityRegisters {
    <span class="kw">type </span>Output = RWRegister&lt;u8&gt;;
    <span class="kw">fn </span>index(<span class="kw-2">&amp;</span><span class="self">self</span>, channel: usize) -&gt; <span class="kw-2">&amp;</span>RWRegister&lt;u8&gt; {
        <span class="comment">// Pattern follows
        //
        //   3, 2, 1, 0, 7, 6, 5, 4, 11, 10, 9, 8, ...
        //
        // for all channels. NXP keeping us on our toes.
        </span><span class="kw">let </span>idx = <span class="number">4 </span>* (channel / <span class="number">4</span>) + (<span class="number">3 </span>- (channel % <span class="number">4</span>));
        <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span>[idx]
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="imxrt_dma" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div></body></html>