INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vts_vivado/project_7_fileinput/project_7_fileinput.srcs/sources_1/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vts_vivado/project_7_fileinput/project_7_fileinput.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
