
Teste 3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080016b4  080016b4  000116b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080016e4  080016e4  000116e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080016e8  080016e8  000116e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  080016ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000007c  20000014  08001700  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  20000090  08001700  00020090  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   00005795  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000e49  00000000  00000000  000257d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000770  00000000  00000000  00026620  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006d8  00000000  00000000  00026d90  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000026ea  00000000  00000000  00027468  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002671  00000000  00000000  00029b52  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002c1c3  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00001fd4  00000000  00000000  0002c240  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002e214  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	0800169c 	.word	0x0800169c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	0800169c 	.word	0x0800169c

0800014c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800014c:	b480      	push	{r7}
 800014e:	b087      	sub	sp, #28
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000154:	2300      	movs	r3, #0
 8000156:	617b      	str	r3, [r7, #20]
 8000158:	2300      	movs	r3, #0
 800015a:	613b      	str	r3, [r7, #16]
 800015c:	230f      	movs	r3, #15
 800015e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	78db      	ldrb	r3, [r3, #3]
 8000164:	2b00      	cmp	r3, #0
 8000166:	d03a      	beq.n	80001de <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000168:	4b27      	ldr	r3, [pc, #156]	; (8000208 <NVIC_Init+0xbc>)
 800016a:	68db      	ldr	r3, [r3, #12]
 800016c:	43db      	mvns	r3, r3
 800016e:	0a1b      	lsrs	r3, r3, #8
 8000170:	f003 0307 	and.w	r3, r3, #7
 8000174:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000176:	697b      	ldr	r3, [r7, #20]
 8000178:	f1c3 0304 	rsb	r3, r3, #4
 800017c:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 800017e:	68fa      	ldr	r2, [r7, #12]
 8000180:	697b      	ldr	r3, [r7, #20]
 8000182:	fa22 f303 	lsr.w	r3, r2, r3
 8000186:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	785b      	ldrb	r3, [r3, #1]
 800018c:	461a      	mov	r2, r3
 800018e:	693b      	ldr	r3, [r7, #16]
 8000190:	fa02 f303 	lsl.w	r3, r2, r3
 8000194:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	789b      	ldrb	r3, [r3, #2]
 800019a:	461a      	mov	r2, r3
 800019c:	68fb      	ldr	r3, [r7, #12]
 800019e:	4013      	ands	r3, r2
 80001a0:	697a      	ldr	r2, [r7, #20]
 80001a2:	4313      	orrs	r3, r2
 80001a4:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001a6:	697b      	ldr	r3, [r7, #20]
 80001a8:	011b      	lsls	r3, r3, #4
 80001aa:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001ac:	4a17      	ldr	r2, [pc, #92]	; (800020c <NVIC_Init+0xc0>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	6979      	ldr	r1, [r7, #20]
 80001b4:	b2c9      	uxtb	r1, r1
 80001b6:	4413      	add	r3, r2
 80001b8:	460a      	mov	r2, r1
 80001ba:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001be:	4a13      	ldr	r2, [pc, #76]	; (800020c <NVIC_Init+0xc0>)
 80001c0:	687b      	ldr	r3, [r7, #4]
 80001c2:	781b      	ldrb	r3, [r3, #0]
 80001c4:	095b      	lsrs	r3, r3, #5
 80001c6:	b2db      	uxtb	r3, r3
 80001c8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	781b      	ldrb	r3, [r3, #0]
 80001ce:	f003 031f 	and.w	r3, r3, #31
 80001d2:	2101      	movs	r1, #1
 80001d4:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001d8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80001dc:	e00f      	b.n	80001fe <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001de:	490b      	ldr	r1, [pc, #44]	; (800020c <NVIC_Init+0xc0>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	781b      	ldrb	r3, [r3, #0]
 80001e4:	095b      	lsrs	r3, r3, #5
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	f003 031f 	and.w	r3, r3, #31
 80001f2:	2201      	movs	r2, #1
 80001f4:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001f6:	f100 0320 	add.w	r3, r0, #32
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80001fe:	bf00      	nop
 8000200:	371c      	adds	r7, #28
 8000202:	46bd      	mov	sp, r7
 8000204:	bc80      	pop	{r7}
 8000206:	4770      	bx	lr
 8000208:	e000ed00 	.word	0xe000ed00
 800020c:	e000e100 	.word	0xe000e100

08000210 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 800021c:	4b34      	ldr	r3, [pc, #208]	; (80002f0 <EXTI_Init+0xe0>)
 800021e:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	799b      	ldrb	r3, [r3, #6]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d04f      	beq.n	80002c8 <EXTI_Init+0xb8>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8000228:	4931      	ldr	r1, [pc, #196]	; (80002f0 <EXTI_Init+0xe0>)
 800022a:	4b31      	ldr	r3, [pc, #196]	; (80002f0 <EXTI_Init+0xe0>)
 800022c:	681a      	ldr	r2, [r3, #0]
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	43db      	mvns	r3, r3
 8000234:	4013      	ands	r3, r2
 8000236:	600b      	str	r3, [r1, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8000238:	492d      	ldr	r1, [pc, #180]	; (80002f0 <EXTI_Init+0xe0>)
 800023a:	4b2d      	ldr	r3, [pc, #180]	; (80002f0 <EXTI_Init+0xe0>)
 800023c:	685a      	ldr	r2, [r3, #4]
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	43db      	mvns	r3, r3
 8000244:	4013      	ands	r3, r2
 8000246:	604b      	str	r3, [r1, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	791b      	ldrb	r3, [r3, #4]
 800024c:	461a      	mov	r2, r3
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	4413      	add	r3, r2
 8000252:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	68fa      	ldr	r2, [r7, #12]
 8000258:	6811      	ldr	r1, [r2, #0]
 800025a:	687a      	ldr	r2, [r7, #4]
 800025c:	6812      	ldr	r2, [r2, #0]
 800025e:	430a      	orrs	r2, r1
 8000260:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000262:	4923      	ldr	r1, [pc, #140]	; (80002f0 <EXTI_Init+0xe0>)
 8000264:	4b22      	ldr	r3, [pc, #136]	; (80002f0 <EXTI_Init+0xe0>)
 8000266:	689a      	ldr	r2, [r3, #8]
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	43db      	mvns	r3, r3
 800026e:	4013      	ands	r3, r2
 8000270:	608b      	str	r3, [r1, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8000272:	491f      	ldr	r1, [pc, #124]	; (80002f0 <EXTI_Init+0xe0>)
 8000274:	4b1e      	ldr	r3, [pc, #120]	; (80002f0 <EXTI_Init+0xe0>)
 8000276:	68da      	ldr	r2, [r3, #12]
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	43db      	mvns	r3, r3
 800027e:	4013      	ands	r3, r2
 8000280:	60cb      	str	r3, [r1, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	795b      	ldrb	r3, [r3, #5]
 8000286:	2b10      	cmp	r3, #16
 8000288:	d10e      	bne.n	80002a8 <EXTI_Init+0x98>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800028a:	4919      	ldr	r1, [pc, #100]	; (80002f0 <EXTI_Init+0xe0>)
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <EXTI_Init+0xe0>)
 800028e:	689a      	ldr	r2, [r3, #8]
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4313      	orrs	r3, r2
 8000296:	608b      	str	r3, [r1, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8000298:	4915      	ldr	r1, [pc, #84]	; (80002f0 <EXTI_Init+0xe0>)
 800029a:	4b15      	ldr	r3, [pc, #84]	; (80002f0 <EXTI_Init+0xe0>)
 800029c:	68da      	ldr	r2, [r3, #12]
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4313      	orrs	r3, r2
 80002a4:	60cb      	str	r3, [r1, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80002a6:	e01d      	b.n	80002e4 <EXTI_Init+0xd4>
      tmp = (uint32_t)EXTI_BASE;
 80002a8:	4b11      	ldr	r3, [pc, #68]	; (80002f0 <EXTI_Init+0xe0>)
 80002aa:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	795b      	ldrb	r3, [r3, #5]
 80002b0:	461a      	mov	r2, r3
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	4413      	add	r3, r2
 80002b6:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	68fa      	ldr	r2, [r7, #12]
 80002bc:	6811      	ldr	r1, [r2, #0]
 80002be:	687a      	ldr	r2, [r7, #4]
 80002c0:	6812      	ldr	r2, [r2, #0]
 80002c2:	430a      	orrs	r2, r1
 80002c4:	601a      	str	r2, [r3, #0]
}
 80002c6:	e00d      	b.n	80002e4 <EXTI_Init+0xd4>
    tmp += EXTI_InitStruct->EXTI_Mode;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	791b      	ldrb	r3, [r3, #4]
 80002cc:	461a      	mov	r2, r3
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	4413      	add	r3, r2
 80002d2:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	68fa      	ldr	r2, [r7, #12]
 80002d8:	6811      	ldr	r1, [r2, #0]
 80002da:	687a      	ldr	r2, [r7, #4]
 80002dc:	6812      	ldr	r2, [r2, #0]
 80002de:	43d2      	mvns	r2, r2
 80002e0:	400a      	ands	r2, r1
 80002e2:	601a      	str	r2, [r3, #0]
}
 80002e4:	bf00      	nop
 80002e6:	3714      	adds	r7, #20
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	40010400 	.word	0x40010400

080002f4 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b085      	sub	sp, #20
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80002fc:	2300      	movs	r3, #0
 80002fe:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000300:	2300      	movs	r3, #0
 8000302:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000304:	4b0c      	ldr	r3, [pc, #48]	; (8000338 <EXTI_GetITStatus+0x44>)
 8000306:	681a      	ldr	r2, [r3, #0]
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4013      	ands	r3, r2
 800030c:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800030e:	4b0a      	ldr	r3, [pc, #40]	; (8000338 <EXTI_GetITStatus+0x44>)
 8000310:	695a      	ldr	r2, [r3, #20]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4013      	ands	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	d005      	beq.n	8000326 <EXTI_GetITStatus+0x32>
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d002      	beq.n	8000326 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8000320:	2301      	movs	r3, #1
 8000322:	73fb      	strb	r3, [r7, #15]
 8000324:	e001      	b.n	800032a <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8000326:	2300      	movs	r3, #0
 8000328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800032a:	7bfb      	ldrb	r3, [r7, #15]
}
 800032c:	4618      	mov	r0, r3
 800032e:	3714      	adds	r7, #20
 8000330:	46bd      	mov	sp, r7
 8000332:	bc80      	pop	{r7}
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	40010400 	.word	0x40010400

0800033c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000344:	4a03      	ldr	r2, [pc, #12]	; (8000354 <EXTI_ClearITPendingBit+0x18>)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	6153      	str	r3, [r2, #20]
}
 800034a:	bf00      	nop
 800034c:	370c      	adds	r7, #12
 800034e:	46bd      	mov	sp, r7
 8000350:	bc80      	pop	{r7}
 8000352:	4770      	bx	lr
 8000354:	40010400 	.word	0x40010400

08000358 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000358:	b480      	push	{r7}
 800035a:	b089      	sub	sp, #36	; 0x24
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
 8000360:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000362:	2300      	movs	r3, #0
 8000364:	61fb      	str	r3, [r7, #28]
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
 800036a:	2300      	movs	r3, #0
 800036c:	61bb      	str	r3, [r7, #24]
 800036e:	2300      	movs	r3, #0
 8000370:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000372:	2300      	movs	r3, #0
 8000374:	617b      	str	r3, [r7, #20]
 8000376:	2300      	movs	r3, #0
 8000378:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	78db      	ldrb	r3, [r3, #3]
 800037e:	f003 030f 	and.w	r3, r3, #15
 8000382:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	78db      	ldrb	r3, [r3, #3]
 8000388:	f003 0310 	and.w	r3, r3, #16
 800038c:	2b00      	cmp	r3, #0
 800038e:	d005      	beq.n	800039c <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	789b      	ldrb	r3, [r3, #2]
 8000394:	461a      	mov	r2, r3
 8000396:	69fb      	ldr	r3, [r7, #28]
 8000398:	4313      	orrs	r3, r2
 800039a:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 800039c:	683b      	ldr	r3, [r7, #0]
 800039e:	881b      	ldrh	r3, [r3, #0]
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d044      	beq.n	8000430 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80003ac:	2300      	movs	r3, #0
 80003ae:	61bb      	str	r3, [r7, #24]
 80003b0:	e038      	b.n	8000424 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80003b2:	2201      	movs	r2, #1
 80003b4:	69bb      	ldr	r3, [r7, #24]
 80003b6:	fa02 f303 	lsl.w	r3, r2, r3
 80003ba:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80003bc:	683b      	ldr	r3, [r7, #0]
 80003be:	881b      	ldrh	r3, [r3, #0]
 80003c0:	461a      	mov	r2, r3
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	4013      	ands	r3, r2
 80003c6:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80003c8:	693a      	ldr	r2, [r7, #16]
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	429a      	cmp	r2, r3
 80003ce:	d126      	bne.n	800041e <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 80003d0:	69bb      	ldr	r3, [r7, #24]
 80003d2:	009b      	lsls	r3, r3, #2
 80003d4:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80003d6:	220f      	movs	r2, #15
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	fa02 f303 	lsl.w	r3, r2, r3
 80003de:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80003e0:	68bb      	ldr	r3, [r7, #8]
 80003e2:	43db      	mvns	r3, r3
 80003e4:	697a      	ldr	r2, [r7, #20]
 80003e6:	4013      	ands	r3, r2
 80003e8:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80003ea:	69fa      	ldr	r2, [r7, #28]
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	fa02 f303 	lsl.w	r3, r2, r3
 80003f2:	697a      	ldr	r2, [r7, #20]
 80003f4:	4313      	orrs	r3, r2
 80003f6:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	78db      	ldrb	r3, [r3, #3]
 80003fc:	2b28      	cmp	r3, #40	; 0x28
 80003fe:	d105      	bne.n	800040c <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000400:	2201      	movs	r2, #1
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	409a      	lsls	r2, r3
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	615a      	str	r2, [r3, #20]
 800040a:	e008      	b.n	800041e <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800040c:	683b      	ldr	r3, [r7, #0]
 800040e:	78db      	ldrb	r3, [r3, #3]
 8000410:	2b48      	cmp	r3, #72	; 0x48
 8000412:	d104      	bne.n	800041e <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000414:	2201      	movs	r2, #1
 8000416:	69bb      	ldr	r3, [r7, #24]
 8000418:	409a      	lsls	r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800041e:	69bb      	ldr	r3, [r7, #24]
 8000420:	3301      	adds	r3, #1
 8000422:	61bb      	str	r3, [r7, #24]
 8000424:	69bb      	ldr	r3, [r7, #24]
 8000426:	2b07      	cmp	r3, #7
 8000428:	d9c3      	bls.n	80003b2 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	697a      	ldr	r2, [r7, #20]
 800042e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000430:	683b      	ldr	r3, [r7, #0]
 8000432:	881b      	ldrh	r3, [r3, #0]
 8000434:	2bff      	cmp	r3, #255	; 0xff
 8000436:	d946      	bls.n	80004c6 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	685b      	ldr	r3, [r3, #4]
 800043c:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800043e:	2300      	movs	r3, #0
 8000440:	61bb      	str	r3, [r7, #24]
 8000442:	e03a      	b.n	80004ba <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000444:	69bb      	ldr	r3, [r7, #24]
 8000446:	3308      	adds	r3, #8
 8000448:	2201      	movs	r2, #1
 800044a:	fa02 f303 	lsl.w	r3, r2, r3
 800044e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	881b      	ldrh	r3, [r3, #0]
 8000454:	461a      	mov	r2, r3
 8000456:	68fb      	ldr	r3, [r7, #12]
 8000458:	4013      	ands	r3, r2
 800045a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800045c:	693a      	ldr	r2, [r7, #16]
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	429a      	cmp	r2, r3
 8000462:	d127      	bne.n	80004b4 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000464:	69bb      	ldr	r3, [r7, #24]
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 800046a:	220f      	movs	r2, #15
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	fa02 f303 	lsl.w	r3, r2, r3
 8000472:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000474:	68bb      	ldr	r3, [r7, #8]
 8000476:	43db      	mvns	r3, r3
 8000478:	697a      	ldr	r2, [r7, #20]
 800047a:	4013      	ands	r3, r2
 800047c:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800047e:	69fa      	ldr	r2, [r7, #28]
 8000480:	68fb      	ldr	r3, [r7, #12]
 8000482:	fa02 f303 	lsl.w	r3, r2, r3
 8000486:	697a      	ldr	r2, [r7, #20]
 8000488:	4313      	orrs	r3, r2
 800048a:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	78db      	ldrb	r3, [r3, #3]
 8000490:	2b28      	cmp	r3, #40	; 0x28
 8000492:	d105      	bne.n	80004a0 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000494:	69bb      	ldr	r3, [r7, #24]
 8000496:	3308      	adds	r3, #8
 8000498:	2201      	movs	r2, #1
 800049a:	409a      	lsls	r2, r3
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80004a0:	683b      	ldr	r3, [r7, #0]
 80004a2:	78db      	ldrb	r3, [r3, #3]
 80004a4:	2b48      	cmp	r3, #72	; 0x48
 80004a6:	d105      	bne.n	80004b4 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80004a8:	69bb      	ldr	r3, [r7, #24]
 80004aa:	3308      	adds	r3, #8
 80004ac:	2201      	movs	r2, #1
 80004ae:	409a      	lsls	r2, r3
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80004b4:	69bb      	ldr	r3, [r7, #24]
 80004b6:	3301      	adds	r3, #1
 80004b8:	61bb      	str	r3, [r7, #24]
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	2b07      	cmp	r3, #7
 80004be:	d9c1      	bls.n	8000444 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	697a      	ldr	r2, [r7, #20]
 80004c4:	605a      	str	r2, [r3, #4]
  }
}
 80004c6:	bf00      	nop
 80004c8:	3724      	adds	r7, #36	; 0x24
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	460b      	mov	r3, r1
 80004da:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 80004dc:	887a      	ldrh	r2, [r7, #2]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	611a      	str	r2, [r3, #16]
}
 80004e2:	bf00      	nop
 80004e4:	370c      	adds	r7, #12
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr

080004ec <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	460b      	mov	r3, r1
 80004f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 80004f8:	887a      	ldrh	r2, [r7, #2]
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	615a      	str	r2, [r3, #20]
}
 80004fe:	bf00      	nop
 8000500:	370c      	adds	r7, #12
 8000502:	46bd      	mov	sp, r7
 8000504:	bc80      	pop	{r7}
 8000506:	4770      	bx	lr

08000508 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800050c:	4a13      	ldr	r2, [pc, #76]	; (800055c <RCC_DeInit+0x54>)
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <RCC_DeInit+0x54>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	f043 0301 	orr.w	r3, r3, #1
 8000516:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000518:	4910      	ldr	r1, [pc, #64]	; (800055c <RCC_DeInit+0x54>)
 800051a:	4b10      	ldr	r3, [pc, #64]	; (800055c <RCC_DeInit+0x54>)
 800051c:	685a      	ldr	r2, [r3, #4]
 800051e:	4b10      	ldr	r3, [pc, #64]	; (8000560 <RCC_DeInit+0x58>)
 8000520:	4013      	ands	r3, r2
 8000522:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000524:	4a0d      	ldr	r2, [pc, #52]	; (800055c <RCC_DeInit+0x54>)
 8000526:	4b0d      	ldr	r3, [pc, #52]	; (800055c <RCC_DeInit+0x54>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800052e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000532:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000534:	4a09      	ldr	r2, [pc, #36]	; (800055c <RCC_DeInit+0x54>)
 8000536:	4b09      	ldr	r3, [pc, #36]	; (800055c <RCC_DeInit+0x54>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800053e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000540:	4a06      	ldr	r2, [pc, #24]	; (800055c <RCC_DeInit+0x54>)
 8000542:	4b06      	ldr	r3, [pc, #24]	; (800055c <RCC_DeInit+0x54>)
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800054a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800054c:	4b03      	ldr	r3, [pc, #12]	; (800055c <RCC_DeInit+0x54>)
 800054e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000552:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 8000554:	bf00      	nop
 8000556:	46bd      	mov	sp, r7
 8000558:	bc80      	pop	{r7}
 800055a:	4770      	bx	lr
 800055c:	40021000 	.word	0x40021000
 8000560:	f8ff0000 	.word	0xf8ff0000

08000564 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 8000564:	b480      	push	{r7}
 8000566:	b083      	sub	sp, #12
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800056c:	4a13      	ldr	r2, [pc, #76]	; (80005bc <RCC_HSEConfig+0x58>)
 800056e:	4b13      	ldr	r3, [pc, #76]	; (80005bc <RCC_HSEConfig+0x58>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000576:	6013      	str	r3, [r2, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8000578:	4a10      	ldr	r2, [pc, #64]	; (80005bc <RCC_HSEConfig+0x58>)
 800057a:	4b10      	ldr	r3, [pc, #64]	; (80005bc <RCC_HSEConfig+0x58>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000582:	6013      	str	r3, [r2, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800058a:	d003      	beq.n	8000594 <RCC_HSEConfig+0x30>
 800058c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000590:	d007      	beq.n	80005a2 <RCC_HSEConfig+0x3e>
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
      break;
      
    default:
      break;
 8000592:	e00d      	b.n	80005b0 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEON_Set;
 8000594:	4a09      	ldr	r2, [pc, #36]	; (80005bc <RCC_HSEConfig+0x58>)
 8000596:	4b09      	ldr	r3, [pc, #36]	; (80005bc <RCC_HSEConfig+0x58>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800059e:	6013      	str	r3, [r2, #0]
      break;
 80005a0:	e006      	b.n	80005b0 <RCC_HSEConfig+0x4c>
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80005a2:	4a06      	ldr	r2, [pc, #24]	; (80005bc <RCC_HSEConfig+0x58>)
 80005a4:	4b05      	ldr	r3, [pc, #20]	; (80005bc <RCC_HSEConfig+0x58>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 80005ac:	6013      	str	r3, [r2, #0]
      break;
 80005ae:	bf00      	nop
  }
}
 80005b0:	bf00      	nop
 80005b2:	370c      	adds	r7, #12
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bc80      	pop	{r7}
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000

080005c0 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 80005ca:	2300      	movs	r3, #0
 80005cc:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 80005ce:	2300      	movs	r3, #0
 80005d0:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80005d2:	2031      	movs	r0, #49	; 0x31
 80005d4:	f000 f9b4 	bl	8000940 <RCC_GetFlagStatus>
 80005d8:	4603      	mov	r3, r0
 80005da:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	3301      	adds	r3, #1
 80005e0:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80005e8:	d002      	beq.n	80005f0 <RCC_WaitForHSEStartUp+0x30>
 80005ea:	79bb      	ldrb	r3, [r7, #6]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d0f0      	beq.n	80005d2 <RCC_WaitForHSEStartUp+0x12>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80005f0:	2031      	movs	r0, #49	; 0x31
 80005f2:	f000 f9a5 	bl	8000940 <RCC_GetFlagStatus>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d002      	beq.n	8000602 <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 80005fc:	2301      	movs	r3, #1
 80005fe:	71fb      	strb	r3, [r7, #7]
 8000600:	e001      	b.n	8000606 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8000602:	2300      	movs	r3, #0
 8000604:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8000606:	79fb      	ldrb	r3, [r7, #7]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}

08000610 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8000610:	b480      	push	{r7}
 8000612:	b085      	sub	sp, #20
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 800061e:	4b0a      	ldr	r3, [pc, #40]	; (8000648 <RCC_PLLConfig+0x38>)
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800062a:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	4313      	orrs	r3, r2
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	4313      	orrs	r3, r2
 8000636:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000638:	4a03      	ldr	r2, [pc, #12]	; (8000648 <RCC_PLLConfig+0x38>)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	6053      	str	r3, [r2, #4]
}
 800063e:	bf00      	nop
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	40021000 	.word	0x40021000

0800064c <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000656:	4a04      	ldr	r2, [pc, #16]	; (8000668 <RCC_PLLCmd+0x1c>)
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	6013      	str	r3, [r2, #0]
}
 800065c:	bf00      	nop
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	42420060 	.word	0x42420060

0800066c <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000674:	2300      	movs	r3, #0
 8000676:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8000678:	4b09      	ldr	r3, [pc, #36]	; (80006a0 <RCC_SYSCLKConfig+0x34>)
 800067a:	685b      	ldr	r3, [r3, #4]
 800067c:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	f023 0303 	bic.w	r3, r3, #3
 8000684:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000686:	68fa      	ldr	r2, [r7, #12]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4313      	orrs	r3, r2
 800068c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800068e:	4a04      	ldr	r2, [pc, #16]	; (80006a0 <RCC_SYSCLKConfig+0x34>)
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	6053      	str	r3, [r2, #4]
}
 8000694:	bf00      	nop
 8000696:	3714      	adds	r7, #20
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	40021000 	.word	0x40021000

080006a4 <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 80006a4:	b480      	push	{r7}
 80006a6:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 80006a8:	4b04      	ldr	r3, [pc, #16]	; (80006bc <RCC_GetSYSCLKSource+0x18>)
 80006aa:	685b      	ldr	r3, [r3, #4]
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	f003 030c 	and.w	r3, r3, #12
 80006b2:	b2db      	uxtb	r3, r3
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr
 80006bc:	40021000 	.word	0x40021000

080006c0 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b085      	sub	sp, #20
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 80006cc:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <RCC_HCLKConfig+0x34>)
 80006ce:	685b      	ldr	r3, [r3, #4]
 80006d0:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80006d8:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80006da:	68fa      	ldr	r2, [r7, #12]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4313      	orrs	r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80006e2:	4a04      	ldr	r2, [pc, #16]	; (80006f4 <RCC_HCLKConfig+0x34>)
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	6053      	str	r3, [r2, #4]
}
 80006e8:	bf00      	nop
 80006ea:	3714      	adds	r7, #20
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bc80      	pop	{r7}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40021000 	.word	0x40021000

080006f8 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b085      	sub	sp, #20
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000704:	4b09      	ldr	r3, [pc, #36]	; (800072c <RCC_PCLK1Config+0x34>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000710:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000712:	68fa      	ldr	r2, [r7, #12]
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4313      	orrs	r3, r2
 8000718:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 800071a:	4a04      	ldr	r2, [pc, #16]	; (800072c <RCC_PCLK1Config+0x34>)
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	6053      	str	r3, [r2, #4]
}
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	bc80      	pop	{r7}
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	40021000 	.word	0x40021000

08000730 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <RCC_PCLK2Config+0x34>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000748:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	00db      	lsls	r3, r3, #3
 800074e:	68fa      	ldr	r2, [r7, #12]
 8000750:	4313      	orrs	r3, r2
 8000752:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000754:	4a03      	ldr	r2, [pc, #12]	; (8000764 <RCC_PCLK2Config+0x34>)
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	6053      	str	r3, [r2, #4]
}
 800075a:	bf00      	nop
 800075c:	3714      	adds	r7, #20
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr
 8000764:	40021000 	.word	0x40021000

08000768 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000768:	b480      	push	{r7}
 800076a:	b087      	sub	sp, #28
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
 8000774:	2300      	movs	r3, #0
 8000776:	613b      	str	r3, [r7, #16]
 8000778:	2300      	movs	r3, #0
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	2300      	movs	r3, #0
 800077e:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000780:	4b4c      	ldr	r3, [pc, #304]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	f003 030c 	and.w	r3, r3, #12
 8000788:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	2b04      	cmp	r3, #4
 800078e:	d007      	beq.n	80007a0 <RCC_GetClocksFreq+0x38>
 8000790:	2b08      	cmp	r3, #8
 8000792:	d009      	beq.n	80007a8 <RCC_GetClocksFreq+0x40>
 8000794:	2b00      	cmp	r3, #0
 8000796:	d133      	bne.n	8000800 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4a47      	ldr	r2, [pc, #284]	; (80008b8 <RCC_GetClocksFreq+0x150>)
 800079c:	601a      	str	r2, [r3, #0]
      break;
 800079e:	e033      	b.n	8000808 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	4a45      	ldr	r2, [pc, #276]	; (80008b8 <RCC_GetClocksFreq+0x150>)
 80007a4:	601a      	str	r2, [r3, #0]
      break;
 80007a6:	e02f      	b.n	8000808 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80007a8:	4b42      	ldr	r3, [pc, #264]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80007b0:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80007b2:	4b40      	ldr	r3, [pc, #256]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007ba:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80007bc:	693b      	ldr	r3, [r7, #16]
 80007be:	0c9b      	lsrs	r3, r3, #18
 80007c0:	3302      	adds	r3, #2
 80007c2:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d106      	bne.n	80007d8 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80007ca:	693b      	ldr	r3, [r7, #16]
 80007cc:	4a3b      	ldr	r2, [pc, #236]	; (80008bc <RCC_GetClocksFreq+0x154>)
 80007ce:	fb02 f203 	mul.w	r2, r2, r3
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 80007d6:	e017      	b.n	8000808 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 80007d8:	4b36      	ldr	r3, [pc, #216]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d006      	beq.n	80007f2 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 80007e4:	693b      	ldr	r3, [r7, #16]
 80007e6:	4a35      	ldr	r2, [pc, #212]	; (80008bc <RCC_GetClocksFreq+0x154>)
 80007e8:	fb02 f203 	mul.w	r2, r2, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	601a      	str	r2, [r3, #0]
      break;
 80007f0:	e00a      	b.n	8000808 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 80007f2:	693b      	ldr	r3, [r7, #16]
 80007f4:	4a30      	ldr	r2, [pc, #192]	; (80008b8 <RCC_GetClocksFreq+0x150>)
 80007f6:	fb02 f203 	mul.w	r2, r2, r3
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	601a      	str	r2, [r3, #0]
      break;
 80007fe:	e003      	b.n	8000808 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	4a2d      	ldr	r2, [pc, #180]	; (80008b8 <RCC_GetClocksFreq+0x150>)
 8000804:	601a      	str	r2, [r3, #0]
      break;
 8000806:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000808:	4b2a      	ldr	r3, [pc, #168]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 800080a:	685b      	ldr	r3, [r3, #4]
 800080c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000810:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	091b      	lsrs	r3, r3, #4
 8000816:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000818:	4a29      	ldr	r2, [pc, #164]	; (80008c0 <RCC_GetClocksFreq+0x158>)
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	4413      	add	r3, r2
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	b2db      	uxtb	r3, r3
 8000822:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	40da      	lsrs	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000830:	4b20      	ldr	r3, [pc, #128]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000838:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	0a1b      	lsrs	r3, r3, #8
 800083e:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000840:	4a1f      	ldr	r2, [pc, #124]	; (80008c0 <RCC_GetClocksFreq+0x158>)
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	4413      	add	r3, r2
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	b2db      	uxtb	r3, r3
 800084a:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	685a      	ldr	r2, [r3, #4]
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	40da      	lsrs	r2, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000858:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 800085a:	685b      	ldr	r3, [r3, #4]
 800085c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000860:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	0adb      	lsrs	r3, r3, #11
 8000866:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000868:	4a15      	ldr	r2, [pc, #84]	; (80008c0 <RCC_GetClocksFreq+0x158>)
 800086a:	697b      	ldr	r3, [r7, #20]
 800086c:	4413      	add	r3, r2
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	b2db      	uxtb	r3, r3
 8000872:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	685a      	ldr	r2, [r3, #4]
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	40da      	lsrs	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <RCC_GetClocksFreq+0x14c>)
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000888:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	0b9b      	lsrs	r3, r3, #14
 800088e:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000890:	4a0c      	ldr	r2, [pc, #48]	; (80008c4 <RCC_GetClocksFreq+0x15c>)
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	4413      	add	r3, r2
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	b2db      	uxtb	r3, r3
 800089a:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	68da      	ldr	r2, [r3, #12]
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	611a      	str	r2, [r3, #16]
}
 80008aa:	bf00      	nop
 80008ac:	371c      	adds	r7, #28
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	40021000 	.word	0x40021000
 80008b8:	007a1200 	.word	0x007a1200
 80008bc:	003d0900 	.word	0x003d0900
 80008c0:	20000000 	.word	0x20000000
 80008c4:	20000010 	.word	0x20000010

080008c8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	460b      	mov	r3, r1
 80008d2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008d4:	78fb      	ldrb	r3, [r7, #3]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d006      	beq.n	80008e8 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80008da:	4909      	ldr	r1, [pc, #36]	; (8000900 <RCC_APB2PeriphClockCmd+0x38>)
 80008dc:	4b08      	ldr	r3, [pc, #32]	; (8000900 <RCC_APB2PeriphClockCmd+0x38>)
 80008de:	699a      	ldr	r2, [r3, #24]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80008e6:	e006      	b.n	80008f6 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80008e8:	4905      	ldr	r1, [pc, #20]	; (8000900 <RCC_APB2PeriphClockCmd+0x38>)
 80008ea:	4b05      	ldr	r3, [pc, #20]	; (8000900 <RCC_APB2PeriphClockCmd+0x38>)
 80008ec:	699a      	ldr	r2, [r3, #24]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	43db      	mvns	r3, r3
 80008f2:	4013      	ands	r3, r2
 80008f4:	618b      	str	r3, [r1, #24]
}
 80008f6:	bf00      	nop
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr
 8000900:	40021000 	.word	0x40021000

08000904 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	460b      	mov	r3, r1
 800090e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000910:	78fb      	ldrb	r3, [r7, #3]
 8000912:	2b00      	cmp	r3, #0
 8000914:	d006      	beq.n	8000924 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000916:	4909      	ldr	r1, [pc, #36]	; (800093c <RCC_APB1PeriphClockCmd+0x38>)
 8000918:	4b08      	ldr	r3, [pc, #32]	; (800093c <RCC_APB1PeriphClockCmd+0x38>)
 800091a:	69da      	ldr	r2, [r3, #28]
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	4313      	orrs	r3, r2
 8000920:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000922:	e006      	b.n	8000932 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000924:	4905      	ldr	r1, [pc, #20]	; (800093c <RCC_APB1PeriphClockCmd+0x38>)
 8000926:	4b05      	ldr	r3, [pc, #20]	; (800093c <RCC_APB1PeriphClockCmd+0x38>)
 8000928:	69da      	ldr	r2, [r3, #28]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	43db      	mvns	r3, r3
 800092e:	4013      	ands	r3, r2
 8000930:	61cb      	str	r3, [r1, #28]
}
 8000932:	bf00      	nop
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr
 800093c:	40021000 	.word	0x40021000

08000940 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000940:	b480      	push	{r7}
 8000942:	b087      	sub	sp, #28
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000952:	2300      	movs	r3, #0
 8000954:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	095b      	lsrs	r3, r3, #5
 800095a:	b2db      	uxtb	r3, r3
 800095c:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	2b01      	cmp	r3, #1
 8000962:	d103      	bne.n	800096c <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000964:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <RCC_GetFlagStatus+0x70>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	617b      	str	r3, [r7, #20]
 800096a:	e009      	b.n	8000980 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	2b02      	cmp	r3, #2
 8000970:	d103      	bne.n	800097a <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 8000972:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <RCC_GetFlagStatus+0x70>)
 8000974:	6a1b      	ldr	r3, [r3, #32]
 8000976:	617b      	str	r3, [r7, #20]
 8000978:	e002      	b.n	8000980 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800097a:	4b0d      	ldr	r3, [pc, #52]	; (80009b0 <RCC_GetFlagStatus+0x70>)
 800097c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800097e:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	f003 031f 	and.w	r3, r3, #31
 8000986:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000988:	697a      	ldr	r2, [r7, #20]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	fa22 f303 	lsr.w	r3, r2, r3
 8000990:	f003 0301 	and.w	r3, r3, #1
 8000994:	2b00      	cmp	r3, #0
 8000996:	d002      	beq.n	800099e <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8000998:	2301      	movs	r3, #1
 800099a:	74fb      	strb	r3, [r7, #19]
 800099c:	e001      	b.n	80009a2 <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 800099e:	2300      	movs	r3, #0
 80009a0:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 80009a2:	7cfb      	ldrb	r3, [r7, #19]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	371c      	adds	r7, #28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	40021000 	.word	0x40021000

080009b4 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b085      	sub	sp, #20
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
 80009bc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80009be:	2300      	movs	r3, #0
 80009c0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	881b      	ldrh	r3, [r3, #0]
 80009c6:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4a2e      	ldr	r2, [pc, #184]	; (8000a84 <TIM_TimeBaseInit+0xd0>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d013      	beq.n	80009f8 <TIM_TimeBaseInit+0x44>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	4a2d      	ldr	r2, [pc, #180]	; (8000a88 <TIM_TimeBaseInit+0xd4>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d00f      	beq.n	80009f8 <TIM_TimeBaseInit+0x44>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009de:	d00b      	beq.n	80009f8 <TIM_TimeBaseInit+0x44>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a2a      	ldr	r2, [pc, #168]	; (8000a8c <TIM_TimeBaseInit+0xd8>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d007      	beq.n	80009f8 <TIM_TimeBaseInit+0x44>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a29      	ldr	r2, [pc, #164]	; (8000a90 <TIM_TimeBaseInit+0xdc>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d003      	beq.n	80009f8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4a28      	ldr	r2, [pc, #160]	; (8000a94 <TIM_TimeBaseInit+0xe0>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d108      	bne.n	8000a0a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80009f8:	89fb      	ldrh	r3, [r7, #14]
 80009fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80009fe:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	885a      	ldrh	r2, [r3, #2]
 8000a04:	89fb      	ldrh	r3, [r7, #14]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a22      	ldr	r2, [pc, #136]	; (8000a98 <TIM_TimeBaseInit+0xe4>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d00c      	beq.n	8000a2c <TIM_TimeBaseInit+0x78>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a21      	ldr	r2, [pc, #132]	; (8000a9c <TIM_TimeBaseInit+0xe8>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d008      	beq.n	8000a2c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000a20:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	88da      	ldrh	r2, [r3, #6]
 8000a26:	89fb      	ldrh	r3, [r7, #14]
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	89fa      	ldrh	r2, [r7, #14]
 8000a30:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	889a      	ldrh	r2, [r3, #4]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	881a      	ldrh	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a0f      	ldr	r2, [pc, #60]	; (8000a84 <TIM_TimeBaseInit+0xd0>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d00f      	beq.n	8000a6a <TIM_TimeBaseInit+0xb6>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a0e      	ldr	r2, [pc, #56]	; (8000a88 <TIM_TimeBaseInit+0xd4>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d00b      	beq.n	8000a6a <TIM_TimeBaseInit+0xb6>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a12      	ldr	r2, [pc, #72]	; (8000aa0 <TIM_TimeBaseInit+0xec>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d007      	beq.n	8000a6a <TIM_TimeBaseInit+0xb6>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4a11      	ldr	r2, [pc, #68]	; (8000aa4 <TIM_TimeBaseInit+0xf0>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d003      	beq.n	8000a6a <TIM_TimeBaseInit+0xb6>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a10      	ldr	r2, [pc, #64]	; (8000aa8 <TIM_TimeBaseInit+0xf4>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d104      	bne.n	8000a74 <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	7a1b      	ldrb	r3, [r3, #8]
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2201      	movs	r2, #1
 8000a78:	829a      	strh	r2, [r3, #20]
}
 8000a7a:	bf00      	nop
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr
 8000a84:	40012c00 	.word	0x40012c00
 8000a88:	40013400 	.word	0x40013400
 8000a8c:	40000400 	.word	0x40000400
 8000a90:	40000800 	.word	0x40000800
 8000a94:	40000c00 	.word	0x40000c00
 8000a98:	40001000 	.word	0x40001000
 8000a9c:	40001400 	.word	0x40001400
 8000aa0:	40014000 	.word	0x40014000
 8000aa4:	40014400 	.word	0x40014400
 8000aa8:	40014800 	.word	0x40014800

08000aac <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 8000aba:	2301      	movs	r3, #1
 8000abc:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	885b      	ldrh	r3, [r3, #2]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d102      	bne.n	8000acc <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	81fb      	strh	r3, [r7, #14]
 8000aca:	e001      	b.n	8000ad0 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 8000acc:	2300      	movs	r3, #0
 8000ace:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	889b      	ldrh	r3, [r3, #4]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d102      	bne.n	8000ade <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	81bb      	strh	r3, [r7, #12]
 8000adc:	e001      	b.n	8000ae2 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	881b      	ldrh	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d11c      	bne.n	8000b24 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	8859      	ldrh	r1, [r3, #2]
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	889a      	ldrh	r2, [r3, #4]
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	891b      	ldrh	r3, [r3, #8]
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f000 f8ae 	bl	8000c58 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	88db      	ldrh	r3, [r3, #6]
 8000b00:	4619      	mov	r1, r3
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f000 f870 	bl	8000be8 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	891b      	ldrh	r3, [r3, #8]
 8000b0c:	89ba      	ldrh	r2, [r7, #12]
 8000b0e:	89f9      	ldrh	r1, [r7, #14]
 8000b10:	6878      	ldr	r0, [r7, #4]
 8000b12:	f000 f911 	bl	8000d38 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	88db      	ldrh	r3, [r3, #6]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 f87e 	bl	8000c1e <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8000b22:	e01b      	b.n	8000b5c <TIM_PWMIConfig+0xb0>
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	8859      	ldrh	r1, [r3, #2]
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	889a      	ldrh	r2, [r3, #4]
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	891b      	ldrh	r3, [r3, #8]
 8000b30:	6878      	ldr	r0, [r7, #4]
 8000b32:	f000 f901 	bl	8000d38 <TI2_Config>
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	88db      	ldrh	r3, [r3, #6]
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f000 f86e 	bl	8000c1e <TIM_SetIC2Prescaler>
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	891b      	ldrh	r3, [r3, #8]
 8000b46:	89ba      	ldrh	r2, [r7, #12]
 8000b48:	89f9      	ldrh	r1, [r7, #14]
 8000b4a:	6878      	ldr	r0, [r7, #4]
 8000b4c:	f000 f884 	bl	8000c58 <TI1_Config>
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	88db      	ldrh	r3, [r3, #6]
 8000b54:	4619      	mov	r1, r3
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f000 f846 	bl	8000be8 <TIM_SetIC1Prescaler>
}
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000b70:	78fb      	ldrb	r3, [r7, #3]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d008      	beq.n	8000b88 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	881b      	ldrh	r3, [r3, #0]
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	f043 0301 	orr.w	r3, r3, #1
 8000b80:	b29a      	uxth	r2, r3
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000b86:	e007      	b.n	8000b98 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	881b      	ldrh	r3, [r3, #0]
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	f023 0301 	bic.w	r3, r3, #1
 8000b92:	b29a      	uxth	r2, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	801a      	strh	r2, [r3, #0]
}
 8000b98:	bf00      	nop
 8000b9a:	370c      	adds	r7, #12
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr

08000ba2 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000ba2:	b480      	push	{r7}
 8000ba4:	b083      	sub	sp, #12
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
 8000baa:	460b      	mov	r3, r1
 8000bac:	807b      	strh	r3, [r7, #2]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000bb2:	787b      	ldrb	r3, [r7, #1]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d008      	beq.n	8000bca <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	899b      	ldrh	r3, [r3, #12]
 8000bbc:	b29a      	uxth	r2, r3
 8000bbe:	887b      	ldrh	r3, [r7, #2]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	b29a      	uxth	r2, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000bc8:	e009      	b.n	8000bde <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	899b      	ldrh	r3, [r3, #12]
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	887b      	ldrh	r3, [r7, #2]
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	b29a      	uxth	r2, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	819a      	strh	r2, [r3, #12]
}
 8000bde:	bf00      	nop
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr

08000be8 <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	8b1b      	ldrh	r3, [r3, #24]
 8000bf8:	b29b      	uxth	r3, r3
 8000bfa:	f023 030c 	bic.w	r3, r3, #12
 8000bfe:	b29a      	uxth	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	8b1b      	ldrh	r3, [r3, #24]
 8000c08:	b29a      	uxth	r2, r3
 8000c0a:	887b      	ldrh	r3, [r7, #2]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	831a      	strh	r2, [r3, #24]
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bc80      	pop	{r7}
 8000c1c:	4770      	bx	lr

08000c1e <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
 8000c26:	460b      	mov	r3, r1
 8000c28:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	8b1b      	ldrh	r3, [r3, #24]
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000c34:	b29a      	uxth	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	8b1b      	ldrh	r3, [r3, #24]
 8000c3e:	b29a      	uxth	r2, r3
 8000c40:	887b      	ldrh	r3, [r7, #2]
 8000c42:	021b      	lsls	r3, r3, #8
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	4313      	orrs	r3, r2
 8000c48:	b29a      	uxth	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	831a      	strh	r2, [r3, #24]
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b087      	sub	sp, #28
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	4608      	mov	r0, r1
 8000c62:	4611      	mov	r1, r2
 8000c64:	461a      	mov	r2, r3
 8000c66:	4603      	mov	r3, r0
 8000c68:	817b      	strh	r3, [r7, #10]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	813b      	strh	r3, [r7, #8]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	82bb      	strh	r3, [r7, #20]
 8000c76:	2300      	movs	r3, #0
 8000c78:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	8c1b      	ldrh	r3, [r3, #32]
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	f023 0301 	bic.w	r3, r3, #1
 8000c84:	b29a      	uxth	r2, r3
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	8b1b      	ldrh	r3, [r3, #24]
 8000c8e:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	8c1b      	ldrh	r3, [r3, #32]
 8000c94:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8000c96:	8abb      	ldrh	r3, [r7, #20]
 8000c98:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8000c9c:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8000c9e:	88fb      	ldrh	r3, [r7, #6]
 8000ca0:	011b      	lsls	r3, r3, #4
 8000ca2:	b29a      	uxth	r2, r3
 8000ca4:	893b      	ldrh	r3, [r7, #8]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	b29a      	uxth	r2, r3
 8000caa:	8abb      	ldrh	r3, [r7, #20]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4a1c      	ldr	r2, [pc, #112]	; (8000d24 <TI1_Config+0xcc>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d013      	beq.n	8000ce0 <TI1_Config+0x88>
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	4a1b      	ldr	r2, [pc, #108]	; (8000d28 <TI1_Config+0xd0>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d00f      	beq.n	8000ce0 <TI1_Config+0x88>
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cc6:	d00b      	beq.n	8000ce0 <TI1_Config+0x88>
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	4a18      	ldr	r2, [pc, #96]	; (8000d2c <TI1_Config+0xd4>)
 8000ccc:	4293      	cmp	r3, r2
 8000cce:	d007      	beq.n	8000ce0 <TI1_Config+0x88>
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4a17      	ldr	r2, [pc, #92]	; (8000d30 <TI1_Config+0xd8>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d003      	beq.n	8000ce0 <TI1_Config+0x88>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	4a16      	ldr	r2, [pc, #88]	; (8000d34 <TI1_Config+0xdc>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d10b      	bne.n	8000cf8 <TI1_Config+0xa0>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8000ce0:	8afb      	ldrh	r3, [r7, #22]
 8000ce2:	f023 0302 	bic.w	r3, r3, #2
 8000ce6:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8000ce8:	897a      	ldrh	r2, [r7, #10]
 8000cea:	8afb      	ldrh	r3, [r7, #22]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	82fb      	strh	r3, [r7, #22]
 8000cf6:	e00a      	b.n	8000d0e <TI1_Config+0xb6>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8000cf8:	8afb      	ldrh	r3, [r7, #22]
 8000cfa:	f023 030a 	bic.w	r3, r3, #10
 8000cfe:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8000d00:	897a      	ldrh	r2, [r7, #10]
 8000d02:	8afb      	ldrh	r3, [r7, #22]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	8aba      	ldrh	r2, [r7, #20]
 8000d12:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	8afa      	ldrh	r2, [r7, #22]
 8000d18:	841a      	strh	r2, [r3, #32]
}
 8000d1a:	bf00      	nop
 8000d1c:	371c      	adds	r7, #28
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	40012c00 	.word	0x40012c00
 8000d28:	40013400 	.word	0x40013400
 8000d2c:	40000400 	.word	0x40000400
 8000d30:	40000800 	.word	0x40000800
 8000d34:	40000c00 	.word	0x40000c00

08000d38 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b087      	sub	sp, #28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	4608      	mov	r0, r1
 8000d42:	4611      	mov	r1, r2
 8000d44:	461a      	mov	r2, r3
 8000d46:	4603      	mov	r3, r0
 8000d48:	817b      	strh	r3, [r7, #10]
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	813b      	strh	r3, [r7, #8]
 8000d4e:	4613      	mov	r3, r2
 8000d50:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	82bb      	strh	r3, [r7, #20]
 8000d56:	2300      	movs	r3, #0
 8000d58:	82fb      	strh	r3, [r7, #22]
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	8c1b      	ldrh	r3, [r3, #32]
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	f023 0310 	bic.w	r3, r3, #16
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	8b1b      	ldrh	r3, [r3, #24]
 8000d72:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	8c1b      	ldrh	r3, [r3, #32]
 8000d78:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8000d7a:	897b      	ldrh	r3, [r7, #10]
 8000d7c:	011b      	lsls	r3, r3, #4
 8000d7e:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8000d80:	8abb      	ldrh	r3, [r7, #20]
 8000d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d86:	051b      	lsls	r3, r3, #20
 8000d88:	0d1b      	lsrs	r3, r3, #20
 8000d8a:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8000d8c:	88fb      	ldrh	r3, [r7, #6]
 8000d8e:	031b      	lsls	r3, r3, #12
 8000d90:	b29a      	uxth	r2, r3
 8000d92:	8abb      	ldrh	r3, [r7, #20]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8000d98:	893b      	ldrh	r3, [r7, #8]
 8000d9a:	021b      	lsls	r3, r3, #8
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	8abb      	ldrh	r3, [r7, #20]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	4a1c      	ldr	r2, [pc, #112]	; (8000e18 <TI2_Config+0xe0>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d013      	beq.n	8000dd4 <TI2_Config+0x9c>
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4a1b      	ldr	r2, [pc, #108]	; (8000e1c <TI2_Config+0xe4>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d00f      	beq.n	8000dd4 <TI2_Config+0x9c>
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000dba:	d00b      	beq.n	8000dd4 <TI2_Config+0x9c>
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	4a18      	ldr	r2, [pc, #96]	; (8000e20 <TI2_Config+0xe8>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d007      	beq.n	8000dd4 <TI2_Config+0x9c>
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4a17      	ldr	r2, [pc, #92]	; (8000e24 <TI2_Config+0xec>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d003      	beq.n	8000dd4 <TI2_Config+0x9c>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	4a16      	ldr	r2, [pc, #88]	; (8000e28 <TI2_Config+0xf0>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d10b      	bne.n	8000dec <TI2_Config+0xb4>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8000dd4:	8afb      	ldrh	r3, [r7, #22]
 8000dd6:	f023 0320 	bic.w	r3, r3, #32
 8000dda:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8000ddc:	8a7a      	ldrh	r2, [r7, #18]
 8000dde:	8afb      	ldrh	r3, [r7, #22]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	f043 0310 	orr.w	r3, r3, #16
 8000de8:	82fb      	strh	r3, [r7, #22]
 8000dea:	e00a      	b.n	8000e02 <TI2_Config+0xca>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8000dec:	8afb      	ldrh	r3, [r7, #22]
 8000dee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8000df2:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8000df4:	897a      	ldrh	r2, [r7, #10]
 8000df6:	8afb      	ldrh	r3, [r7, #22]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	f043 0310 	orr.w	r3, r3, #16
 8000e00:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	8aba      	ldrh	r2, [r7, #20]
 8000e06:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	8afa      	ldrh	r2, [r7, #22]
 8000e0c:	841a      	strh	r2, [r3, #32]
}
 8000e0e:	bf00      	nop
 8000e10:	371c      	adds	r7, #28
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr
 8000e18:	40012c00 	.word	0x40012c00
 8000e1c:	40013400 	.word	0x40013400
 8000e20:	40000400 	.word	0x40000400
 8000e24:	40000800 	.word	0x40000800
 8000e28:	40000c00 	.word	0x40000c00

08000e2c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08c      	sub	sp, #48	; 0x30
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000e42:	2300      	movs	r3, #0
 8000e44:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	8a1b      	ldrh	r3, [r3, #16]
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000e56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e58:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	88db      	ldrh	r3, [r3, #6]
 8000e64:	461a      	mov	r2, r3
 8000e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e6e:	b29a      	uxth	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	899b      	ldrh	r3, [r3, #12]
 8000e78:	b29b      	uxth	r3, r3
 8000e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000e7c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e7e:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000e82:	4013      	ands	r3, r2
 8000e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	889a      	ldrh	r2, [r3, #4]
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	891b      	ldrh	r3, [r3, #8]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea4:	b29a      	uxth	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	8a9b      	ldrh	r3, [r3, #20]
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000eb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000eb4:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	899b      	ldrh	r3, [r3, #12]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000ed0:	f107 0308 	add.w	r3, r7, #8
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f7ff fc47 	bl	8000768 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000eda:	69fb      	ldr	r3, [r7, #28]
 8000edc:	4a2e      	ldr	r2, [pc, #184]	; (8000f98 <USART_Init+0x16c>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d102      	bne.n	8000ee8 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ee6:	e001      	b.n	8000eec <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	899b      	ldrh	r3, [r3, #12]
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	b21b      	sxth	r3, r3
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	da0c      	bge.n	8000f12 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000ef8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000efa:	4613      	mov	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	4413      	add	r3, r2
 8000f00:	009a      	lsls	r2, r3, #2
 8000f02:	441a      	add	r2, r3
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8000f10:	e00b      	b.n	8000f2a <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000f12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f14:	4613      	mov	r3, r2
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	4413      	add	r3, r2
 8000f1a:	009a      	lsls	r2, r3, #2
 8000f1c:	441a      	add	r2, r3
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f28:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2c:	4a1b      	ldr	r2, [pc, #108]	; (8000f9c <USART_Init+0x170>)
 8000f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000f32:	095b      	lsrs	r3, r3, #5
 8000f34:	011b      	lsls	r3, r3, #4
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f3a:	091b      	lsrs	r3, r3, #4
 8000f3c:	2264      	movs	r2, #100	; 0x64
 8000f3e:	fb02 f303 	mul.w	r3, r2, r3
 8000f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	899b      	ldrh	r3, [r3, #12]
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	b21b      	sxth	r3, r3
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	da0c      	bge.n	8000f6e <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000f54:	6a3b      	ldr	r3, [r7, #32]
 8000f56:	00db      	lsls	r3, r3, #3
 8000f58:	3332      	adds	r3, #50	; 0x32
 8000f5a:	4a10      	ldr	r2, [pc, #64]	; (8000f9c <USART_Init+0x170>)
 8000f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f60:	095b      	lsrs	r3, r3, #5
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f6c:	e00b      	b.n	8000f86 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000f6e:	6a3b      	ldr	r3, [r7, #32]
 8000f70:	011b      	lsls	r3, r3, #4
 8000f72:	3332      	adds	r3, #50	; 0x32
 8000f74:	4a09      	ldr	r2, [pc, #36]	; (8000f9c <USART_Init+0x170>)
 8000f76:	fba2 2303 	umull	r2, r3, r2, r3
 8000f7a:	095b      	lsrs	r3, r3, #5
 8000f7c:	f003 030f 	and.w	r3, r3, #15
 8000f80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000f82:	4313      	orrs	r3, r2
 8000f84:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	811a      	strh	r2, [r3, #8]
}
 8000f8e:	bf00      	nop
 8000f90:	3730      	adds	r7, #48	; 0x30
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40013800 	.word	0x40013800
 8000f9c:	51eb851f 	.word	0x51eb851f

08000fa0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000fac:	78fb      	ldrb	r3, [r7, #3]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d008      	beq.n	8000fc4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	899b      	ldrh	r3, [r3, #12]
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000fc2:	e007      	b.n	8000fd4 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	899b      	ldrh	r3, [r3, #12]
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000fce:	b29a      	uxth	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	819a      	strh	r2, [r3, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bc80      	pop	{r7}
 8000fdc:	4770      	bx	lr

08000fde <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	b087      	sub	sp, #28
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	807b      	strh	r3, [r7, #2]
 8000fea:	4613      	mov	r3, r2
 8000fec:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	613b      	str	r3, [r7, #16]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001002:	887b      	ldrh	r3, [r7, #2]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	095b      	lsrs	r3, r3, #5
 8001008:	b2db      	uxtb	r3, r3
 800100a:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 800100c:	887b      	ldrh	r3, [r7, #2]
 800100e:	f003 031f 	and.w	r3, r3, #31
 8001012:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001014:	2201      	movs	r2, #1
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d103      	bne.n	800102c <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	330c      	adds	r3, #12
 8001028:	617b      	str	r3, [r7, #20]
 800102a:	e009      	b.n	8001040 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d103      	bne.n	800103a <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	3310      	adds	r3, #16
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	e002      	b.n	8001040 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	3314      	adds	r3, #20
 800103e:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001040:	787b      	ldrb	r3, [r7, #1]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d006      	beq.n	8001054 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	697a      	ldr	r2, [r7, #20]
 800104a:	6811      	ldr	r1, [r2, #0]
 800104c:	68ba      	ldr	r2, [r7, #8]
 800104e:	430a      	orrs	r2, r1
 8001050:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001052:	e006      	b.n	8001062 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	697a      	ldr	r2, [r7, #20]
 8001058:	6811      	ldr	r1, [r2, #0]
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	43d2      	mvns	r2, r2
 800105e:	400a      	ands	r2, r1
 8001060:	601a      	str	r2, [r3, #0]
}
 8001062:	bf00      	nop
 8001064:	371c      	adds	r7, #28
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr

0800106c <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	460b      	mov	r3, r1
 8001076:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001078:	887b      	ldrh	r3, [r7, #2]
 800107a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800107e:	b29a      	uxth	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	809a      	strh	r2, [r3, #4]
}
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr

0800108e <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	889b      	ldrh	r3, [r3, #4]
 800109a:	b29b      	uxth	r3, r3
 800109c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80010a0:	b29b      	uxth	r3, r3
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bc80      	pop	{r7}
 80010aa:	4770      	bx	lr

080010ac <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	460b      	mov	r3, r1
 80010b6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80010b8:	2300      	movs	r3, #0
 80010ba:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	887b      	ldrh	r3, [r7, #2]
 80010c4:	4013      	ands	r3, r2
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d002      	beq.n	80010d2 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80010cc:	2301      	movs	r3, #1
 80010ce:	73fb      	strb	r3, [r7, #15]
 80010d0:	e001      	b.n	80010d6 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80010d2:	2300      	movs	r3, #0
 80010d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	bc80      	pop	{r7}
 80010e0:	4770      	bx	lr

080010e2 <Initialize_Timer>:




void Initialize_Timer(void)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
	/* TIM2 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80010e8:	2101      	movs	r1, #1
 80010ea:	2001      	movs	r0, #1
 80010ec:	f7ff fc0a 	bl	8000904 <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 99;
 80010f0:	2363      	movs	r3, #99	; 0x63
 80010f2:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80010f4:	2300      	movs	r3, #0
 80010f6:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 1000;
 80010f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fc:	813b      	strh	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80010fe:	2300      	movs	r3, #0
 8001100:	817b      	strh	r3, [r7, #10]
    timerInitStructure.TIM_RepetitionCounter = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	733b      	strb	r3, [r7, #12]
    TIM_TimeBaseInit(TIM2, &timerInitStructure);
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4619      	mov	r1, r3
 800110a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800110e:	f7ff fc51 	bl	80009b4 <TIM_TimeBaseInit>

    TIM_Cmd(TIM2, ENABLE);
 8001112:	2101      	movs	r1, #1
 8001114:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001118:	f7ff fd24 	bl	8000b64 <TIM_Cmd>
}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <Initialize_Peripherics>:

void Initialize_Peripherics(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
	/* GPIOA clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800112a:	2101      	movs	r1, #1
 800112c:	2004      	movs	r0, #4
 800112e:	f7ff fbcb 	bl	80008c8 <RCC_APB2PeriphClockCmd>
	/* GPIOC clock enable */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8001132:	2101      	movs	r1, #1
 8001134:	2010      	movs	r0, #16
 8001136:	f7ff fbc7 	bl	80008c8 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef gpioStructure;

    //Config PC13
    gpioStructure.GPIO_Pin = GPIO_Pin_13;
 800113a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800113e:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001140:	2310      	movs	r3, #16
 8001142:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001144:	2303      	movs	r3, #3
 8001146:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOC, &gpioStructure);
 8001148:	1d3b      	adds	r3, r7, #4
 800114a:	4619      	mov	r1, r3
 800114c:	4808      	ldr	r0, [pc, #32]	; (8001170 <Initialize_Peripherics+0x4c>)
 800114e:	f7ff f903 	bl	8000358 <GPIO_Init>

    //Config PA1
    gpioStructure.GPIO_Pin = GPIO_Pin_1;
 8001152:	2302      	movs	r3, #2
 8001154:	80bb      	strh	r3, [r7, #4]
    gpioStructure.GPIO_Mode = GPIO_Mode_IPD;
 8001156:	2328      	movs	r3, #40	; 0x28
 8001158:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800115a:	2303      	movs	r3, #3
 800115c:	71bb      	strb	r3, [r7, #6]
    GPIO_Init(GPIOA, &gpioStructure);
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	4619      	mov	r1, r3
 8001162:	4804      	ldr	r0, [pc, #16]	; (8001174 <Initialize_Peripherics+0x50>)
 8001164:	f7ff f8f8 	bl	8000358 <GPIO_Init>
}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40011000 	.word	0x40011000
 8001174:	40010800 	.word	0x40010800

08001178 <Initialize_Input>:

void Initialize_Input(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
	//Initialize the TIM according to the following settings:
	TIM_ICInitTypeDef TIM_ICInitStructure;
	TIM_ICInitStructure.TIM_Channel = TIM_Channel_2;
 800117e:	2304      	movs	r3, #4
 8001180:	80bb      	strh	r3, [r7, #4]
	TIM_ICInitStructure.TIM_ICPolarity = TIM_ICPolarity_Rising;
 8001182:	2300      	movs	r3, #0
 8001184:	80fb      	strh	r3, [r7, #6]
	TIM_ICInitStructure.TIM_ICSelection = TIM_ICSelection_DirectTI;
 8001186:	2301      	movs	r3, #1
 8001188:	813b      	strh	r3, [r7, #8]
	TIM_ICInitStructure.TIM_ICPrescaler = TIM_ICPSC_DIV1;
 800118a:	2300      	movs	r3, #0
 800118c:	817b      	strh	r3, [r7, #10]
	TIM_ICInitStructure.TIM_ICFilter = 0x0;
 800118e:	2300      	movs	r3, #0
 8001190:	81bb      	strh	r3, [r7, #12]
	//Configures the TIM peripheral in PWM Input mode according to the parameters specified in the TIM_ICInitStruct
	TIM_PWMIConfig(TIM2, &TIM_ICInitStructure);
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	4619      	mov	r1, r3
 8001196:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800119a:	f7ff fc87 	bl	8000aac <TIM_PWMIConfig>

	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 800119e:	2201      	movs	r2, #1
 80011a0:	2101      	movs	r1, #1
 80011a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80011a6:	f7ff fcfc 	bl	8000ba2 <TIM_ITConfig>
}
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <EXTI1_init>:

void EXTI1_init(void)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b084      	sub	sp, #16
 80011b6:	af00      	add	r7, sp, #0
	/* Enable USART1 and GPIOA clock */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80011b8:	2101      	movs	r1, #1
 80011ba:	2001      	movs	r0, #1
 80011bc:	f7ff fba2 	bl	8000904 <RCC_APB1PeriphClockCmd>

	/* NVIC Configuration */
	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the USARTx Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = EXTI1_IRQn;
 80011c0:	2307      	movs	r3, #7
 80011c2:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80011cc:	2301      	movs	r3, #1
 80011ce:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7fe ffb9 	bl	800014c <NVIC_Init>

	 /* Configure EXTI Line1 */
	 EXTI_InitTypeDef   EXTI_InitStructure;
	 EXTI_InitStructure.EXTI_Line = EXTI_Line1;
 80011da:	2302      	movs	r3, #2
 80011dc:	607b      	str	r3, [r7, #4]
	 EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 80011de:	2300      	movs	r3, #0
 80011e0:	723b      	strb	r3, [r7, #8]
	 EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 80011e2:	2308      	movs	r3, #8
 80011e4:	727b      	strb	r3, [r7, #9]
	 EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 80011e6:	2301      	movs	r3, #1
 80011e8:	72bb      	strb	r3, [r7, #10]

	 EXTI_Init(&EXTI_InitStructure);
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff f80f 	bl	8000210 <EXTI_Init>

}
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <usart_init>:

void usart_init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
	/* Enable USART1 and GPIOA clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA, ENABLE);
 8001202:	2101      	movs	r1, #1
 8001204:	f244 0004 	movw	r0, #16388	; 0x4004
 8001208:	f7ff fb5e 	bl	80008c8 <RCC_APB2PeriphClockCmd>

	/* NVIC Configuration */
	NVIC_InitTypeDef NVIC_InitStructure;
	/* Enable the USARTx Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 800120c:	2325      	movs	r3, #37	; 0x25
 800120e:	753b      	strb	r3, [r7, #20]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	757b      	strb	r3, [r7, #21]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001214:	2300      	movs	r3, #0
 8001216:	75bb      	strb	r3, [r7, #22]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001218:	2301      	movs	r3, #1
 800121a:	75fb      	strb	r3, [r7, #23]
	NVIC_Init(&NVIC_InitStructure);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4618      	mov	r0, r3
 8001222:	f7fe ff93 	bl	800014c <NVIC_Init>

	/* Configure the GPIOs */
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure USART1 Tx (PA.09) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8001226:	f44f 7300 	mov.w	r3, #512	; 0x200
 800122a:	823b      	strh	r3, [r7, #16]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800122c:	2318      	movs	r3, #24
 800122e:	74fb      	strb	r3, [r7, #19]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001230:	2303      	movs	r3, #3
 8001232:	74bb      	strb	r3, [r7, #18]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	4619      	mov	r1, r3
 800123a:	4817      	ldr	r0, [pc, #92]	; (8001298 <usart_init+0x9c>)
 800123c:	f7ff f88c 	bl	8000358 <GPIO_Init>

	/* Configure USART1 Rx (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8001240:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001244:	823b      	strh	r3, [r7, #16]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001246:	2304      	movs	r3, #4
 8001248:	74fb      	strb	r3, [r7, #19]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	4619      	mov	r1, r3
 8001250:	4811      	ldr	r0, [pc, #68]	; (8001298 <usart_init+0x9c>)
 8001252:	f7ff f881 	bl	8000358 <GPIO_Init>
		- USART CPOL: Clock is active low
		- USART CPHA: Data is captured on the middle
		- USART LastBit: The clock pulse of the last data bit is not output to
			the SCLK pin
	 */
	USART_InitStructure.USART_BaudRate = 115200;
 8001256:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800125a:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800125c:	2300      	movs	r3, #0
 800125e:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001260:	2300      	movs	r3, #0
 8001262:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001264:	2300      	movs	r3, #0
 8001266:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001268:	2300      	movs	r3, #0
 800126a:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800126c:	230c      	movs	r3, #12
 800126e:	817b      	strh	r3, [r7, #10]

	USART_Init(USART1, &USART_InitStructure);
 8001270:	463b      	mov	r3, r7
 8001272:	4619      	mov	r1, r3
 8001274:	4809      	ldr	r0, [pc, #36]	; (800129c <usart_init+0xa0>)
 8001276:	f7ff fdd9 	bl	8000e2c <USART_Init>

	/* Enable USART1 */
	USART_Cmd(USART1, ENABLE);
 800127a:	2101      	movs	r1, #1
 800127c:	4807      	ldr	r0, [pc, #28]	; (800129c <usart_init+0xa0>)
 800127e:	f7ff fe8f 	bl	8000fa0 <USART_Cmd>

	/* Enable the USART1 Receive interrupt: this interrupt is generated when the
		USART1 receive data register is not empty */
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8001282:	2201      	movs	r2, #1
 8001284:	f240 5125 	movw	r1, #1317	; 0x525
 8001288:	4804      	ldr	r0, [pc, #16]	; (800129c <usart_init+0xa0>)
 800128a:	f7ff fea8 	bl	8000fde <USART_ITConfig>
}
 800128e:	bf00      	nop
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40010800 	.word	0x40010800
 800129c:	40013800 	.word	0x40013800

080012a0 <USART1_IRQHandler>:


void USART1_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
    if ((USART1->SR & USART_FLAG_RXNE) != (u16)RESET)
 80012a4:	4b16      	ldr	r3, [pc, #88]	; (8001300 <USART1_IRQHandler+0x60>)
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	f003 0320 	and.w	r3, r3, #32
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d024      	beq.n	80012fc <USART1_IRQHandler+0x5c>
	{
    		RXc = USART_ReceiveData(USART1);
 80012b2:	4813      	ldr	r0, [pc, #76]	; (8001300 <USART1_IRQHandler+0x60>)
 80012b4:	f7ff feeb 	bl	800108e <USART_ReceiveData>
 80012b8:	4603      	mov	r3, r0
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <USART1_IRQHandler+0x64>)
 80012be:	701a      	strb	r2, [r3, #0]
    		RX_BUF[RXi] = RXc;
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <USART1_IRQHandler+0x68>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0f      	ldr	r2, [pc, #60]	; (8001304 <USART1_IRQHandler+0x64>)
 80012c6:	7812      	ldrb	r2, [r2, #0]
 80012c8:	b2d1      	uxtb	r1, r2
 80012ca:	4a10      	ldr	r2, [pc, #64]	; (800130c <USART1_IRQHandler+0x6c>)
 80012cc:	54d1      	strb	r1, [r2, r3]
    		RXi++;
 80012ce:	4b0e      	ldr	r3, [pc, #56]	; (8001308 <USART1_IRQHandler+0x68>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	3301      	adds	r3, #1
 80012d4:	4a0c      	ldr	r2, [pc, #48]	; (8001308 <USART1_IRQHandler+0x68>)
 80012d6:	6013      	str	r3, [r2, #0]

    		if (RXi != 13) {
 80012d8:	4b0b      	ldr	r3, [pc, #44]	; (8001308 <USART1_IRQHandler+0x68>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b0d      	cmp	r3, #13
 80012de:	d002      	beq.n	80012e6 <USART1_IRQHandler+0x46>
    			if (RXi > RX_BUF_SIZE-1) {
 80012e0:	4b09      	ldr	r3, [pc, #36]	; (8001308 <USART1_IRQHandler+0x68>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	e002      	b.n	80012ec <USART1_IRQHandler+0x4c>
    			}
    		}
    		else {
    			RX_FLAG_END_LINE = 1;
 80012e6:	4b0a      	ldr	r3, [pc, #40]	; (8001310 <USART1_IRQHandler+0x70>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	701a      	strb	r2, [r3, #0]
    		}

			//Echo
    		USART_SendData(USART1, RXc);
 80012ec:	4b05      	ldr	r3, [pc, #20]	; (8001304 <USART1_IRQHandler+0x64>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	4619      	mov	r1, r3
 80012f6:	4802      	ldr	r0, [pc, #8]	; (8001300 <USART1_IRQHandler+0x60>)
 80012f8:	f7ff feb8 	bl	800106c <USART_SendData>
	}
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40013800 	.word	0x40013800
 8001304:	20000088 	.word	0x20000088
 8001308:	2000008c 	.word	0x2000008c
 800130c:	20000034 	.word	0x20000034
 8001310:	20000030 	.word	0x20000030

08001314 <USARTSend>:

void USARTSend(char *pucBuffer)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
    while (*pucBuffer)
 800131c:	e010      	b.n	8001340 <USARTSend+0x2c>
    {
        USART_SendData(USART1, *pucBuffer++);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	1c5a      	adds	r2, r3, #1
 8001322:	607a      	str	r2, [r7, #4]
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	b29b      	uxth	r3, r3
 8001328:	4619      	mov	r1, r3
 800132a:	4809      	ldr	r0, [pc, #36]	; (8001350 <USARTSend+0x3c>)
 800132c:	f7ff fe9e 	bl	800106c <USART_SendData>
        while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET) //Quando TC vai de 0 a 1, pode escrever de novo.
 8001330:	bf00      	nop
 8001332:	2140      	movs	r1, #64	; 0x40
 8001334:	4806      	ldr	r0, [pc, #24]	; (8001350 <USARTSend+0x3c>)
 8001336:	f7ff feb9 	bl	80010ac <USART_GetFlagStatus>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0f8      	beq.n	8001332 <USARTSend+0x1e>
    while (*pucBuffer)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1ea      	bne.n	800131e <USARTSend+0xa>
        {
        }
    }
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40013800 	.word	0x40013800

08001354 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
    if (EXTI_GetITStatus(EXTI_Line1) != RESET)
 8001358:	2002      	movs	r0, #2
 800135a:	f7fe ffcb 	bl	80002f4 <EXTI_GetITStatus>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d00a      	beq.n	800137a <EXTI1_IRQHandler+0x26>
		{
	    	EXTI_ClearITPendingBit(EXTI_Line1);
 8001364:	2002      	movs	r0, #2
 8001366:	f7fe ffe9 	bl	800033c <EXTI_ClearITPendingBit>
	    	GPIO_ResetBits(GPIOC, GPIO_Pin_13);
 800136a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800136e:	4806      	ldr	r0, [pc, #24]	; (8001388 <EXTI1_IRQHandler+0x34>)
 8001370:	f7ff f8bc 	bl	80004ec <GPIO_ResetBits>
	        USARTSend("INTERRUPT OCCURRED");
 8001374:	4805      	ldr	r0, [pc, #20]	; (800138c <EXTI1_IRQHandler+0x38>)
 8001376:	f7ff ffcd 	bl	8001314 <USARTSend>
	    }
    GPIO_SetBits(GPIOC, GPIO_Pin_13);
 800137a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800137e:	4802      	ldr	r0, [pc, #8]	; (8001388 <EXTI1_IRQHandler+0x34>)
 8001380:	f7ff f8a6 	bl	80004d0 <GPIO_SetBits>
}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40011000 	.word	0x40011000
 800138c:	080016b4 	.word	0x080016b4

08001390 <SetSysClockTo72>:


void SetSysClockTo72(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
	ErrorStatus HSEStartUpStatus;
    /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration -----------------------------*/
    /* RCC system reset(for debug purpose) */
    RCC_DeInit();
 8001396:	f7ff f8b7 	bl	8000508 <RCC_DeInit>

    /* Enable HSE */
    RCC_HSEConfig( RCC_HSE_ON);
 800139a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800139e:	f7ff f8e1 	bl	8000564 <RCC_HSEConfig>

    /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80013a2:	f7ff f90d 	bl	80005c0 <RCC_WaitForHSEStartUp>
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]

    if (HSEStartUpStatus == SUCCESS)
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d123      	bne.n	80013f8 <SetSysClockTo72+0x68>

        /* Flash 2 wait state */
        //FLASH_SetLatency( FLASH_Latency_2);

        /* HCLK = SYSCLK */
        RCC_HCLKConfig( RCC_SYSCLK_Div1);
 80013b0:	2000      	movs	r0, #0
 80013b2:	f7ff f985 	bl	80006c0 <RCC_HCLKConfig>

        /* PCLK2 = HCLK */
        RCC_PCLK2Config( RCC_HCLK_Div1);
 80013b6:	2000      	movs	r0, #0
 80013b8:	f7ff f9ba 	bl	8000730 <RCC_PCLK2Config>

        /* PCLK1 = HCLK/2 */
        RCC_PCLK1Config( RCC_HCLK_Div2);
 80013bc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80013c0:	f7ff f99a 	bl	80006f8 <RCC_PCLK1Config>

        /* PLLCLK = 8MHz * 9 = 72 MHz */
        RCC_PLLConfig(0x00010000, RCC_PLLMul_9);
 80013c4:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 80013c8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80013cc:	f7ff f920 	bl	8000610 <RCC_PLLConfig>

        /* Enable PLL */
        RCC_PLLCmd( ENABLE);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f7ff f93b 	bl	800064c <RCC_PLLCmd>

        /* Wait till PLL is ready */
        while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 80013d6:	bf00      	nop
 80013d8:	2039      	movs	r0, #57	; 0x39
 80013da:	f7ff fab1 	bl	8000940 <RCC_GetFlagStatus>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d0f9      	beq.n	80013d8 <SetSysClockTo72+0x48>
        {
        }

        /* Select PLL as system clock source */
        RCC_SYSCLKConfig( RCC_SYSCLKSource_PLLCLK);
 80013e4:	2002      	movs	r0, #2
 80013e6:	f7ff f941 	bl	800066c <RCC_SYSCLKConfig>

        /* Wait till PLL is used as system clock source */
        while (RCC_GetSYSCLKSource() != 0x08)
 80013ea:	bf00      	nop
 80013ec:	f7ff f95a 	bl	80006a4 <RCC_GetSYSCLKSource>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b08      	cmp	r3, #8
 80013f4:	d1fa      	bne.n	80013ec <SetSysClockTo72+0x5c>
        /* Go to infinite loop */
        while (1)
        {
        }
    }
}
 80013f6:	e000      	b.n	80013fa <SetSysClockTo72+0x6a>
        while (1)
 80013f8:	e7fe      	b.n	80013f8 <SetSysClockTo72+0x68>
}
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}

08001400 <main>:

int i=0;

int main(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	// Set System clock
	SetSysClockTo72();
 8001404:	f7ff ffc4 	bl	8001390 <SetSysClockTo72>

	GPIO_SetBits(GPIOC, GPIO_Pin_13); // Set C13 to Low level ("0")
 8001408:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140c:	4808      	ldr	r0, [pc, #32]	; (8001430 <main+0x30>)
 800140e:	f7ff f85f 	bl	80004d0 <GPIO_SetBits>

    // Initialize USART
    usart_init();
 8001412:	f7ff fef3 	bl	80011fc <usart_init>
    USARTSend(" Hello.\r\nUSART1 is ready.\r\n");
 8001416:	4807      	ldr	r0, [pc, #28]	; (8001434 <main+0x34>)
 8001418:	f7ff ff7c 	bl	8001314 <USARTSend>

    // Initialize EXTI1
    EXTI1_init();
 800141c:	f7ff fec9 	bl	80011b2 <EXTI1_init>

    //INITIALIZE PERIPHERICS
    Initialize_Peripherics();
 8001420:	f7ff fe80 	bl	8001124 <Initialize_Peripherics>

    //INITIALIZE INPUT
    Initialize_Input();
 8001424:	f7ff fea8 	bl	8001178 <Initialize_Input>
    Initialize_Timer();
 8001428:	f7ff fe5b 	bl	80010e2 <Initialize_Timer>

    while (1)
 800142c:	e7fe      	b.n	800142c <main+0x2c>
 800142e:	bf00      	nop
 8001430:	40011000 	.word	0x40011000
 8001434:	080016c8 	.word	0x080016c8

08001438 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001438:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001470 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800143c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800143e:	e003      	b.n	8001448 <LoopCopyDataInit>

08001440 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001440:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001442:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001444:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001446:	3104      	adds	r1, #4

08001448 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001448:	480b      	ldr	r0, [pc, #44]	; (8001478 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800144c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800144e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001450:	d3f6      	bcc.n	8001440 <CopyDataInit>
	ldr	r2, =_sbss
 8001452:	4a0b      	ldr	r2, [pc, #44]	; (8001480 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001454:	e002      	b.n	800145c <LoopFillZerobss>

08001456 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001456:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001458:	f842 3b04 	str.w	r3, [r2], #4

0800145c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800145e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001460:	d3f9      	bcc.n	8001456 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001462:	f000 f83d 	bl	80014e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001466:	f000 f8f5 	bl	8001654 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800146a:	f7ff ffc9 	bl	8001400 <main>
	bx	lr
 800146e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001470:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001474:	080016ec 	.word	0x080016ec
	ldr	r0, =_sdata
 8001478:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800147c:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8001480:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8001484:	20000090 	.word	0x20000090

08001488 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001488:	e7fe      	b.n	8001488 <ADC1_2_IRQHandler>

0800148a <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800148a:	b480      	push	{r7}
 800148c:	af00      	add	r7, sp, #0
}
 800148e:	bf00      	nop
 8001490:	46bd      	mov	sp, r7
 8001492:	bc80      	pop	{r7}
 8001494:	4770      	bx	lr

08001496 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800149a:	e7fe      	b.n	800149a <HardFault_Handler+0x4>

0800149c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80014a0:	e7fe      	b.n	80014a0 <MemManage_Handler+0x4>

080014a2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80014a2:	b480      	push	{r7}
 80014a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80014a6:	e7fe      	b.n	80014a6 <BusFault_Handler+0x4>

080014a8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80014ac:	e7fe      	b.n	80014ac <UsageFault_Handler+0x4>

080014ae <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80014ae:	b480      	push	{r7}
 80014b0:	af00      	add	r7, sp, #0
}
 80014b2:	bf00      	nop
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr

080014ba <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80014ba:	b480      	push	{r7}
 80014bc:	af00      	add	r7, sp, #0
}
 80014be:	bf00      	nop
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr

080014c6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
}
 80014ca:	bf00      	nop
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bc80      	pop	{r7}
 80014d0:	4770      	bx	lr

080014d2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
	...

080014e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014e4:	4a15      	ldr	r2, [pc, #84]	; (800153c <SystemInit+0x5c>)
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <SystemInit+0x5c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80014f0:	4912      	ldr	r1, [pc, #72]	; (800153c <SystemInit+0x5c>)
 80014f2:	4b12      	ldr	r3, [pc, #72]	; (800153c <SystemInit+0x5c>)
 80014f4:	685a      	ldr	r2, [r3, #4]
 80014f6:	4b12      	ldr	r3, [pc, #72]	; (8001540 <SystemInit+0x60>)
 80014f8:	4013      	ands	r3, r2
 80014fa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014fc:	4a0f      	ldr	r2, [pc, #60]	; (800153c <SystemInit+0x5c>)
 80014fe:	4b0f      	ldr	r3, [pc, #60]	; (800153c <SystemInit+0x5c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800150a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800150c:	4a0b      	ldr	r2, [pc, #44]	; (800153c <SystemInit+0x5c>)
 800150e:	4b0b      	ldr	r3, [pc, #44]	; (800153c <SystemInit+0x5c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001516:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001518:	4a08      	ldr	r2, [pc, #32]	; (800153c <SystemInit+0x5c>)
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <SystemInit+0x5c>)
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001522:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <SystemInit+0x5c>)
 8001526:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800152a:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 800152c:	f000 f80c 	bl	8001548 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <SystemInit+0x64>)
 8001532:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001536:	609a      	str	r2, [r3, #8]
#endif 
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40021000 	.word	0x40021000
 8001540:	f8ff0000 	.word	0xf8ff0000
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 800154c:	f000 f802 	bl	8001554 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}

08001554 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	2300      	movs	r3, #0
 8001560:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001562:	4a3a      	ldr	r2, [pc, #232]	; (800164c <SetSysClockTo72+0xf8>)
 8001564:	4b39      	ldr	r3, [pc, #228]	; (800164c <SetSysClockTo72+0xf8>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800156c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800156e:	4b37      	ldr	r3, [pc, #220]	; (800164c <SetSysClockTo72+0xf8>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3301      	adds	r3, #1
 800157c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d103      	bne.n	800158c <SetSysClockTo72+0x38>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800158a:	d1f0      	bne.n	800156e <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800158c:	4b2f      	ldr	r3, [pc, #188]	; (800164c <SetSysClockTo72+0xf8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d002      	beq.n	800159e <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001598:	2301      	movs	r3, #1
 800159a:	603b      	str	r3, [r7, #0]
 800159c:	e001      	b.n	80015a2 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800159e:	2300      	movs	r3, #0
 80015a0:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d14b      	bne.n	8001640 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80015a8:	4a29      	ldr	r2, [pc, #164]	; (8001650 <SetSysClockTo72+0xfc>)
 80015aa:	4b29      	ldr	r3, [pc, #164]	; (8001650 <SetSysClockTo72+0xfc>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f043 0310 	orr.w	r3, r3, #16
 80015b2:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80015b4:	4a26      	ldr	r2, [pc, #152]	; (8001650 <SetSysClockTo72+0xfc>)
 80015b6:	4b26      	ldr	r3, [pc, #152]	; (8001650 <SetSysClockTo72+0xfc>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f023 0303 	bic.w	r3, r3, #3
 80015be:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80015c0:	4a23      	ldr	r2, [pc, #140]	; (8001650 <SetSysClockTo72+0xfc>)
 80015c2:	4b23      	ldr	r3, [pc, #140]	; (8001650 <SetSysClockTo72+0xfc>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f043 0302 	orr.w	r3, r3, #2
 80015ca:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80015cc:	4a1f      	ldr	r2, [pc, #124]	; (800164c <SetSysClockTo72+0xf8>)
 80015ce:	4b1f      	ldr	r3, [pc, #124]	; (800164c <SetSysClockTo72+0xf8>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80015d4:	4a1d      	ldr	r2, [pc, #116]	; (800164c <SetSysClockTo72+0xf8>)
 80015d6:	4b1d      	ldr	r3, [pc, #116]	; (800164c <SetSysClockTo72+0xf8>)
 80015d8:	685b      	ldr	r3, [r3, #4]
 80015da:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80015dc:	4a1b      	ldr	r2, [pc, #108]	; (800164c <SetSysClockTo72+0xf8>)
 80015de:	4b1b      	ldr	r3, [pc, #108]	; (800164c <SetSysClockTo72+0xf8>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015e6:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 80015e8:	4a18      	ldr	r2, [pc, #96]	; (800164c <SetSysClockTo72+0xf8>)
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <SetSysClockTo72+0xf8>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80015f2:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 80015f4:	4a15      	ldr	r2, [pc, #84]	; (800164c <SetSysClockTo72+0xf8>)
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <SetSysClockTo72+0xf8>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 80015fe:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001600:	4a12      	ldr	r2, [pc, #72]	; (800164c <SetSysClockTo72+0xf8>)
 8001602:	4b12      	ldr	r3, [pc, #72]	; (800164c <SetSysClockTo72+0xf8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800160a:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800160c:	bf00      	nop
 800160e:	4b0f      	ldr	r3, [pc, #60]	; (800164c <SetSysClockTo72+0xf8>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0f9      	beq.n	800160e <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800161a:	4a0c      	ldr	r2, [pc, #48]	; (800164c <SetSysClockTo72+0xf8>)
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <SetSysClockTo72+0xf8>)
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f023 0303 	bic.w	r3, r3, #3
 8001624:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001626:	4a09      	ldr	r2, [pc, #36]	; (800164c <SetSysClockTo72+0xf8>)
 8001628:	4b08      	ldr	r3, [pc, #32]	; (800164c <SetSysClockTo72+0xf8>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001632:	bf00      	nop
 8001634:	4b05      	ldr	r3, [pc, #20]	; (800164c <SetSysClockTo72+0xf8>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 030c 	and.w	r3, r3, #12
 800163c:	2b08      	cmp	r3, #8
 800163e:	d1f9      	bne.n	8001634 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40021000 	.word	0x40021000
 8001650:	40022000 	.word	0x40022000

08001654 <__libc_init_array>:
 8001654:	b570      	push	{r4, r5, r6, lr}
 8001656:	2500      	movs	r5, #0
 8001658:	4e0c      	ldr	r6, [pc, #48]	; (800168c <__libc_init_array+0x38>)
 800165a:	4c0d      	ldr	r4, [pc, #52]	; (8001690 <__libc_init_array+0x3c>)
 800165c:	1ba4      	subs	r4, r4, r6
 800165e:	10a4      	asrs	r4, r4, #2
 8001660:	42a5      	cmp	r5, r4
 8001662:	d109      	bne.n	8001678 <__libc_init_array+0x24>
 8001664:	f000 f81a 	bl	800169c <_init>
 8001668:	2500      	movs	r5, #0
 800166a:	4e0a      	ldr	r6, [pc, #40]	; (8001694 <__libc_init_array+0x40>)
 800166c:	4c0a      	ldr	r4, [pc, #40]	; (8001698 <__libc_init_array+0x44>)
 800166e:	1ba4      	subs	r4, r4, r6
 8001670:	10a4      	asrs	r4, r4, #2
 8001672:	42a5      	cmp	r5, r4
 8001674:	d105      	bne.n	8001682 <__libc_init_array+0x2e>
 8001676:	bd70      	pop	{r4, r5, r6, pc}
 8001678:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800167c:	4798      	blx	r3
 800167e:	3501      	adds	r5, #1
 8001680:	e7ee      	b.n	8001660 <__libc_init_array+0xc>
 8001682:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001686:	4798      	blx	r3
 8001688:	3501      	adds	r5, #1
 800168a:	e7f2      	b.n	8001672 <__libc_init_array+0x1e>
 800168c:	080016e4 	.word	0x080016e4
 8001690:	080016e4 	.word	0x080016e4
 8001694:	080016e4 	.word	0x080016e4
 8001698:	080016e8 	.word	0x080016e8

0800169c <_init>:
 800169c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800169e:	bf00      	nop
 80016a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016a2:	bc08      	pop	{r3}
 80016a4:	469e      	mov	lr, r3
 80016a6:	4770      	bx	lr

080016a8 <_fini>:
 80016a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016aa:	bf00      	nop
 80016ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016ae:	bc08      	pop	{r3}
 80016b0:	469e      	mov	lr, r3
 80016b2:	4770      	bx	lr
