// Seed: 2859689935
module module_0 (
    id_1
);
  output wire id_1;
  logic id_2;
  ;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3,
    output uwire id_4,
    output uwire id_5,
    input tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wire id_12,
    output tri1 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input tri1 id_18,
    output uwire id_19,
    output uwire id_20,
    output tri id_21,
    input wand id_22,
    output wire id_23,
    input uwire id_24,
    output uwire id_25,
    input wand id_26,
    input supply1 id_27,
    output supply1 id_28,
    input tri id_29,
    input uwire id_30,
    output tri0 id_31,
    input wire id_32,
    output tri1 id_33,
    input uwire id_34,
    input tri1 id_35,
    input supply0 id_36
);
  assign id_1 = id_30;
  logic id_38;
  or primCall (
      id_19,
      id_12,
      id_9,
      id_27,
      id_29,
      id_38,
      id_26,
      id_36,
      id_11,
      id_18,
      id_15,
      id_30,
      id_2,
      id_16,
      id_35,
      id_32,
      id_24,
      id_17
  );
  module_0 modCall_1 (id_38);
  assign id_20 = 1;
endmodule
