Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov  1 18:27:40 2024
| Host         : DESKTOP-DQRH7QF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file colorbar_timing_summary_routed.rpt -pb colorbar_timing_summary_routed.pb -rpx colorbar_timing_summary_routed.rpx -warn_on_violation
| Design       : colorbar
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.558        0.000                      0                  157        0.261        0.000                      0                  157        0.511        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk                {0.000 10.000}       20.000          50.000          
  clk_375M_clk_wiz_0  {0.000 1.333}        2.667           375.000         
  clk_75M_clk_wiz_0   {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk                                                                                                                                                                  7.000        0.000                       0                     1  
  clk_375M_clk_wiz_0                                                                                                                                                    0.511        0.000                       0                    10  
  clk_75M_clk_wiz_0         8.558        0.000                      0                  157        0.261        0.000                      0                  157        6.167        0.000                       0                   106  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_375M_clk_wiz_0
  To Clock:  clk_375M_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_375M_clk_wiz_0
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y1    clk_inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y109    tmds_inst/piso_inst0/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y108    tmds_inst/piso_inst1/OSERDESE2_inst0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y107    tmds_inst/piso_inst1/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y136    tmds_inst/piso_inst2/OSERDESE2_inst0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y135    tmds_inst/piso_inst2/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y124    tmds_inst/piso_instclk/OSERDESE2_inst0/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y123    tmds_inst/piso_instclk/OSERDESE2_inst1/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X0Y110    tmds_inst/piso_inst0/OSERDESE2_inst0/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75M_clk_wiz_0
  To Clock:  clk_75M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.464ns (52.182%)  route 2.258ns (47.818%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 11.492 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.723 r  vtc_inst/cnt_v_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.723    vtc_inst/cnt_v_reg[24]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.840 r  vtc_inst/cnt_v_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.840    vtc_inst/cnt_v_reg[28]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.059 r  vtc_inst/cnt_v_reg[31]_i_3/O[0]
                         net (fo=1, routed)           1.106     3.165    vtc_inst/cnt_v_reg[31]_i_3_n_7
    SLICE_X4Y134         LUT3 (Prop_lut3_I0_O)        0.295     3.460 r  vtc_inst/cnt_v[29]_i_1/O
                         net (fo=1, routed)           0.000     3.460    vtc_inst/cnt_v[29]_i_1_n_0
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.676    11.492    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[29]/C
                         clock pessimism              0.579    12.072    
                         clock uncertainty           -0.085    11.986    
    SLICE_X4Y134         FDRE (Setup_fdre_C_D)        0.032    12.018    vtc_inst/cnt_v_reg[29]
  -------------------------------------------------------------------
                         required time                         12.018    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.559ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 2.607ns (54.992%)  route 2.134ns (45.008%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 11.493 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.723 r  vtc_inst/cnt_v_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.723    vtc_inst/cnt_v_reg[24]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.840 r  vtc_inst/cnt_v_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.840    vtc_inst/cnt_v_reg[28]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.163 r  vtc_inst/cnt_v_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.982     3.145    vtc_inst/cnt_v_reg[31]_i_3_n_6
    SLICE_X4Y135         LUT3 (Prop_lut3_I0_O)        0.334     3.479 r  vtc_inst/cnt_v[30]_i_1/O
                         net (fo=1, routed)           0.000     3.479    vtc_inst/cnt_v[30]_i_1_n_0
    SLICE_X4Y135         FDRE                                         r  vtc_inst/cnt_v_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.677    11.493    vtc_inst/clk_75M
    SLICE_X4Y135         FDRE                                         r  vtc_inst/cnt_v_reg[30]/C
                         clock pessimism              0.555    12.049    
                         clock uncertainty           -0.085    11.963    
    SLICE_X4Y135         FDRE (Setup_fdre_C_D)        0.075    12.038    vtc_inst/cnt_v_reg[30]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  8.559    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.455ns (52.464%)  route 2.224ns (47.536%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 11.492 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.723 r  vtc_inst/cnt_v_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.723    vtc_inst/cnt_v_reg[24]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.038 r  vtc_inst/cnt_v_reg[28]_i_2/O[3]
                         net (fo=1, routed)           1.072     3.111    vtc_inst/cnt_v_reg[28]_i_2_n_4
    SLICE_X1Y133         LUT3 (Prop_lut3_I0_O)        0.307     3.418 r  vtc_inst/cnt_v[28]_i_1/O
                         net (fo=1, routed)           0.000     3.418    vtc_inst/cnt_v[28]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  vtc_inst/cnt_v_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.676    11.492    vtc_inst/clk_75M
    SLICE_X1Y133         FDRE                                         r  vtc_inst/cnt_v_reg[28]/C
                         clock pessimism              0.541    12.034    
                         clock uncertainty           -0.085    11.948    
    SLICE_X1Y133         FDRE (Setup_fdre_C_D)        0.031    11.979    vtc_inst/cnt_v_reg[28]
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.694ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.516ns (54.794%)  route 2.076ns (45.206%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 11.493 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.723 r  vtc_inst/cnt_v_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.723    vtc_inst/cnt_v_reg[24]_i_2_n_0
    SLICE_X2Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.840 r  vtc_inst/cnt_v_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.840    vtc_inst/cnt_v_reg[28]_i_2_n_0
    SLICE_X2Y138         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.079 r  vtc_inst/cnt_v_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.924     3.003    vtc_inst/cnt_v_reg[31]_i_3_n_5
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.327     3.330 r  vtc_inst/cnt_v[31]_i_2/O
                         net (fo=1, routed)           0.000     3.330    vtc_inst/cnt_v[31]_i_2_n_0
    SLICE_X1Y134         FDRE                                         r  vtc_inst/cnt_v_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.677    11.493    vtc_inst/clk_75M
    SLICE_X1Y134         FDRE                                         r  vtc_inst/cnt_v_reg[31]/C
                         clock pessimism              0.541    12.035    
                         clock uncertainty           -0.085    11.949    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.075    12.024    vtc_inst/cnt_v_reg[31]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  8.694    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 2.373ns (53.093%)  route 2.097ns (46.907%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 11.493 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.929 r  vtc_inst/cnt_v_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.944     2.874    vtc_inst/cnt_v_reg[24]_i_2_n_6
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.334     3.208 r  vtc_inst/cnt_v[22]_i_1/O
                         net (fo=1, routed)           0.000     3.208    vtc_inst/cnt_v[22]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  vtc_inst/cnt_v_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.677    11.493    vtc_inst/clk_75M
    SLICE_X1Y134         FDRE                                         r  vtc_inst/cnt_v_reg[22]/C
                         clock pessimism              0.541    12.035    
                         clock uncertainty           -0.085    11.949    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.075    12.024    vtc_inst/cnt_v_reg[22]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.104ns (48.141%)  route 2.266ns (51.859%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 11.493 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.687 r  vtc_inst/cnt_v_reg[16]_i_2/O[3]
                         net (fo=1, routed)           1.114     2.802    vtc_inst/cnt_v_reg[16]_i_2_n_4
    SLICE_X1Y134         LUT3 (Prop_lut3_I0_O)        0.307     3.109 r  vtc_inst/cnt_v[16]_i_1/O
                         net (fo=1, routed)           0.000     3.109    vtc_inst/cnt_v[16]_i_1_n_0
    SLICE_X1Y134         FDRE                                         r  vtc_inst/cnt_v_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.677    11.493    vtc_inst/clk_75M
    SLICE_X1Y134         FDRE                                         r  vtc_inst/cnt_v_reg[16]/C
                         clock pessimism              0.541    12.035    
                         clock uncertainty           -0.085    11.949    
    SLICE_X1Y134         FDRE (Setup_fdre_C_D)        0.031    11.980    vtc_inst/cnt_v_reg[16]
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 2.228ns (51.084%)  route 2.133ns (48.916%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 11.491 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.812 r  vtc_inst/cnt_v_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.981     2.794    vtc_inst/cnt_v_reg[20]_i_2_n_6
    SLICE_X4Y133         LUT3 (Prop_lut3_I0_O)        0.306     3.100 r  vtc_inst/cnt_v[18]_i_1/O
                         net (fo=1, routed)           0.000     3.100    vtc_inst/cnt_v[18]_i_1_n_0
    SLICE_X4Y133         FDRE                                         r  vtc_inst/cnt_v_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.675    11.491    vtc_inst/clk_75M
    SLICE_X4Y133         FDRE                                         r  vtc_inst/cnt_v_reg[18]/C
                         clock pessimism              0.555    12.047    
                         clock uncertainty           -0.085    11.961    
    SLICE_X4Y133         FDRE (Setup_fdre_C_D)        0.029    11.990    vtc_inst/cnt_v_reg[18]
  -------------------------------------------------------------------
                         required time                         11.990    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 2.284ns (52.257%)  route 2.087ns (47.743%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 11.494 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.845 r  vtc_inst/cnt_v_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.934     2.780    vtc_inst/cnt_v_reg[24]_i_2_n_5
    SLICE_X1Y135         LUT3 (Prop_lut3_I0_O)        0.329     3.109 r  vtc_inst/cnt_v[23]_i_1/O
                         net (fo=1, routed)           0.000     3.109    vtc_inst/cnt_v[23]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  vtc_inst/cnt_v_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.678    11.494    vtc_inst/clk_75M
    SLICE_X1Y135         FDRE                                         r  vtc_inst/cnt_v_reg[23]/C
                         clock pessimism              0.541    12.036    
                         clock uncertainty           -0.085    11.950    
    SLICE_X1Y135         FDRE (Setup_fdre_C_D)        0.075    12.025    vtc_inst/cnt_v_reg[23]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 2.230ns (51.374%)  route 2.111ns (48.626%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 11.492 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.825 r  vtc_inst/cnt_v_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.959     2.784    vtc_inst/cnt_v_reg[24]_i_2_n_7
    SLICE_X4Y134         LUT3 (Prop_lut3_I0_O)        0.295     3.079 r  vtc_inst/cnt_v[21]_i_1/O
                         net (fo=1, routed)           0.000     3.079    vtc_inst/cnt_v[21]_i_1_n_0
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.676    11.492    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[21]/C
                         clock pessimism              0.579    12.072    
                         clock uncertainty           -0.085    11.986    
    SLICE_X4Y134         FDRE (Setup_fdre_C_D)        0.031    12.017    vtc_inst/cnt_v_reg[21]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 vtc_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_v_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_75M_clk_wiz_0 rise@13.333ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 2.366ns (54.765%)  route 1.954ns (45.235%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 11.494 - 13.333 ) 
    Source Clock Delay      (SCD):    -1.262ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.907     0.907 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.140    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.821 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.159    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.063 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.801    -1.262    vtc_inst/clk_75M
    SLICE_X4Y134         FDRE                                         r  vtc_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.419    -0.843 r  vtc_inst/cnt_v_reg[2]/Q
                         net (fo=4, routed)           1.152     0.309    vtc_inst/cnt_v_reg_n_0_[2]
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.138 r  vtc_inst/cnt_v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.138    vtc_inst/cnt_v_reg[4]_i_2_n_0
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.255 r  vtc_inst/cnt_v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.255    vtc_inst/cnt_v_reg[8]_i_2_n_0
    SLICE_X2Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.372 r  vtc_inst/cnt_v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.372    vtc_inst/cnt_v_reg[12]_i_2_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.489 r  vtc_inst/cnt_v_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.489    vtc_inst/cnt_v_reg[16]_i_2_n_0
    SLICE_X2Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.606 r  vtc_inst/cnt_v_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.606    vtc_inst/cnt_v_reg[20]_i_2_n_0
    SLICE_X2Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.921 r  vtc_inst/cnt_v_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.802     2.723    vtc_inst/cnt_v_reg[24]_i_2_n_4
    SLICE_X1Y135         LUT3 (Prop_lut3_I0_O)        0.335     3.058 r  vtc_inst/cnt_v[24]_i_1/O
                         net (fo=1, routed)           0.000     3.058    vtc_inst/cnt_v[24]_i_1_n_0
    SLICE_X1Y135         FDRE                                         r  vtc_inst/cnt_v_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    V4                                                0.000    13.333 r  sysclk (IN)
                         net (fo=0)                   0.000    13.333    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.866    14.200 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.362    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.144 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.725    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.816 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         1.678    11.494    vtc_inst/clk_75M
    SLICE_X1Y135         FDRE                                         r  vtc_inst/cnt_v_reg[24]/C
                         clock pessimism              0.541    12.036    
                         clock uncertainty           -0.085    11.950    
    SLICE_X1Y135         FDRE (Setup_fdre_C_D)        0.075    12.025    vtc_inst/cnt_v_reg[24]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  8.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tmds_inst/encode_inst1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tmds_inst/encode_inst1/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (63.083%)  route 0.136ns (36.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.674    -0.362    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.234 r  tmds_inst/encode_inst1/cnt_reg[4]/Q
                         net (fo=6, routed)           0.136    -0.098    tmds_inst/encode_inst1/cnt[4]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.104     0.006 r  tmds_inst/encode_inst1/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.006    tmds_inst/encode_inst1/dout[2]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.949    -0.752    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/dout_reg[2]/C
                         clock pessimism              0.390    -0.362    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.255    tmds_inst/encode_inst1/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tmds_inst/encode_inst1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tmds_inst/encode_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.464%)  route 0.187ns (50.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.674    -0.362    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.221 r  tmds_inst/encode_inst1/cnt_reg[1]/Q
                         net (fo=4, routed)           0.187    -0.034    tmds_inst/encode_inst1/cnt[1]
    SLICE_X0Y108         LUT4 (Prop_lut4_I2_O)        0.042     0.008 r  tmds_inst/encode_inst1/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.008    tmds_inst/encode_inst1/cnt[2]_i_1__0_n_0
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.949    -0.752    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[2]/C
                         clock pessimism              0.390    -0.362    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.107    -0.255    tmds_inst/encode_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vtc_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.669    -0.367    vtc_inst/clk_75M
    SLICE_X6Y133         FDRE                                         r  vtc_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.164    -0.203 r  vtc_inst/cnt_h_reg[7]/Q
                         net (fo=35, routed)          0.175    -0.027    vtc_inst/cnt_h_reg_n_0_[7]
    SLICE_X6Y133         LUT6 (Prop_lut6_I2_O)        0.045     0.018 r  vtc_inst/cnt_h[7]_i_1/O
                         net (fo=1, routed)           0.000     0.018    vtc_inst/cnt_h[7]
    SLICE_X6Y133         FDRE                                         r  vtc_inst/cnt_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.941    -0.760    vtc_inst/clk_75M
    SLICE_X6Y133         FDRE                                         r  vtc_inst/cnt_h_reg[7]/C
                         clock pessimism              0.393    -0.367    
    SLICE_X6Y133         FDRE (Hold_fdre_C_D)         0.120    -0.247    vtc_inst/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vtc_inst/cnt_h_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/hsync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.202%)  route 0.185ns (49.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.668    -0.368    vtc_inst/clk_75M
    SLICE_X4Y132         FDRE                                         r  vtc_inst/cnt_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.227 r  vtc_inst/cnt_h_reg[3]/Q
                         net (fo=35, routed)          0.185    -0.042    vtc_inst/cnt_h_reg_n_0_[3]
    SLICE_X5Y132         LUT6 (Prop_lut6_I3_O)        0.045     0.003 r  vtc_inst/hsync_i_1/O
                         net (fo=1, routed)           0.000     0.003    vtc_inst/hsync_i_1_n_0
    SLICE_X5Y132         FDSE                                         r  vtc_inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.940    -0.761    vtc_inst/clk_75M
    SLICE_X5Y132         FDSE                                         r  vtc_inst/hsync_reg/C
                         clock pessimism              0.406    -0.355    
    SLICE_X5Y132         FDSE (Hold_fdse_C_D)         0.092    -0.263    vtc_inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tmds_inst/encode_inst2/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tmds_inst/encode_inst2/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.314%)  route 0.190ns (53.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.669    -0.367    tmds_inst/encode_inst2/CLK
    SLICE_X2Y132         FDRE                                         r  tmds_inst/encode_inst2/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.203 r  tmds_inst/encode_inst2/c1_q_reg/Q
                         net (fo=1, routed)           0.190    -0.012    tmds_inst/encode_inst2/c1_q_reg_n_0
    SLICE_X2Y132         FDRE                                         r  tmds_inst/encode_inst2/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.942    -0.759    tmds_inst/encode_inst2/CLK
    SLICE_X2Y132         FDRE                                         r  tmds_inst/encode_inst2/c1_reg_reg/C
                         clock pessimism              0.392    -0.367    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.086    -0.281    tmds_inst/encode_inst2/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 tmds_inst/encode_inst1/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tmds_inst/encode_inst1/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.674    -0.362    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128    -0.234 r  tmds_inst/encode_inst1/cnt_reg[4]/Q
                         net (fo=6, routed)           0.136    -0.098    tmds_inst/encode_inst1/cnt[4]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.098     0.000 r  tmds_inst/encode_inst1/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.000    tmds_inst/encode_inst1/dout[0]_i_1__0_n_0
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.949    -0.752    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/dout_reg[0]/C
                         clock pessimism              0.390    -0.362    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    -0.270    tmds_inst/encode_inst1/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vtc_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            vtc_inst/cnt_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.668    -0.368    vtc_inst/clk_75M
    SLICE_X6Y132         FDRE                                         r  vtc_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.164    -0.204 r  vtc_inst/cnt_h_reg[2]/Q
                         net (fo=34, routed)          0.187    -0.016    vtc_inst/cnt_h_reg_n_0_[2]
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.045     0.029 r  vtc_inst/cnt_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.029    vtc_inst/cnt_h[2]
    SLICE_X6Y132         FDRE                                         r  vtc_inst/cnt_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.940    -0.761    vtc_inst/clk_75M
    SLICE_X6Y132         FDRE                                         r  vtc_inst/cnt_h_reg[2]/C
                         clock pessimism              0.393    -0.368    
    SLICE_X6Y132         FDRE (Hold_fdre_C_D)         0.120    -0.248    vtc_inst/cnt_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vtc_inst/vsync_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tmds_inst/encode_inst2/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.297%)  route 0.237ns (62.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.669    -0.367    vtc_inst/clk_75M
    SLICE_X1Y132         FDSE                                         r  vtc_inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDSE (Prop_fdse_C_Q)         0.141    -0.226 r  vtc_inst/vsync_reg/Q
                         net (fo=1, routed)           0.237     0.011    tmds_inst/encode_inst2/vsync
    SLICE_X2Y132         FDRE                                         r  tmds_inst/encode_inst2/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.942    -0.759    tmds_inst/encode_inst2/CLK
    SLICE_X2Y132         FDRE                                         r  tmds_inst/encode_inst2/c1_q_reg/C
                         clock pessimism              0.406    -0.353    
    SLICE_X2Y132         FDRE (Hold_fdre_C_D)         0.083    -0.270    tmds_inst/encode_inst2/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tmds_inst/encode_inst1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tmds_inst/encode_inst1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.674    -0.362    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.221 r  tmds_inst/encode_inst1/cnt_reg[1]/Q
                         net (fo=4, routed)           0.187    -0.034    tmds_inst/encode_inst1/cnt[1]
    SLICE_X0Y108         LUT3 (Prop_lut3_I0_O)        0.045     0.011 r  tmds_inst/encode_inst1/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.011    tmds_inst/encode_inst1/cnt[1]_i_1__0_n_0
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.949    -0.752    tmds_inst/encode_inst1/CLK
    SLICE_X0Y108         FDCE                                         r  tmds_inst/encode_inst1/cnt_reg[1]/C
                         clock pessimism              0.390    -0.362    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091    -0.271    tmds_inst/encode_inst1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 tmds_inst/encode_inst2/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            tmds_inst/encode_inst2/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_75M_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_75M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_75M_clk_wiz_0 rise@0.000ns - clk_75M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.229ns (56.007%)  route 0.180ns (43.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.372     0.372 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.812    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.548 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.062    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.036 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.671    -0.365    tmds_inst/encode_inst2/CLK
    SLICE_X0Y134         FDCE                                         r  tmds_inst/encode_inst2/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDCE (Prop_fdce_C_Q)         0.128    -0.237 r  tmds_inst/encode_inst2/cnt_reg[4]/Q
                         net (fo=7, routed)           0.180    -0.057    tmds_inst/encode_inst2/cnt[4]
    SLICE_X0Y135         LUT4 (Prop_lut4_I0_O)        0.101     0.044 r  tmds_inst/encode_inst2/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.044    tmds_inst/encode_inst2/dout[9]_i_1_n_0
    SLICE_X0Y135         FDCE                                         r  tmds_inst/encode_inst2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_75M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    V4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    V4                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.883    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.259 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.730    clk_inst/inst/clk_75M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.701 r  clk_inst/inst/clkout1_buf/O
                         net (fo=104, routed)         0.945    -0.756    tmds_inst/encode_inst2/CLK
    SLICE_X0Y135         FDCE                                         r  tmds_inst/encode_inst2/dout_reg[9]/C
                         clock pessimism              0.406    -0.350    
    SLICE_X0Y135         FDCE (Hold_fdce_C_D)         0.107    -0.243    tmds_inst/encode_inst2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75M_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y109    tmds_inst/piso_inst0/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y108    tmds_inst/piso_inst1/OSERDESE2_inst0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y107    tmds_inst/piso_inst1/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y136    tmds_inst/piso_inst2/OSERDESE2_inst0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y135    tmds_inst/piso_inst2/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y124    tmds_inst/piso_instclk/OSERDESE2_inst0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y123    tmds_inst/piso_instclk/OSERDESE2_inst1/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X0Y110    tmds_inst/piso_inst0/OSERDESE2_inst0/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst0/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst0/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst0/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst2/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst2/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst2/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y134     tmds_inst/encode_inst2/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y134     vtc_inst/cnt_h_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y134     vtc_inst/cnt_h_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y110     tmds_inst/encode_inst0/dout_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y110     tmds_inst/encode_inst0/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y135     tmds_inst/encode_inst2/dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X0Y135     tmds_inst/encode_inst2/dout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     vtc_inst/cnt_h_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     vtc_inst/cnt_h_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     vtc_inst/cnt_h_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y135     vtc_inst/cnt_h_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y136     vtc_inst/cnt_h_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X5Y136     vtc_inst/cnt_h_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



