$date
	Sun Nov 17 19:56:08 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TAKS $end
$var reg 1 ! clk $end
$var reg 1 " cs $end
$var reg 1 # rw $end
$scope module fsm $end
$var wire 1 $ CS_N $end
$var wire 1 # RW $end
$var wire 1 ! clk $end
$var wire 1 " cs $end
$var wire 1 % enable $end
$var wire 1 & mem_we $end
$var wire 1 ' misobuff $end
$var wire 1 ( out $end
$var wire 1 ) shiftregout $end
$var reg 1 * add_latch_we $end
$var reg 15 + tim [14:0] $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$scope begin genblk1[8] $end
$upscope $end
$scope begin genblk1[9] $end
$upscope $end
$scope begin genblk1[10] $end
$upscope $end
$scope begin genblk1[11] $end
$upscope $end
$scope begin genblk1[12] $end
$upscope $end
$scope begin genblk1[13] $end
$upscope $end
$scope begin genblk1[14] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
0*
z)
1(
z'
0&
0%
0$
x#
1"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1!
#40
0!
#45
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
#105
1%
1$
1!
1#
0"
#110
0!
#115
0%
0(
b1 +
1!
#120
0!
#125
b10 +
1!
#130
0!
#135
b100 +
1!
#140
0!
#145
b1000 +
1!
#150
0!
#155
b10000 +
1!
#160
0!
#165
b100000 +
1!
#170
0!
#175
b1000000 +
1!
#180
0!
#185
1*
b10000000 +
1!
#190
0!
#195
0*
b100000000 +
1!
#200
0!
#205
b1000000000 +
1!
#210
0!
#215
b10000000000 +
1!
#220
0!
#225
b100000000000 +
1!
#230
0!
#235
b1000000000000 +
1!
#240
0!
#245
b10000000000000 +
1!
#250
0!
#255
1&
b100000000000000 +
0$
1!
1"
#260
0!
#265
1(
0&
b0 +
1!
#270
0!
#275
1!
#280
0!
#285
1!
#290
0!
#295
1!
#300
0!
#305
1!
#310
0!
#315
1!
#320
0!
#325
1!
#330
0!
#335
1!
#340
0!
#345
1!
#350
0!
#355
1!
