INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/LOAD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/SEXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/STORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/设计与实践/lab2/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
