#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20f8978 .scope module, "main" "main" 2 32;
 .timescale 0 0;
v0x2126258_0 .var "A", 0 7;
v0x21262c0_0 .var "B", 0 7;
v0x2126318_0 .net "C", 0 7, L_0x2128810;  1 drivers
S_0x20fb1c0 .scope module, "uut" "adder" 2 36, 2 11 0, S_0x20f8978;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A"
    .port_info 1 /INPUT 8 "B"
    .port_info 2 /OUTPUT 8 "C"
v0x2125f30_0 .net "A", 0 7, v0x2126258_0;  1 drivers
v0x2125fb8_0 .net "B", 0 7, v0x21262c0_0;  1 drivers
v0x2126030_0 .net "C", 0 7, L_0x2128810;  alias, 1 drivers
v0x2126098_0 .net *"_s61", 0 0, v0x21261b0_0;  1 drivers
v0x2126110_0 .net "carry", 0 8, L_0x2128a60;  1 drivers
v0x21261b0_0 .var "zero", 0 0;
L_0x2126658 .part v0x2126258_0, 0, 1;
L_0x21266e8 .part v0x21262c0_0, 0, 1;
L_0x2126778 .part L_0x2128a60, 0, 1;
L_0x2126a98 .part v0x2126258_0, 1, 1;
L_0x2126b08 .part v0x21262c0_0, 1, 1;
L_0x2126b60 .part L_0x2128a60, 1, 1;
L_0x2126ed8 .part v0x2126258_0, 2, 1;
L_0x2126f98 .part v0x21262c0_0, 2, 1;
L_0x2127080 .part L_0x2128a60, 2, 1;
L_0x2127330 .part v0x2126258_0, 3, 1;
L_0x21273b8 .part v0x21262c0_0, 3, 1;
L_0x2127410 .part L_0x2128a60, 3, 1;
L_0x21277b8 .part v0x2126258_0, 4, 1;
L_0x2127810 .part v0x21262c0_0, 4, 1;
L_0x21278a8 .part L_0x2128a60, 4, 1;
L_0x2127bb0 .part v0x2126258_0, 5, 1;
L_0x2127c50 .part v0x21262c0_0, 5, 1;
L_0x2127ca8 .part L_0x2128a60, 5, 1;
L_0x2127ff8 .part v0x2126258_0, 6, 1;
L_0x2128118 .part v0x21262c0_0, 6, 1;
L_0x2128290 .part L_0x2128a60, 6, 1;
L_0x21285d0 .part v0x2126258_0, 7, 1;
L_0x2128238 .part v0x21262c0_0, 7, 1;
L_0x2128688 .part L_0x2128a60, 7, 1;
LS_0x2128810_0_0 .concat8 [ 1 1 1 1], L_0x21263b0, L_0x2126810, L_0x2126c50, L_0x2127118;
LS_0x2128810_0_4 .concat8 [ 1 1 1 1], L_0x2127548, L_0x2127940, L_0x2127d50, L_0x2128328;
L_0x2128810 .concat8 [ 4 4 0 0], LS_0x2128810_0_0, LS_0x2128810_0_4;
LS_0x2128a60_0_0 .concat8 [ 1 1 1 1], v0x21261b0_0, L_0x21265a8, L_0x21269e8, L_0x2126e28;
LS_0x2128a60_0_4 .concat8 [ 1 1 1 1], L_0x2127280, L_0x2127708, L_0x2127b00, L_0x2127f48;
LS_0x2128a60_0_8 .concat8 [ 1 0 0 0], L_0x2128520;
L_0x2128a60 .concat8 [ 4 4 1 0], LS_0x2128a60_0_0, LS_0x2128a60_0_4, LS_0x2128a60_0_8;
S_0x20fb3b0 .scope generate, "genblk1[0]" "genblk1[0]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x20fb708 .param/l "i" 0 2 24, +C4<00>;
S_0x20f9ca8 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x20fb3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x21282e8 .functor XOR 1, L_0x21285d0, L_0x2128238, C4<0>, C4<0>;
L_0x2128328 .functor XOR 1, L_0x21282e8, L_0x2128688, C4<0>, C4<0>;
L_0x21283c0 .functor AND 1, L_0x21282e8, L_0x2128688, C4<1>, C4<1>;
L_0x2128458 .functor AND 1, L_0x21285d0, L_0x2128238, C4<1>, C4<1>;
L_0x2128520 .functor OR 1, L_0x21283c0, L_0x2128458, C4<0>, C4<0>;
v0x20f3a88_0 .net "A", 0 0, L_0x21285d0;  1 drivers
v0x20fa2e8_0 .net "B", 0 0, L_0x2128238;  1 drivers
v0x20f8db8_0 .net "C", 0 0, L_0x2128328;  1 drivers
v0x20f7898_0 .net *"_s4", 0 0, L_0x21283c0;  1 drivers
v0x20f6368_0 .net *"_s6", 0 0, L_0x2128458;  1 drivers
v0x20f4e38_0 .net "a_xor_b", 0 0, L_0x21282e8;  1 drivers
v0x20f38d8_0 .net "carry_in", 0 0, L_0x2128688;  1 drivers
v0x21231a8_0 .net "carry_out", 0 0, L_0x2128520;  1 drivers
S_0x20f9e98 .scope generate, "genblk1[1]" "genblk1[1]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x21232a8 .param/l "i" 0 2 24, +C4<01>;
S_0x20f8788 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x20f9e98;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x2127868 .functor XOR 1, L_0x2127ff8, L_0x2128118, C4<0>, C4<0>;
L_0x2127d50 .functor XOR 1, L_0x2127868, L_0x2128290, C4<0>, C4<0>;
L_0x2127de8 .functor AND 1, L_0x2127868, L_0x2128290, C4<1>, C4<1>;
L_0x2127e80 .functor AND 1, L_0x2127ff8, L_0x2128118, C4<1>, C4<1>;
L_0x2127f48 .functor OR 1, L_0x2127de8, L_0x2127e80, C4<0>, C4<0>;
v0x2123380_0 .net "A", 0 0, L_0x2127ff8;  1 drivers
v0x21233f8_0 .net "B", 0 0, L_0x2128118;  1 drivers
v0x2123460_0 .net "C", 0 0, L_0x2127d50;  1 drivers
v0x21234b8_0 .net *"_s4", 0 0, L_0x2127de8;  1 drivers
v0x2123530_0 .net *"_s6", 0 0, L_0x2127e80;  1 drivers
v0x21235d0_0 .net "a_xor_b", 0 0, L_0x2127868;  1 drivers
v0x2123638_0 .net "carry_in", 0 0, L_0x2128290;  1 drivers
v0x21236a0_0 .net "carry_out", 0 0, L_0x2127f48;  1 drivers
S_0x2123758 .scope generate, "genblk1[2]" "genblk1[2]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x2123858 .param/l "i" 0 2 24, +C4<010>;
S_0x21238c8 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x2123758;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x2127900 .functor XOR 1, L_0x2127bb0, L_0x2127c50, C4<0>, C4<0>;
L_0x2127940 .functor XOR 1, L_0x2127900, L_0x2127ca8, C4<0>, C4<0>;
L_0x21279a0 .functor AND 1, L_0x2127900, L_0x2127ca8, C4<1>, C4<1>;
L_0x2127a38 .functor AND 1, L_0x2127bb0, L_0x2127c50, C4<1>, C4<1>;
L_0x2127b00 .functor OR 1, L_0x21279a0, L_0x2127a38, C4<0>, C4<0>;
v0x2123a10_0 .net "A", 0 0, L_0x2127bb0;  1 drivers
v0x2123a88_0 .net "B", 0 0, L_0x2127c50;  1 drivers
v0x2123af0_0 .net "C", 0 0, L_0x2127940;  1 drivers
v0x2123b60_0 .net *"_s4", 0 0, L_0x21279a0;  1 drivers
v0x2123bd8_0 .net *"_s6", 0 0, L_0x2127a38;  1 drivers
v0x2123c78_0 .net "a_xor_b", 0 0, L_0x2127900;  1 drivers
v0x2123ce0_0 .net "carry_in", 0 0, L_0x2127ca8;  1 drivers
v0x2123d48_0 .net "carry_out", 0 0, L_0x2127b00;  1 drivers
S_0x2123e00 .scope generate, "genblk1[3]" "genblk1[3]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x2123f00 .param/l "i" 0 2 24, +C4<011>;
S_0x2123f80 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x2123e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x2127508 .functor XOR 1, L_0x21277b8, L_0x2127810, C4<0>, C4<0>;
L_0x2127548 .functor XOR 1, L_0x2127508, L_0x21278a8, C4<0>, C4<0>;
L_0x21275a8 .functor AND 1, L_0x2127508, L_0x21278a8, C4<1>, C4<1>;
L_0x2127640 .functor AND 1, L_0x21277b8, L_0x2127810, C4<1>, C4<1>;
L_0x2127708 .functor OR 1, L_0x21275a8, L_0x2127640, C4<0>, C4<0>;
v0x21240b0_0 .net "A", 0 0, L_0x21277b8;  1 drivers
v0x2124128_0 .net "B", 0 0, L_0x2127810;  1 drivers
v0x2124190_0 .net "C", 0 0, L_0x2127548;  1 drivers
v0x2124200_0 .net *"_s4", 0 0, L_0x21275a8;  1 drivers
v0x2124278_0 .net *"_s6", 0 0, L_0x2127640;  1 drivers
v0x2124318_0 .net "a_xor_b", 0 0, L_0x2127508;  1 drivers
v0x2124380_0 .net "carry_in", 0 0, L_0x21278a8;  1 drivers
v0x21243e8_0 .net "carry_out", 0 0, L_0x2127708;  1 drivers
S_0x21244a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x21245c8 .param/l "i" 0 2 24, +C4<0100>;
S_0x2124638 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x21244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x21270d8 .functor XOR 1, L_0x2127330, L_0x21273b8, C4<0>, C4<0>;
L_0x2127118 .functor XOR 1, L_0x21270d8, L_0x2127410, C4<0>, C4<0>;
L_0x2127158 .functor AND 1, L_0x21270d8, L_0x2127410, C4<1>, C4<1>;
L_0x21271b8 .functor AND 1, L_0x2127330, L_0x21273b8, C4<1>, C4<1>;
L_0x2127280 .functor OR 1, L_0x2127158, L_0x21271b8, C4<0>, C4<0>;
v0x2124778_0 .net "A", 0 0, L_0x2127330;  1 drivers
v0x21247f0_0 .net "B", 0 0, L_0x21273b8;  1 drivers
v0x2124858_0 .net "C", 0 0, L_0x2127118;  1 drivers
v0x21248b0_0 .net *"_s4", 0 0, L_0x2127158;  1 drivers
v0x2124928_0 .net *"_s6", 0 0, L_0x21271b8;  1 drivers
v0x21249c8_0 .net "a_xor_b", 0 0, L_0x21270d8;  1 drivers
v0x2124a30_0 .net "carry_in", 0 0, L_0x2127410;  1 drivers
v0x2124a98_0 .net "carry_out", 0 0, L_0x2127280;  1 drivers
S_0x2124b50 .scope generate, "genblk1[5]" "genblk1[5]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x2124c50 .param/l "i" 0 2 24, +C4<0101>;
S_0x2124cc0 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x2124b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x2126c10 .functor XOR 1, L_0x2126ed8, L_0x2126f98, C4<0>, C4<0>;
L_0x2126c50 .functor XOR 1, L_0x2126c10, L_0x2127080, C4<0>, C4<0>;
L_0x2126cc8 .functor AND 1, L_0x2126c10, L_0x2127080, C4<1>, C4<1>;
L_0x2126d60 .functor AND 1, L_0x2126ed8, L_0x2126f98, C4<1>, C4<1>;
L_0x2126e28 .functor OR 1, L_0x2126cc8, L_0x2126d60, C4<0>, C4<0>;
v0x2124e00_0 .net "A", 0 0, L_0x2126ed8;  1 drivers
v0x2124e78_0 .net "B", 0 0, L_0x2126f98;  1 drivers
v0x2124ee0_0 .net "C", 0 0, L_0x2126c50;  1 drivers
v0x2124f50_0 .net *"_s4", 0 0, L_0x2126cc8;  1 drivers
v0x2124fc8_0 .net *"_s6", 0 0, L_0x2126d60;  1 drivers
v0x2125068_0 .net "a_xor_b", 0 0, L_0x2126c10;  1 drivers
v0x21250d0_0 .net "carry_in", 0 0, L_0x2127080;  1 drivers
v0x2125138_0 .net "carry_out", 0 0, L_0x2126e28;  1 drivers
S_0x21251f0 .scope generate, "genblk1[6]" "genblk1[6]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x21252f0 .param/l "i" 0 2 24, +C4<0110>;
S_0x2125360 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x21251f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x21267d0 .functor XOR 1, L_0x2126a98, L_0x2126b08, C4<0>, C4<0>;
L_0x2126810 .functor XOR 1, L_0x21267d0, L_0x2126b60, C4<0>, C4<0>;
L_0x2126888 .functor AND 1, L_0x21267d0, L_0x2126b60, C4<1>, C4<1>;
L_0x2126920 .functor AND 1, L_0x2126a98, L_0x2126b08, C4<1>, C4<1>;
L_0x21269e8 .functor OR 1, L_0x2126888, L_0x2126920, C4<0>, C4<0>;
v0x21254a0_0 .net "A", 0 0, L_0x2126a98;  1 drivers
v0x2125518_0 .net "B", 0 0, L_0x2126b08;  1 drivers
v0x2125580_0 .net "C", 0 0, L_0x2126810;  1 drivers
v0x21255f0_0 .net *"_s4", 0 0, L_0x2126888;  1 drivers
v0x2125668_0 .net *"_s6", 0 0, L_0x2126920;  1 drivers
v0x2125708_0 .net "a_xor_b", 0 0, L_0x21267d0;  1 drivers
v0x2125770_0 .net "carry_in", 0 0, L_0x2126b60;  1 drivers
v0x21257d8_0 .net "carry_out", 0 0, L_0x21269e8;  1 drivers
S_0x2125890 .scope generate, "genblk1[7]" "genblk1[7]" 2 24, 2 24 0, S_0x20fb1c0;
 .timescale 0 0;
P_0x2125990 .param/l "i" 0 2 24, +C4<0111>;
S_0x2125a00 .scope module, "adder_comp" "adder_component" 2 26, 2 1 0, S_0x2125890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "carry_in"
    .port_info 3 /OUTPUT 1 "C"
    .port_info 4 /OUTPUT 1 "carry_out"
L_0x2126370 .functor XOR 1, L_0x2126658, L_0x21266e8, C4<0>, C4<0>;
L_0x21263b0 .functor XOR 1, L_0x2126370, L_0x2126778, C4<0>, C4<0>;
L_0x2126448 .functor AND 1, L_0x2126370, L_0x2126778, C4<1>, C4<1>;
L_0x21264e0 .functor AND 1, L_0x2126658, L_0x21266e8, C4<1>, C4<1>;
L_0x21265a8 .functor OR 1, L_0x2126448, L_0x21264e0, C4<0>, C4<0>;
v0x2125b40_0 .net "A", 0 0, L_0x2126658;  1 drivers
v0x2125bb8_0 .net "B", 0 0, L_0x21266e8;  1 drivers
v0x2125c20_0 .net "C", 0 0, L_0x21263b0;  1 drivers
v0x2125c90_0 .net *"_s4", 0 0, L_0x2126448;  1 drivers
v0x2125d08_0 .net *"_s6", 0 0, L_0x21264e0;  1 drivers
v0x2125da8_0 .net "a_xor_b", 0 0, L_0x2126370;  1 drivers
v0x2125e10_0 .net "carry_in", 0 0, L_0x2126778;  1 drivers
v0x2125e78_0 .net "carry_out", 0 0, L_0x21265a8;  1 drivers
    .scope S_0x20fb1c0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21261b0_0, 0;
    %end;
    .thread T_0;
    .scope S_0x20f8978;
T_1 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x2126258_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x21262c0_0, 0;
    %delay 1, 0;
    %vpi_call 2 43 "$display", "---------------" {0 0 0};
    %vpi_call 2 44 "$display", "A=%x", v0x2126258_0 {0 0 0};
    %vpi_call 2 45 "$display", "B=%x", v0x21262c0_0 {0 0 0};
    %vpi_call 2 46 "$display", "C=%x", v0x2126318_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x2126258_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x21262c0_0, 0;
    %delay 1, 0;
    %vpi_call 2 50 "$display", "---------------" {0 0 0};
    %vpi_call 2 51 "$display", "A=%x", v0x2126258_0 {0 0 0};
    %vpi_call 2 52 "$display", "B=%x", v0x21262c0_0 {0 0 0};
    %vpi_call 2 53 "$display", "C=%x", v0x2126318_0 {0 0 0};
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x2126258_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x21262c0_0, 0;
    %delay 1, 0;
    %vpi_call 2 57 "$display", "---------------" {0 0 0};
    %vpi_call 2 58 "$display", "A=%x", v0x2126258_0 {0 0 0};
    %vpi_call 2 59 "$display", "B=%x", v0x21262c0_0 {0 0 0};
    %vpi_call 2 60 "$display", "C=%x", v0x2126318_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "src/top.v";
