Running: /home/dinah/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/dinah/ELEC2141/lab_work/lab2/Votecircuit3/Votecircuit3_Votecircuit3_sch_tb_isim_beh.exe -prj /home/dinah/ELEC2141/lab_work/lab2/Votecircuit3/Votecircuit3_Votecircuit3_sch_tb_beh.prj work.Votecircuit3_Votecircuit3_sch_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/dinah/ELEC2141/lab_work/lab2/Votecircuit3/Votecircuit3.vf" into library work
Analyzing Verilog file "/home/dinah/ELEC2141/lab_work/lab2/Votecircuit3/Votecircuit3_tbw.v" into library work
Analyzing Verilog file "/home/dinah/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94688 KB
Fuse CPU Usage: 1070 ms
Compiling module AND5B3
Compiling module AND5B2
Compiling module AND5B1
Compiling module AND5
Compiling module AND5B4
Compiling module D4_16E_MXILINX_Votecircuit3
Compiling module OR4
Compiling module OR3
Compiling module FMAP
Compiling module OR9_MXILINX_Votecircuit3
Compiling module VCC
Compiling module Votecircuit3
Compiling module Votecircuit3_Votecircuit3_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 14 Verilog Units
Built simulation executable /home/dinah/ELEC2141/lab_work/lab2/Votecircuit3/Votecircuit3_Votecircuit3_sch_tb_isim_beh.exe
Fuse Memory Usage: 1179176 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 850 ms
