{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616519723084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616519723085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 13:15:23 2021 " "Processing started: Tue Mar 23 13:15:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616519723085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519723085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519723085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616519723524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616519723524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/xor64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/xor64.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor64 " "Found entity 1: xor64" {  } { { "ALU/xor64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/xor64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftright1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftright1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight1 " "Found entity 1: shiftRight1" {  } { { "ALU/shiftRight1.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/shiftRight1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftleft1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftleft1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft1 " "Found entity 1: shiftLeft1" {  } { { "ALU/shiftLeft1.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/shiftLeft1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or64.v" { { "Info" "ISGN_ENTITY_NAME" "1 or64 " "Found entity 1: or64" {  } { { "ALU/or64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/or64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/invert64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/invert64.v" { { "Info" "ISGN_ENTITY_NAME" "1 invert64 " "Found entity 1: invert64" {  } { { "ALU/invert64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/invert64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead64bit " "Found entity 1: carry_look_ahead64bit" {  } { { "ALU/carry_look_ahead64bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead64bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead16bit " "Found entity 1: carry_look_ahead16bit" {  } { { "ALU/carry_look_ahead16bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_look_ahead4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_look_ahead4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_look_ahead4bit " "Found entity 1: carry_look_ahead4bit" {  } { { "ALU/carry_look_ahead4bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead4bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and64.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and64.v" { { "Info" "ISGN_ENTITY_NAME" "1 and64 " "Found entity 1: and64" {  } { { "ALU/and64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/and64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram256x64.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ram256x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM256x64 " "Found entity 1: RAM256x64" {  } { { "RAM/RAM256x64.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/RAM/RAM256x64.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile32x64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile32x64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile32x64bit " "Found entity 1: RegisterFile32x64bit" {  } { { "Register File/RegisterFile32x64bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/Register File/RegisterFile32x64bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732643 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TopLevel_tb.v(42) " "Verilog HDL information at TopLevel_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616519732645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519732645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519732645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616519732711 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUout\[63..8\] TopLevel.v(6) " "Output port \"ALUout\[63..8\]\" at TopLevel.v(6) has no driver" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616519732713 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile32x64bit RegisterFile32x64bit:regFile " "Elaborating entity \"RegisterFile32x64bit\" for hierarchy \"RegisterFile32x64bit:regFile\"" {  } { { "TopLevel.v" "regFile" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732713 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile32x64bit.v(15) " "Verilog HDL Always Construct warning at RegisterFile32x64bit.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/RegisterFile32x64bit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/Register File/RegisterFile32x64bit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616519732729 "|TopLevel|RegisterFile32x64bit:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "TopLevel.v" "alu" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732731 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i ALU.v(24) " "Verilog HDL or VHDL warning at ALU.v(24): object \"i\" assigned a value but never read" {  } { { "ALU/ALU.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616519732736 "|TopLevel|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invert64 ALU:alu\|invert64:invertA " "Elaborating entity \"invert64\" for hierarchy \"ALU:alu\|invert64:invertA\"" {  } { { "ALU/ALU.v" "invertA" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead64bit ALU:alu\|carry_look_ahead64bit:addAB " "Elaborating entity \"carry_look_ahead64bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\"" {  } { { "ALU/ALU.v" "addAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead16bit ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1 " "Elaborating entity \"carry_look_ahead16bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\"" {  } { { "ALU/carry_look_ahead64bit.v" "cla1" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead64bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_look_ahead4bit ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\|carry_look_ahead4bit:cla1 " "Elaborating entity \"carry_look_ahead4bit\" for hierarchy \"ALU:alu\|carry_look_ahead64bit:addAB\|carry_look_ahead16bit:cla1\|carry_look_ahead4bit:cla1\"" {  } { { "ALU/carry_look_ahead16bit.v" "cla1" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/carry_look_ahead16bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64 ALU:alu\|and64:andAB " "Elaborating entity \"and64\" for hierarchy \"ALU:alu\|and64:andAB\"" {  } { { "ALU/ALU.v" "andAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64 ALU:alu\|or64:orAB " "Elaborating entity \"or64\" for hierarchy \"ALU:alu\|or64:orAB\"" {  } { { "ALU/ALU.v" "orAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor64 ALU:alu\|xor64:xorAB " "Elaborating entity \"xor64\" for hierarchy \"ALU:alu\|xor64:xorAB\"" {  } { { "ALU/ALU.v" "xorAB" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft1 ALU:alu\|shiftLeft1:shiftAl " "Elaborating entity \"shiftLeft1\" for hierarchy \"ALU:alu\|shiftLeft1:shiftAl\"" {  } { { "ALU/ALU.v" "shiftAl" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRight1 ALU:alu\|shiftRight1:shiftAr " "Elaborating entity \"shiftRight1\" for hierarchy \"ALU:alu\|shiftRight1:shiftAr\"" {  } { { "ALU/ALU.v" "shiftAr" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM256x64 RAM256x64:ram " "Elaborating entity \"RAM256x64\" for hierarchy \"RAM256x64:ram\"" {  } { { "TopLevel.v" "ram" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519732782 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[31\] " "Net \"ALU:alu\|j\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[31\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[30\] " "Net \"ALU:alu\|j\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[30\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[29\] " "Net \"ALU:alu\|j\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[29\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[28\] " "Net \"ALU:alu\|j\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[28\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[27\] " "Net \"ALU:alu\|j\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[27\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[26\] " "Net \"ALU:alu\|j\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[26\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[25\] " "Net \"ALU:alu\|j\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[25\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[24\] " "Net \"ALU:alu\|j\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[24\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[23\] " "Net \"ALU:alu\|j\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[23\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[22\] " "Net \"ALU:alu\|j\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[22\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[21\] " "Net \"ALU:alu\|j\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[21\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[20\] " "Net \"ALU:alu\|j\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[20\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[19\] " "Net \"ALU:alu\|j\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[19\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[18\] " "Net \"ALU:alu\|j\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[18\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[17\] " "Net \"ALU:alu\|j\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[17\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[16\] " "Net \"ALU:alu\|j\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[16\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[15\] " "Net \"ALU:alu\|j\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[15\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[14\] " "Net \"ALU:alu\|j\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[14\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[13\] " "Net \"ALU:alu\|j\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[13\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[12\] " "Net \"ALU:alu\|j\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[12\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[11\] " "Net \"ALU:alu\|j\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[11\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[10\] " "Net \"ALU:alu\|j\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[10\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[9\] " "Net \"ALU:alu\|j\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[9\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[8\] " "Net \"ALU:alu\|j\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[8\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[7\] " "Net \"ALU:alu\|j\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[7\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[6\] " "Net \"ALU:alu\|j\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[6\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[5\] " "Net \"ALU:alu\|j\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[5\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[4\] " "Net \"ALU:alu\|j\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[4\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[3\] " "Net \"ALU:alu\|j\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[3\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[2\] " "Net \"ALU:alu\|j\[2\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[2\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[1\] " "Net \"ALU:alu\|j\[1\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[1\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ALU:alu\|j\[0\] " "Net \"ALU:alu\|j\[0\]\" is missing source, defaulting to GND" {  } { { "ALU/ALU.v" "j\[0\]" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/ALU/ALU.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616519732997 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616519732997 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM256x64:ram\|mem_rtl_0 " "Inferred dual-clock RAM node \"RAM256x64:ram\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1616519734074 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM256x64:ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM256x64:ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616519735982 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616519735982 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616519735982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM256x64:ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM256x64:ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519736045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM256x64:ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM256x64:ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616519736045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616519736045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aec1 " "Found entity 1: altsyncram_aec1" {  } { { "db/altsyncram_aec1.tdf" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/db/altsyncram_aec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616519736107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519736107 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616519736969 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[8\] GND " "Pin \"ALUout\[8\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[9\] GND " "Pin \"ALUout\[9\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[10\] GND " "Pin \"ALUout\[10\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[11\] GND " "Pin \"ALUout\[11\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[12\] GND " "Pin \"ALUout\[12\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[13\] GND " "Pin \"ALUout\[13\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[14\] GND " "Pin \"ALUout\[14\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[15\] GND " "Pin \"ALUout\[15\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[16\] GND " "Pin \"ALUout\[16\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[17\] GND " "Pin \"ALUout\[17\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[18\] GND " "Pin \"ALUout\[18\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[19\] GND " "Pin \"ALUout\[19\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[20\] GND " "Pin \"ALUout\[20\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[21\] GND " "Pin \"ALUout\[21\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[22\] GND " "Pin \"ALUout\[22\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[23\] GND " "Pin \"ALUout\[23\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[24\] GND " "Pin \"ALUout\[24\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[25\] GND " "Pin \"ALUout\[25\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[26\] GND " "Pin \"ALUout\[26\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[27\] GND " "Pin \"ALUout\[27\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[28\] GND " "Pin \"ALUout\[28\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[29\] GND " "Pin \"ALUout\[29\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[30\] GND " "Pin \"ALUout\[30\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[31\] GND " "Pin \"ALUout\[31\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[32\] GND " "Pin \"ALUout\[32\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[33\] GND " "Pin \"ALUout\[33\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[34\] GND " "Pin \"ALUout\[34\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[35\] GND " "Pin \"ALUout\[35\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[36\] GND " "Pin \"ALUout\[36\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[37\] GND " "Pin \"ALUout\[37\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[38\] GND " "Pin \"ALUout\[38\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[39\] GND " "Pin \"ALUout\[39\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[40\] GND " "Pin \"ALUout\[40\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[41\] GND " "Pin \"ALUout\[41\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[42\] GND " "Pin \"ALUout\[42\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[43\] GND " "Pin \"ALUout\[43\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[44\] GND " "Pin \"ALUout\[44\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[45\] GND " "Pin \"ALUout\[45\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[46\] GND " "Pin \"ALUout\[46\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[47\] GND " "Pin \"ALUout\[47\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[48\] GND " "Pin \"ALUout\[48\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[49\] GND " "Pin \"ALUout\[49\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[50\] GND " "Pin \"ALUout\[50\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[51\] GND " "Pin \"ALUout\[51\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[52\] GND " "Pin \"ALUout\[52\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[53\] GND " "Pin \"ALUout\[53\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[54\] GND " "Pin \"ALUout\[54\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[55\] GND " "Pin \"ALUout\[55\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[56\] GND " "Pin \"ALUout\[56\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[57\] GND " "Pin \"ALUout\[57\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[58\] GND " "Pin \"ALUout\[58\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[59\] GND " "Pin \"ALUout\[59\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[60\] GND " "Pin \"ALUout\[60\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[61\] GND " "Pin \"ALUout\[61\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[62\] GND " "Pin \"ALUout\[62\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUout\[63\] GND " "Pin \"ALUout\[63\]\" is stuck at GND" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616519739931 "|TopLevel|ALUout[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616519739931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616519740165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519752012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616519752501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616519752501 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "muxSelect " "No output dependent on input pin \"muxSelect\"" {  } { { "TopLevel.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616519753094 "|TopLevel|muxSelect"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616519753094 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6897 " "Implemented 6897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616519753094 ""} { "Info" "ICUT_CUT_TM_OPINS" "132 " "Implemented 132 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616519753094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6611 " "Implemented 6611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616519753094 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616519753094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616519753094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616519753160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 13:15:53 2021 " "Processing ended: Tue Mar 23 13:15:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616519753160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616519753160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616519753160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616519753160 ""}
