
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
š
Running: %s
333*	simulator2î
ÙC:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe -debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rxMapleBusLoopBackTest_behav --prj C:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.sim/Loopback/behav/rxMapleBusLoopBackTest.prj xil_defaultlib.rxMapleBusLoopBackTest xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ã
+Analyzing Verilog file "%s" into library %s165*xsimverific2t
`c:/Users/me/Projects/Zynq/ip_repo/rxMapleBus_1.0/src/fifo_generator_0/fifo_generator_0_funcsim.v2default:default2"
xil_defaultlib2default:defaultZ10-165
W
analyzing module %s311*xsimverific2$
fifo_generator_02default:defaultZ10-311
o
analyzing module %s311*xsimverific2<
(fifo_generator_0blk_mem_gen_generic_cstr2default:defaultZ10-311
m
analyzing module %s311*xsimverific2:
&fifo_generator_0blk_mem_gen_prim_width2default:defaultZ10-311
o
analyzing module %s311*xsimverific2<
(fifo_generator_0blk_mem_gen_prim_wrapper2default:defaultZ10-311
f
analyzing module %s311*xsimverific23
fifo_generator_0blk_mem_gen_top2default:defaultZ10-311
w
analyzing module %s311*xsimverific2D
0fifo_generator_0blk_mem_gen_v8_2__parameterized02default:defaultZ10-311
m
analyzing module %s311*xsimverific2:
&fifo_generator_0blk_mem_gen_v8_2_synth2default:defaultZ10-311
^
analyzing module %s311*xsimverific2+
fifo_generator_0compare2default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_02default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_12default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_22default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
fifo_generator_0compare_32default:defaultZ10-311
m
analyzing module %s311*xsimverific2:
&fifo_generator_0fifo_generator_ramfifo2default:defaultZ10-311
i
analyzing module %s311*xsimverific26
"fifo_generator_0fifo_generator_top2default:defaultZ10-311
{
analyzing module %s311*xsimverific2H
4fifo_generator_0fifo_generator_v12_0__parameterized02default:defaultZ10-311
q
analyzing module %s311*xsimverific2>
*fifo_generator_0fifo_generator_v12_0_synth2default:defaultZ10-311
]
analyzing module %s311*xsimverific2*
fifo_generator_0memory2default:defaultZ10-311
b
analyzing module %s311*xsimverific2/
fifo_generator_0rd_bin_cntr2default:defaultZ10-311
^
analyzing module %s311*xsimverific2+
fifo_generator_0rd_fwft2default:defaultZ10-311
_
analyzing module %s311*xsimverific2,
fifo_generator_0rd_logic2default:defaultZ10-311
i
analyzing module %s311*xsimverific26
"fifo_generator_0rd_status_flags_ss2default:defaultZ10-311
h
analyzing module %s311*xsimverific25
!fifo_generator_0reset_blk_ramfifo2default:defaultZ10-311
b
analyzing module %s311*xsimverific2/
fifo_generator_0wr_bin_cntr2default:defaultZ10-311
_
analyzing module %s311*xsimverific2,
fifo_generator_0wr_logic2default:defaultZ10-311
i
analyzing module %s311*xsimverific26
"fifo_generator_0wr_status_flags_ss2default:defaultZ10-311
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
ò
+Analyzing Verilog file "%s" into library %s165*xsimverific2‚
nC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/frame_pattern_encoder.v2default:default2"
xil_defaultlib2default:defaultZ10-165
\
analyzing module %s311*xsimverific2)
frame_pattern_encoder2default:defaultZ10-311
è
+Analyzing Verilog file "%s" into library %s165*xsimverific2y
eC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/data_encoder.v2default:default2"
xil_defaultlib2default:defaultZ10-165
S
analyzing module %s311*xsimverific2 
data_encoder2default:defaultZ10-311
Ô
+Analyzing Verilog file "%s" into library %s165*xsimverific2e
QC:/Users/me/Projects/Zynq/ip_repo/rxmaplebus_1.0/hdl/rxMapleBus_v1_0_S_AXI_CRTL.v2default:default2"
xil_defaultlib2default:defaultZ10-165
a
analyzing module %s311*xsimverific2.
rxMapleBus_v1_0_S_AXI_CRTL2default:defaultZ10-311
ç
+Analyzing Verilog file "%s" into library %s165*xsimverific2x
dC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/sources_1/imports/MapleBus/transmitter.v2default:default2"
xil_defaultlib2default:defaultZ10-165
R
analyzing module %s311*xsimverific2
transmitter2default:defaultZ10-311
É
+Analyzing Verilog file "%s" into library %s165*xsimverific2Z
FC:/Users/me/Projects/Zynq/ip_repo/rxmaplebus_1.0/hdl/rxMapleBus_v1_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
V
analyzing module %s311*xsimverific2#
rxMapleBus_v1_02default:defaultZ10-311
æ
+Analyzing Verilog file "%s" into library %s165*xsimverific2w
cC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/Loopback/new/rxMapleBus_Loopback_test.v2default:default2"
xil_defaultlib2default:defaultZ10-165
]
analyzing module %s311*xsimverific2*
rxMapleBusLoopBackTest2default:defaultZ10-311
ä
syntax error near %s1412*xsimverific2
f2default:default2y
cC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/Loopback/new/rxMapleBus_Loopback_test.v2default:default2
212default:default8@Z10-1412
á
%s is an unknown type51*xsimverific2
f2default:default2y
cC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/Loopback/new/rxMapleBus_Loopback_test.v2default:default2
202default:default8@Z10-51
Œ
(module %s ignored due to previous errors1040*xsimverific2*
rxMapleBusLoopBackTest2default:default2y
cC:/Users/me/Projects/Zynq/ip_repo/edit_rxMapleBus_v1_0.srcs/Loopback/new/rxMapleBus_Loopback_test.v2default:default2
32default:default8@Z10-1040


End Record