

================================================================
== Vitis HLS Report for 'get_acceptanceCorners'
================================================================
* Date:           Sun Jul 28 01:35:28 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.539 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  18.000 ns|  18.000 ns|    6|    6|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_acceptanceCorners_minMaxFinding  |        4|        4|         1|          1|          1|     4|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      484|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       65|    -|
|Register             |        -|     -|      134|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      134|      629|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U3149  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3150  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3151  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U3152  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  80|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_243_p2         |         +|   0|  0|  10|           3|           1|
    |and_ln284_fu_364_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_379_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln294_1_fu_400_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln294_fu_390_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln248_fu_249_p2        |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln874_1_fu_359_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_2_fu_374_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_3_fu_385_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln874_fu_354_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_10_fu_292_p2     |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_9_fu_432_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln878_fu_268_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_7_fu_410_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_8_fu_340_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln886_fu_316_p2        |      icmp|   0|  0|  20|          32|          32|
    |or_ln308_fu_454_p2          |        or|   0|  0|   2|           1|           1|
    |a_corner_min_V_1_fu_274_p3  |    select|   0|  0|  32|           1|          32|
    |b_corner_min_V_1_fu_438_p3  |    select|   0|  0|  32|           1|          32|
    |b_corner_min_V_3_fu_298_p3  |    select|   0|  0|  32|           1|          32|
    |c_corner_max_V_1_fu_322_p3  |    select|   0|  0|  32|           1|          32|
    |d_corner_max_V_1_fu_446_p3  |    select|   0|  0|  32|           1|          32|
    |d_corner_max_V_3_fu_346_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln301_1_fu_424_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln301_fu_416_p3      |    select|   0|  0|  32|           1|          32|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 484|         339|         585|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |a_corner_min_V_reg_231  |   9|          2|   32|         64|
    |ap_NS_fsm               |  20|          4|    1|          4|
    |b_corner_min_V_reg_219  |   9|          2|   32|         64|
    |c_corner_max_V_reg_207  |   9|          2|   32|         64|
    |d_corner_max_V_reg_195  |   9|          2|   32|         64|
    |i_reg_184               |   9|          2|    3|          6|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  65|         14|  132|        266|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_corner_min_V_reg_231  |  32|   0|   32|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |b_corner_min_V_reg_219  |  32|   0|   32|          0|
    |c_corner_max_V_reg_207  |  32|   0|   32|          0|
    |d_corner_max_V_reg_195  |  32|   0|   32|          0|
    |i_reg_184               |   3|   0|    3|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 134|   0|  134|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------+-----+-----+------------+-----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_0   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_1   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_2   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_3   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_4   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_5   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_6   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_7   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_8   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_9   |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_10  |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|ap_return_11  |  out|   32|  ap_ctrl_hs|  get_acceptanceCorners|  return value|
|p_read        |   in|   32|     ap_none|                 p_read|        scalar|
|p_read1       |   in|   32|     ap_none|                p_read1|        scalar|
|p_read2       |   in|   32|     ap_none|                p_read2|        scalar|
|p_read3       |   in|   32|     ap_none|                p_read3|        scalar|
|p_read4       |   in|   32|     ap_none|                p_read4|        scalar|
|p_read15      |   in|   32|     ap_none|               p_read15|        scalar|
|p_read6       |   in|   32|     ap_none|                p_read6|        scalar|
|p_read7       |   in|   32|     ap_none|                p_read7|        scalar|
|p_read8       |   in|   32|     ap_none|                p_read8|        scalar|
|p_read9       |   in|   32|     ap_none|                p_read9|        scalar|
|p_read10      |   in|   32|     ap_none|               p_read10|        scalar|
|p_read11      |   in|   32|     ap_none|               p_read11|        scalar|
|p_read12      |   in|   32|     ap_none|               p_read12|        scalar|
|p_read13      |   in|   32|     ap_none|               p_read13|        scalar|
|p_read14      |   in|   32|     ap_none|               p_read14|        scalar|
|p_read16      |   in|   32|     ap_none|               p_read16|        scalar|
|p_read17      |   in|   32|     ap_none|               p_read17|        scalar|
|p_read18      |   in|   32|     ap_none|               p_read18|        scalar|
|p_read36      |   in|    3|     ap_none|               p_read36|        scalar|
+--------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read3626 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read36" [patchMaker.cpp:248]   --->   Operation 4 'read' 'p_read3626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read1825 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read18" [patchMaker.cpp:248]   --->   Operation 5 'read' 'p_read1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read1724 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read17" [patchMaker.cpp:248]   --->   Operation 6 'read' 'p_read1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read1623 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read16" [patchMaker.cpp:248]   --->   Operation 7 'read' 'p_read1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read1422 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14" [patchMaker.cpp:248]   --->   Operation 8 'read' 'p_read1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1321 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13" [patchMaker.cpp:248]   --->   Operation 9 'read' 'p_read1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1220 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12" [patchMaker.cpp:248]   --->   Operation 10 'read' 'p_read1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read1119 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11" [patchMaker.cpp:248]   --->   Operation 11 'read' 'p_read1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read1018 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10" [patchMaker.cpp:248]   --->   Operation 12 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read917 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [patchMaker.cpp:248]   --->   Operation 13 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read816 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [patchMaker.cpp:248]   --->   Operation 14 'read' 'p_read816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read715 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [patchMaker.cpp:248]   --->   Operation 15 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read614 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [patchMaker.cpp:248]   --->   Operation 16 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1513 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15" [patchMaker.cpp:248]   --->   Operation 17 'read' 'p_read1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read412 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [patchMaker.cpp:248]   --->   Operation 18 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read311 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [patchMaker.cpp:248]   --->   Operation 19 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read210 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [patchMaker.cpp:248]   --->   Operation 20 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [patchMaker.cpp:248]   --->   Operation 21 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_27074 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [patchMaker.cpp:248]   --->   Operation 22 'read' 'p_read_27074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln248 = br void" [patchMaker.cpp:248]   --->   Operation 23 'br' 'br_ln248' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %.lr.ph, i3 %add_ln248, void %.split" [patchMaker.cpp:248]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_corner_max_V = phi i32 0, void %.lr.ph, i32 %d_corner_max_V_3, void %.split"   --->   Operation 25 'phi' 'd_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c_corner_max_V = phi i32 0, void %.lr.ph, i32 %c_corner_max_V_1, void %.split"   --->   Operation 26 'phi' 'c_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%b_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %b_corner_min_V_3, void %.split"   --->   Operation 27 'phi' 'b_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%a_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %a_corner_min_V_1, void %.split"   --->   Operation 28 'phi' 'a_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.57ns)   --->   "%add_ln248 = add i3 %i, i3 1" [patchMaker.cpp:248]   --->   Operation 29 'add' 'add_ln248' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln248 = icmp_eq  i3 %i, i3 %p_read3626" [patchMaker.cpp:248]   --->   Operation 31 'icmp' 'icmp_ln248' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 0"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:248]   --->   Operation 33 'br' 'br_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [patchMaker.cpp:241]   --->   Operation 34 'specloopname' 'specloopname_ln241' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i3 %i"   --->   Operation 35 'trunc' 'trunc_ln878' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.45ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read_27074, i32 %p_read614, i32 %p_read1018, i32 %p_read1422, i2 %trunc_ln878"   --->   Operation 36 'mux' 'tmp' <Predicate = (!icmp_ln248)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %tmp, i32 %a_corner_min_V"   --->   Operation 37 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln248)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.22ns)   --->   "%a_corner_min_V_1 = select i1 %icmp_ln878, i32 %tmp, i32 %a_corner_min_V" [patchMaker.cpp:250]   --->   Operation 38 'select' 'a_corner_min_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.45ns)   --->   "%b_corner_min_V_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read19, i32 %p_read715, i32 %p_read1119, i32 %p_read1623, i2 %trunc_ln878"   --->   Operation 39 'mux' 'b_corner_min_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln878_10 = icmp_slt  i32 %b_corner_min_V_2, i32 %b_corner_min_V"   --->   Operation 40 'icmp' 'icmp_ln878_10' <Predicate = (!icmp_ln248)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.22ns)   --->   "%b_corner_min_V_3 = select i1 %icmp_ln878_10, i32 %b_corner_min_V_2, i32 %b_corner_min_V" [patchMaker.cpp:254]   --->   Operation 41 'select' 'b_corner_min_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.45ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read210, i32 %p_read816, i32 %p_read1220, i32 %p_read1724, i2 %trunc_ln878"   --->   Operation 42 'mux' 'tmp_s' <Predicate = (!icmp_ln248)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %tmp_s, i32 %c_corner_max_V"   --->   Operation 43 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln248)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.22ns)   --->   "%c_corner_max_V_1 = select i1 %icmp_ln886, i32 %tmp_s, i32 %c_corner_max_V" [patchMaker.cpp:258]   --->   Operation 44 'select' 'c_corner_max_V_1' <Predicate = (!icmp_ln248)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.45ns)   --->   "%d_corner_max_V_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read311, i32 %p_read917, i32 %p_read1321, i32 %p_read1825, i2 %trunc_ln878"   --->   Operation 45 'mux' 'd_corner_max_V_2' <Predicate = (!icmp_ln248)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.85ns)   --->   "%icmp_ln886_8 = icmp_sgt  i32 %d_corner_max_V_2, i32 %d_corner_max_V"   --->   Operation 46 'icmp' 'icmp_ln886_8' <Predicate = (!icmp_ln248)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.22ns)   --->   "%d_corner_max_V_3 = select i1 %icmp_ln886_8, i32 %d_corner_max_V_2, i32 %d_corner_max_V" [patchMaker.cpp:262]   --->   Operation 47 'select' 'd_corner_max_V_3' <Predicate = (!icmp_ln248)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln248)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.31>
ST_3 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %a_corner_min_V, i32 %p_read1422"   --->   Operation 49 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln874_1 = icmp_eq  i32 %b_corner_min_V, i32 %p_read1623"   --->   Operation 50 'icmp' 'icmp_ln874_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.12ns)   --->   "%and_ln284 = and i1 %icmp_ln874_1, i1 %icmp_ln874" [patchMaker.cpp:284]   --->   Operation 51 'and' 'and_ln284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln874 = zext i1 %and_ln284"   --->   Operation 52 'zext' 'zext_ln874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln874_2 = icmp_eq  i32 %c_corner_max_V, i32 %p_read1724"   --->   Operation 53 'icmp' 'icmp_ln874_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln294_1)   --->   "%and_ln289 = and i1 %icmp_ln874_2, i1 %and_ln284" [patchMaker.cpp:289]   --->   Operation 54 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln874_3 = icmp_eq  i32 %d_corner_max_V, i32 %p_read1825"   --->   Operation 55 'icmp' 'icmp_ln874_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.12ns)   --->   "%and_ln294 = and i1 %icmp_ln874_3, i1 %icmp_ln874_2" [patchMaker.cpp:294]   --->   Operation 56 'and' 'and_ln294' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i1 %and_ln294" [patchMaker.cpp:294]   --->   Operation 57 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln294_1 = and i1 %icmp_ln874_3, i1 %and_ln289" [patchMaker.cpp:294]   --->   Operation 58 'and' 'and_ln294_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i1 %and_ln294_1"   --->   Operation 59 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.85ns)   --->   "%icmp_ln886_7 = icmp_sgt  i32 %c_corner_max_V, i32 %a_corner_min_V"   --->   Operation 60 'icmp' 'icmp_ln886_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln301 = select i1 %icmp_ln886_7, i32 %b_corner_min_V, i32 %c_corner_max_V" [patchMaker.cpp:301]   --->   Operation 61 'select' 'select_ln301' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.22ns)   --->   "%select_ln301_1 = select i1 %icmp_ln886_7, i32 %b_corner_min_V, i32 %a_corner_min_V" [patchMaker.cpp:301]   --->   Operation 62 'select' 'select_ln301_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.85ns)   --->   "%icmp_ln878_9 = icmp_slt  i32 %b_corner_min_V, i32 %d_corner_max_V"   --->   Operation 63 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.22ns)   --->   "%b_corner_min_V_1 = select i1 %icmp_ln878_9, i32 %select_ln301, i32 %b_corner_min_V" [patchMaker.cpp:308]   --->   Operation 64 'select' 'b_corner_min_V_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.22ns)   --->   "%d_corner_max_V_1 = select i1 %icmp_ln878_9, i32 %select_ln301, i32 %d_corner_max_V" [patchMaker.cpp:308]   --->   Operation 65 'select' 'd_corner_max_V_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.12ns)   --->   "%or_ln308 = or i1 %icmp_ln878_9, i1 %icmp_ln886_7" [patchMaker.cpp:308]   --->   Operation 66 'or' 'or_ln308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i1 %or_ln308" [patchMaker.cpp:308]   --->   Operation 67 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%mrv = insertvalue i384 <undef>, i32 %p_read412" [patchMaker.cpp:314]   --->   Operation 68 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i384 %mrv, i32 %select_ln301_1" [patchMaker.cpp:314]   --->   Operation 69 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i384 %mrv_1, i32 %p_read1513" [patchMaker.cpp:314]   --->   Operation 70 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i384 %mrv_2, i32 %b_corner_min_V_1" [patchMaker.cpp:314]   --->   Operation 71 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i384 %mrv_3, i32 %p_read412" [patchMaker.cpp:314]   --->   Operation 72 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i384 %mrv_4, i32 %select_ln301" [patchMaker.cpp:314]   --->   Operation 73 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i384 %mrv_5, i32 %p_read1513" [patchMaker.cpp:314]   --->   Operation 74 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i384 %mrv_6, i32 %d_corner_max_V_1" [patchMaker.cpp:314]   --->   Operation 75 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i384 %mrv_7, i32 %zext_ln294" [patchMaker.cpp:314]   --->   Operation 76 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i384 %mrv_8, i32 %zext_ln874" [patchMaker.cpp:314]   --->   Operation 77 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i384 %mrv_9, i32 %zext_ln886" [patchMaker.cpp:314]   --->   Operation 78 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i384 %mrv_10, i32 %zext_ln308" [patchMaker.cpp:314]   --->   Operation 79 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln314 = ret i384 %mrv_11" [patchMaker.cpp:314]   --->   Operation 80 'ret' 'ret_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read3626         (read             ) [ 0010]
p_read1825         (read             ) [ 0011]
p_read1724         (read             ) [ 0011]
p_read1623         (read             ) [ 0011]
p_read1422         (read             ) [ 0011]
p_read1321         (read             ) [ 0010]
p_read1220         (read             ) [ 0010]
p_read1119         (read             ) [ 0010]
p_read1018         (read             ) [ 0010]
p_read917          (read             ) [ 0010]
p_read816          (read             ) [ 0010]
p_read715          (read             ) [ 0010]
p_read614          (read             ) [ 0010]
p_read1513         (read             ) [ 0011]
p_read412          (read             ) [ 0011]
p_read311          (read             ) [ 0010]
p_read210          (read             ) [ 0010]
p_read19           (read             ) [ 0010]
p_read_27074       (read             ) [ 0010]
br_ln248           (br               ) [ 0110]
i                  (phi              ) [ 0010]
d_corner_max_V     (phi              ) [ 0011]
c_corner_max_V     (phi              ) [ 0011]
b_corner_min_V     (phi              ) [ 0011]
a_corner_min_V     (phi              ) [ 0011]
add_ln248          (add              ) [ 0110]
specpipeline_ln0   (specpipeline     ) [ 0000]
icmp_ln248         (icmp             ) [ 0010]
empty              (speclooptripcount) [ 0000]
br_ln248           (br               ) [ 0000]
specloopname_ln241 (specloopname     ) [ 0000]
trunc_ln878        (trunc            ) [ 0000]
tmp                (mux              ) [ 0000]
icmp_ln878         (icmp             ) [ 0000]
a_corner_min_V_1   (select           ) [ 0110]
b_corner_min_V_2   (mux              ) [ 0000]
icmp_ln878_10      (icmp             ) [ 0000]
b_corner_min_V_3   (select           ) [ 0110]
tmp_s              (mux              ) [ 0000]
icmp_ln886         (icmp             ) [ 0000]
c_corner_max_V_1   (select           ) [ 0110]
d_corner_max_V_2   (mux              ) [ 0000]
icmp_ln886_8       (icmp             ) [ 0000]
d_corner_max_V_3   (select           ) [ 0110]
br_ln0             (br               ) [ 0110]
icmp_ln874         (icmp             ) [ 0000]
icmp_ln874_1       (icmp             ) [ 0000]
and_ln284          (and              ) [ 0000]
zext_ln874         (zext             ) [ 0000]
icmp_ln874_2       (icmp             ) [ 0000]
and_ln289          (and              ) [ 0000]
icmp_ln874_3       (icmp             ) [ 0000]
and_ln294          (and              ) [ 0000]
zext_ln294         (zext             ) [ 0000]
and_ln294_1        (and              ) [ 0000]
zext_ln886         (zext             ) [ 0000]
icmp_ln886_7       (icmp             ) [ 0000]
select_ln301       (select           ) [ 0000]
select_ln301_1     (select           ) [ 0000]
icmp_ln878_9       (icmp             ) [ 0000]
b_corner_min_V_1   (select           ) [ 0000]
d_corner_max_V_1   (select           ) [ 0000]
or_ln308           (or               ) [ 0000]
zext_ln308         (zext             ) [ 0000]
mrv                (insertvalue      ) [ 0000]
mrv_1              (insertvalue      ) [ 0000]
mrv_2              (insertvalue      ) [ 0000]
mrv_3              (insertvalue      ) [ 0000]
mrv_4              (insertvalue      ) [ 0000]
mrv_5              (insertvalue      ) [ 0000]
mrv_6              (insertvalue      ) [ 0000]
mrv_7              (insertvalue      ) [ 0000]
mrv_8              (insertvalue      ) [ 0000]
mrv_9              (insertvalue      ) [ 0000]
mrv_10             (insertvalue      ) [ 0000]
mrv_11             (insertvalue      ) [ 0000]
ret_ln314          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read16">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read17">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read18">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read36"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_read3626_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read3626/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read1825_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1825/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read1724_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1724/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read1623_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1623/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read1422_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1422/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read1321_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1321/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read1220_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1220/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read1119_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1119/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read1018_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1018/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read917_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read917/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read816_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read816/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read715_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read715/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read614_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read614/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read1513_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1513/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read412_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read412/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read311_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read311/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read210_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read210/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_read19_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_read_27074_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27074/1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="d_corner_max_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_corner_max_V (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="d_corner_max_V_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_corner_max_V/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="c_corner_max_V_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_corner_max_V (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="c_corner_max_V_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_corner_max_V/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="b_corner_min_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_corner_min_V (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="b_corner_min_V_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_corner_min_V/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="a_corner_min_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_corner_min_V (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="a_corner_min_V_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_corner_min_V/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln248_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln248/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln248_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="1"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln878_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln878/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="32" slack="1"/>
<pin id="262" dir="0" index="3" bw="32" slack="1"/>
<pin id="263" dir="0" index="4" bw="32" slack="1"/>
<pin id="264" dir="0" index="5" bw="2" slack="0"/>
<pin id="265" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln878_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="a_corner_min_V_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_corner_min_V_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="b_corner_min_V_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="0" index="2" bw="32" slack="1"/>
<pin id="286" dir="0" index="3" bw="32" slack="1"/>
<pin id="287" dir="0" index="4" bw="32" slack="1"/>
<pin id="288" dir="0" index="5" bw="2" slack="0"/>
<pin id="289" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b_corner_min_V_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln878_10_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_10/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="b_corner_min_V_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_corner_min_V_3/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="0" index="2" bw="32" slack="1"/>
<pin id="310" dir="0" index="3" bw="32" slack="1"/>
<pin id="311" dir="0" index="4" bw="32" slack="1"/>
<pin id="312" dir="0" index="5" bw="2" slack="0"/>
<pin id="313" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln886_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="c_corner_max_V_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_corner_max_V_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="d_corner_max_V_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="32" slack="1"/>
<pin id="334" dir="0" index="3" bw="32" slack="1"/>
<pin id="335" dir="0" index="4" bw="32" slack="1"/>
<pin id="336" dir="0" index="5" bw="2" slack="0"/>
<pin id="337" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="d_corner_max_V_2/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln886_8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_8/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="d_corner_max_V_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d_corner_max_V_3/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln874_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="32" slack="2"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln874_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="2"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_1/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln284_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln874_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln874/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln874_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="0" index="1" bw="32" slack="2"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_2/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln289_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln874_3_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="2"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_3/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="and_ln294_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln294/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln294_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="and_ln294_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln294_1/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln886_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln886_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_7/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln301_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="1"/>
<pin id="419" dir="0" index="2" bw="32" slack="1"/>
<pin id="420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln301/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln301_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="0" index="2" bw="32" slack="1"/>
<pin id="428" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln301_1/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln878_9_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_9/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="b_corner_min_V_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="1"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_corner_min_V_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="d_corner_max_V_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="0" index="2" bw="32" slack="1"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d_corner_max_V_1/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln308_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln308/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln308_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mrv_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="384" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2"/>
<pin id="467" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mrv_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="384" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="mrv_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="384" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="2"/>
<pin id="478" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="mrv_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="384" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mrv_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="384" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="2"/>
<pin id="489" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="mrv_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="384" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="mrv_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="384" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="2"/>
<pin id="500" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mrv_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="384" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="mrv_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="384" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mrv_9_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="384" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mrv_10_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="384" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mrv_11_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="384" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_read3626_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="1"/>
<pin id="534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_read3626 "/>
</bind>
</comp>

<comp id="537" class="1005" name="p_read1825_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1825 "/>
</bind>
</comp>

<comp id="543" class="1005" name="p_read1724_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1724 "/>
</bind>
</comp>

<comp id="549" class="1005" name="p_read1623_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1623 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_read1422_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1422 "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_read1321_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1321 "/>
</bind>
</comp>

<comp id="566" class="1005" name="p_read1220_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1220 "/>
</bind>
</comp>

<comp id="571" class="1005" name="p_read1119_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1119 "/>
</bind>
</comp>

<comp id="576" class="1005" name="p_read1018_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read1018 "/>
</bind>
</comp>

<comp id="581" class="1005" name="p_read917_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read917 "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_read816_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read816 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_read715_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read715 "/>
</bind>
</comp>

<comp id="596" class="1005" name="p_read614_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read614 "/>
</bind>
</comp>

<comp id="601" class="1005" name="p_read1513_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="2"/>
<pin id="603" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read1513 "/>
</bind>
</comp>

<comp id="607" class="1005" name="p_read412_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="2"/>
<pin id="609" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read412 "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_read311_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read311 "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_read210_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read210 "/>
</bind>
</comp>

<comp id="623" class="1005" name="p_read19_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read19 "/>
</bind>
</comp>

<comp id="628" class="1005" name="p_read_27074_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_27074 "/>
</bind>
</comp>

<comp id="633" class="1005" name="add_ln248_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="3" slack="0"/>
<pin id="635" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln248 "/>
</bind>
</comp>

<comp id="641" class="1005" name="a_corner_min_V_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_corner_min_V_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="b_corner_min_V_3_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_corner_min_V_3 "/>
</bind>
</comp>

<comp id="651" class="1005" name="c_corner_max_V_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_corner_max_V_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="d_corner_max_V_3_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="d_corner_max_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="247"><net_src comp="188" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="188" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="188" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="258" pin=5"/></net>

<net id="272"><net_src comp="258" pin="6"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="235" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="258" pin="6"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="235" pin="4"/><net_sink comp="274" pin=2"/></net>

<net id="290"><net_src comp="66" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="254" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="296"><net_src comp="282" pin="6"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="223" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="282" pin="6"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="223" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="254" pin="1"/><net_sink comp="306" pin=5"/></net>

<net id="320"><net_src comp="306" pin="6"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="211" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="306" pin="6"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="211" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="338"><net_src comp="66" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="254" pin="1"/><net_sink comp="330" pin=5"/></net>

<net id="344"><net_src comp="330" pin="6"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="199" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="330" pin="6"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="199" pin="4"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="231" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="219" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="354" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="207" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="364" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="195" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="374" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="385" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="379" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="207" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="231" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="219" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="207" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="410" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="219" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="231" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="219" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="195" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="416" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="219" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="416" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="195" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="432" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="410" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="68" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="424" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="438" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="416" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="446" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="396" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="370" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="406" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="460" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="70" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="540"><net_src comp="76" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="330" pin=4"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="546"><net_src comp="82" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="306" pin=4"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="552"><net_src comp="88" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="558"><net_src comp="94" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="564"><net_src comp="100" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="330" pin=3"/></net>

<net id="569"><net_src comp="106" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="574"><net_src comp="112" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="579"><net_src comp="118" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="584"><net_src comp="124" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="589"><net_src comp="130" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="594"><net_src comp="136" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="599"><net_src comp="142" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="604"><net_src comp="148" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="610"><net_src comp="154" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="616"><net_src comp="160" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="621"><net_src comp="166" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="626"><net_src comp="172" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="631"><net_src comp="178" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="636"><net_src comp="243" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="644"><net_src comp="274" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="649"><net_src comp="298" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="654"><net_src comp="322" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="659"><net_src comp="346" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="199" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: get_acceptanceCorners : p_read | {1 }
	Port: get_acceptanceCorners : p_read1 | {1 }
	Port: get_acceptanceCorners : p_read2 | {1 }
	Port: get_acceptanceCorners : p_read3 | {1 }
	Port: get_acceptanceCorners : p_read4 | {1 }
	Port: get_acceptanceCorners : p_read15 | {1 }
	Port: get_acceptanceCorners : p_read6 | {1 }
	Port: get_acceptanceCorners : p_read7 | {1 }
	Port: get_acceptanceCorners : p_read8 | {1 }
	Port: get_acceptanceCorners : p_read9 | {1 }
	Port: get_acceptanceCorners : p_read10 | {1 }
	Port: get_acceptanceCorners : p_read11 | {1 }
	Port: get_acceptanceCorners : p_read12 | {1 }
	Port: get_acceptanceCorners : p_read13 | {1 }
	Port: get_acceptanceCorners : p_read14 | {1 }
	Port: get_acceptanceCorners : p_read16 | {1 }
	Port: get_acceptanceCorners : p_read17 | {1 }
	Port: get_acceptanceCorners : p_read18 | {1 }
	Port: get_acceptanceCorners : p_read36 | {1 }
  - Chain level:
	State 1
	State 2
		add_ln248 : 1
		icmp_ln248 : 1
		br_ln248 : 2
		trunc_ln878 : 1
		tmp : 2
		icmp_ln878 : 3
		a_corner_min_V_1 : 4
		b_corner_min_V_2 : 2
		icmp_ln878_10 : 3
		b_corner_min_V_3 : 4
		tmp_s : 2
		icmp_ln886 : 3
		c_corner_max_V_1 : 4
		d_corner_max_V_2 : 2
		icmp_ln886_8 : 3
		d_corner_max_V_3 : 4
	State 3
		and_ln284 : 1
		zext_ln874 : 1
		and_ln289 : 1
		and_ln294 : 1
		zext_ln294 : 1
		and_ln294_1 : 1
		zext_ln886 : 1
		select_ln301 : 1
		select_ln301_1 : 1
		b_corner_min_V_1 : 2
		d_corner_max_V_1 : 2
		or_ln308 : 1
		zext_ln308 : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_11 : 12
		ret_ln314 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |  a_corner_min_V_1_fu_274 |    0    |    32   |
|          |  b_corner_min_V_3_fu_298 |    0    |    32   |
|          |  c_corner_max_V_1_fu_322 |    0    |    32   |
|  select  |  d_corner_max_V_3_fu_346 |    0    |    32   |
|          |    select_ln301_fu_416   |    0    |    32   |
|          |   select_ln301_1_fu_424  |    0    |    32   |
|          |  b_corner_min_V_1_fu_438 |    0    |    32   |
|          |  d_corner_max_V_1_fu_446 |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln248_fu_249    |    0    |    8    |
|          |     icmp_ln878_fu_268    |    0    |    20   |
|          |   icmp_ln878_10_fu_292   |    0    |    20   |
|          |     icmp_ln886_fu_316    |    0    |    20   |
|          |    icmp_ln886_8_fu_340   |    0    |    20   |
|   icmp   |     icmp_ln874_fu_354    |    0    |    20   |
|          |    icmp_ln874_1_fu_359   |    0    |    20   |
|          |    icmp_ln874_2_fu_374   |    0    |    20   |
|          |    icmp_ln874_3_fu_385   |    0    |    20   |
|          |    icmp_ln886_7_fu_410   |    0    |    20   |
|          |    icmp_ln878_9_fu_432   |    0    |    20   |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_258        |    0    |    20   |
|    mux   |  b_corner_min_V_2_fu_282 |    0    |    20   |
|          |       tmp_s_fu_306       |    0    |    20   |
|          |  d_corner_max_V_2_fu_330 |    0    |    20   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln248_fu_243     |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |     and_ln284_fu_364     |    0    |    2    |
|    and   |     and_ln289_fu_379     |    0    |    2    |
|          |     and_ln294_fu_390     |    0    |    2    |
|          |    and_ln294_1_fu_400    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln308_fu_454     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |   p_read3626_read_fu_70  |    0    |    0    |
|          |   p_read1825_read_fu_76  |    0    |    0    |
|          |   p_read1724_read_fu_82  |    0    |    0    |
|          |   p_read1623_read_fu_88  |    0    |    0    |
|          |   p_read1422_read_fu_94  |    0    |    0    |
|          |  p_read1321_read_fu_100  |    0    |    0    |
|          |  p_read1220_read_fu_106  |    0    |    0    |
|          |  p_read1119_read_fu_112  |    0    |    0    |
|          |  p_read1018_read_fu_118  |    0    |    0    |
|   read   |   p_read917_read_fu_124  |    0    |    0    |
|          |   p_read816_read_fu_130  |    0    |    0    |
|          |   p_read715_read_fu_136  |    0    |    0    |
|          |   p_read614_read_fu_142  |    0    |    0    |
|          |  p_read1513_read_fu_148  |    0    |    0    |
|          |   p_read412_read_fu_154  |    0    |    0    |
|          |   p_read311_read_fu_160  |    0    |    0    |
|          |   p_read210_read_fu_166  |    0    |    0    |
|          |   p_read19_read_fu_172   |    0    |    0    |
|          | p_read_27074_read_fu_178 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln878_fu_254    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln874_fu_370    |    0    |    0    |
|   zext   |     zext_ln294_fu_396    |    0    |    0    |
|          |     zext_ln886_fu_406    |    0    |    0    |
|          |     zext_ln308_fu_460    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        mrv_fu_464        |    0    |    0    |
|          |       mrv_1_fu_469       |    0    |    0    |
|          |       mrv_2_fu_475       |    0    |    0    |
|          |       mrv_3_fu_480       |    0    |    0    |
|          |       mrv_4_fu_486       |    0    |    0    |
|insertvalue|       mrv_5_fu_491       |    0    |    0    |
|          |       mrv_6_fu_497       |    0    |    0    |
|          |       mrv_7_fu_502       |    0    |    0    |
|          |       mrv_8_fu_508       |    0    |    0    |
|          |       mrv_9_fu_514       |    0    |    0    |
|          |       mrv_10_fu_520      |    0    |    0    |
|          |       mrv_11_fu_526      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   564   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|a_corner_min_V_1_reg_641|   32   |
| a_corner_min_V_reg_231 |   32   |
|    add_ln248_reg_633   |    3   |
|b_corner_min_V_3_reg_646|   32   |
| b_corner_min_V_reg_219 |   32   |
|c_corner_max_V_1_reg_651|   32   |
| c_corner_max_V_reg_207 |   32   |
|d_corner_max_V_3_reg_656|   32   |
| d_corner_max_V_reg_195 |   32   |
|        i_reg_184       |    3   |
|   p_read1018_reg_576   |   32   |
|   p_read1119_reg_571   |   32   |
|   p_read1220_reg_566   |   32   |
|   p_read1321_reg_561   |   32   |
|   p_read1422_reg_555   |   32   |
|   p_read1513_reg_601   |   32   |
|   p_read1623_reg_549   |   32   |
|   p_read1724_reg_543   |   32   |
|   p_read1825_reg_537   |   32   |
|    p_read19_reg_623    |   32   |
|    p_read210_reg_618   |   32   |
|    p_read311_reg_613   |   32   |
|   p_read3626_reg_532   |    3   |
|    p_read412_reg_607   |   32   |
|    p_read614_reg_596   |   32   |
|    p_read715_reg_591   |   32   |
|    p_read816_reg_586   |   32   |
|    p_read917_reg_581   |   32   |
|  p_read_27074_reg_628  |   32   |
+------------------------+--------+
|          Total         |   841  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| d_corner_max_V_reg_195 |  p0  |   2  |  32  |   64   ||    9    |
| c_corner_max_V_reg_207 |  p0  |   2  |  32  |   64   ||    9    |
| b_corner_min_V_reg_219 |  p0  |   2  |  32  |   64   ||    9    |
| a_corner_min_V_reg_231 |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   256  ||  1.548  ||    36   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   564  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   841  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   841  |   600  |
+-----------+--------+--------+--------+
