(edif TOP
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timeStamp 2022 6 13 13 57 43)
      (author "Synopsys, Inc.")
      (program "Synplify Pro" (version "L-2016.09L+ice40, mapper maplat, Build 1612R"))
     )
   )
  (library sb_ice
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell SB_LUT4 (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port I0 (direction INPUT))
           (port I1 (direction INPUT))
           (port I2 (direction INPUT))
           (port I3 (direction INPUT))
           (port O (direction OUTPUT))
         )
        (property xc_map (string "lut"))
       )
    )
    (cell GND (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "0"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
    (cell VCC (cellType GENERIC)
       (view PRIM (viewType NETLIST)
         (interface
           (port Y (direction OUTPUT)
           (property function (string "1"))
 )
         )
        (property is_pwr (integer 1))
       )
    )
  )
  (library work
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell TOP (cellType GENERIC)
       (view bdf_type (viewType NETLIST)
         (interface
           (port SATAXPCIE0_FPGA (direction INPUT))
           (port SATAXPCIE1_FPGA (direction INPUT))
           (port VCCIN_VR_PROCHOT_FPGA (direction INPUT))
           (port VCCIN_VR_PE (direction OUTPUT))
           (port VCCIN_EN (direction OUTPUT))
           (port VCCINAUX_VR_PROCHOT_FPGA (direction INPUT))
           (port VCCINAUX_EN (direction OUTPUT))
           (port VCCINAUX_VR_PE (direction OUTPUT))
           (port VR_PROCHOT_FPGA_OUT_N (direction INPUT))
           (port VR_READY_VCCINAUX (direction INPUT))
           (port VR_READY_VCCIN (direction INPUT))
           (port SYS_PWROK (direction OUTPUT))
           (port CPU_C10_GATE_N (direction INPUT))
           (port VCCST_OVERRIDE_3V3 (direction INPUT))
           (port VCCST_PWRGD (direction OUTPUT))
           (port VCCST_EN (direction OUTPUT))
           (port VCCST_CPU_OK (direction INPUT))
           (port FPGA_SLP_WLAN_N (direction INPUT))
           (port GPIO_FPGA_SoC_1 (direction INPUT))
           (port GPIO_FPGA_SoC_2 (direction INPUT))
           (port GPIO_FPGA_SoC_3 (direction INPUT))
           (port GPIO_FPGA_SoC_4 (direction INPUT))
           (port GPIO_FPGA_EXP_1 (direction INPUT))
           (port GPIO_FPGA_EXP_2 (direction INPUT))
           (port TPM_GPIO (direction INPUT))
           (port V33A_OK (direction INPUT))
           (port V33A_ENn (direction OUTPUT))
           (port V33DSW_OK (direction INPUT))
           (port V33S_OK (direction INPUT))
           (port V33S_ENn (direction OUTPUT))
           (port V1P8A_OK (direction INPUT))
           (port V1P8A_EN (direction OUTPUT))
           (port V5A_OK (direction INPUT))
           (port V5A_EN (direction OUTPUT))
           (port V5S_ENn (direction OUTPUT))
           (port V5S_OK (direction INPUT))
           (port V12_MAIN_MON (direction INPUT))
           (port VDDQ_OK (direction INPUT))
           (port VDDQ_EN (direction OUTPUT))
           (port VPP_OK (direction INPUT))
           (port VPP_EN (direction OUTPUT))
           (port SOC_SPKR (direction INPUT))
           (port SUSACK_N (direction INPUT))
           (port SUSWARN_N (direction INPUT))
           (port SLP_S0n (direction INPUT))
           (port SLP_S5n (direction INPUT))
           (port SLP_S3n (direction INPUT))
           (port SLP_S4n (direction INPUT))
           (port SLP_SUSn (direction INPUT))
           (port FPGA_OSC (direction INPUT))
           (port SPI_FP_IO3 (direction INPUT))
           (port SPI_FP_IO2 (direction INPUT))
           (port PCH_PWROK (direction OUTPUT))
           (port RSMRSTn (direction OUTPUT))
           (port DSW_PWROK (direction OUTPUT))
           (port PWRBTN_LED (direction OUTPUT))
           (port PWRBTNn (direction INPUT))
           (port PLTRSTn (direction INPUT))
           (port HDA_SDO_ATP (direction OUTPUT))
         )
         (contents
          (instance SLP_SUSn_RNIN4K9 (viewRef PRIM (cellRef SB_LUT4 (libraryRef sb_ice)))
           (property LUT_INIT (string "5555"))
          )
          (instance VCC (viewRef PRIM (cellRef VCC (libraryRef sb_ice)))          )
          (instance GND (viewRef PRIM (cellRef GND (libraryRef sb_ice)))          )
          (net (rename sataxpcie0_fpga "SATAXPCIE0_FPGA") (joined
           (portRef SATAXPCIE0_FPGA)
          ))
          (net (rename sataxpcie1_fpga "SATAXPCIE1_FPGA") (joined
           (portRef SATAXPCIE1_FPGA)
          ))
          (net (rename vccin_vr_prochot_fpga "VCCIN_VR_PROCHOT_FPGA") (joined
           (portRef VCCIN_VR_PROCHOT_FPGA)
          ))
          (net (rename vccinaux_vr_prochot_fpga "VCCINAUX_VR_PROCHOT_FPGA") (joined
           (portRef VCCINAUX_VR_PROCHOT_FPGA)
          ))
          (net (rename vr_prochot_fpga_out_n "VR_PROCHOT_FPGA_OUT_N") (joined
           (portRef VR_PROCHOT_FPGA_OUT_N)
          ))
          (net (rename vr_ready_vccinaux "VR_READY_VCCINAUX") (joined
           (portRef VR_READY_VCCINAUX)
          ))
          (net (rename vr_ready_vccin "VR_READY_VCCIN") (joined
           (portRef VR_READY_VCCIN)
          ))
          (net (rename cpu_c10_gate_n "CPU_C10_GATE_N") (joined
           (portRef CPU_C10_GATE_N)
          ))
          (net (rename vccst_override_3v3 "VCCST_OVERRIDE_3V3") (joined
           (portRef VCCST_OVERRIDE_3V3)
          ))
          (net (rename vccst_cpu_ok "VCCST_CPU_OK") (joined
           (portRef VCCST_CPU_OK)
          ))
          (net (rename fpga_slp_wlan_n "FPGA_SLP_WLAN_N") (joined
           (portRef FPGA_SLP_WLAN_N)
          ))
          (net (rename gpio_fpga_soc_1 "GPIO_FPGA_SoC_1") (joined
           (portRef GPIO_FPGA_SoC_1)
          ))
          (net (rename gpio_fpga_soc_2 "GPIO_FPGA_SoC_2") (joined
           (portRef GPIO_FPGA_SoC_2)
          ))
          (net (rename gpio_fpga_soc_3 "GPIO_FPGA_SoC_3") (joined
           (portRef GPIO_FPGA_SoC_3)
          ))
          (net (rename gpio_fpga_soc_4 "GPIO_FPGA_SoC_4") (joined
           (portRef GPIO_FPGA_SoC_4)
          ))
          (net (rename gpio_fpga_exp_1 "GPIO_FPGA_EXP_1") (joined
           (portRef GPIO_FPGA_EXP_1)
          ))
          (net (rename gpio_fpga_exp_2 "GPIO_FPGA_EXP_2") (joined
           (portRef GPIO_FPGA_EXP_2)
          ))
          (net (rename tpm_gpio "TPM_GPIO") (joined
           (portRef TPM_GPIO)
          ))
          (net (rename v33dsw_ok "V33DSW_OK") (joined
           (portRef V33DSW_OK)
          ))
          (net (rename v33s_ok "V33S_OK") (joined
           (portRef V33S_OK)
          ))
          (net (rename v1p8a_ok "V1P8A_OK") (joined
           (portRef V1P8A_OK)
          ))
          (net (rename v5a_ok "V5A_OK") (joined
           (portRef V5A_OK)
          ))
          (net (rename v5s_ok "V5S_OK") (joined
           (portRef V5S_OK)
          ))
          (net (rename v12_main_mon "V12_MAIN_MON") (joined
           (portRef V12_MAIN_MON)
          ))
          (net (rename vddq_ok "VDDQ_OK") (joined
           (portRef VDDQ_OK)
          ))
          (net (rename vpp_ok "VPP_OK") (joined
           (portRef VPP_OK)
          ))
          (net (rename soc_spkr "SOC_SPKR") (joined
           (portRef SOC_SPKR)
          ))
          (net (rename susack_n "SUSACK_N") (joined
           (portRef SUSACK_N)
          ))
          (net (rename suswarn_n "SUSWARN_N") (joined
           (portRef SUSWARN_N)
          ))
          (net (rename slp_s0n "SLP_S0n") (joined
           (portRef SLP_S0n)
          ))
          (net (rename slp_s5n "SLP_S5n") (joined
           (portRef SLP_S5n)
          ))
          (net (rename slp_s3n "SLP_S3n") (joined
           (portRef SLP_S3n)
          ))
          (net (rename slp_s4n "SLP_S4n") (joined
           (portRef SLP_S4n)
          ))
          (net (rename slp_susn "SLP_SUSn") (joined
           (portRef SLP_SUSn)
           (portRef I0 (instanceRef SLP_SUSn_RNIN4K9))
          ))
          (net (rename fpga_osc "FPGA_OSC") (joined
           (portRef FPGA_OSC)
          ))
          (net (rename spi_fp_io3 "SPI_FP_IO3") (joined
           (portRef SPI_FP_IO3)
          ))
          (net (rename spi_fp_io2 "SPI_FP_IO2") (joined
           (portRef SPI_FP_IO2)
          ))
          (net (rename pwrbtnn "PWRBTNn") (joined
           (portRef PWRBTNn)
          ))
          (net (rename pltrstn "PLTRSTn") (joined
           (portRef PLTRSTn)
          ))
          (net (rename v33a_ok "V33A_OK") (joined
           (portRef V33A_OK)
           (portRef V5A_EN)
           (portRef V1P8A_EN)
          ))
          (net (rename v33a_enn "V33A_ENn") (joined
           (portRef O (instanceRef SLP_SUSn_RNIN4K9))
           (portRef V33A_ENn)
          ))
          (net (rename dsw_pwrok "DSW_PWROK") (joined
           (portRef Y (instanceRef VCC))
           (portRef DSW_PWROK)
           (portRef V5S_ENn)
           (portRef V33S_ENn)
           (portRef VCCINAUX_VR_PE)
           (portRef VCCINAUX_EN)
          ))
          (net (rename hda_sdo_atp "HDA_SDO_ATP") (joined
           (portRef Y (instanceRef GND))
           (portRef HDA_SDO_ATP)
           (portRef PWRBTN_LED)
           (portRef RSMRSTn)
           (portRef PCH_PWROK)
           (portRef VPP_EN)
           (portRef VDDQ_EN)
           (portRef VCCST_EN)
           (portRef VCCST_PWRGD)
           (portRef SYS_PWROK)
           (portRef VCCIN_EN)
           (portRef VCCIN_VR_PE)
          ))
         )
        (property orig_inst_of (string "TOP"))
       )
    )
  )
  (design TOP (cellRef TOP (libraryRef work))
	(property PART (string "ice40lp1kqn84") (owner "Lattice")))
)
