# Team-05 RISC-V CPU

## Table of Contents
1. [Directory Information](#1-directory-information)
2. [Design Process](#2-design-process)
   - [Task Allocation](#21-task-allocation)
   - [Style and Naming](#22-style-and-naming)
   - [Note On Custom Logic Types](#23-note-on-custom-logic-types)
   - [Design Principles](#24-design-principles)
3. [About The CPU](#3-about-the-cpu)
   - [Overview](#31-overview)
   - [Single Cycle Architecture](#32-single-cycle-architecture)
   - [Pipelined Architecture](#33-pipelined-architecture)
   - [Limitations](#34-limitations)
4. [Contributing](#4-contributing)
5. [Contact](#5-contact)
6. [Acknowledgements](#6-acknowledgements)

---

<br>

# (1) Directory Information
Directory Organisation Information

# (2) Design Process

## (2.1) Task Allocation

### (2.1.1) Single Cycle CPU
 #### **Arithmetic Logic Unit** 
 - Sam Barber 

 #### **Control**
 - Dima Askarov

 #### **Memory**
  - **Instruction Memory :**
    - Dima Askarov
  - **Data Memory :**
    - Lolezio
    - Dima Askarov 

 #### **Multiplexers**

 #### **Program Counter**

 #### **Testing**

## (2.2) Style and Naming
Content for the Installing subsection...

## (2.3) Note On Custom Logic Types

## (2.4) Design Principles

<br>

---

<br>

# (3) About The CPU

## (3.1) Overview
Content for the Basic Usage subsection...

## (3.2) Single Cycle Architecture
Content for the Advanced Features subsection...

## (3.3) Pipelined Architecture

## (3.4) Limitations

<br>

---

<br>

# (4) Contributing
Content for the Contributing section...

<br>

---

<br>

# (5) Contact
Content for the Contact section...

<br>

---

<br>

# (6) Acknowledgements

*Acknowledge/credit Peter Cheung and the computer architecture book*
