

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Thu May  9 12:57:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  160|  147472|  160|  147472|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  784|   99568|         2|          1|          1|  784 ~ 99568 |    yes   |
        |- Loop 2  |  144|  147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 16 17 }
  Pipeline-1 : II = 1, D = 2, States = { 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	19  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	18  / (!tmp_75)
	17  / (tmp_75)
17 --> 
	16  / true
18 --> 
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	18  / (!tmp_74)
	27  / (tmp_74)
27 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:7]   --->   Operation 28 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:7]   --->   Operation 29 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i1 } %empty, 0" [CNN_HLS/axi_dma_slave.h:7]   --->   Operation 30 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V)" [CNN_HLS/axi_dma_slave.h:9]   --->   Operation 31 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%empty_76 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:11]   --->   Operation 32 'read' 'empty_76' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_data_V, 0" [CNN_HLS/axi_dma_slave.h:35]   --->   Operation 33 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%empty_76 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:11]   --->   Operation 34 'read' 'empty_76' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i1 } %empty_76, 0" [CNN_HLS/axi_dma_slave.h:11]   --->   Operation 35 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_1)" [CNN_HLS/axi_dma_slave.h:13]   --->   Operation 36 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%empty_77 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:15]   --->   Operation 37 'read' 'empty_77' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%empty_77 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:15]   --->   Operation 38 'read' 'empty_77' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i1 } %empty_77, 0" [CNN_HLS/axi_dma_slave.h:15]   --->   Operation 39 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_2)" [CNN_HLS/axi_dma_slave.h:17]   --->   Operation 40 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 41 [2/2] (0.00ns)   --->   "%empty_78 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:19]   --->   Operation 41 'read' 'empty_78' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "%empty_78 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:19]   --->   Operation 42 'read' 'empty_78' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i1 } %empty_78, 0" [CNN_HLS/axi_dma_slave.h:19]   --->   Operation 43 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_3)" [CNN_HLS/axi_dma_slave.h:21]   --->   Operation 44 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 45 [2/2] (0.00ns)   --->   "%empty_79 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:23]   --->   Operation 45 'read' 'empty_79' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%empty_79 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:23]   --->   Operation 46 'read' 'empty_79' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i1 } %empty_79, 0" [CNN_HLS/axi_dma_slave.h:23]   --->   Operation 47 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_4)" [CNN_HLS/axi_dma_slave.h:25]   --->   Operation 48 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%empty_80 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:27]   --->   Operation 49 'read' 'empty_80' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%empty_80 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:27]   --->   Operation 50 'read' 'empty_80' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i1 } %empty_80, 0" [CNN_HLS/axi_dma_slave.h:27]   --->   Operation 51 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_5)" [CNN_HLS/axi_dma_slave.h:29]   --->   Operation 52 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 53 [2/2] (0.00ns)   --->   "%empty_81 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:31]   --->   Operation 53 'read' 'empty_81' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str95, i32 0, i32 0, [1 x i8]* @p_str96, [1 x i8]* @p_str97, [1 x i8]* @p_str98, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str99, [1 x i8]* @p_str100)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_data_V, i1* %stream_in_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%empty_81 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:31]   --->   Operation 56 'read' 'empty_81' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i16, i1 } %empty_81, 0" [CNN_HLS/axi_dma_slave.h:31]   --->   Operation 57 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_6)" [CNN_HLS/axi_dma_slave.h:33]   --->   Operation 58 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [CNN_HLS/axi_dma_slave.h:35]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %tmp_data_V_5 to i32" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 60 'sext' 'lhs_V_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %tmp_data_V_3 to i32" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 61 'sext' 'rhs_V_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_72 = sext i16 %tmp_data_V_2 to i32" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 62 'sext' 'tmp_72' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 63 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_72, %tmp_72" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 63 'mul' 'tmp3' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 64 [3/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 64 'mul' 'tmp4' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_data_V_3 to i32" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 65 'sext' 'lhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_data_V_4 to i32" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 66 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_data_V_1 to i32" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 67 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 68 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 68 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 69 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 70 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_72, %tmp_72" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 70 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [2/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 71 'mul' 'tmp4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %tmp_72, %tmp_72" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 72 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [1/3] (0.00ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 73 'mul' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 74 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 74 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 75 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 75 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 76 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 76 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 77 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 77 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 78 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 78 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (1.76ns)   --->   "br label %5" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_4, %6 ]" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 80 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 81 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (2.47ns)   --->   "%tmp_75 = icmp slt i32 %i1_cast, %KER_bound" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 82 'icmp' 'tmp_75' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (2.52ns)   --->   "%i_4 = add i31 %i1, 1" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 83 'add' 'i_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_75, label %6, label %.loopexit.loopexit" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [2/2] (0.00ns)   --->   "%empty_84 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:53]   --->   Operation 85 'read' 'empty_84' <Predicate = (tmp_75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [CNN_HLS/axi_dma_slave.h:50]   --->   Operation 86 'specregionbegin' 'tmp_133' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:51]   --->   Operation 87 'speclooptripcount' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:52]   --->   Operation 88 'specpipeline' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 89 [1/2] (0.00ns)   --->   "%empty_84 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:53]   --->   Operation 89 'read' 'empty_84' <Predicate = (tmp_75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i16, i1 } %empty_84, 0" [CNN_HLS/axi_dma_slave.h:53]   --->   Operation 90 'extractvalue' 'tmp_data_V_8' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_8)" [CNN_HLS/axi_dma_slave.h:54]   --->   Operation 91 'write' <Predicate = (tmp_75)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_133)" [CNN_HLS/axi_dma_slave.h:55]   --->   Operation 92 'specregionend' 'empty_85' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 93 'br' <Predicate = (tmp_75)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 94 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 95 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/axi_dma_slave.h:57]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 3.89>
ST_19 : Operation 97 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 97 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 98 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 98 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 9> <Delay = 0.00>
ST_20 : Operation 99 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 99 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 100 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 100 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 10> <Delay = 3.95>
ST_21 : Operation 101 [5/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 101 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 3.95>
ST_22 : Operation 102 [4/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 102 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.95>
ST_23 : Operation 103 [3/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 103 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 3.95>
ST_24 : Operation 104 [2/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 104 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 3.95>
ST_25 : Operation 105 [1/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 105 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (1.76ns)   --->   "br label %2" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 106 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 15> <Delay = 3.45>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_s, %3 ]" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 107 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 108 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (2.47ns)   --->   "%tmp_74 = icmp slt i32 %i_cast, %IFM_bound" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 109 'icmp' 'tmp_74' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (2.52ns)   --->   "%i_s = add i31 %i, 1" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 110 'add' 'i_s' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %3, label %.loopexit.loopexit20" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [2/2] (0.00ns)   --->   "%empty_82 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:42]   --->   Operation 112 'read' 'empty_82' <Predicate = (tmp_74)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 16> <Delay = 2.18>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [CNN_HLS/axi_dma_slave.h:39]   --->   Operation 113 'specregionbegin' 'tmp' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 784, i32 99568, i32 50176, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:40]   --->   Operation 114 'speclooptripcount' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:41]   --->   Operation 115 'specpipeline' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 116 [1/2] (0.00ns)   --->   "%empty_82 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:42]   --->   Operation 116 'read' 'empty_82' <Predicate = (tmp_74)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i16, i1 } %empty_82, 0" [CNN_HLS/axi_dma_slave.h:42]   --->   Operation 117 'extractvalue' 'tmp_data_V_7' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_7)" [CNN_HLS/axi_dma_slave.h:43]   --->   Operation 118 'write' <Predicate = (tmp_74)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [CNN_HLS/axi_dma_slave.h:44]   --->   Operation 119 'specregionend' 'empty_83' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "br label %2" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 120 'br' <Predicate = (tmp_74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.43ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:7) [6]  (0 ns)
	'icmp' operation ('tmp_s', CNN_HLS/axi_dma_slave.h:35) [27]  (2.43 ns)

 <State 3>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:11) [9]  (0 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/axi_dma_slave.h:13) [11]  (2.19 ns)

 <State 4>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:15) [12]  (0 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/axi_dma_slave.h:17) [14]  (2.19 ns)

 <State 5>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:19) [15]  (0 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/axi_dma_slave.h:21) [17]  (2.19 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:23) [18]  (0 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/axi_dma_slave.h:25) [20]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:27) [21]  (0 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/axi_dma_slave.h:29) [23]  (2.19 ns)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp4', CNN_HLS/axi_dma_slave.h:48) [34]  (3.89 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp3', CNN_HLS/axi_dma_slave.h:48) [33]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_slave.h:48) [35]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_slave.h:48) [35]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_slave.h:48) [35]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_slave.h:48) [35]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/axi_dma_slave.h:48) [35]  (3.95 ns)

 <State 16>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_75', CNN_HLS/axi_dma_slave.h:49) [40]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 17>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:53) [47]  (0 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/axi_dma_slave.h:54) [49]  (2.19 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp1', CNN_HLS/axi_dma_slave.h:37) [58]  (3.89 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', CNN_HLS/axi_dma_slave.h:37) [60]  (3.95 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', CNN_HLS/axi_dma_slave.h:37) [60]  (3.95 ns)

 <State 23>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', CNN_HLS/axi_dma_slave.h:37) [60]  (3.95 ns)

 <State 24>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', CNN_HLS/axi_dma_slave.h:37) [60]  (3.95 ns)

 <State 25>: 3.95ns
The critical path consists of the following:
	'mul' operation ('IFM_bound', CNN_HLS/axi_dma_slave.h:37) [60]  (3.95 ns)

 <State 26>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_74', CNN_HLS/axi_dma_slave.h:38) [65]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 27>: 2.19ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (CNN_HLS/axi_dma_slave.h:42) [72]  (0 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/axi_dma_slave.h:43) [74]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
