INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/eight_bit_substractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_substractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module five_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module three_bits_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sim_1/new/eight_bit_substractor_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eight_bit_substractor_sim
