{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 22:32:04 2013 " "Info: Processing started: Mon Nov 18 22:32:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output register razor_dflipflop:\\G1:16:d\|output 23.22 MHz 43.064 ns Internal " "Info: Clock \"clock\" has Internal fmax of 23.22 MHz between source register \"reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output\" and destination register \"razor_dflipflop:\\G1:16:d\|output\" (period= 43.064 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.577 ns + Longest register register " "Info: + Longest register to register delay is 21.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output 1 REG LCFF_X56_Y18_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y18_N11; Fanout = 10; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.178 ns) 1.113 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:15:G1:G3:halfadder1\|sum 2 COMB LCCOMB_X56_Y18_N24 7 " "Info: 2: + IC(0.935 ns) + CELL(0.178 ns) = 1.113 ns; Loc. = LCCOMB_X56_Y18_N24; Fanout = 7; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:15:G1:G3:halfadder1\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.322 ns) 1.772 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:13:G2:halfadder3\|carryout~2 3 COMB LCCOMB_X56_Y18_N28 3 " "Info: 3: + IC(0.337 ns) + CELL(0.322 ns) = 1.772 ns; Loc. = LCCOMB_X56_Y18_N28; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:13:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.322 ns) 2.922 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:13:G2:halfadder3\|carryout~1 4 COMB LCCOMB_X56_Y18_N0 4 " "Info: 4: + IC(0.828 ns) + CELL(0.322 ns) = 2.922 ns; Loc. = LCCOMB_X56_Y18_N0; Fanout = 4; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:13:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.545 ns) 4.326 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~2 5 COMB LCCOMB_X55_Y18_N22 3 " "Info: 5: + IC(0.859 ns) + CELL(0.545 ns) = 4.326 ns; Loc. = LCCOMB_X55_Y18_N22; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.427 ns) 5.072 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~3 6 COMB LCCOMB_X55_Y18_N16 2 " "Info: 6: + IC(0.319 ns) + CELL(0.427 ns) = 5.072 ns; Loc. = LCCOMB_X55_Y18_N16; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.322 ns) 5.964 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~1 7 COMB LCCOMB_X55_Y17_N20 3 " "Info: 7: + IC(0.570 ns) + CELL(0.322 ns) = 5.964 ns; Loc. = LCCOMB_X55_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 6.597 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~2 8 COMB LCCOMB_X55_Y17_N30 4 " "Info: 8: + IC(0.311 ns) + CELL(0.322 ns) = 6.597 ns; Loc. = LCCOMB_X55_Y17_N30; Fanout = 4; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:12:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.322 ns) 7.853 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~1 9 COMB LCCOMB_X53_Y17_N8 3 " "Info: 9: + IC(0.934 ns) + CELL(0.322 ns) = 7.853 ns; Loc. = LCCOMB_X53_Y17_N8; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.322 ns) 8.989 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~2 10 COMB LCCOMB_X54_Y17_N20 1 " "Info: 10: + IC(0.814 ns) + CELL(0.322 ns) = 8.989 ns; Loc. = LCCOMB_X54_Y17_N20; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.178 ns) 10.658 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~3 11 COMB LCCOMB_X51_Y17_N24 5 " "Info: 11: + IC(1.491 ns) + CELL(0.178 ns) = 10.658 ns; Loc. = LCCOMB_X51_Y17_N24; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.322 ns) 11.319 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout~3 12 COMB LCCOMB_X51_Y17_N14 2 " "Info: 12: + IC(0.339 ns) + CELL(0.322 ns) = 11.319 ns; Loc. = LCCOMB_X51_Y17_N14; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.319 ns) 12.134 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~3 13 COMB LCCOMB_X50_Y17_N26 3 " "Info: 13: + IC(0.496 ns) + CELL(0.319 ns) = 12.134 ns; Loc. = LCCOMB_X50_Y17_N26; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.177 ns) 12.625 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4 14 COMB LCCOMB_X50_Y17_N20 3 " "Info: 14: + IC(0.314 ns) + CELL(0.177 ns) = 12.625 ns; Loc. = LCCOMB_X50_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 13.258 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|sum 15 COMB LCCOMB_X50_Y17_N14 6 " "Info: 15: + IC(0.311 ns) + CELL(0.322 ns) = 13.258 ns; Loc. = LCCOMB_X50_Y17_N14; Fanout = 6; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.544 ns) 14.343 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~1 16 COMB LCCOMB_X50_Y17_N16 1 " "Info: 16: + IC(0.541 ns) + CELL(0.544 ns) = 14.343 ns; Loc. = LCCOMB_X50_Y17_N16; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 14.970 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~2 17 COMB LCCOMB_X50_Y17_N2 5 " "Info: 17: + IC(0.305 ns) + CELL(0.322 ns) = 14.970 ns; Loc. = LCCOMB_X50_Y17_N2; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.178 ns) 16.348 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~3 18 COMB LCCOMB_X54_Y16_N28 1 " "Info: 18: + IC(1.200 ns) + CELL(0.178 ns) = 16.348 ns; Loc. = LCCOMB_X54_Y16_N28; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.427 ns) 17.078 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~4 19 COMB LCCOMB_X54_Y16_N30 5 " "Info: 19: + IC(0.303 ns) + CELL(0.427 ns) = 17.078 ns; Loc. = LCCOMB_X54_Y16_N30; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.178 ns) 18.112 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~20 20 COMB LCCOMB_X50_Y16_N6 1 " "Info: 20: + IC(0.856 ns) + CELL(0.178 ns) = 18.112 ns; Loc. = LCCOMB_X50_Y16_N6; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~20'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.178 ns) 19.153 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~24 21 COMB LCCOMB_X54_Y16_N12 1 " "Info: 21: + IC(0.863 ns) + CELL(0.178 ns) = 19.153 ns; Loc. = LCCOMB_X54_Y16_N12; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~24'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 19.626 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~25 22 COMB LCCOMB_X54_Y16_N22 1 " "Info: 22: + IC(0.295 ns) + CELL(0.178 ns) = 19.626 ns; Loc. = LCCOMB_X54_Y16_N22; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~25'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 20.101 ns comparator_32:comparator\|not_equal~18 23 COMB LCCOMB_X54_Y16_N2 33 " "Info: 23: + IC(0.297 ns) + CELL(0.178 ns) = 20.101 ns; Loc. = LCCOMB_X54_Y16_N2; Fanout = 33; COMB Node = 'comparator_32:comparator\|not_equal~18'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 comparator_32:comparator|not_equal~18 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.178 ns) 21.481 ns razor_dflipflop:\\G1:16:d\|output~2 24 COMB LCCOMB_X56_Y17_N0 1 " "Info: 24: + IC(1.202 ns) + CELL(0.178 ns) = 21.481 ns; Loc. = LCCOMB_X56_Y17_N0; Fanout = 1; COMB Node = 'razor_dflipflop:\\G1:16:d\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { comparator_32:comparator|not_equal~18 razor_dflipflop:\G1:16:d|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 21.577 ns razor_dflipflop:\\G1:16:d\|output 25 REG LCFF_X56_Y17_N1 8 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 21.577 ns; Loc. = LCFF_X56_Y17_N1; Fanout = 8; REG Node = 'razor_dflipflop:\\G1:16:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_dflipflop:\G1:16:d|output~2 razor_dflipflop:\G1:16:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.857 ns ( 31.78 % ) " "Info: Total cell delay = 6.857 ns ( 31.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.720 ns ( 68.22 % ) " "Info: Total interconnect delay = 14.720 ns ( 68.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.577 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 comparator_32:comparator|not_equal~18 razor_dflipflop:\G1:16:d|output~2 razor_dflipflop:\G1:16:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.577 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 {} comparator_32:comparator|not_equal~18 {} razor_dflipflop:\G1:16:d|output~2 {} razor_dflipflop:\G1:16:d|output {} } { 0.000ns 0.935ns 0.337ns 0.828ns 0.859ns 0.319ns 0.570ns 0.311ns 0.934ns 0.814ns 1.491ns 0.339ns 0.496ns 0.314ns 0.311ns 0.541ns 0.305ns 1.200ns 0.303ns 0.856ns 0.863ns 0.295ns 0.297ns 1.202ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.322ns 0.545ns 0.427ns 0.322ns 0.322ns 0.322ns 0.322ns 0.178ns 0.322ns 0.319ns 0.177ns 0.322ns 0.544ns 0.322ns 0.178ns 0.427ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.284 ns - Smallest " "Info: - Smallest clock skew is 0.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.788 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.302 ns) + CELL(0.602 ns) 3.788 ns razor_dflipflop:\\G1:16:d\|output 2 REG LCFF_X56_Y17_N1 8 " "Info: 2: + IC(2.302 ns) + CELL(0.602 ns) = 3.788 ns; Loc. = LCFF_X56_Y17_N1; Fanout = 8; REG Node = 'razor_dflipflop:\\G1:16:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { clock razor_dflipflop:\G1:16:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 39.23 % ) " "Info: Total cell delay = 1.486 ns ( 39.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 60.77 % ) " "Info: Total interconnect delay = 2.302 ns ( 60.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.788 ns" { clock razor_dflipflop:\G1:16:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.788 ns" { clock {} clock~combout {} razor_dflipflop:\G1:16:d|output {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.504 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.602 ns) 3.504 ns reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output 2 REG LCFF_X56_Y18_N11 10 " "Info: 2: + IC(2.018 ns) + CELL(0.602 ns) = 3.504 ns; Loc. = LCFF_X56_Y18_N11; Fanout = 10; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:14:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { clock reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 42.41 % ) " "Info: Total cell delay = 1.486 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.018 ns ( 57.59 % ) " "Info: Total interconnect delay = 2.018 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.504 ns" { clock reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.504 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:14:d|output {} } { 0.000ns 0.000ns 2.018ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.788 ns" { clock razor_dflipflop:\G1:16:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.788 ns" { clock {} clock~combout {} razor_dflipflop:\G1:16:d|output {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.504 ns" { clock reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.504 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:14:d|output {} } { 0.000ns 0.000ns 2.018ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.577 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 comparator_32:comparator|not_equal~18 razor_dflipflop:\G1:16:d|output~2 razor_dflipflop:\G1:16:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.577 ns" { reg_32:shadow_latch|dflipflop:\G1:14:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:15:G1:G3:halfadder1|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:13:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:13:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:12:G2:halfadder3|sum~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 {} comparator_32:comparator|not_equal~18 {} razor_dflipflop:\G1:16:d|output~2 {} razor_dflipflop:\G1:16:d|output {} } { 0.000ns 0.935ns 0.337ns 0.828ns 0.859ns 0.319ns 0.570ns 0.311ns 0.934ns 0.814ns 1.491ns 0.339ns 0.496ns 0.314ns 0.311ns 0.541ns 0.305ns 1.200ns 0.303ns 0.856ns 0.863ns 0.295ns 0.297ns 1.202ns 0.000ns } { 0.000ns 0.178ns 0.322ns 0.322ns 0.545ns 0.427ns 0.322ns 0.322ns 0.322ns 0.322ns 0.178ns 0.322ns 0.319ns 0.177ns 0.322ns 0.544ns 0.322ns 0.178ns 0.427ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.788 ns" { clock razor_dflipflop:\G1:16:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.788 ns" { clock {} clock~combout {} razor_dflipflop:\G1:16:d|output {} } { 0.000ns 0.000ns 2.302ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.504 ns" { clock reg_32:shadow_latch|dflipflop:\G1:14:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.504 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:14:d|output {} } { 0.000ns 0.000ns 2.018ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reg_32:shadow_latch\|dflipflop:\\G1:26:d\|output input\[26\] clock 4.826 ns register " "Info: tsu for register \"reg_32:shadow_latch\|dflipflop:\\G1:26:d\|output\" (data pin = \"input\[26\]\", clock pin = \"clock\") is 4.826 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.950 ns + Longest pin register " "Info: + Longest pin to register delay is 7.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns input\[26\] 1 PIN PIN_AF22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = PIN_AF22; Fanout = 2; PIN Node = 'input\[26\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[26] } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.654 ns) + CELL(0.413 ns) 7.950 ns reg_32:shadow_latch\|dflipflop:\\G1:26:d\|output 2 REG LCFF_X55_Y14_N21 10 " "Info: 2: + IC(6.654 ns) + CELL(0.413 ns) = 7.950 ns; Loc. = LCFF_X55_Y14_N21; Fanout = 10; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:26:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.067 ns" { input[26] reg_32:shadow_latch|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.296 ns ( 16.30 % ) " "Info: Total cell delay = 1.296 ns ( 16.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.654 ns ( 83.70 % ) " "Info: Total interconnect delay = 6.654 ns ( 83.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.950 ns" { input[26] reg_32:shadow_latch|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.950 ns" { input[26] {} input[26]~combout {} reg_32:shadow_latch|dflipflop:\G1:26:d|output {} } { 0.000ns 0.000ns 6.654ns } { 0.000ns 0.883ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.086 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.602 ns) 3.086 ns reg_32:shadow_latch\|dflipflop:\\G1:26:d\|output 2 REG LCFF_X55_Y14_N21 10 " "Info: 2: + IC(1.600 ns) + CELL(0.602 ns) = 3.086 ns; Loc. = LCFF_X55_Y14_N21; Fanout = 10; REG Node = 'reg_32:shadow_latch\|dflipflop:\\G1:26:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { clock reg_32:shadow_latch|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 48.15 % ) " "Info: Total cell delay = 1.486 ns ( 48.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 51.85 % ) " "Info: Total interconnect delay = 1.600 ns ( 51.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { clock reg_32:shadow_latch|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.086 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:26:d|output {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.950 ns" { input[26] reg_32:shadow_latch|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.950 ns" { input[26] {} input[26]~combout {} reg_32:shadow_latch|dflipflop:\G1:26:d|output {} } { 0.000ns 0.000ns 6.654ns } { 0.000ns 0.883ns 0.413ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { clock reg_32:shadow_latch|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.086 ns" { clock {} clock~combout {} reg_32:shadow_latch|dflipflop:\G1:26:d|output {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock error razor_dflipflop:\\G1:11:d\|output 29.788 ns register " "Info: tco from clock \"clock\" to destination pin \"error\" through register \"razor_dflipflop:\\G1:11:d\|output\" is 29.788 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.902 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.416 ns) + CELL(0.602 ns) 3.902 ns razor_dflipflop:\\G1:11:d\|output 2 REG LCFF_X49_Y18_N19 10 " "Info: 2: + IC(2.416 ns) + CELL(0.602 ns) = 3.902 ns; Loc. = LCFF_X49_Y18_N19; Fanout = 10; REG Node = 'razor_dflipflop:\\G1:11:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { clock razor_dflipflop:\G1:11:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 38.08 % ) " "Info: Total cell delay = 1.486 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.416 ns ( 61.92 % ) " "Info: Total interconnect delay = 2.416 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { clock razor_dflipflop:\G1:11:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.902 ns" { clock {} clock~combout {} razor_dflipflop:\G1:11:d|output {} } { 0.000ns 0.000ns 2.416ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.609 ns + Longest register pin " "Info: + Longest register to pin delay is 25.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_dflipflop:\\G1:11:d\|output 1 REG LCFF_X49_Y18_N19 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y18_N19; Fanout = 10; REG Node = 'razor_dflipflop:\\G1:11:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_dflipflop:\G1:11:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.544 ns) 1.832 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:12:G1:G3:halfadder1\|sum 2 COMB LCCOMB_X54_Y18_N14 10 " "Info: 2: + IC(1.288 ns) + CELL(0.544 ns) = 1.832 ns; Loc. = LCCOMB_X54_Y18_N14; Fanout = 10; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:12:G1:G3:halfadder1\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { razor_dflipflop:\G1:11:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.177 ns) 3.578 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:11:G2:halfadder3\|carryout~2 3 COMB LCCOMB_X53_Y19_N4 12 " "Info: 3: + IC(1.569 ns) + CELL(0.177 ns) = 3.578 ns; Loc. = LCCOMB_X53_Y19_N4; Fanout = 12; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:11:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.322 ns) 4.817 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:10:G2:halfadder3\|carryout~1 4 COMB LCCOMB_X53_Y18_N18 1 " "Info: 4: + IC(0.917 ns) + CELL(0.322 ns) = 4.817 ns; Loc. = LCCOMB_X53_Y18_N18; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:10:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.177 ns) 5.290 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:10:G2:halfadder3\|carryout~2 5 COMB LCCOMB_X53_Y18_N12 7 " "Info: 5: + IC(0.296 ns) + CELL(0.177 ns) = 5.290 ns; Loc. = LCCOMB_X53_Y18_N12; Fanout = 7; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:10:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.542 ns) 6.160 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:9:G2:halfadder3\|carryout~3 6 COMB LCCOMB_X53_Y18_N30 1 " "Info: 6: + IC(0.328 ns) + CELL(0.542 ns) = 6.160 ns; Loc. = LCCOMB_X53_Y18_N30; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:9:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.483 ns) 6.946 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:9:G2:halfadder3\|carryout~5 7 COMB LCCOMB_X53_Y18_N26 5 " "Info: 7: + IC(0.303 ns) + CELL(0.483 ns) = 6.946 ns; Loc. = LCCOMB_X53_Y18_N26; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:9:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.521 ns) 7.780 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:9:G2:halfadder3\|carryout~4 8 COMB LCCOMB_X53_Y18_N4 5 " "Info: 8: + IC(0.313 ns) + CELL(0.521 ns) = 7.780 ns; Loc. = LCCOMB_X53_Y18_N4; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:9:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.178 ns) 8.854 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~3 9 COMB LCCOMB_X54_Y17_N24 1 " "Info: 9: + IC(0.896 ns) + CELL(0.178 ns) = 8.854 ns; Loc. = LCCOMB_X54_Y17_N24; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.322 ns) 9.475 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~4 10 COMB LCCOMB_X54_Y17_N2 5 " "Info: 10: + IC(0.299 ns) + CELL(0.322 ns) = 9.475 ns; Loc. = LCCOMB_X54_Y17_N2; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.178 ns) 9.968 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~2 11 COMB LCCOMB_X54_Y17_N20 1 " "Info: 11: + IC(0.315 ns) + CELL(0.178 ns) = 9.968 ns; Loc. = LCCOMB_X54_Y17_N20; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.178 ns) 11.637 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~3 12 COMB LCCOMB_X51_Y17_N24 5 " "Info: 12: + IC(1.491 ns) + CELL(0.178 ns) = 11.637 ns; Loc. = LCCOMB_X51_Y17_N24; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:9:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.322 ns) 12.298 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout~3 13 COMB LCCOMB_X51_Y17_N14 2 " "Info: 13: + IC(0.339 ns) + CELL(0.322 ns) = 12.298 ns; Loc. = LCCOMB_X51_Y17_N14; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.319 ns) 13.113 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~3 14 COMB LCCOMB_X50_Y17_N26 3 " "Info: 14: + IC(0.496 ns) + CELL(0.319 ns) = 13.113 ns; Loc. = LCCOMB_X50_Y17_N26; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.177 ns) 13.604 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4 15 COMB LCCOMB_X50_Y17_N20 3 " "Info: 15: + IC(0.314 ns) + CELL(0.177 ns) = 13.604 ns; Loc. = LCCOMB_X50_Y17_N20; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 14.237 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|sum 16 COMB LCCOMB_X50_Y17_N14 6 " "Info: 16: + IC(0.311 ns) + CELL(0.322 ns) = 14.237 ns; Loc. = LCCOMB_X50_Y17_N14; Fanout = 6; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.544 ns) 15.322 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~1 17 COMB LCCOMB_X50_Y17_N16 1 " "Info: 17: + IC(0.541 ns) + CELL(0.544 ns) = 15.322 ns; Loc. = LCCOMB_X50_Y17_N16; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 15.949 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~2 18 COMB LCCOMB_X50_Y17_N2 5 " "Info: 18: + IC(0.305 ns) + CELL(0.322 ns) = 15.949 ns; Loc. = LCCOMB_X50_Y17_N2; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:4:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.178 ns) 17.327 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~3 19 COMB LCCOMB_X54_Y16_N28 1 " "Info: 19: + IC(1.200 ns) + CELL(0.178 ns) = 17.327 ns; Loc. = LCCOMB_X54_Y16_N28; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.427 ns) 18.057 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~4 20 COMB LCCOMB_X54_Y16_N30 5 " "Info: 20: + IC(0.303 ns) + CELL(0.427 ns) = 18.057 ns; Loc. = LCCOMB_X54_Y16_N30; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:3:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.178 ns) 19.091 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~20 21 COMB LCCOMB_X50_Y16_N6 1 " "Info: 21: + IC(0.856 ns) + CELL(0.178 ns) = 19.091 ns; Loc. = LCCOMB_X50_Y16_N6; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~20'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.178 ns) 20.132 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~24 22 COMB LCCOMB_X54_Y16_N12 1 " "Info: 22: + IC(0.863 ns) + CELL(0.178 ns) = 20.132 ns; Loc. = LCCOMB_X54_Y16_N12; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~24'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 20.605 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~25 23 COMB LCCOMB_X54_Y16_N22 1 " "Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 20.605 ns; Loc. = LCCOMB_X54_Y16_N22; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:1:IFF3:0:G2:halfadder3\|sum~25'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 21.080 ns comparator_32:comparator\|not_equal~18 24 COMB LCCOMB_X54_Y16_N2 33 " "Info: 24: + IC(0.297 ns) + CELL(0.178 ns) = 21.080 ns; Loc. = LCCOMB_X54_Y16_N2; Fanout = 33; COMB Node = 'comparator_32:comparator\|not_equal~18'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 comparator_32:comparator|not_equal~18 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(2.840 ns) 25.609 ns error 25 PIN PIN_U24 0 " "Info: 25: + IC(1.689 ns) + CELL(2.840 ns) = 25.609 ns; Loc. = PIN_U24; Fanout = 0; PIN Node = 'error'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.529 ns" { comparator_32:comparator|not_equal~18 error } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.785 ns ( 38.21 % ) " "Info: Total cell delay = 9.785 ns ( 38.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.824 ns ( 61.79 % ) " "Info: Total interconnect delay = 15.824 ns ( 61.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.609 ns" { razor_dflipflop:\G1:11:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 comparator_32:comparator|not_equal~18 error } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.609 ns" { razor_dflipflop:\G1:11:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 {} comparator_32:comparator|not_equal~18 {} error {} } { 0.000ns 1.288ns 1.569ns 0.917ns 0.296ns 0.328ns 0.303ns 0.313ns 0.896ns 0.299ns 0.315ns 1.491ns 0.339ns 0.496ns 0.314ns 0.311ns 0.541ns 0.305ns 1.200ns 0.303ns 0.856ns 0.863ns 0.295ns 0.297ns 1.689ns } { 0.000ns 0.544ns 0.177ns 0.322ns 0.177ns 0.542ns 0.483ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.319ns 0.177ns 0.322ns 0.544ns 0.322ns 0.178ns 0.427ns 0.178ns 0.178ns 0.178ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { clock razor_dflipflop:\G1:11:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.902 ns" { clock {} clock~combout {} razor_dflipflop:\G1:11:d|output {} } { 0.000ns 0.000ns 2.416ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.609 ns" { razor_dflipflop:\G1:11:d|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 comparator_32:comparator|not_equal~18 error } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.609 ns" { razor_dflipflop:\G1:11:d|output {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:12:G1:G3:halfadder1|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:11:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:10:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:9:G2:halfadder3|carryout~5 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:9:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|sum {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~1 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:4:G2:halfadder3|carryout~2 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~3 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:3:G2:halfadder3|carryout~4 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~20 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~24 {} comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:1:IFF3:0:G2:halfadder3|sum~25 {} comparator_32:comparator|not_equal~18 {} error {} } { 0.000ns 1.288ns 1.569ns 0.917ns 0.296ns 0.328ns 0.303ns 0.313ns 0.896ns 0.299ns 0.315ns 1.491ns 0.339ns 0.496ns 0.314ns 0.311ns 0.541ns 0.305ns 1.200ns 0.303ns 0.856ns 0.863ns 0.295ns 0.297ns 1.689ns } { 0.000ns 0.544ns 0.177ns 0.322ns 0.177ns 0.542ns 0.483ns 0.521ns 0.178ns 0.322ns 0.178ns 0.178ns 0.322ns 0.319ns 0.177ns 0.322ns 0.544ns 0.322ns 0.178ns 0.427ns 0.178ns 0.178ns 0.178ns 0.178ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "razor_dflipflop:\\G1:20:d\|output write_enable clock 0.702 ns register " "Info: th for register \"razor_dflipflop:\\G1:20:d\|output\" (data pin = \"write_enable\", clock pin = \"clock\") is 0.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 64; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(0.602 ns) 3.819 ns razor_dflipflop:\\G1:20:d\|output 2 REG LCFF_X54_Y20_N19 9 " "Info: 2: + IC(2.333 ns) + CELL(0.602 ns) = 3.819 ns; Loc. = LCFF_X54_Y20_N19; Fanout = 9; REG Node = 'razor_dflipflop:\\G1:20:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.935 ns" { clock razor_dflipflop:\G1:20:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 38.91 % ) " "Info: Total cell delay = 1.486 ns ( 38.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.333 ns ( 61.09 % ) " "Info: Total interconnect delay = 2.333 ns ( 61.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clock razor_dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clock {} clock~combout {} razor_dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 2.333ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.403 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns write_enable 1 PIN PIN_D13 96 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_D13; Fanout = 96; PIN Node = 'write_enable'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_enable } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.322 ns) 3.307 ns razor_dflipflop:\\G1:20:d\|output~2 2 COMB LCCOMB_X54_Y20_N18 1 " "Info: 2: + IC(1.969 ns) + CELL(0.322 ns) = 3.307 ns; Loc. = LCCOMB_X54_Y20_N18; Fanout = 1; COMB Node = 'razor_dflipflop:\\G1:20:d\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { write_enable razor_dflipflop:\G1:20:d|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.403 ns razor_dflipflop:\\G1:20:d\|output 3 REG LCFF_X54_Y20_N19 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.403 ns; Loc. = LCFF_X54_Y20_N19; Fanout = 9; REG Node = 'razor_dflipflop:\\G1:20:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_dflipflop:\G1:20:d|output~2 razor_dflipflop:\G1:20:d|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 42.14 % ) " "Info: Total cell delay = 1.434 ns ( 42.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.969 ns ( 57.86 % ) " "Info: Total interconnect delay = 1.969 ns ( 57.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { write_enable razor_dflipflop:\G1:20:d|output~2 razor_dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { write_enable {} write_enable~combout {} razor_dflipflop:\G1:20:d|output~2 {} razor_dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.969ns 0.000ns } { 0.000ns 1.016ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clock razor_dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clock {} clock~combout {} razor_dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 2.333ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { write_enable razor_dflipflop:\G1:20:d|output~2 razor_dflipflop:\G1:20:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { write_enable {} write_enable~combout {} razor_dflipflop:\G1:20:d|output~2 {} razor_dflipflop:\G1:20:d|output {} } { 0.000ns 0.000ns 1.969ns 0.000ns } { 0.000ns 1.016ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 22:32:05 2013 " "Info: Processing ended: Mon Nov 18 22:32:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
