
Titanic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075f4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000478  08007708  08007708  00017708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b80  08007b80  00020094  2**0
                  CONTENTS
  4 .ARM          00000000  08007b80  08007b80  00020094  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007b80  08007b80  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b80  08007b80  00017b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b84  08007b84  00017b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08007b88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  20000094  08007c1c  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08007c1c  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f32a  00000000  00000000  000200bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021ff  00000000  00000000  0002f3e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d10  00000000  00000000  000315e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  000322f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001934e  00000000  00000000  00032f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc7d  00000000  00000000  0004c28e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c9d5  00000000  00000000  00059f0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e68e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000048b4  00000000  00000000  000e6934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000094 	.word	0x20000094
 800012c:	00000000 	.word	0x00000000
 8000130:	080076ec 	.word	0x080076ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000098 	.word	0x20000098
 800014c:	080076ec 	.word	0x080076ec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2uiz>:
 8001024:	0042      	lsls	r2, r0, #1
 8001026:	d20e      	bcs.n	8001046 <__aeabi_f2uiz+0x22>
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30b      	bcc.n	8001046 <__aeabi_f2uiz+0x22>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d409      	bmi.n	800104c <__aeabi_f2uiz+0x28>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	fa23 f002 	lsr.w	r0, r3, r2
 8001044:	4770      	bx	lr
 8001046:	f04f 0000 	mov.w	r0, #0
 800104a:	4770      	bx	lr
 800104c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001050:	d101      	bne.n	8001056 <__aeabi_f2uiz+0x32>
 8001052:	0242      	lsls	r2, r0, #9
 8001054:	d102      	bne.n	800105c <__aeabi_f2uiz+0x38>
 8001056:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800105a:	4770      	bx	lr
 800105c:	f04f 0000 	mov.w	r0, #0
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <setupBLE>:
void sendInstruction (AtInstruction_t instruction, char* parameter);
char** str_split (char* a_str, const char a_delim);
int getSubstring (char *source, char *target,int from, int to);
void sendToLogger (char *msg);

void setupBLE(UART_HandleTypeDef *huartInterface, UART_HandleTypeDef *loggingInterface) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
	huart = huartInterface;
 800106e:	4a07      	ldr	r2, [pc, #28]	; (800108c <setupBLE+0x28>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6013      	str	r3, [r2, #0]
	loggingHuart = loggingInterface;
 8001074:	4a06      	ldr	r2, [pc, #24]	; (8001090 <setupBLE+0x2c>)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	6013      	str	r3, [r2, #0]
	sendInstruction(SET_PERMISSIONS, "11111");
 800107a:	4906      	ldr	r1, [pc, #24]	; (8001094 <setupBLE+0x30>)
 800107c:	2007      	movs	r0, #7
 800107e:	f000 f80b 	bl	8001098 <sendInstruction>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000128 	.word	0x20000128
 8001090:	2000012c 	.word	0x2000012c
 8001094:	0800774c 	.word	0x0800774c

08001098 <sendInstruction>:

void sendInstruction (AtInstruction_t instruction, char* parameter) {
 8001098:	b590      	push	{r4, r7, lr}
 800109a:	b085      	sub	sp, #20
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	6039      	str	r1, [r7, #0]
 80010a2:	71fb      	strb	r3, [r7, #7]
	char *instructionPrefix = atInstructions[instruction];
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	4a13      	ldr	r2, [pc, #76]	; (80010f4 <sendInstruction+0x5c>)
 80010a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ac:	60fb      	str	r3, [r7, #12]
	char *completeInstruction = (char*) malloc(30 * sizeof(char));
 80010ae:	201e      	movs	r0, #30
 80010b0:	f003 fde8 	bl	8004c84 <malloc>
 80010b4:	4603      	mov	r3, r0
 80010b6:	60bb      	str	r3, [r7, #8]
	sprintf(completeInstruction, "%s%s\r\n", instructionPrefix, parameter);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	68fa      	ldr	r2, [r7, #12]
 80010bc:	490e      	ldr	r1, [pc, #56]	; (80010f8 <sendInstruction+0x60>)
 80010be:	68b8      	ldr	r0, [r7, #8]
 80010c0:	f004 fa12 	bl	80054e8 <siprintf>
	sendToLogger(completeInstruction);
 80010c4:	68b8      	ldr	r0, [r7, #8]
 80010c6:	f000 f9f7 	bl	80014b8 <sendToLogger>
	HAL_UART_Transmit(huart, (uint8_t *) completeInstruction, strlen(completeInstruction), HAL_MAX_DELAY);
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <sendInstruction+0x64>)
 80010cc:	681c      	ldr	r4, [r3, #0]
 80010ce:	68b8      	ldr	r0, [r7, #8]
 80010d0:	f7ff f83e 	bl	8000150 <strlen>
 80010d4:	4603      	mov	r3, r0
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	4620      	mov	r0, r4
 80010e0:	f003 fb65 	bl	80047ae <HAL_UART_Transmit>
	free(completeInstruction);
 80010e4:	68b8      	ldr	r0, [r7, #8]
 80010e6:	f003 fdd5 	bl	8004c94 <free>
}
 80010ea:	bf00      	nop
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd90      	pop	{r4, r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000000 	.word	0x20000000
 80010f8:	08007754 	.word	0x08007754
 80010fc:	20000128 	.word	0x20000128

08001100 <masterScanForSlaves>:
	char powerString[5];
	gcvt(power, 2, powerString);
	sendInstruction(SET_TRANSMITTING_POWER, powerString);
}

ListDevices_t masterScanForSlaves () {
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b08e      	sub	sp, #56	; 0x38
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

	char inputBuffer[1];
	char *allText = (char *) malloc(1000 * sizeof(char));
 8001108:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800110c:	f003 fdba 	bl	8004c84 <malloc>
 8001110:	4603      	mov	r3, r0
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
	// Send the scan request
	sendToLogger("About to inquire \r\n");
 8001114:	4871      	ldr	r0, [pc, #452]	; (80012dc <masterScanForSlaves+0x1dc>)
 8001116:	f000 f9cf 	bl	80014b8 <sendToLogger>
	sendInstruction(MASTER_SCAN_FOR_SLAVES, "");
 800111a:	4971      	ldr	r1, [pc, #452]	; (80012e0 <masterScanForSlaves+0x1e0>)
 800111c:	2005      	movs	r0, #5
 800111e:	f7ff ffbb 	bl	8001098 <sendInstruction>
	sendToLogger("Inquired \r\n");
 8001122:	4870      	ldr	r0, [pc, #448]	; (80012e4 <masterScanForSlaves+0x1e4>)
 8001124:	f000 f9c8 	bl	80014b8 <sendToLogger>
	// Receive the scan answer
	while(!((strstr(allText, "STOP:SCAN") != NULL))) {
 8001128:	e00e      	b.n	8001148 <masterScanForSlaves+0x48>
		HAL_UART_Receive(huart, (uint8_t *) inputBuffer, 1, HAL_MAX_DELAY);
 800112a:	4b6f      	ldr	r3, [pc, #444]	; (80012e8 <masterScanForSlaves+0x1e8>)
 800112c:	6818      	ldr	r0, [r3, #0]
 800112e:	f107 0110 	add.w	r1, r7, #16
 8001132:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001136:	2201      	movs	r2, #1
 8001138:	f003 fbcb 	bl	80048d2 <HAL_UART_Receive>
		strcat(allText, inputBuffer);
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	4619      	mov	r1, r3
 8001142:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001144:	f004 f9f0 	bl	8005528 <strcat>
	while(!((strstr(allText, "STOP:SCAN") != NULL))) {
 8001148:	4968      	ldr	r1, [pc, #416]	; (80012ec <masterScanForSlaves+0x1ec>)
 800114a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800114c:	f004 fa2b 	bl	80055a6 <strstr>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0e9      	beq.n	800112a <masterScanForSlaves+0x2a>
	}
	sendToLogger("Received \r\n");
 8001156:	4866      	ldr	r0, [pc, #408]	; (80012f0 <masterScanForSlaves+0x1f0>)
 8001158:	f000 f9ae 	bl	80014b8 <sendToLogger>
	sendToLogger(allText);
 800115c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800115e:	f000 f9ab 	bl	80014b8 <sendToLogger>
	sendToLogger("\r\nRetransmitted \r\n");
 8001162:	4864      	ldr	r0, [pc, #400]	; (80012f4 <masterScanForSlaves+0x1f4>)
 8001164:	f000 f9a8 	bl	80014b8 <sendToLogger>
	// Break the scan into lines:
	char** lines = str_split(allText, '\n');
 8001168:	210a      	movs	r1, #10
 800116a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800116c:	f000 f8c6 	bl	80012fc <str_split>
 8001170:	62b8      	str	r0, [r7, #40]	; 0x28

	// Breaking the lines into tokens and creating the struct
	size_t nbOfEntries = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	637b      	str	r3, [r7, #52]	; 0x34
	while (*(lines + nbOfEntries) != 0) nbOfEntries++;
 8001176:	e002      	b.n	800117e <masterScanForSlaves+0x7e>
 8001178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800117a:	3301      	adds	r3, #1
 800117c:	637b      	str	r3, [r7, #52]	; 0x34
 800117e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001184:	4413      	add	r3, r2
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d1f5      	bne.n	8001178 <masterScanForSlaves+0x78>
	nbOfEntries--;
 800118c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800118e:	3b01      	subs	r3, #1
 8001190:	637b      	str	r3, [r7, #52]	; 0x34
	Device_t *entries = (Device_t *) malloc(nbOfEntries * sizeof(Device_t));
 8001192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001194:	011b      	lsls	r3, r3, #4
 8001196:	4618      	mov	r0, r3
 8001198:	f003 fd74 	bl	8004c84 <malloc>
 800119c:	4603      	mov	r3, r0
 800119e:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0; i < nbOfEntries; i++) {
 80011a0:	2300      	movs	r3, #0
 80011a2:	633b      	str	r3, [r7, #48]	; 0x30
 80011a4:	e081      	b.n	80012aa <masterScanForSlaves+0x1aa>
		// Removing leading trash characters
		char *line = lines[i];
 80011a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011ac:	4413      	add	r3, r2
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	623b      	str	r3, [r7, #32]
		char *e = strrchr(line, '+');
 80011b2:	212b      	movs	r1, #43	; 0x2b
 80011b4:	6a38      	ldr	r0, [r7, #32]
 80011b6:	f004 f9e2 	bl	800557e <strrchr>
 80011ba:	61f8      	str	r0, [r7, #28]
		int lastPlusIndex =  (int)(e - line);
 80011bc:	69fa      	ldr	r2, [r7, #28]
 80011be:	6a3b      	ldr	r3, [r7, #32]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	61bb      	str	r3, [r7, #24]
		getSubstring(line, line, lastPlusIndex, strlen(line));
 80011c4:	6a38      	ldr	r0, [r7, #32]
 80011c6:	f7fe ffc3 	bl	8000150 <strlen>
 80011ca:	4603      	mov	r3, r0
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	6a39      	ldr	r1, [r7, #32]
 80011d0:	6a38      	ldr	r0, [r7, #32]
 80011d2:	f000 f91d 	bl	8001410 <getSubstring>
		char **tokens = str_split(line, ',');
 80011d6:	212c      	movs	r1, #44	; 0x2c
 80011d8:	6a38      	ldr	r0, [r7, #32]
 80011da:	f000 f88f 	bl	80012fc <str_split>
 80011de:	6178      	str	r0, [r7, #20]
		// Checking if all the needed info is available.
		if (*(tokens + 2) != 0) {
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	3308      	adds	r3, #8
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d043      	beq.n	8001272 <masterScanForSlaves+0x172>
			getSubstring(tokens[0], tokens[0], 7, strlen(tokens[0]));
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	681c      	ldr	r4, [r3, #0]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	681d      	ldr	r5, [r3, #0]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7fe ffaa 	bl	8000150 <strlen>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2207      	movs	r2, #7
 8001200:	4629      	mov	r1, r5
 8001202:	4620      	mov	r0, r4
 8001204:	f000 f904 	bl	8001410 <getSubstring>
			getSubstring(tokens[2], tokens[2], 0, strlen(tokens[2])-2);
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	3308      	adds	r3, #8
 800120c:	681c      	ldr	r4, [r3, #0]
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	3308      	adds	r3, #8
 8001212:	681d      	ldr	r5, [r3, #0]
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	3308      	adds	r3, #8
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4618      	mov	r0, r3
 800121c:	f7fe ff98 	bl	8000150 <strlen>
 8001220:	4603      	mov	r3, r0
 8001222:	3b02      	subs	r3, #2
 8001224:	2200      	movs	r2, #0
 8001226:	4629      	mov	r1, r5
 8001228:	4620      	mov	r0, r4
 800122a:	f000 f8f1 	bl	8001410 <getSubstring>

			entries[i].index = i+1;
 800122e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001234:	4413      	add	r3, r2
 8001236:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001238:	3201      	adds	r2, #1
 800123a:	601a      	str	r2, [r3, #0]
			entries[i].mac = tokens[0];
 800123c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800123e:	011b      	lsls	r3, r3, #4
 8001240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001242:	4413      	add	r3, r2
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	6812      	ldr	r2, [r2, #0]
 8001248:	605a      	str	r2, [r3, #4]
			entries[i].signalStrength = atoi(tokens[1]);
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	3304      	adds	r3, #4
 800124e:	6819      	ldr	r1, [r3, #0]
 8001250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001252:	011b      	lsls	r3, r3, #4
 8001254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001256:	18d4      	adds	r4, r2, r3
 8001258:	4608      	mov	r0, r1
 800125a:	f003 fcd3 	bl	8004c04 <atoi>
 800125e:	4603      	mov	r3, r0
 8001260:	60a3      	str	r3, [r4, #8]
			entries[i].name = tokens[2];
 8001262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001264:	011b      	lsls	r3, r3, #4
 8001266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001268:	4413      	add	r3, r2
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	6892      	ldr	r2, [r2, #8]
 800126e:	60da      	str	r2, [r3, #12]
 8001270:	e018      	b.n	80012a4 <masterScanForSlaves+0x1a4>
		} else {
			entries[i].index = -1;
 8001272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001274:	011b      	lsls	r3, r3, #4
 8001276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001278:	4413      	add	r3, r2
 800127a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800127e:	601a      	str	r2, [r3, #0]
			entries[i].mac = "INVALID";
 8001280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001286:	4413      	add	r3, r2
 8001288:	4a1b      	ldr	r2, [pc, #108]	; (80012f8 <masterScanForSlaves+0x1f8>)
 800128a:	605a      	str	r2, [r3, #4]
			entries[i].signalStrength = 1;
 800128c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800128e:	011b      	lsls	r3, r3, #4
 8001290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001292:	4413      	add	r3, r2
 8001294:	2201      	movs	r2, #1
 8001296:	609a      	str	r2, [r3, #8]
			entries[i].name = "INVALID";
 8001298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800129a:	011b      	lsls	r3, r3, #4
 800129c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800129e:	4413      	add	r3, r2
 80012a0:	4a15      	ldr	r2, [pc, #84]	; (80012f8 <masterScanForSlaves+0x1f8>)
 80012a2:	60da      	str	r2, [r3, #12]
	for (int i = 0; i < nbOfEntries; i++) {
 80012a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a6:	3301      	adds	r3, #1
 80012a8:	633b      	str	r3, [r7, #48]	; 0x30
 80012aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80012ae:	429a      	cmp	r2, r3
 80012b0:	f63f af79 	bhi.w	80011a6 <masterScanForSlaves+0xa6>
		}
	}
	free(allText);
 80012b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80012b6:	f003 fced 	bl	8004c94 <free>
//	return entries;
	ListDevices_t answer = {nbOfEntries, entries};
 80012ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012bc:	60bb      	str	r3, [r7, #8]
 80012be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c0:	60fb      	str	r3, [r7, #12]
	return answer;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	461a      	mov	r2, r3
 80012c6:	f107 0308 	add.w	r3, r7, #8
 80012ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80012ce:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	3738      	adds	r7, #56	; 0x38
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bdb0      	pop	{r4, r5, r7, pc}
 80012da:	bf00      	nop
 80012dc:	0800775c 	.word	0x0800775c
 80012e0:	08007770 	.word	0x08007770
 80012e4:	08007774 	.word	0x08007774
 80012e8:	20000128 	.word	0x20000128
 80012ec:	08007780 	.word	0x08007780
 80012f0:	0800778c 	.word	0x0800778c
 80012f4:	08007798 	.word	0x08007798
 80012f8:	080077ac 	.word	0x080077ac

080012fc <str_split>:
void connectMasterToSlaveFromMACAddress (char *mac) {
	sendInstruction(MASTER_CONNECT_SLAVE, mac);
}

char** str_split(char* a_str, const char a_delim)
{
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b08b      	sub	sp, #44	; 0x2c
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	460b      	mov	r3, r1
 8001306:	70fb      	strb	r3, [r7, #3]
    char** result    = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
    size_t count     = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	627b      	str	r3, [r7, #36]	; 0x24
    char* tmp        = a_str;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	623b      	str	r3, [r7, #32]
    char* last_comma = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	61fb      	str	r3, [r7, #28]
    char delim[2];
    delim[0] = a_delim;
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	733b      	strb	r3, [r7, #12]
    delim[1] = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	737b      	strb	r3, [r7, #13]

    /* Count how many elements will be extracted. */
    while (*tmp)
 8001320:	e00c      	b.n	800133c <str_split+0x40>
    {
        if (a_delim == *tmp)
 8001322:	6a3b      	ldr	r3, [r7, #32]
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	78fa      	ldrb	r2, [r7, #3]
 8001328:	429a      	cmp	r2, r3
 800132a:	d104      	bne.n	8001336 <str_split+0x3a>
        {
            count++;
 800132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132e:	3301      	adds	r3, #1
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
            last_comma = tmp;
 8001332:	6a3b      	ldr	r3, [r7, #32]
 8001334:	61fb      	str	r3, [r7, #28]
        }
        tmp++;
 8001336:	6a3b      	ldr	r3, [r7, #32]
 8001338:	3301      	adds	r3, #1
 800133a:	623b      	str	r3, [r7, #32]
    while (*tmp)
 800133c:	6a3b      	ldr	r3, [r7, #32]
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1ee      	bne.n	8001322 <str_split+0x26>
    }

    /* Add space for trailing token. */
    count += last_comma < (a_str + strlen(a_str) - 1);
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7fe ff03 	bl	8000150 <strlen>
 800134a:	4603      	mov	r3, r0
 800134c:	3b01      	subs	r3, #1
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	4413      	add	r3, r2
 8001352:	69fa      	ldr	r2, [r7, #28]
 8001354:	429a      	cmp	r2, r3
 8001356:	bf34      	ite	cc
 8001358:	2301      	movcc	r3, #1
 800135a:	2300      	movcs	r3, #0
 800135c:	b2db      	uxtb	r3, r3
 800135e:	461a      	mov	r2, r3
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	4413      	add	r3, r2
 8001364:	627b      	str	r3, [r7, #36]	; 0x24

    /* Add space for terminating null string so caller
       knows where the list of returned strings ends. */
    count++;
 8001366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001368:	3301      	adds	r3, #1
 800136a:	627b      	str	r3, [r7, #36]	; 0x24

    result = malloc(sizeof(char*) * count);
 800136c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	4618      	mov	r0, r3
 8001372:	f003 fc87 	bl	8004c84 <malloc>
 8001376:	4603      	mov	r3, r0
 8001378:	613b      	str	r3, [r7, #16]

    if (result)
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d039      	beq.n	80013f4 <str_split+0xf8>
    {
        size_t idx  = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	61bb      	str	r3, [r7, #24]
        char* token = strtok(a_str, delim);
 8001384:	f107 030c 	add.w	r3, r7, #12
 8001388:	4619      	mov	r1, r3
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f004 f922 	bl	80055d4 <strtok>
 8001390:	6178      	str	r0, [r7, #20]

        while (token)
 8001392:	e01b      	b.n	80013cc <str_split+0xd0>
        {
            assert(idx < count);
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001398:	429a      	cmp	r2, r3
 800139a:	d305      	bcc.n	80013a8 <str_split+0xac>
 800139c:	4b18      	ldr	r3, [pc, #96]	; (8001400 <str_split+0x104>)
 800139e:	4a19      	ldr	r2, [pc, #100]	; (8001404 <str_split+0x108>)
 80013a0:	21bf      	movs	r1, #191	; 0xbf
 80013a2:	4819      	ldr	r0, [pc, #100]	; (8001408 <str_split+0x10c>)
 80013a4:	f003 fc10 	bl	8004bc8 <__assert_func>
            *(result + idx++) = strdup(token);
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	1c5a      	adds	r2, r3, #1
 80013ac:	61ba      	str	r2, [r7, #24]
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	693a      	ldr	r2, [r7, #16]
 80013b2:	18d4      	adds	r4, r2, r3
 80013b4:	6978      	ldr	r0, [r7, #20]
 80013b6:	f004 f8c7 	bl	8005548 <strdup>
 80013ba:	4603      	mov	r3, r0
 80013bc:	6023      	str	r3, [r4, #0]
            token = strtok(0, delim);
 80013be:	f107 030c 	add.w	r3, r7, #12
 80013c2:	4619      	mov	r1, r3
 80013c4:	2000      	movs	r0, #0
 80013c6:	f004 f905 	bl	80055d4 <strtok>
 80013ca:	6178      	str	r0, [r7, #20]
        while (token)
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1e0      	bne.n	8001394 <str_split+0x98>
        }
        assert(idx == count - 1);
 80013d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d4:	3b01      	subs	r3, #1
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	429a      	cmp	r2, r3
 80013da:	d005      	beq.n	80013e8 <str_split+0xec>
 80013dc:	4b0b      	ldr	r3, [pc, #44]	; (800140c <str_split+0x110>)
 80013de:	4a09      	ldr	r2, [pc, #36]	; (8001404 <str_split+0x108>)
 80013e0:	21c3      	movs	r1, #195	; 0xc3
 80013e2:	4809      	ldr	r0, [pc, #36]	; (8001408 <str_split+0x10c>)
 80013e4:	f003 fbf0 	bl	8004bc8 <__assert_func>
        *(result + idx) = 0;
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	4413      	add	r3, r2
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
    }

    return result;
 80013f4:	693b      	ldr	r3, [r7, #16]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	372c      	adds	r7, #44	; 0x2c
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd90      	pop	{r4, r7, pc}
 80013fe:	bf00      	nop
 8001400:	080077b4 	.word	0x080077b4
 8001404:	08007844 	.word	0x08007844
 8001408:	080077c0 	.word	0x080077c0
 800140c:	080077e8 	.word	0x080077e8

08001410 <getSubstring>:

int  getSubstring(char *source, char *target,int from, int to)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b088      	sub	sp, #32
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	607a      	str	r2, [r7, #4]
 800141c:	603b      	str	r3, [r7, #0]
	int length=0;
 800141e:	2300      	movs	r3, #0
 8001420:	61fb      	str	r3, [r7, #28]
	int i=0,j=0;
 8001422:	2300      	movs	r3, #0
 8001424:	61bb      	str	r3, [r7, #24]
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]

	//get length
	while(source[i++]!='\0')
 800142a:	e002      	b.n	8001432 <getSubstring+0x22>
		length++;
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	3301      	adds	r3, #1
 8001430:	61fb      	str	r3, [r7, #28]
	while(source[i++]!='\0')
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	61ba      	str	r2, [r7, #24]
 8001438:	461a      	mov	r2, r3
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	4413      	add	r3, r2
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1f3      	bne.n	800142c <getSubstring+0x1c>

	if(from<0 || from>length){
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	db03      	blt.n	8001452 <getSubstring+0x42>
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	429a      	cmp	r2, r3
 8001450:	dd04      	ble.n	800145c <getSubstring+0x4c>
		printf("Invalid \'from\' index\n");
 8001452:	4817      	ldr	r0, [pc, #92]	; (80014b0 <getSubstring+0xa0>)
 8001454:	f004 f830 	bl	80054b8 <puts>
		return 1;
 8001458:	2301      	movs	r3, #1
 800145a:	e025      	b.n	80014a8 <getSubstring+0x98>
	}
	if(to>length){
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	429a      	cmp	r2, r3
 8001462:	dd04      	ble.n	800146e <getSubstring+0x5e>
		printf("Invalid \'to\' index\n");
 8001464:	4813      	ldr	r0, [pc, #76]	; (80014b4 <getSubstring+0xa4>)
 8001466:	f004 f827 	bl	80054b8 <puts>
		return 1;
 800146a:	2301      	movs	r3, #1
 800146c:	e01c      	b.n	80014a8 <getSubstring+0x98>
	}

	for(i=from,j=0;i<=to;i++,j++){
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	61bb      	str	r3, [r7, #24]
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
 8001476:	e00d      	b.n	8001494 <getSubstring+0x84>
		target[j]=source[i];
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	68fa      	ldr	r2, [r7, #12]
 800147c:	441a      	add	r2, r3
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	440b      	add	r3, r1
 8001484:	7812      	ldrb	r2, [r2, #0]
 8001486:	701a      	strb	r2, [r3, #0]
	for(i=from,j=0;i<=to;i++,j++){
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	3301      	adds	r3, #1
 800148c:	61bb      	str	r3, [r7, #24]
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	3301      	adds	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	69ba      	ldr	r2, [r7, #24]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	429a      	cmp	r2, r3
 800149a:	dded      	ble.n	8001478 <getSubstring+0x68>
	}

	//assign NULL at the end of string
	target[j]='\0';
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	4413      	add	r3, r2
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]

	return 0;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3720      	adds	r7, #32
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	080077fc 	.word	0x080077fc
 80014b4:	08007814 	.word	0x08007814

080014b8 <sendToLogger>:

void sendToLogger (char *msg) {
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(loggingHuart, (uint8_t *) msg, strlen(msg), HAL_MAX_DELAY);
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <sendToLogger+0x2c>)
 80014c2:	681c      	ldr	r4, [r3, #0]
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7fe fe43 	bl	8000150 <strlen>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	4620      	mov	r0, r4
 80014d6:	f003 f96a 	bl	80047ae <HAL_UART_Transmit>
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd90      	pop	{r4, r7, pc}
 80014e2:	bf00      	nop
 80014e4:	2000012c 	.word	0x2000012c

080014e8 <setupMotor>:
#include "main.h"
#include "DCMotor.h"

TIM_OC_InitTypeDef sConfigOC_DC_Motor = {0};

void setupMotor(TIM_HandleTypeDef *htimx, uint32_t channel, uint16_t period){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	4613      	mov	r3, r2
 80014f4:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_PWM_Start(htimx, channel);
 80014f6:	68b9      	ldr	r1, [r7, #8]
 80014f8:	68f8      	ldr	r0, [r7, #12]
 80014fa:	f002 fb81 	bl	8003c00 <HAL_TIM_PWM_Start>
	setMotorDirection(Forward);
 80014fe:	2002      	movs	r0, #2
 8001500:	f000 f844 	bl	800158c <setMotorDirection>
	setMotorSpeed(htimx,channel,period,0);
 8001504:	88fa      	ldrh	r2, [r7, #6]
 8001506:	2300      	movs	r3, #0
 8001508:	68b9      	ldr	r1, [r7, #8]
 800150a:	68f8      	ldr	r0, [r7, #12]
 800150c:	f000 f804 	bl	8001518 <setMotorSpeed>
}
 8001510:	bf00      	nop
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <setMotorSpeed>:

void setMotorSpeed(TIM_HandleTypeDef *htimx, uint32_t channel, uint16_t period, uint16_t speed){
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	4611      	mov	r1, r2
 8001524:	461a      	mov	r2, r3
 8001526:	460b      	mov	r3, r1
 8001528:	80fb      	strh	r3, [r7, #6]
 800152a:	4613      	mov	r3, r2
 800152c:	80bb      	strh	r3, [r7, #4]

	sConfigOC_DC_Motor.Pulse = (speed*period)/100;
 800152e:	88bb      	ldrh	r3, [r7, #4]
 8001530:	88fa      	ldrh	r2, [r7, #6]
 8001532:	fb02 f303 	mul.w	r3, r2, r3
 8001536:	4a13      	ldr	r2, [pc, #76]	; (8001584 <setMotorSpeed+0x6c>)
 8001538:	fb82 1203 	smull	r1, r2, r2, r3
 800153c:	1152      	asrs	r2, r2, #5
 800153e:	17db      	asrs	r3, r3, #31
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	461a      	mov	r2, r3
 8001544:	4b10      	ldr	r3, [pc, #64]	; (8001588 <setMotorSpeed+0x70>)
 8001546:	605a      	str	r2, [r3, #4]
	sConfigOC_DC_Motor.OCMode = TIM_OCMODE_PWM1;
 8001548:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <setMotorSpeed+0x70>)
 800154a:	2260      	movs	r2, #96	; 0x60
 800154c:	601a      	str	r2, [r3, #0]
	sConfigOC_DC_Motor.OCPolarity = TIM_OCPOLARITY_HIGH;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <setMotorSpeed+0x70>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
	sConfigOC_DC_Motor.OCFastMode = TIM_OCFAST_DISABLE;
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <setMotorSpeed+0x70>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]

	HAL_TIM_PWM_Stop(htimx, channel);
 800155a:	68b9      	ldr	r1, [r7, #8]
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f002 fbf1 	bl	8003d44 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Init(htimx);
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f002 fafd 	bl	8003b62 <HAL_TIM_PWM_Init>
	HAL_TIM_PWM_ConfigChannel(htimx, &sConfigOC_DC_Motor, channel);
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	4907      	ldr	r1, [pc, #28]	; (8001588 <setMotorSpeed+0x70>)
 800156c:	68f8      	ldr	r0, [r7, #12]
 800156e:	f002 fc4d 	bl	8003e0c <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(htimx, channel);
 8001572:	68b9      	ldr	r1, [r7, #8]
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f002 fb43 	bl	8003c00 <HAL_TIM_PWM_Start>
}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	51eb851f 	.word	0x51eb851f
 8001588:	200000b0 	.word	0x200000b0

0800158c <setMotorDirection>:
	uint16_t pulse = (speed*1.0/100)*period;
	setMotorPWM(timer,channel,period,pulse);
	return pulse;
}
*/
void setMotorDirection(Direction dir_code){
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	71fb      	strb	r3, [r7, #7]

	GPIO_PinState bit_to_send = GPIO_PIN_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	73fb      	strb	r3, [r7, #15]

	//Enviar código de controle da direção:
	HAL_GPIO_WritePin(GPIOA, DIR_EN_Pin, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015a0:	4828      	ldr	r0, [pc, #160]	; (8001644 <setMotorDirection+0xb8>)
 80015a2:	f001 fe3b 	bl	800321c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, DIR_LATCH_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2140      	movs	r1, #64	; 0x40
 80015aa:	4826      	ldr	r0, [pc, #152]	; (8001644 <setMotorDirection+0xb8>)
 80015ac:	f001 fe36 	bl	800321c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, DIR_CLK_Pin, GPIO_PIN_RESET);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2120      	movs	r1, #32
 80015b4:	4824      	ldr	r0, [pc, #144]	; (8001648 <setMotorDirection+0xbc>)
 80015b6:	f001 fe31 	bl	800321c <HAL_GPIO_WritePin>

	unsigned char comparator = 0x80;
 80015ba:	2380      	movs	r3, #128	; 0x80
 80015bc:	73bb      	strb	r3, [r7, #14]

	for (int i = 0; i<8; i++){
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	e02a      	b.n	800161a <setMotorDirection+0x8e>
		if (dir_code & comparator){
 80015c4:	79fa      	ldrb	r2, [r7, #7]
 80015c6:	7bbb      	ldrb	r3, [r7, #14]
 80015c8:	4013      	ands	r3, r2
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d002      	beq.n	80015d6 <setMotorDirection+0x4a>
		  bit_to_send = GPIO_PIN_SET;
 80015d0:	2301      	movs	r3, #1
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	e001      	b.n	80015da <setMotorDirection+0x4e>
		}
		else{
		  bit_to_send = GPIO_PIN_RESET;
 80015d6:	2300      	movs	r3, #0
 80015d8:	73fb      	strb	r3, [r7, #15]
		}

		comparator = comparator >> 1;
 80015da:	7bbb      	ldrb	r3, [r7, #14]
 80015dc:	085b      	lsrs	r3, r3, #1
 80015de:	73bb      	strb	r3, [r7, #14]

		HAL_GPIO_WritePin(GPIOA, DIR_EN_Pin, bit_to_send);
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	461a      	mov	r2, r3
 80015e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015e8:	4816      	ldr	r0, [pc, #88]	; (8001644 <setMotorDirection+0xb8>)
 80015ea:	f001 fe17 	bl	800321c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80015ee:	2001      	movs	r0, #1
 80015f0:	f001 fb5e 	bl	8002cb0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, DIR_CLK_Pin, GPIO_PIN_SET);
 80015f4:	2201      	movs	r2, #1
 80015f6:	2120      	movs	r1, #32
 80015f8:	4813      	ldr	r0, [pc, #76]	; (8001648 <setMotorDirection+0xbc>)
 80015fa:	f001 fe0f 	bl	800321c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80015fe:	2001      	movs	r0, #1
 8001600:	f001 fb56 	bl	8002cb0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, DIR_CLK_Pin, GPIO_PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	2120      	movs	r1, #32
 8001608:	480f      	ldr	r0, [pc, #60]	; (8001648 <setMotorDirection+0xbc>)
 800160a:	f001 fe07 	bl	800321c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800160e:	2001      	movs	r0, #1
 8001610:	f001 fb4e 	bl	8002cb0 <HAL_Delay>
	for (int i = 0; i<8; i++){
 8001614:	68bb      	ldr	r3, [r7, #8]
 8001616:	3301      	adds	r3, #1
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	2b07      	cmp	r3, #7
 800161e:	ddd1      	ble.n	80015c4 <setMotorDirection+0x38>
	}

	HAL_GPIO_WritePin(GPIOA, DIR_LATCH_Pin, GPIO_PIN_SET);
 8001620:	2201      	movs	r2, #1
 8001622:	2140      	movs	r1, #64	; 0x40
 8001624:	4807      	ldr	r0, [pc, #28]	; (8001644 <setMotorDirection+0xb8>)
 8001626:	f001 fdf9 	bl	800321c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800162a:	2001      	movs	r0, #1
 800162c:	f001 fb40 	bl	8002cb0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	2140      	movs	r1, #64	; 0x40
 8001634:	4803      	ldr	r0, [pc, #12]	; (8001644 <setMotorDirection+0xb8>)
 8001636:	f001 fdf1 	bl	800321c <HAL_GPIO_WritePin>
}
 800163a:	bf00      	nop
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40010800 	.word	0x40010800
 8001648:	40010c00 	.word	0x40010c00

0800164c <setServoAngle>:

const float ANGLE_PERCENTAGE_90_NEG = 0.0256;
const float ANGLE_PERCENTAGE_90_POS = 0.1240;
const float ANGLE_PERCENTAGE_NEUTRAL = 0.0744;

void setServoAngle(TIM_HandleTypeDef* timer, uint32_t channel, uint16_t period, int16_t angle){
 800164c:	b5b0      	push	{r4, r5, r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	4611      	mov	r1, r2
 8001658:	461a      	mov	r2, r3
 800165a:	460b      	mov	r3, r1
 800165c:	80fb      	strh	r3, [r7, #6]
 800165e:	4613      	mov	r3, r2
 8001660:	80bb      	strh	r3, [r7, #4]
	uint16_t pulse = 0;
 8001662:	2300      	movs	r3, #0
 8001664:	82fb      	strh	r3, [r7, #22]
	if((angle==0)||(angle<-90)||(angle>90)){
 8001666:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d008      	beq.n	8001680 <setServoAngle+0x34>
 800166e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001672:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 8001676:	db03      	blt.n	8001680 <setServoAngle+0x34>
 8001678:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800167c:	2b5a      	cmp	r3, #90	; 0x5a
 800167e:	dd0f      	ble.n	80016a0 <setServoAngle+0x54>
			pulse = ANGLE_PERCENTAGE_NEUTRAL*period;
 8001680:	88fb      	ldrh	r3, [r7, #6]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fb2a 	bl	8000cdc <__aeabi_i2f>
 8001688:	4603      	mov	r3, r0
 800168a:	4a59      	ldr	r2, [pc, #356]	; (80017f0 <setServoAngle+0x1a4>)
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fb78 	bl	8000d84 <__aeabi_fmul>
 8001694:	4603      	mov	r3, r0
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fcc4 	bl	8001024 <__aeabi_f2uiz>
 800169c:	4603      	mov	r3, r0
 800169e:	82fb      	strh	r3, [r7, #22]
	}
	if((angle>=-90)&&(angle<0)){
 80016a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016a4:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 80016a8:	db4e      	blt.n	8001748 <setServoAngle+0xfc>
 80016aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	da4a      	bge.n	8001748 <setServoAngle+0xfc>
		pulse = (((angle+90.0)/90)*(ANGLE_PERCENTAGE_NEUTRAL-ANGLE_PERCENTAGE_90_NEG)+ANGLE_PERCENTAGE_90_NEG)*period;
 80016b2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7fe fea4 	bl	8000404 <__aeabi_i2d>
 80016bc:	f04f 0200 	mov.w	r2, #0
 80016c0:	4b4c      	ldr	r3, [pc, #304]	; (80017f4 <setServoAngle+0x1a8>)
 80016c2:	f7fe fd53 	bl	800016c <__adddf3>
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	4610      	mov	r0, r2
 80016cc:	4619      	mov	r1, r3
 80016ce:	f04f 0200 	mov.w	r2, #0
 80016d2:	4b48      	ldr	r3, [pc, #288]	; (80017f4 <setServoAngle+0x1a8>)
 80016d4:	f7ff f82a 	bl	800072c <__aeabi_ddiv>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4614      	mov	r4, r2
 80016de:	461d      	mov	r5, r3
 80016e0:	4b43      	ldr	r3, [pc, #268]	; (80017f0 <setServoAngle+0x1a4>)
 80016e2:	4a45      	ldr	r2, [pc, #276]	; (80017f8 <setServoAngle+0x1ac>)
 80016e4:	4611      	mov	r1, r2
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fa42 	bl	8000b70 <__aeabi_fsub>
 80016ec:	4603      	mov	r3, r0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe fe9a 	bl	8000428 <__aeabi_f2d>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4620      	mov	r0, r4
 80016fa:	4629      	mov	r1, r5
 80016fc:	f7fe feec 	bl	80004d8 <__aeabi_dmul>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4614      	mov	r4, r2
 8001706:	461d      	mov	r5, r3
 8001708:	4b3b      	ldr	r3, [pc, #236]	; (80017f8 <setServoAngle+0x1ac>)
 800170a:	4618      	mov	r0, r3
 800170c:	f7fe fe8c 	bl	8000428 <__aeabi_f2d>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4620      	mov	r0, r4
 8001716:	4629      	mov	r1, r5
 8001718:	f7fe fd28 	bl	800016c <__adddf3>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4614      	mov	r4, r2
 8001722:	461d      	mov	r5, r3
 8001724:	88fb      	ldrh	r3, [r7, #6]
 8001726:	4618      	mov	r0, r3
 8001728:	f7fe fe6c 	bl	8000404 <__aeabi_i2d>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	4620      	mov	r0, r4
 8001732:	4629      	mov	r1, r5
 8001734:	f7fe fed0 	bl	80004d8 <__aeabi_dmul>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4610      	mov	r0, r2
 800173e:	4619      	mov	r1, r3
 8001740:	f7ff f9a2 	bl	8000a88 <__aeabi_d2uiz>
 8001744:	4603      	mov	r3, r0
 8001746:	82fb      	strh	r3, [r7, #22]
	}
	if((angle>0)&&(angle<=90)){
 8001748:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	dd45      	ble.n	80017dc <setServoAngle+0x190>
 8001750:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001754:	2b5a      	cmp	r3, #90	; 0x5a
 8001756:	dc41      	bgt.n	80017dc <setServoAngle+0x190>
		pulse = (((angle)/90.0)*(ANGLE_PERCENTAGE_90_POS-ANGLE_PERCENTAGE_NEUTRAL)+ANGLE_PERCENTAGE_NEUTRAL)*period;
 8001758:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fe51 	bl	8000404 <__aeabi_i2d>
 8001762:	f04f 0200 	mov.w	r2, #0
 8001766:	4b23      	ldr	r3, [pc, #140]	; (80017f4 <setServoAngle+0x1a8>)
 8001768:	f7fe ffe0 	bl	800072c <__aeabi_ddiv>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	4614      	mov	r4, r2
 8001772:	461d      	mov	r5, r3
 8001774:	4b21      	ldr	r3, [pc, #132]	; (80017fc <setServoAngle+0x1b0>)
 8001776:	4a1e      	ldr	r2, [pc, #120]	; (80017f0 <setServoAngle+0x1a4>)
 8001778:	4611      	mov	r1, r2
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff f9f8 	bl	8000b70 <__aeabi_fsub>
 8001780:	4603      	mov	r3, r0
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fe50 	bl	8000428 <__aeabi_f2d>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4620      	mov	r0, r4
 800178e:	4629      	mov	r1, r5
 8001790:	f7fe fea2 	bl	80004d8 <__aeabi_dmul>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4614      	mov	r4, r2
 800179a:	461d      	mov	r5, r3
 800179c:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <setServoAngle+0x1a4>)
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fe42 	bl	8000428 <__aeabi_f2d>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	4620      	mov	r0, r4
 80017aa:	4629      	mov	r1, r5
 80017ac:	f7fe fcde 	bl	800016c <__adddf3>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4614      	mov	r4, r2
 80017b6:	461d      	mov	r5, r3
 80017b8:	88fb      	ldrh	r3, [r7, #6]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe fe22 	bl	8000404 <__aeabi_i2d>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4620      	mov	r0, r4
 80017c6:	4629      	mov	r1, r5
 80017c8:	f7fe fe86 	bl	80004d8 <__aeabi_dmul>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	f7ff f958 	bl	8000a88 <__aeabi_d2uiz>
 80017d8:	4603      	mov	r3, r0
 80017da:	82fb      	strh	r3, [r7, #22]
	}
	setServoPWM(timer,channel,period,pulse);
 80017dc:	8afb      	ldrh	r3, [r7, #22]
 80017de:	88fa      	ldrh	r2, [r7, #6]
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f000 f80c 	bl	8001800 <setServoPWM>
}
 80017e8:	bf00      	nop
 80017ea:	3718      	adds	r7, #24
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bdb0      	pop	{r4, r5, r7, pc}
 80017f0:	3d985f07 	.word	0x3d985f07
 80017f4:	40568000 	.word	0x40568000
 80017f8:	3cd1b717 	.word	0x3cd1b717
 80017fc:	3dfdf3b6 	.word	0x3dfdf3b6

08001800 <setServoPWM>:

void setServoPWM(TIM_HandleTypeDef* timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08c      	sub	sp, #48	; 0x30
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	4611      	mov	r1, r2
 800180c:	461a      	mov	r2, r3
 800180e:	460b      	mov	r3, r1
 8001810:	80fb      	strh	r3, [r7, #6]
 8001812:	4613      	mov	r3, r2
 8001814:	80bb      	strh	r3, [r7, #4]
	 HAL_TIM_PWM_Stop(timer, channel); // stop generation of pwm
 8001816:	68b9      	ldr	r1, [r7, #8]
 8001818:	68f8      	ldr	r0, [r7, #12]
 800181a:	f002 fa93 	bl	8003d44 <HAL_TIM_PWM_Stop>
	 TIM_OC_InitTypeDef sConfigOC;
	 timer->Init.Period = period; // set the period duration
 800181e:	88fa      	ldrh	r2, [r7, #6]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	60da      	str	r2, [r3, #12]
	 HAL_TIM_PWM_Init(timer); // reinititialise with new period value
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	f002 f99c 	bl	8003b62 <HAL_TIM_PWM_Init>
	 sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800182a:	2360      	movs	r3, #96	; 0x60
 800182c:	617b      	str	r3, [r7, #20]
	 sConfigOC.Pulse = pulse; // set the pulse duration
 800182e:	88bb      	ldrh	r3, [r7, #4]
 8001830:	61bb      	str	r3, [r7, #24]
	 sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
	 sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001836:	2300      	movs	r3, #0
 8001838:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_TIM_PWM_ConfigChannel(timer, &sConfigOC, channel);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	4619      	mov	r1, r3
 8001842:	68f8      	ldr	r0, [r7, #12]
 8001844:	f002 fae2 	bl	8003e0c <HAL_TIM_PWM_ConfigChannel>
	 HAL_TIM_PWM_Start(timer, channel); // start pwm generation
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f002 f9d8 	bl	8003c00 <HAL_TIM_PWM_Start>
}
 8001850:	bf00      	nop
 8001852:	3730      	adds	r7, #48	; 0x30
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001858:	b5b0      	push	{r4, r5, r7, lr}
 800185a:	b08a      	sub	sp, #40	; 0x28
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800185e:	f001 f9c5 	bl	8002bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001862:	f000 f937 	bl	8001ad4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001866:	f000 fa9d 	bl	8001da4 <MX_GPIO_Init>
  MX_TIM3_Init();
 800186a:	f000 f9cf 	bl	8001c0c <MX_TIM3_Init>
  MX_TIM2_Init();
 800186e:	f000 f973 	bl	8001b58 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001872:	f000 fa43 	bl	8001cfc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001876:	f000 fa6b 	bl	8001d50 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  setupBLE(&huart1, &huart3);
 800187a:	498d      	ldr	r1, [pc, #564]	; (8001ab0 <main+0x258>)
 800187c:	488d      	ldr	r0, [pc, #564]	; (8001ab4 <main+0x25c>)
 800187e:	f7ff fbf1 	bl	8001064 <setupBLE>
  setMotorDirection(Forward);
 8001882:	2002      	movs	r0, #2
 8001884:	f7ff fe82 	bl	800158c <setMotorDirection>
  setupMotor(&htim2, TIM_CHANNEL_2, PERIOD);
 8001888:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800188c:	2104      	movs	r1, #4
 800188e:	488a      	ldr	r0, [pc, #552]	; (8001ab8 <main+0x260>)
 8001890:	f7ff fe2a 	bl	80014e8 <setupMotor>

  int8_t error = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  int8_t past_error = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int8_t P = 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  int8_t I = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  int8_t D = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  const int8_t Kp = 1;
 80018b2:	2301      	movs	r3, #1
 80018b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  const int8_t Ki = 0.1;
 80018b8:	2300      	movs	r3, #0
 80018ba:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  const int8_t Kd = 1;
 80018be:	2301      	movs	r3, #1
 80018c0:	f887 3020 	strb.w	r3, [r7, #32]

  HAL_Delay(10000);
 80018c4:	f242 7010 	movw	r0, #10000	; 0x2710
 80018c8:	f001 f9f2 	bl	8002cb0 <HAL_Delay>
    {
      /* USER CODE END WHILE */

  	// LER SENSORES
  	// LEITURA DA POSIÇÃO
  	ListDevices_t listOfDevices = masterScanForSlaves();
 80018cc:	f107 0314 	add.w	r3, r7, #20
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fc15 	bl	8001100 <masterScanForSlaves>
  	getPowersFromReading(listOfDevices);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018de:	f000 fae7 	bl	8001eb0 <getPowersFromReading>
  	Point myPosition = get_position(b1Power, b2Power, b3Power);
 80018e2:	4b76      	ldr	r3, [pc, #472]	; (8001abc <main+0x264>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff f9f8 	bl	8000cdc <__aeabi_i2f>
 80018ec:	4604      	mov	r4, r0
 80018ee:	4b74      	ldr	r3, [pc, #464]	; (8001ac0 <main+0x268>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff f9f2 	bl	8000cdc <__aeabi_i2f>
 80018f8:	4605      	mov	r5, r0
 80018fa:	4b72      	ldr	r3, [pc, #456]	; (8001ac4 <main+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff f9ec 	bl	8000cdc <__aeabi_i2f>
 8001904:	4603      	mov	r3, r0
 8001906:	f107 000c 	add.w	r0, r7, #12
 800190a:	462a      	mov	r2, r5
 800190c:	4621      	mov	r1, r4
 800190e:	f000 fc67 	bl	80021e0 <get_position>
  	free(listOfDevices.devices);
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	4618      	mov	r0, r3
 8001916:	f003 f9bd 	bl	8004c94 <free>
  	// LEITURA DOS DADOS DA BÚSSOLA

  	uint16_t theta_g = 0; //Angulo medido pela bussola - ALTERAR
 800191a:	2300      	movs	r3, #0
 800191c:	83fb      	strh	r3, [r7, #30]

  	// CALCULAR ERRO

  	Point b1; //Ponto do primeiro beacon - ALTERAR
  	b1.x = 0; //ALTERAR
 800191e:	f04f 0300 	mov.w	r3, #0
 8001922:	607b      	str	r3, [r7, #4]
  	b1.y = 0; //ALTERAR
 8001924:	f04f 0300 	mov.w	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]

  	error = (180.0/M_PI)*(M_PI/2 - atan2((b1.y - myPosition.y), (b1.x - myPosition.x)) - theta_g); // Verificar se vale para todo ponto
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff f91d 	bl	8000b70 <__aeabi_fsub>
 8001936:	4603      	mov	r3, r0
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fd75 	bl	8000428 <__aeabi_f2d>
 800193e:	4604      	mov	r4, r0
 8001940:	460d      	mov	r5, r1
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff f911 	bl	8000b70 <__aeabi_fsub>
 800194e:	4603      	mov	r3, r0
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe fd69 	bl	8000428 <__aeabi_f2d>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4620      	mov	r0, r4
 800195c:	4629      	mov	r1, r5
 800195e:	f004 fcd3 	bl	8006308 <atan2>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	a14e      	add	r1, pc, #312	; (adr r1, 8001aa0 <main+0x248>)
 8001968:	e9d1 0100 	ldrd	r0, r1, [r1]
 800196c:	f7fe fbfc 	bl	8000168 <__aeabi_dsub>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4614      	mov	r4, r2
 8001976:	461d      	mov	r5, r3
 8001978:	8bfb      	ldrh	r3, [r7, #30]
 800197a:	4618      	mov	r0, r3
 800197c:	f7fe fd42 	bl	8000404 <__aeabi_i2d>
 8001980:	4602      	mov	r2, r0
 8001982:	460b      	mov	r3, r1
 8001984:	4620      	mov	r0, r4
 8001986:	4629      	mov	r1, r5
 8001988:	f7fe fbee 	bl	8000168 <__aeabi_dsub>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	a344      	add	r3, pc, #272	; (adr r3, 8001aa8 <main+0x250>)
 8001996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199a:	f7fe fd9d 	bl	80004d8 <__aeabi_dmul>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	f7ff f847 	bl	8000a38 <__aeabi_d2iz>
 80019aa:	4603      	mov	r3, r0
 80019ac:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25


  	// CALCULAR SINAL DE CONTROLE DE ANGULO

  	if (error==0){
 80019b0:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d102      	bne.n	80019be <main+0x166>
  		I = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  	}
  	P = error;
 80019be:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80019c2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  	I = I + error;
 80019c6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80019ca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80019ce:	4413      	add	r3, r2
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  	if (I > 90){
 80019d6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80019da:	2b5a      	cmp	r3, #90	; 0x5a
 80019dc:	dd03      	ble.n	80019e6 <main+0x18e>
  		I = 90;
 80019de:	235a      	movs	r3, #90	; 0x5a
 80019e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80019e4:	e007      	b.n	80019f6 <main+0x19e>
  	}
  	else if (I < -90){
 80019e6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80019ea:	f113 0f5a 	cmn.w	r3, #90	; 0x5a
 80019ee:	da02      	bge.n	80019f6 <main+0x19e>
  		I = -90;
 80019f0:	23a6      	movs	r3, #166	; 0xa6
 80019f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  	}
  	D = error - past_error;
 80019f6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80019fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  	uint8_t PID = (Kp*P) + (Ki*I) + (Kd*D);
 8001a06:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001a0a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001a0e:	fb02 f303 	mul.w	r3, r2, r3
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001a18:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8001a1c:	fb01 f303 	mul.w	r3, r1, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	4413      	add	r3, r2
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a2a:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8001a2e:	fb01 f303 	mul.w	r3, r1, r3
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	4413      	add	r3, r2
 8001a36:	777b      	strb	r3, [r7, #29]

  	past_error = error;
 8001a38:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001a3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  	// CONTROLAR OS MOTORES

  	if (PID >= 0){
  		angle -= PID;
 8001a40:	4b21      	ldr	r3, [pc, #132]	; (8001ac8 <main+0x270>)
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	7f7b      	ldrb	r3, [r7, #29]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <main+0x270>)
 8001a4c:	701a      	strb	r2, [r3, #0]
  	}
  	else{
  		angle += PID;
  	}

  	if(error<0)
 8001a4e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	da06      	bge.n	8001a64 <main+0x20c>
  		speed = 100+error;
 8001a56:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001a5a:	3364      	adds	r3, #100	; 0x64
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4b1b      	ldr	r3, [pc, #108]	; (8001acc <main+0x274>)
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	e006      	b.n	8001a72 <main+0x21a>
  	else
  		speed = 100-error;
 8001a64:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001a68:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8001a6c:	b2da      	uxtb	r2, r3
 8001a6e:	4b17      	ldr	r3, [pc, #92]	; (8001acc <main+0x274>)
 8001a70:	701a      	strb	r2, [r3, #0]

  	setServoAngle(&htim3,TIM_CHANNEL_2,PERIOD,(-angle)); // o angulo do leme é contrario ao que o barco vai se direcionar
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <main+0x270>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	425b      	negs	r3, r3
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	b21b      	sxth	r3, r3
 8001a7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a82:	2104      	movs	r1, #4
 8001a84:	4812      	ldr	r0, [pc, #72]	; (8001ad0 <main+0x278>)
 8001a86:	f7ff fde1 	bl	800164c <setServoAngle>
  	setMotorSpeed(&htim2,TIM_CHANNEL_2,PERIOD,speed);
 8001a8a:	4b10      	ldr	r3, [pc, #64]	; (8001acc <main+0x274>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a94:	2104      	movs	r1, #4
 8001a96:	4808      	ldr	r0, [pc, #32]	; (8001ab8 <main+0x260>)
 8001a98:	f7ff fd3e 	bl	8001518 <setMotorSpeed>
    {
 8001a9c:	e716      	b.n	80018cc <main+0x74>
 8001a9e:	bf00      	nop
 8001aa0:	54442d18 	.word	0x54442d18
 8001aa4:	3ff921fb 	.word	0x3ff921fb
 8001aa8:	1a63c1f8 	.word	0x1a63c1f8
 8001aac:	404ca5dc 	.word	0x404ca5dc
 8001ab0:	20000130 	.word	0x20000130
 8001ab4:	200001bc 	.word	0x200001bc
 8001ab8:	20000200 	.word	0x20000200
 8001abc:	200000d0 	.word	0x200000d0
 8001ac0:	200000d4 	.word	0x200000d4
 8001ac4:	200000d8 	.word	0x200000d8
 8001ac8:	200000cc 	.word	0x200000cc
 8001acc:	200000cd 	.word	0x200000cd
 8001ad0:	20000174 	.word	0x20000174

08001ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b090      	sub	sp, #64	; 0x40
 8001ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ada:	f107 0318 	add.w	r3, r7, #24
 8001ade:	2228      	movs	r2, #40	; 0x28
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f003 f8de 	bl	8004ca4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]
 8001af4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001af6:	2302      	movs	r3, #2
 8001af8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001afa:	2301      	movs	r3, #1
 8001afc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001afe:	2310      	movs	r3, #16
 8001b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b02:	2302      	movs	r3, #2
 8001b04:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b06:	2300      	movs	r3, #0
 8001b08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001b0a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b10:	f107 0318 	add.w	r3, r7, #24
 8001b14:	4618      	mov	r0, r3
 8001b16:	f001 fbbb 	bl	8003290 <HAL_RCC_OscConfig>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001b20:	f000 fd9c 	bl	800265c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b24:	230f      	movs	r3, #15
 8001b26:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b3a:	1d3b      	adds	r3, r7, #4
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f001 fe26 	bl	8003790 <HAL_RCC_ClockConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001b4a:	f000 fd87 	bl	800265c <Error_Handler>
  }
}
 8001b4e:	bf00      	nop
 8001b50:	3740      	adds	r7, #64	; 0x40
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b5e:	f107 0320 	add.w	r3, r7, #32
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b68:	1d3b      	adds	r3, r7, #4
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	60da      	str	r2, [r3, #12]
 8001b74:	611a      	str	r2, [r3, #16]
 8001b76:	615a      	str	r2, [r3, #20]
 8001b78:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b7a:	4b23      	ldr	r3, [pc, #140]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001b7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 320;
 8001b82:	4b21      	ldr	r3, [pc, #132]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001b84:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001b88:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001b90:	4b1d      	ldr	r3, [pc, #116]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001b92:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b96:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b98:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ba4:	4818      	ldr	r0, [pc, #96]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001ba6:	f001 ffdc 	bl	8003b62 <HAL_TIM_PWM_Init>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001bb0:	f000 fd54 	bl	800265c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bbc:	f107 0320 	add.w	r3, r7, #32
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4811      	ldr	r0, [pc, #68]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001bc4:	f002 fd48 	bl	8004658 <HAL_TIMEx_MasterConfigSynchronization>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001bce:	f000 fd45 	bl	800265c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd2:	2360      	movs	r3, #96	; 0x60
 8001bd4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	2204      	movs	r2, #4
 8001be6:	4619      	mov	r1, r3
 8001be8:	4807      	ldr	r0, [pc, #28]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001bea:	f002 f90f 	bl	8003e0c <HAL_TIM_PWM_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001bf4:	f000 fd32 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bf8:	4803      	ldr	r0, [pc, #12]	; (8001c08 <MX_TIM2_Init+0xb0>)
 8001bfa:	f000 fda1 	bl	8002740 <HAL_TIM_MspPostInit>

}
 8001bfe:	bf00      	nop
 8001c00:	3728      	adds	r7, #40	; 0x28
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	20000200 	.word	0x20000200

08001c0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08e      	sub	sp, #56	; 0x38
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c20:	f107 0320 	add.w	r3, r7, #32
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
 8001c38:	615a      	str	r2, [r3, #20]
 8001c3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c3c:	4b2d      	ldr	r3, [pc, #180]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c3e:	4a2e      	ldr	r2, [pc, #184]	; (8001cf8 <MX_TIM3_Init+0xec>)
 8001c40:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 320;
 8001c42:	4b2c      	ldr	r3, [pc, #176]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c44:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001c48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b2a      	ldr	r3, [pc, #168]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001c50:	4b28      	ldr	r3, [pc, #160]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b26      	ldr	r3, [pc, #152]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5e:	4b25      	ldr	r3, [pc, #148]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c64:	4823      	ldr	r0, [pc, #140]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c66:	f001 ff2d 	bl	8003ac4 <HAL_TIM_Base_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001c70:	f000 fcf4 	bl	800265c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c78:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c7e:	4619      	mov	r1, r3
 8001c80:	481c      	ldr	r0, [pc, #112]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c82:	f002 f981 	bl	8003f88 <HAL_TIM_ConfigClockSource>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001c8c:	f000 fce6 	bl	800265c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c90:	4818      	ldr	r0, [pc, #96]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001c92:	f001 ff66 	bl	8003b62 <HAL_TIM_PWM_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001c9c:	f000 fcde 	bl	800265c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ca8:	f107 0320 	add.w	r3, r7, #32
 8001cac:	4619      	mov	r1, r3
 8001cae:	4811      	ldr	r0, [pc, #68]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001cb0:	f002 fcd2 	bl	8004658 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001cba:	f000 fccf 	bl	800265c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cbe:	2360      	movs	r3, #96	; 0x60
 8001cc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	2204      	movs	r2, #4
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4807      	ldr	r0, [pc, #28]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001cd6:	f002 f899 	bl	8003e0c <HAL_TIM_PWM_ConfigChannel>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001ce0:	f000 fcbc 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ce4:	4803      	ldr	r0, [pc, #12]	; (8001cf4 <MX_TIM3_Init+0xe8>)
 8001ce6:	f000 fd2b 	bl	8002740 <HAL_TIM_MspPostInit>

}
 8001cea:	bf00      	nop
 8001cec:	3738      	adds	r7, #56	; 0x38
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000174 	.word	0x20000174
 8001cf8:	40000400 	.word	0x40000400

08001cfc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d00:	4b11      	ldr	r3, [pc, #68]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d02:	4a12      	ldr	r2, [pc, #72]	; (8001d4c <MX_USART1_UART_Init+0x50>)
 8001d04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d06:	4b10      	ldr	r3, [pc, #64]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d14:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d20:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d22:	220c      	movs	r2, #12
 8001d24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d26:	4b08      	ldr	r3, [pc, #32]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d2c:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d32:	4805      	ldr	r0, [pc, #20]	; (8001d48 <MX_USART1_UART_Init+0x4c>)
 8001d34:	f002 fcee 	bl	8004714 <HAL_UART_Init>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d3e:	f000 fc8d 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	200001bc 	.word	0x200001bc
 8001d4c:	40013800 	.word	0x40013800

08001d50 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001d54:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d56:	4a12      	ldr	r2, [pc, #72]	; (8001da0 <MX_USART3_UART_Init+0x50>)
 8001d58:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d60:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d6e:	4b0b      	ldr	r3, [pc, #44]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d74:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d76:	220c      	movs	r2, #12
 8001d78:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d80:	4b06      	ldr	r3, [pc, #24]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d86:	4805      	ldr	r0, [pc, #20]	; (8001d9c <MX_USART3_UART_Init+0x4c>)
 8001d88:	f002 fcc4 	bl	8004714 <HAL_UART_Init>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d92:	f000 fc63 	bl	800265c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000130 	.word	0x20000130
 8001da0:	40004800 	.word	0x40004800

08001da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b088      	sub	sp, #32
 8001da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001daa:	f107 0310 	add.w	r3, r7, #16
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001db8:	4b38      	ldr	r3, [pc, #224]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	4a37      	ldr	r2, [pc, #220]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dbe:	f043 0310 	orr.w	r3, r3, #16
 8001dc2:	6193      	str	r3, [r2, #24]
 8001dc4:	4b35      	ldr	r3, [pc, #212]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	f003 0310 	and.w	r3, r3, #16
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dd0:	4b32      	ldr	r3, [pc, #200]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	4a31      	ldr	r2, [pc, #196]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dd6:	f043 0320 	orr.w	r3, r3, #32
 8001dda:	6193      	str	r3, [r2, #24]
 8001ddc:	4b2f      	ldr	r3, [pc, #188]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	f003 0320 	and.w	r3, r3, #32
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de8:	4b2c      	ldr	r3, [pc, #176]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	4a2b      	ldr	r2, [pc, #172]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001dee:	f043 0304 	orr.w	r3, r3, #4
 8001df2:	6193      	str	r3, [r2, #24]
 8001df4:	4b29      	ldr	r3, [pc, #164]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001df6:	699b      	ldr	r3, [r3, #24]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e00:	4b26      	ldr	r3, [pc, #152]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4a25      	ldr	r2, [pc, #148]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001e06:	f043 0308 	orr.w	r3, r3, #8
 8001e0a:	6193      	str	r3, [r2, #24]
 8001e0c:	4b23      	ldr	r3, [pc, #140]	; (8001e9c <MX_GPIO_Init+0xf8>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	603b      	str	r3, [r7, #0]
 8001e16:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DIR_LATCH_Pin|DIR_EN_Pin, GPIO_PIN_RESET);
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8001e1e:	4820      	ldr	r0, [pc, #128]	; (8001ea0 <MX_GPIO_Init+0xfc>)
 8001e20:	f001 f9fc 	bl	800321c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8001e24:	2200      	movs	r2, #0
 8001e26:	2120      	movs	r1, #32
 8001e28:	481e      	ldr	r0, [pc, #120]	; (8001ea4 <MX_GPIO_Init+0x100>)
 8001e2a:	f001 f9f7 	bl	800321c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e34:	4b1c      	ldr	r3, [pc, #112]	; (8001ea8 <MX_GPIO_Init+0x104>)
 8001e36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	4619      	mov	r1, r3
 8001e42:	481a      	ldr	r0, [pc, #104]	; (8001eac <MX_GPIO_Init+0x108>)
 8001e44:	f001 f866 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DIR_LATCH_Pin DIR_EN_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DIR_LATCH_Pin|DIR_EN_Pin;
 8001e48:	f44f 73b0 	mov.w	r3, #352	; 0x160
 8001e4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e56:	2302      	movs	r3, #2
 8001e58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5a:	f107 0310 	add.w	r3, r7, #16
 8001e5e:	4619      	mov	r1, r3
 8001e60:	480f      	ldr	r0, [pc, #60]	; (8001ea0 <MX_GPIO_Init+0xfc>)
 8001e62:	f001 f857 	bl	8002f14 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_CLK_Pin */
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
 8001e66:	2320      	movs	r3, #32
 8001e68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e72:	2302      	movs	r3, #2
 8001e74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 8001e76:	f107 0310 	add.w	r3, r7, #16
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4809      	ldr	r0, [pc, #36]	; (8001ea4 <MX_GPIO_Init+0x100>)
 8001e7e:	f001 f849 	bl	8002f14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2100      	movs	r1, #0
 8001e86:	2028      	movs	r0, #40	; 0x28
 8001e88:	f001 f80d 	bl	8002ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e8c:	2028      	movs	r0, #40	; 0x28
 8001e8e:	f001 f826 	bl	8002ede <HAL_NVIC_EnableIRQ>

}
 8001e92:	bf00      	nop
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010800 	.word	0x40010800
 8001ea4:	40010c00 	.word	0x40010c00
 8001ea8:	10110000 	.word	0x10110000
 8001eac:	40011000 	.word	0x40011000

08001eb0 <getPowersFromReading>:

/* USER CODE BEGIN 4 */
void getPowersFromReading(ListDevices_t listOfDevices) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	e883 0003 	stmia.w	r3, {r0, r1}
	static int b1Powers[5] = {0,0,0,0,0};
	static int b2Powers[5] = {0,0,0,0,0};
	static int b3Powers[5] = {0,0,0,0,0};
	static uint8_t currentIndex = 0;

	uint8_t nbOfDevices = listOfDevices.nbOfDevices;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	74fb      	strb	r3, [r7, #19]
	Device_t* devices = listOfDevices.devices;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	60fb      	str	r3, [r7, #12]
	uint8_t b1Changed = 0, b2Changed = 0, b3Changed = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	75fb      	strb	r3, [r7, #23]
 8001ec8:	2300      	movs	r3, #0
 8001eca:	75bb      	strb	r3, [r7, #22]
 8001ecc:	2300      	movs	r3, #0
 8001ece:	757b      	strb	r3, [r7, #21]

	// Get the powers from entries
	for (uint8_t i=0; i<nbOfDevices; i++) {
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	753b      	strb	r3, [r7, #20]
 8001ed4:	e076      	b.n	8001fc4 <getPowersFromReading+0x114>
		if(strstr(devices[i].name, "B1") != NULL && !isOutlierInArray(5, b1Powers, devices[i].signalStrength)) {
 8001ed6:	7d3b      	ldrb	r3, [r7, #20]
 8001ed8:	011b      	lsls	r3, r3, #4
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	4413      	add	r3, r2
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	4966      	ldr	r1, [pc, #408]	; (800207c <getPowersFromReading+0x1cc>)
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f003 fb5f 	bl	80055a6 <strstr>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d01a      	beq.n	8001f24 <getPowersFromReading+0x74>
 8001eee:	7d3b      	ldrb	r3, [r7, #20]
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4961      	ldr	r1, [pc, #388]	; (8002080 <getPowersFromReading+0x1d0>)
 8001efc:	2005      	movs	r0, #5
 8001efe:	f000 f8ff 	bl	8002100 <isOutlierInArray>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10d      	bne.n	8001f24 <getPowersFromReading+0x74>
			b1Powers[currentIndex] = devices[i].signalStrength;
 8001f08:	7d3b      	ldrb	r3, [r7, #20]
 8001f0a:	011b      	lsls	r3, r3, #4
 8001f0c:	68fa      	ldr	r2, [r7, #12]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a5c      	ldr	r2, [pc, #368]	; (8002084 <getPowersFromReading+0x1d4>)
 8001f12:	7812      	ldrb	r2, [r2, #0]
 8001f14:	4611      	mov	r1, r2
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	4a59      	ldr	r2, [pc, #356]	; (8002080 <getPowersFromReading+0x1d0>)
 8001f1a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			b1Changed = 1;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	75fb      	strb	r3, [r7, #23]
 8001f22:	e04c      	b.n	8001fbe <getPowersFromReading+0x10e>
		} else if (strstr(devices[i].name, "B2")!= NULL && !isOutlierInArray(5, b2Powers, devices[i].signalStrength)) {
 8001f24:	7d3b      	ldrb	r3, [r7, #20]
 8001f26:	011b      	lsls	r3, r3, #4
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	4956      	ldr	r1, [pc, #344]	; (8002088 <getPowersFromReading+0x1d8>)
 8001f30:	4618      	mov	r0, r3
 8001f32:	f003 fb38 	bl	80055a6 <strstr>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d01a      	beq.n	8001f72 <getPowersFromReading+0xc2>
 8001f3c:	7d3b      	ldrb	r3, [r7, #20]
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	4413      	add	r3, r2
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	461a      	mov	r2, r3
 8001f48:	4950      	ldr	r1, [pc, #320]	; (800208c <getPowersFromReading+0x1dc>)
 8001f4a:	2005      	movs	r0, #5
 8001f4c:	f000 f8d8 	bl	8002100 <isOutlierInArray>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10d      	bne.n	8001f72 <getPowersFromReading+0xc2>
			b2Powers[currentIndex] = devices[i].signalStrength;
 8001f56:	7d3b      	ldrb	r3, [r7, #20]
 8001f58:	011b      	lsls	r3, r3, #4
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	4a49      	ldr	r2, [pc, #292]	; (8002084 <getPowersFromReading+0x1d4>)
 8001f60:	7812      	ldrb	r2, [r2, #0]
 8001f62:	4611      	mov	r1, r2
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	4a49      	ldr	r2, [pc, #292]	; (800208c <getPowersFromReading+0x1dc>)
 8001f68:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			b2Changed = 1;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	75bb      	strb	r3, [r7, #22]
 8001f70:	e025      	b.n	8001fbe <getPowersFromReading+0x10e>
		} else if (strstr(devices[i].name, "B3")!= NULL && !isOutlierInArray(5, b3Powers, devices[i].signalStrength)) {
 8001f72:	7d3b      	ldrb	r3, [r7, #20]
 8001f74:	011b      	lsls	r3, r3, #4
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4413      	add	r3, r2
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	4944      	ldr	r1, [pc, #272]	; (8002090 <getPowersFromReading+0x1e0>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f003 fb11 	bl	80055a6 <strstr>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d019      	beq.n	8001fbe <getPowersFromReading+0x10e>
 8001f8a:	7d3b      	ldrb	r3, [r7, #20]
 8001f8c:	011b      	lsls	r3, r3, #4
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	4413      	add	r3, r2
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	461a      	mov	r2, r3
 8001f96:	493f      	ldr	r1, [pc, #252]	; (8002094 <getPowersFromReading+0x1e4>)
 8001f98:	2005      	movs	r0, #5
 8001f9a:	f000 f8b1 	bl	8002100 <isOutlierInArray>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d10c      	bne.n	8001fbe <getPowersFromReading+0x10e>
			b3Powers[currentIndex] = devices[i].signalStrength;
 8001fa4:	7d3b      	ldrb	r3, [r7, #20]
 8001fa6:	011b      	lsls	r3, r3, #4
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	4a35      	ldr	r2, [pc, #212]	; (8002084 <getPowersFromReading+0x1d4>)
 8001fae:	7812      	ldrb	r2, [r2, #0]
 8001fb0:	4611      	mov	r1, r2
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	4a37      	ldr	r2, [pc, #220]	; (8002094 <getPowersFromReading+0x1e4>)
 8001fb6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			b3Changed = 1;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	757b      	strb	r3, [r7, #21]
	for (uint8_t i=0; i<nbOfDevices; i++) {
 8001fbe:	7d3b      	ldrb	r3, [r7, #20]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	753b      	strb	r3, [r7, #20]
 8001fc4:	7d3a      	ldrb	r2, [r7, #20]
 8001fc6:	7cfb      	ldrb	r3, [r7, #19]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d384      	bcc.n	8001ed6 <getPowersFromReading+0x26>
		}
	}

	uint8_t prevIndex = (currentIndex > 0) ? currentIndex-1 : 4;
 8001fcc:	4b2d      	ldr	r3, [pc, #180]	; (8002084 <getPowersFromReading+0x1d4>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d004      	beq.n	8001fde <getPowersFromReading+0x12e>
 8001fd4:	4b2b      	ldr	r3, [pc, #172]	; (8002084 <getPowersFromReading+0x1d4>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	e000      	b.n	8001fe0 <getPowersFromReading+0x130>
 8001fde:	2304      	movs	r3, #4
 8001fe0:	72fb      	strb	r3, [r7, #11]
	if(!b1Changed) b1Powers[currentIndex] = b1Powers[prevIndex];
 8001fe2:	7dfb      	ldrb	r3, [r7, #23]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d109      	bne.n	8001ffc <getPowersFromReading+0x14c>
 8001fe8:	7afb      	ldrb	r3, [r7, #11]
 8001fea:	4a26      	ldr	r2, [pc, #152]	; (8002084 <getPowersFromReading+0x1d4>)
 8001fec:	7812      	ldrb	r2, [r2, #0]
 8001fee:	4611      	mov	r1, r2
 8001ff0:	4a23      	ldr	r2, [pc, #140]	; (8002080 <getPowersFromReading+0x1d0>)
 8001ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff6:	4a22      	ldr	r2, [pc, #136]	; (8002080 <getPowersFromReading+0x1d0>)
 8001ff8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if(!b2Changed) b2Powers[currentIndex] = b2Powers[prevIndex];
 8001ffc:	7dbb      	ldrb	r3, [r7, #22]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d109      	bne.n	8002016 <getPowersFromReading+0x166>
 8002002:	7afb      	ldrb	r3, [r7, #11]
 8002004:	4a1f      	ldr	r2, [pc, #124]	; (8002084 <getPowersFromReading+0x1d4>)
 8002006:	7812      	ldrb	r2, [r2, #0]
 8002008:	4611      	mov	r1, r2
 800200a:	4a20      	ldr	r2, [pc, #128]	; (800208c <getPowersFromReading+0x1dc>)
 800200c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002010:	4a1e      	ldr	r2, [pc, #120]	; (800208c <getPowersFromReading+0x1dc>)
 8002012:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	if(!b3Changed) b3Powers[currentIndex] = b3Powers[prevIndex];
 8002016:	7d7b      	ldrb	r3, [r7, #21]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d109      	bne.n	8002030 <getPowersFromReading+0x180>
 800201c:	7afb      	ldrb	r3, [r7, #11]
 800201e:	4a19      	ldr	r2, [pc, #100]	; (8002084 <getPowersFromReading+0x1d4>)
 8002020:	7812      	ldrb	r2, [r2, #0]
 8002022:	4611      	mov	r1, r2
 8002024:	4a1b      	ldr	r2, [pc, #108]	; (8002094 <getPowersFromReading+0x1e4>)
 8002026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202a:	4a1a      	ldr	r2, [pc, #104]	; (8002094 <getPowersFromReading+0x1e4>)
 800202c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	b1Power = getAverage(5, b1Powers);
 8002030:	4913      	ldr	r1, [pc, #76]	; (8002080 <getPowersFromReading+0x1d0>)
 8002032:	2005      	movs	r0, #5
 8002034:	f000 f836 	bl	80020a4 <getAverage>
 8002038:	4603      	mov	r3, r0
 800203a:	4a17      	ldr	r2, [pc, #92]	; (8002098 <getPowersFromReading+0x1e8>)
 800203c:	6013      	str	r3, [r2, #0]
	b2Power = getAverage(5, b2Powers);
 800203e:	4913      	ldr	r1, [pc, #76]	; (800208c <getPowersFromReading+0x1dc>)
 8002040:	2005      	movs	r0, #5
 8002042:	f000 f82f 	bl	80020a4 <getAverage>
 8002046:	4603      	mov	r3, r0
 8002048:	4a14      	ldr	r2, [pc, #80]	; (800209c <getPowersFromReading+0x1ec>)
 800204a:	6013      	str	r3, [r2, #0]
	b3Power = getAverage(5, b3Powers);
 800204c:	4911      	ldr	r1, [pc, #68]	; (8002094 <getPowersFromReading+0x1e4>)
 800204e:	2005      	movs	r0, #5
 8002050:	f000 f828 	bl	80020a4 <getAverage>
 8002054:	4603      	mov	r3, r0
 8002056:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <getPowersFromReading+0x1f0>)
 8002058:	6013      	str	r3, [r2, #0]

	currentIndex = (currentIndex >= 4) ? 0 : currentIndex+1;
 800205a:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <getPowersFromReading+0x1d4>)
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b03      	cmp	r3, #3
 8002060:	d804      	bhi.n	800206c <getPowersFromReading+0x1bc>
 8002062:	4b08      	ldr	r3, [pc, #32]	; (8002084 <getPowersFromReading+0x1d4>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	3301      	adds	r3, #1
 8002068:	b2db      	uxtb	r3, r3
 800206a:	e000      	b.n	800206e <getPowersFromReading+0x1be>
 800206c:	2300      	movs	r3, #0
 800206e:	4a05      	ldr	r2, [pc, #20]	; (8002084 <getPowersFromReading+0x1d4>)
 8002070:	7013      	strb	r3, [r2, #0]
}
 8002072:	bf00      	nop
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	08007828 	.word	0x08007828
 8002080:	200000dc 	.word	0x200000dc
 8002084:	200000f0 	.word	0x200000f0
 8002088:	0800782c 	.word	0x0800782c
 800208c:	200000f4 	.word	0x200000f4
 8002090:	08007830 	.word	0x08007830
 8002094:	20000108 	.word	0x20000108
 8002098:	200000d0 	.word	0x200000d0
 800209c:	200000d4 	.word	0x200000d4
 80020a0:	200000d8 	.word	0x200000d8

080020a4 <getAverage>:

int getAverage(int nbOfEntries, int entries[]) {
 80020a4:	b480      	push	{r7}
 80020a6:	b087      	sub	sp, #28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
	int nonNullEntries = 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	617b      	str	r3, [r7, #20]
	int sum = 0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	613b      	str	r3, [r7, #16]
	for (int i=0; i<nbOfEntries; i++) {
 80020b6:	2300      	movs	r3, #0
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	e014      	b.n	80020e6 <getAverage+0x42>
		if(entries[i] != 0)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	683a      	ldr	r2, [r7, #0]
 80020c2:	4413      	add	r3, r2
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d002      	beq.n	80020d0 <getAverage+0x2c>
			nonNullEntries++;
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	3301      	adds	r3, #1
 80020ce:	617b      	str	r3, [r7, #20]
		sum += entries[i];
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	683a      	ldr	r2, [r7, #0]
 80020d6:	4413      	add	r3, r2
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	4413      	add	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
	for (int i=0; i<nbOfEntries; i++) {
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	3301      	adds	r3, #1
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbe6      	blt.n	80020bc <getAverage+0x18>
	}
	return sum/nonNullEntries;
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	371c      	adds	r7, #28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bc80      	pop	{r7}
 80020fe:	4770      	bx	lr

08002100 <isOutlierInArray>:

uint8_t isOutlierInArray(int nbOfEntries, int array[], int value) {
 8002100:	b5b0      	push	{r4, r5, r7, lr}
 8002102:	b088      	sub	sp, #32
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
	int min = array[0], max = array[0];
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	61fb      	str	r3, [r7, #28]
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	61bb      	str	r3, [r7, #24]
	for (int i=1; i<nbOfEntries; i++) {
 8002118:	2301      	movs	r3, #1
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	e01e      	b.n	800215c <isOutlierInArray+0x5c>
		if (array[i] > max) max = array[i];
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	4413      	add	r3, r2
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	429a      	cmp	r2, r3
 800212c:	da05      	bge.n	800213a <isOutlierInArray+0x3a>
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	4413      	add	r3, r2
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	61bb      	str	r3, [r7, #24]
		if (array[i] < min) min = array[i];
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	68ba      	ldr	r2, [r7, #8]
 8002140:	4413      	add	r3, r2
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	69fa      	ldr	r2, [r7, #28]
 8002146:	429a      	cmp	r2, r3
 8002148:	dd05      	ble.n	8002156 <isOutlierInArray+0x56>
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	4413      	add	r3, r2
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	61fb      	str	r3, [r7, #28]
	for (int i=1; i<nbOfEntries; i++) {
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	3301      	adds	r3, #1
 800215a:	617b      	str	r3, [r7, #20]
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	429a      	cmp	r2, r3
 8002162:	dbdc      	blt.n	800211e <isOutlierInArray+0x1e>
	}
	return (value > 1.1*max || value < 0.9*min);
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f7fe f94d 	bl	8000404 <__aeabi_i2d>
 800216a:	4604      	mov	r4, r0
 800216c:	460d      	mov	r5, r1
 800216e:	69b8      	ldr	r0, [r7, #24]
 8002170:	f7fe f948 	bl	8000404 <__aeabi_i2d>
 8002174:	a316      	add	r3, pc, #88	; (adr r3, 80021d0 <isOutlierInArray+0xd0>)
 8002176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800217a:	f7fe f9ad 	bl	80004d8 <__aeabi_dmul>
 800217e:	4602      	mov	r2, r0
 8002180:	460b      	mov	r3, r1
 8002182:	4620      	mov	r0, r4
 8002184:	4629      	mov	r1, r5
 8002186:	f7fe fc37 	bl	80009f8 <__aeabi_dcmpgt>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d115      	bne.n	80021bc <isOutlierInArray+0xbc>
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7fe f937 	bl	8000404 <__aeabi_i2d>
 8002196:	4604      	mov	r4, r0
 8002198:	460d      	mov	r5, r1
 800219a:	69f8      	ldr	r0, [r7, #28]
 800219c:	f7fe f932 	bl	8000404 <__aeabi_i2d>
 80021a0:	a30d      	add	r3, pc, #52	; (adr r3, 80021d8 <isOutlierInArray+0xd8>)
 80021a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a6:	f7fe f997 	bl	80004d8 <__aeabi_dmul>
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	4620      	mov	r0, r4
 80021b0:	4629      	mov	r1, r5
 80021b2:	f7fe fc03 	bl	80009bc <__aeabi_dcmplt>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <isOutlierInArray+0xc0>
 80021bc:	2301      	movs	r3, #1
 80021be:	e000      	b.n	80021c2 <isOutlierInArray+0xc2>
 80021c0:	2300      	movs	r3, #0
 80021c2:	b2db      	uxtb	r3, r3
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3720      	adds	r7, #32
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bdb0      	pop	{r4, r5, r7, pc}
 80021cc:	f3af 8000 	nop.w
 80021d0:	9999999a 	.word	0x9999999a
 80021d4:	3ff19999 	.word	0x3ff19999
 80021d8:	cccccccd 	.word	0xcccccccd
 80021dc:	3feccccc 	.word	0x3feccccc

080021e0 <get_position>:

Point get_position(float rss1, float rss2, float rss3) {
 80021e0:	b5b0      	push	{r4, r5, r7, lr}
 80021e2:	b090      	sub	sp, #64	; 0x40
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	603b      	str	r3, [r7, #0]

  int8_t P = -69; // Abstract Value, Must be measured
 80021ee:	23bb      	movs	r3, #187	; 0xbb
 80021f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  int8_t N = 2;  // NI
 80021f4:	2302      	movs	r3, #2
 80021f6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

  // getting the distance in meters
  float d1 = pow(10,((P - rss1)/(10*N)));
 80021fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fd6c 	bl	8000cdc <__aeabi_i2f>
 8002204:	4603      	mov	r3, r0
 8002206:	68b9      	ldr	r1, [r7, #8]
 8002208:	4618      	mov	r0, r3
 800220a:	f7fe fcb1 	bl	8000b70 <__aeabi_fsub>
 800220e:	4603      	mov	r3, r0
 8002210:	461c      	mov	r4, r3
 8002212:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8002216:	4613      	mov	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	4618      	mov	r0, r3
 8002220:	f7fe fd5c 	bl	8000cdc <__aeabi_i2f>
 8002224:	4603      	mov	r3, r0
 8002226:	4619      	mov	r1, r3
 8002228:	4620      	mov	r0, r4
 800222a:	f7fe fe5f 	bl	8000eec <__aeabi_fdiv>
 800222e:	4603      	mov	r3, r0
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe f8f9 	bl	8000428 <__aeabi_f2d>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	f04f 0000 	mov.w	r0, #0
 800223e:	49c6      	ldr	r1, [pc, #792]	; (8002558 <get_position+0x378>)
 8002240:	f004 f864 	bl	800630c <pow>
 8002244:	4602      	mov	r2, r0
 8002246:	460b      	mov	r3, r1
 8002248:	4610      	mov	r0, r2
 800224a:	4619      	mov	r1, r3
 800224c:	f7fe fc3c 	bl	8000ac8 <__aeabi_d2f>
 8002250:	4603      	mov	r3, r0
 8002252:	63bb      	str	r3, [r7, #56]	; 0x38
  float d2 = pow(10,((P - rss2)/(10*N)));
 8002254:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8002258:	4618      	mov	r0, r3
 800225a:	f7fe fd3f 	bl	8000cdc <__aeabi_i2f>
 800225e:	4603      	mov	r3, r0
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	4618      	mov	r0, r3
 8002264:	f7fe fc84 	bl	8000b70 <__aeabi_fsub>
 8002268:	4603      	mov	r3, r0
 800226a:	461c      	mov	r4, r3
 800226c:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 8002270:	4613      	mov	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	4618      	mov	r0, r3
 800227a:	f7fe fd2f 	bl	8000cdc <__aeabi_i2f>
 800227e:	4603      	mov	r3, r0
 8002280:	4619      	mov	r1, r3
 8002282:	4620      	mov	r0, r4
 8002284:	f7fe fe32 	bl	8000eec <__aeabi_fdiv>
 8002288:	4603      	mov	r3, r0
 800228a:	4618      	mov	r0, r3
 800228c:	f7fe f8cc 	bl	8000428 <__aeabi_f2d>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	f04f 0000 	mov.w	r0, #0
 8002298:	49af      	ldr	r1, [pc, #700]	; (8002558 <get_position+0x378>)
 800229a:	f004 f837 	bl	800630c <pow>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4610      	mov	r0, r2
 80022a4:	4619      	mov	r1, r3
 80022a6:	f7fe fc0f 	bl	8000ac8 <__aeabi_d2f>
 80022aa:	4603      	mov	r3, r0
 80022ac:	637b      	str	r3, [r7, #52]	; 0x34
  float d3 = pow(10,((P - rss3)/(10*N)));
 80022ae:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe fd12 	bl	8000cdc <__aeabi_i2f>
 80022b8:	4603      	mov	r3, r0
 80022ba:	6839      	ldr	r1, [r7, #0]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe fc57 	bl	8000b70 <__aeabi_fsub>
 80022c2:	4603      	mov	r3, r0
 80022c4:	461c      	mov	r4, r3
 80022c6:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe fd02 	bl	8000cdc <__aeabi_i2f>
 80022d8:	4603      	mov	r3, r0
 80022da:	4619      	mov	r1, r3
 80022dc:	4620      	mov	r0, r4
 80022de:	f7fe fe05 	bl	8000eec <__aeabi_fdiv>
 80022e2:	4603      	mov	r3, r0
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fe f89f 	bl	8000428 <__aeabi_f2d>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	f04f 0000 	mov.w	r0, #0
 80022f2:	4999      	ldr	r1, [pc, #612]	; (8002558 <get_position+0x378>)
 80022f4:	f004 f80a 	bl	800630c <pow>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	4610      	mov	r0, r2
 80022fe:	4619      	mov	r1, r3
 8002300:	f7fe fbe2 	bl	8000ac8 <__aeabi_d2f>
 8002304:	4603      	mov	r3, r0
 8002306:	633b      	str	r3, [r7, #48]	; 0x30
  const Point B2 = {-19.866425, -43.964556 };
  const Point B3 = {-19.866572, -43.964556 };

  // Calculate the position of the unknown point.

  float A = (-2*B1.x+2*B2.x);
 8002308:	4b94      	ldr	r3, [pc, #592]	; (800255c <get_position+0x37c>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fd37 	bl	8000d84 <__aeabi_fmul>
 8002316:	4603      	mov	r3, r0
 8002318:	461c      	mov	r4, r3
 800231a:	4b91      	ldr	r3, [pc, #580]	; (8002560 <get_position+0x380>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4619      	mov	r1, r3
 8002320:	4618      	mov	r0, r3
 8002322:	f7fe fc27 	bl	8000b74 <__addsf3>
 8002326:	4603      	mov	r3, r0
 8002328:	4619      	mov	r1, r3
 800232a:	4620      	mov	r0, r4
 800232c:	f7fe fc22 	bl	8000b74 <__addsf3>
 8002330:	4603      	mov	r3, r0
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
  float B = (-2*B1.y+2*B2.y);
 8002334:	4b89      	ldr	r3, [pc, #548]	; (800255c <get_position+0x37c>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800233c:	4618      	mov	r0, r3
 800233e:	f7fe fd21 	bl	8000d84 <__aeabi_fmul>
 8002342:	4603      	mov	r3, r0
 8002344:	461c      	mov	r4, r3
 8002346:	4b86      	ldr	r3, [pc, #536]	; (8002560 <get_position+0x380>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	4619      	mov	r1, r3
 800234c:	4618      	mov	r0, r3
 800234e:	f7fe fc11 	bl	8000b74 <__addsf3>
 8002352:	4603      	mov	r3, r0
 8002354:	4619      	mov	r1, r3
 8002356:	4620      	mov	r0, r4
 8002358:	f7fe fc0c 	bl	8000b74 <__addsf3>
 800235c:	4603      	mov	r3, r0
 800235e:	62bb      	str	r3, [r7, #40]	; 0x28
  float C = pow(d1,2)-pow(d2,2)-pow(B1.x,2)+pow(B2.x,2)-pow(B1.y,2)+pow(B2.y,2);
 8002360:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002362:	f7fe f861 	bl	8000428 <__aeabi_f2d>
 8002366:	f04f 0200 	mov.w	r2, #0
 800236a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800236e:	f003 ffcd 	bl	800630c <pow>
 8002372:	4604      	mov	r4, r0
 8002374:	460d      	mov	r5, r1
 8002376:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002378:	f7fe f856 	bl	8000428 <__aeabi_f2d>
 800237c:	f04f 0200 	mov.w	r2, #0
 8002380:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002384:	f003 ffc2 	bl	800630c <pow>
 8002388:	4602      	mov	r2, r0
 800238a:	460b      	mov	r3, r1
 800238c:	4620      	mov	r0, r4
 800238e:	4629      	mov	r1, r5
 8002390:	f7fd feea 	bl	8000168 <__aeabi_dsub>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4614      	mov	r4, r2
 800239a:	461d      	mov	r5, r3
 800239c:	4b6f      	ldr	r3, [pc, #444]	; (800255c <get_position+0x37c>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7fe f841 	bl	8000428 <__aeabi_f2d>
 80023a6:	f04f 0200 	mov.w	r2, #0
 80023aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023ae:	f003 ffad 	bl	800630c <pow>
 80023b2:	4602      	mov	r2, r0
 80023b4:	460b      	mov	r3, r1
 80023b6:	4620      	mov	r0, r4
 80023b8:	4629      	mov	r1, r5
 80023ba:	f7fd fed5 	bl	8000168 <__aeabi_dsub>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	4614      	mov	r4, r2
 80023c4:	461d      	mov	r5, r3
 80023c6:	4b66      	ldr	r3, [pc, #408]	; (8002560 <get_position+0x380>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe f82c 	bl	8000428 <__aeabi_f2d>
 80023d0:	f04f 0200 	mov.w	r2, #0
 80023d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023d8:	f003 ff98 	bl	800630c <pow>
 80023dc:	4602      	mov	r2, r0
 80023de:	460b      	mov	r3, r1
 80023e0:	4620      	mov	r0, r4
 80023e2:	4629      	mov	r1, r5
 80023e4:	f7fd fec2 	bl	800016c <__adddf3>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	4614      	mov	r4, r2
 80023ee:	461d      	mov	r5, r3
 80023f0:	4b5a      	ldr	r3, [pc, #360]	; (800255c <get_position+0x37c>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe f817 	bl	8000428 <__aeabi_f2d>
 80023fa:	f04f 0200 	mov.w	r2, #0
 80023fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002402:	f003 ff83 	bl	800630c <pow>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4620      	mov	r0, r4
 800240c:	4629      	mov	r1, r5
 800240e:	f7fd feab 	bl	8000168 <__aeabi_dsub>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4614      	mov	r4, r2
 8002418:	461d      	mov	r5, r3
 800241a:	4b51      	ldr	r3, [pc, #324]	; (8002560 <get_position+0x380>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe f802 	bl	8000428 <__aeabi_f2d>
 8002424:	f04f 0200 	mov.w	r2, #0
 8002428:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800242c:	f003 ff6e 	bl	800630c <pow>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	4620      	mov	r0, r4
 8002436:	4629      	mov	r1, r5
 8002438:	f7fd fe98 	bl	800016c <__adddf3>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	4610      	mov	r0, r2
 8002442:	4619      	mov	r1, r3
 8002444:	f7fe fb40 	bl	8000ac8 <__aeabi_d2f>
 8002448:	4603      	mov	r3, r0
 800244a:	627b      	str	r3, [r7, #36]	; 0x24
  float D = (-2*B2.x+2*B3.x);
 800244c:	4b44      	ldr	r3, [pc, #272]	; (8002560 <get_position+0x380>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002454:	4618      	mov	r0, r3
 8002456:	f7fe fc95 	bl	8000d84 <__aeabi_fmul>
 800245a:	4603      	mov	r3, r0
 800245c:	461c      	mov	r4, r3
 800245e:	4b41      	ldr	r3, [pc, #260]	; (8002564 <get_position+0x384>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4619      	mov	r1, r3
 8002464:	4618      	mov	r0, r3
 8002466:	f7fe fb85 	bl	8000b74 <__addsf3>
 800246a:	4603      	mov	r3, r0
 800246c:	4619      	mov	r1, r3
 800246e:	4620      	mov	r0, r4
 8002470:	f7fe fb80 	bl	8000b74 <__addsf3>
 8002474:	4603      	mov	r3, r0
 8002476:	623b      	str	r3, [r7, #32]
  float E = (-2*B2.y+2*B3.y);
 8002478:	4b39      	ldr	r3, [pc, #228]	; (8002560 <get_position+0x380>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fc7f 	bl	8000d84 <__aeabi_fmul>
 8002486:	4603      	mov	r3, r0
 8002488:	461c      	mov	r4, r3
 800248a:	4b36      	ldr	r3, [pc, #216]	; (8002564 <get_position+0x384>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	4619      	mov	r1, r3
 8002490:	4618      	mov	r0, r3
 8002492:	f7fe fb6f 	bl	8000b74 <__addsf3>
 8002496:	4603      	mov	r3, r0
 8002498:	4619      	mov	r1, r3
 800249a:	4620      	mov	r0, r4
 800249c:	f7fe fb6a 	bl	8000b74 <__addsf3>
 80024a0:	4603      	mov	r3, r0
 80024a2:	61fb      	str	r3, [r7, #28]
  float F = pow(d2,2)-pow(d3,2)-pow(B2.x,2)+pow(B3.x,2)-pow(B2.y,2)+pow(B2.y,2);
 80024a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80024a6:	f7fd ffbf 	bl	8000428 <__aeabi_f2d>
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024b2:	f003 ff2b 	bl	800630c <pow>
 80024b6:	4604      	mov	r4, r0
 80024b8:	460d      	mov	r5, r1
 80024ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024bc:	f7fd ffb4 	bl	8000428 <__aeabi_f2d>
 80024c0:	f04f 0200 	mov.w	r2, #0
 80024c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024c8:	f003 ff20 	bl	800630c <pow>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	4620      	mov	r0, r4
 80024d2:	4629      	mov	r1, r5
 80024d4:	f7fd fe48 	bl	8000168 <__aeabi_dsub>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	4614      	mov	r4, r2
 80024de:	461d      	mov	r5, r3
 80024e0:	4b1f      	ldr	r3, [pc, #124]	; (8002560 <get_position+0x380>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fd ff9f 	bl	8000428 <__aeabi_f2d>
 80024ea:	f04f 0200 	mov.w	r2, #0
 80024ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80024f2:	f003 ff0b 	bl	800630c <pow>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4620      	mov	r0, r4
 80024fc:	4629      	mov	r1, r5
 80024fe:	f7fd fe33 	bl	8000168 <__aeabi_dsub>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	4614      	mov	r4, r2
 8002508:	461d      	mov	r5, r3
 800250a:	4b16      	ldr	r3, [pc, #88]	; (8002564 <get_position+0x384>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7fd ff8a 	bl	8000428 <__aeabi_f2d>
 8002514:	f04f 0200 	mov.w	r2, #0
 8002518:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800251c:	f003 fef6 	bl	800630c <pow>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	4620      	mov	r0, r4
 8002526:	4629      	mov	r1, r5
 8002528:	f7fd fe20 	bl	800016c <__adddf3>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4614      	mov	r4, r2
 8002532:	461d      	mov	r5, r3
 8002534:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <get_position+0x380>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	4618      	mov	r0, r3
 800253a:	f7fd ff75 	bl	8000428 <__aeabi_f2d>
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002546:	f003 fee1 	bl	800630c <pow>
 800254a:	4602      	mov	r2, r0
 800254c:	460b      	mov	r3, r1
 800254e:	4620      	mov	r0, r4
 8002550:	4629      	mov	r1, r5
 8002552:	f7fd fe09 	bl	8000168 <__aeabi_dsub>
 8002556:	e007      	b.n	8002568 <get_position+0x388>
 8002558:	40240000 	.word	0x40240000
 800255c:	08007850 	.word	0x08007850
 8002560:	08007858 	.word	0x08007858
 8002564:	08007860 	.word	0x08007860
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4614      	mov	r4, r2
 800256e:	461d      	mov	r5, r3
 8002570:	4b39      	ldr	r3, [pc, #228]	; (8002658 <get_position+0x478>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4618      	mov	r0, r3
 8002576:	f7fd ff57 	bl	8000428 <__aeabi_f2d>
 800257a:	f04f 0200 	mov.w	r2, #0
 800257e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002582:	f003 fec3 	bl	800630c <pow>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	4620      	mov	r0, r4
 800258c:	4629      	mov	r1, r5
 800258e:	f7fd fded 	bl	800016c <__adddf3>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fa95 	bl	8000ac8 <__aeabi_d2f>
 800259e:	4603      	mov	r3, r0
 80025a0:	61bb      	str	r3, [r7, #24]

  Point p = {
    .x = ((C*E) - (F*B)) / ((E*A) - (B*D)),
 80025a2:	69f9      	ldr	r1, [r7, #28]
 80025a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025a6:	f7fe fbed 	bl	8000d84 <__aeabi_fmul>
 80025aa:	4603      	mov	r3, r0
 80025ac:	461c      	mov	r4, r3
 80025ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025b0:	69b8      	ldr	r0, [r7, #24]
 80025b2:	f7fe fbe7 	bl	8000d84 <__aeabi_fmul>
 80025b6:	4603      	mov	r3, r0
 80025b8:	4619      	mov	r1, r3
 80025ba:	4620      	mov	r0, r4
 80025bc:	f7fe fad8 	bl	8000b70 <__aeabi_fsub>
 80025c0:	4603      	mov	r3, r0
 80025c2:	461c      	mov	r4, r3
 80025c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80025c6:	69f8      	ldr	r0, [r7, #28]
 80025c8:	f7fe fbdc 	bl	8000d84 <__aeabi_fmul>
 80025cc:	4603      	mov	r3, r0
 80025ce:	461d      	mov	r5, r3
 80025d0:	6a39      	ldr	r1, [r7, #32]
 80025d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80025d4:	f7fe fbd6 	bl	8000d84 <__aeabi_fmul>
 80025d8:	4603      	mov	r3, r0
 80025da:	4619      	mov	r1, r3
 80025dc:	4628      	mov	r0, r5
 80025de:	f7fe fac7 	bl	8000b70 <__aeabi_fsub>
 80025e2:	4603      	mov	r3, r0
 80025e4:	4619      	mov	r1, r3
 80025e6:	4620      	mov	r0, r4
 80025e8:	f7fe fc80 	bl	8000eec <__aeabi_fdiv>
 80025ec:	4603      	mov	r3, r0
  Point p = {
 80025ee:	613b      	str	r3, [r7, #16]
    .y = ((C*D) - (F*A)) / ((B*D) - (A*E))
 80025f0:	6a39      	ldr	r1, [r7, #32]
 80025f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025f4:	f7fe fbc6 	bl	8000d84 <__aeabi_fmul>
 80025f8:	4603      	mov	r3, r0
 80025fa:	461c      	mov	r4, r3
 80025fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80025fe:	69b8      	ldr	r0, [r7, #24]
 8002600:	f7fe fbc0 	bl	8000d84 <__aeabi_fmul>
 8002604:	4603      	mov	r3, r0
 8002606:	4619      	mov	r1, r3
 8002608:	4620      	mov	r0, r4
 800260a:	f7fe fab1 	bl	8000b70 <__aeabi_fsub>
 800260e:	4603      	mov	r3, r0
 8002610:	461c      	mov	r4, r3
 8002612:	6a39      	ldr	r1, [r7, #32]
 8002614:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002616:	f7fe fbb5 	bl	8000d84 <__aeabi_fmul>
 800261a:	4603      	mov	r3, r0
 800261c:	461d      	mov	r5, r3
 800261e:	69f9      	ldr	r1, [r7, #28]
 8002620:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002622:	f7fe fbaf 	bl	8000d84 <__aeabi_fmul>
 8002626:	4603      	mov	r3, r0
 8002628:	4619      	mov	r1, r3
 800262a:	4628      	mov	r0, r5
 800262c:	f7fe faa0 	bl	8000b70 <__aeabi_fsub>
 8002630:	4603      	mov	r3, r0
 8002632:	4619      	mov	r1, r3
 8002634:	4620      	mov	r0, r4
 8002636:	f7fe fc59 	bl	8000eec <__aeabi_fdiv>
 800263a:	4603      	mov	r3, r0
  Point p = {
 800263c:	617b      	str	r3, [r7, #20]
  };

  return p;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	461a      	mov	r2, r3
 8002642:	f107 0310 	add.w	r3, r7, #16
 8002646:	e893 0003 	ldmia.w	r3, {r0, r1}
 800264a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	3740      	adds	r7, #64	; 0x40
 8002652:	46bd      	mov	sp, r7
 8002654:	bdb0      	pop	{r4, r5, r7, pc}
 8002656:	bf00      	nop
 8002658:	08007858 	.word	0x08007858

0800265c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800266e:	4b15      	ldr	r3, [pc, #84]	; (80026c4 <HAL_MspInit+0x5c>)
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	4a14      	ldr	r2, [pc, #80]	; (80026c4 <HAL_MspInit+0x5c>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	6193      	str	r3, [r2, #24]
 800267a:	4b12      	ldr	r3, [pc, #72]	; (80026c4 <HAL_MspInit+0x5c>)
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	60bb      	str	r3, [r7, #8]
 8002684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002686:	4b0f      	ldr	r3, [pc, #60]	; (80026c4 <HAL_MspInit+0x5c>)
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	4a0e      	ldr	r2, [pc, #56]	; (80026c4 <HAL_MspInit+0x5c>)
 800268c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002690:	61d3      	str	r3, [r2, #28]
 8002692:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <HAL_MspInit+0x5c>)
 8002694:	69db      	ldr	r3, [r3, #28]
 8002696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269a:	607b      	str	r3, [r7, #4]
 800269c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800269e:	4b0a      	ldr	r3, [pc, #40]	; (80026c8 <HAL_MspInit+0x60>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	4a04      	ldr	r2, [pc, #16]	; (80026c8 <HAL_MspInit+0x60>)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026ba:	bf00      	nop
 80026bc:	3714      	adds	r7, #20
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40010000 	.word	0x40010000

080026cc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026dc:	d10b      	bne.n	80026f6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026de:	4b08      	ldr	r3, [pc, #32]	; (8002700 <HAL_TIM_PWM_MspInit+0x34>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	4a07      	ldr	r2, [pc, #28]	; (8002700 <HAL_TIM_PWM_MspInit+0x34>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	61d3      	str	r3, [r2, #28]
 80026ea:	4b05      	ldr	r3, [pc, #20]	; (8002700 <HAL_TIM_PWM_MspInit+0x34>)
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80026f6:	bf00      	nop
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bc80      	pop	{r7}
 80026fe:	4770      	bx	lr
 8002700:	40021000 	.word	0x40021000

08002704 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a09      	ldr	r2, [pc, #36]	; (8002738 <HAL_TIM_Base_MspInit+0x34>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d10b      	bne.n	800272e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002716:	4b09      	ldr	r3, [pc, #36]	; (800273c <HAL_TIM_Base_MspInit+0x38>)
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	4a08      	ldr	r2, [pc, #32]	; (800273c <HAL_TIM_Base_MspInit+0x38>)
 800271c:	f043 0302 	orr.w	r3, r3, #2
 8002720:	61d3      	str	r3, [r2, #28]
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <HAL_TIM_Base_MspInit+0x38>)
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800272e:	bf00      	nop
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr
 8002738:	40000400 	.word	0x40000400
 800273c:	40021000 	.word	0x40021000

08002740 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b08a      	sub	sp, #40	; 0x28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002748:	f107 0310 	add.w	r3, r7, #16
 800274c:	2200      	movs	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275e:	d12a      	bne.n	80027b6 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002760:	4b2e      	ldr	r3, [pc, #184]	; (800281c <HAL_TIM_MspPostInit+0xdc>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	4a2d      	ldr	r2, [pc, #180]	; (800281c <HAL_TIM_MspPostInit+0xdc>)
 8002766:	f043 0308 	orr.w	r3, r3, #8
 800276a:	6193      	str	r3, [r2, #24]
 800276c:	4b2b      	ldr	r3, [pc, #172]	; (800281c <HAL_TIM_MspPostInit+0xdc>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0308 	and.w	r3, r3, #8
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002778:	2308      	movs	r3, #8
 800277a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277c:	2302      	movs	r3, #2
 800277e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002780:	2302      	movs	r3, #2
 8002782:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002784:	f107 0310 	add.w	r3, r7, #16
 8002788:	4619      	mov	r1, r3
 800278a:	4825      	ldr	r0, [pc, #148]	; (8002820 <HAL_TIM_MspPostInit+0xe0>)
 800278c:	f000 fbc2 	bl	8002f14 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002790:	4b24      	ldr	r3, [pc, #144]	; (8002824 <HAL_TIM_MspPostInit+0xe4>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	623b      	str	r3, [r7, #32]
 8002796:	6a3b      	ldr	r3, [r7, #32]
 8002798:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800279c:	623b      	str	r3, [r7, #32]
 800279e:	6a3b      	ldr	r3, [r7, #32]
 80027a0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80027a4:	623b      	str	r3, [r7, #32]
 80027a6:	6a3b      	ldr	r3, [r7, #32]
 80027a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ac:	623b      	str	r3, [r7, #32]
 80027ae:	4a1d      	ldr	r2, [pc, #116]	; (8002824 <HAL_TIM_MspPostInit+0xe4>)
 80027b0:	6a3b      	ldr	r3, [r7, #32]
 80027b2:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80027b4:	e02e      	b.n	8002814 <HAL_TIM_MspPostInit+0xd4>
  else if(htim->Instance==TIM3)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a1b      	ldr	r2, [pc, #108]	; (8002828 <HAL_TIM_MspPostInit+0xe8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d129      	bne.n	8002814 <HAL_TIM_MspPostInit+0xd4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c0:	4b16      	ldr	r3, [pc, #88]	; (800281c <HAL_TIM_MspPostInit+0xdc>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	4a15      	ldr	r2, [pc, #84]	; (800281c <HAL_TIM_MspPostInit+0xdc>)
 80027c6:	f043 0310 	orr.w	r3, r3, #16
 80027ca:	6193      	str	r3, [r2, #24]
 80027cc:	4b13      	ldr	r3, [pc, #76]	; (800281c <HAL_TIM_MspPostInit+0xdc>)
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	f003 0310 	and.w	r3, r3, #16
 80027d4:	60bb      	str	r3, [r7, #8]
 80027d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80027d8:	2380      	movs	r3, #128	; 0x80
 80027da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e0:	2302      	movs	r3, #2
 80027e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027e4:	f107 0310 	add.w	r3, r7, #16
 80027e8:	4619      	mov	r1, r3
 80027ea:	4810      	ldr	r0, [pc, #64]	; (800282c <HAL_TIM_MspPostInit+0xec>)
 80027ec:	f000 fb92 	bl	8002f14 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 80027f0:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <HAL_TIM_MspPostInit+0xe4>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	627b      	str	r3, [r7, #36]	; 0x24
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
 80027fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002800:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002804:	627b      	str	r3, [r7, #36]	; 0x24
 8002806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002808:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800280c:	627b      	str	r3, [r7, #36]	; 0x24
 800280e:	4a05      	ldr	r2, [pc, #20]	; (8002824 <HAL_TIM_MspPostInit+0xe4>)
 8002810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002812:	6053      	str	r3, [r2, #4]
}
 8002814:	bf00      	nop
 8002816:	3728      	adds	r7, #40	; 0x28
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40021000 	.word	0x40021000
 8002820:	40010c00 	.word	0x40010c00
 8002824:	40010000 	.word	0x40010000
 8002828:	40000400 	.word	0x40000400
 800282c:	40011000 	.word	0x40011000

08002830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08c      	sub	sp, #48	; 0x30
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002838:	f107 031c 	add.w	r3, r7, #28
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	609a      	str	r2, [r3, #8]
 8002844:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a41      	ldr	r2, [pc, #260]	; (8002950 <HAL_UART_MspInit+0x120>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d132      	bne.n	80028b6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002850:	4b40      	ldr	r3, [pc, #256]	; (8002954 <HAL_UART_MspInit+0x124>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	4a3f      	ldr	r2, [pc, #252]	; (8002954 <HAL_UART_MspInit+0x124>)
 8002856:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800285a:	6193      	str	r3, [r2, #24]
 800285c:	4b3d      	ldr	r3, [pc, #244]	; (8002954 <HAL_UART_MspInit+0x124>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002864:	61bb      	str	r3, [r7, #24]
 8002866:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002868:	4b3a      	ldr	r3, [pc, #232]	; (8002954 <HAL_UART_MspInit+0x124>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	4a39      	ldr	r2, [pc, #228]	; (8002954 <HAL_UART_MspInit+0x124>)
 800286e:	f043 0304 	orr.w	r3, r3, #4
 8002872:	6193      	str	r3, [r2, #24]
 8002874:	4b37      	ldr	r3, [pc, #220]	; (8002954 <HAL_UART_MspInit+0x124>)
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	617b      	str	r3, [r7, #20]
 800287e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002880:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002886:	2302      	movs	r3, #2
 8002888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800288a:	2303      	movs	r3, #3
 800288c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288e:	f107 031c 	add.w	r3, r7, #28
 8002892:	4619      	mov	r1, r3
 8002894:	4830      	ldr	r0, [pc, #192]	; (8002958 <HAL_UART_MspInit+0x128>)
 8002896:	f000 fb3d 	bl	8002f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800289a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800289e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028a0:	2300      	movs	r3, #0
 80028a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a4:	2300      	movs	r3, #0
 80028a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a8:	f107 031c 	add.w	r3, r7, #28
 80028ac:	4619      	mov	r1, r3
 80028ae:	482a      	ldr	r0, [pc, #168]	; (8002958 <HAL_UART_MspInit+0x128>)
 80028b0:	f000 fb30 	bl	8002f14 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80028b4:	e048      	b.n	8002948 <HAL_UART_MspInit+0x118>
  else if(huart->Instance==USART3)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a28      	ldr	r2, [pc, #160]	; (800295c <HAL_UART_MspInit+0x12c>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d143      	bne.n	8002948 <HAL_UART_MspInit+0x118>
    __HAL_RCC_USART3_CLK_ENABLE();
 80028c0:	4b24      	ldr	r3, [pc, #144]	; (8002954 <HAL_UART_MspInit+0x124>)
 80028c2:	69db      	ldr	r3, [r3, #28]
 80028c4:	4a23      	ldr	r2, [pc, #140]	; (8002954 <HAL_UART_MspInit+0x124>)
 80028c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028ca:	61d3      	str	r3, [r2, #28]
 80028cc:	4b21      	ldr	r3, [pc, #132]	; (8002954 <HAL_UART_MspInit+0x124>)
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028d8:	4b1e      	ldr	r3, [pc, #120]	; (8002954 <HAL_UART_MspInit+0x124>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	4a1d      	ldr	r2, [pc, #116]	; (8002954 <HAL_UART_MspInit+0x124>)
 80028de:	f043 0310 	orr.w	r3, r3, #16
 80028e2:	6193      	str	r3, [r2, #24]
 80028e4:	4b1b      	ldr	r3, [pc, #108]	; (8002954 <HAL_UART_MspInit+0x124>)
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	f003 0310 	and.w	r3, r3, #16
 80028ec:	60fb      	str	r3, [r7, #12]
 80028ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f6:	2302      	movs	r3, #2
 80028f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028fa:	2303      	movs	r3, #3
 80028fc:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028fe:	f107 031c 	add.w	r3, r7, #28
 8002902:	4619      	mov	r1, r3
 8002904:	4816      	ldr	r0, [pc, #88]	; (8002960 <HAL_UART_MspInit+0x130>)
 8002906:	f000 fb05 	bl	8002f14 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800290a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800290e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002910:	2300      	movs	r3, #0
 8002912:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002914:	2300      	movs	r3, #0
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002918:	f107 031c 	add.w	r3, r7, #28
 800291c:	4619      	mov	r1, r3
 800291e:	4810      	ldr	r0, [pc, #64]	; (8002960 <HAL_UART_MspInit+0x130>)
 8002920:	f000 faf8 	bl	8002f14 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8002924:	4b0f      	ldr	r3, [pc, #60]	; (8002964 <HAL_UART_MspInit+0x134>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800292a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800292c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002934:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002938:	62fb      	str	r3, [r7, #44]	; 0x2c
 800293a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293c:	f043 0310 	orr.w	r3, r3, #16
 8002940:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002942:	4a08      	ldr	r2, [pc, #32]	; (8002964 <HAL_UART_MspInit+0x134>)
 8002944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002946:	6053      	str	r3, [r2, #4]
}
 8002948:	bf00      	nop
 800294a:	3730      	adds	r7, #48	; 0x30
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40013800 	.word	0x40013800
 8002954:	40021000 	.word	0x40021000
 8002958:	40010800 	.word	0x40010800
 800295c:	40004800 	.word	0x40004800
 8002960:	40011000 	.word	0x40011000
 8002964:	40010000 	.word	0x40010000

08002968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr

08002974 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002978:	e7fe      	b.n	8002978 <HardFault_Handler+0x4>

0800297a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800297a:	b480      	push	{r7}
 800297c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800297e:	e7fe      	b.n	800297e <MemManage_Handler+0x4>

08002980 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002984:	e7fe      	b.n	8002984 <BusFault_Handler+0x4>

08002986 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002986:	b480      	push	{r7}
 8002988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800298a:	e7fe      	b.n	800298a <UsageFault_Handler+0x4>

0800298c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr

080029b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029b4:	f000 f960 	bl	8002c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029b8:	bf00      	nop
 80029ba:	bd80      	pop	{r7, pc}

080029bc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80029c0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029c4:	f000 fc42 	bl	800324c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029c8:	bf00      	nop
 80029ca:	bd80      	pop	{r7, pc}

080029cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
	return 1;
 80029d0:	2301      	movs	r3, #1
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <_kill>:

int _kill(int pid, int sig)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
 80029e2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029e4:	f002 f912 	bl	8004c0c <__errno>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2216      	movs	r2, #22
 80029ec:	601a      	str	r2, [r3, #0]
	return -1;
 80029ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <_exit>:

void _exit (int status)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b082      	sub	sp, #8
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a02:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7ff ffe7 	bl	80029da <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a0c:	e7fe      	b.n	8002a0c <_exit+0x12>

08002a0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	e00a      	b.n	8002a36 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a20:	f3af 8000 	nop.w
 8002a24:	4601      	mov	r1, r0
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	60ba      	str	r2, [r7, #8]
 8002a2c:	b2ca      	uxtb	r2, r1
 8002a2e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	3301      	adds	r3, #1
 8002a34:	617b      	str	r3, [r7, #20]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	dbf0      	blt.n	8002a20 <_read+0x12>
	}

return len;
 8002a3e:	687b      	ldr	r3, [r7, #4]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]
 8002a58:	e009      	b.n	8002a6e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	1c5a      	adds	r2, r3, #1
 8002a5e:	60ba      	str	r2, [r7, #8]
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	dbf1      	blt.n	8002a5a <_write+0x12>
	}
	return len;
 8002a76:	687b      	ldr	r3, [r7, #4]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002a88:	4b11      	ldr	r3, [pc, #68]	; (8002ad0 <_sbrk+0x50>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d102      	bne.n	8002a96 <_sbrk+0x16>
		heap_end = &end;
 8002a90:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <_sbrk+0x50>)
 8002a92:	4a10      	ldr	r2, [pc, #64]	; (8002ad4 <_sbrk+0x54>)
 8002a94:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002a96:	4b0e      	ldr	r3, [pc, #56]	; (8002ad0 <_sbrk+0x50>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <_sbrk+0x50>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	466a      	mov	r2, sp
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d907      	bls.n	8002aba <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002aaa:	f002 f8af 	bl	8004c0c <__errno>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	220c      	movs	r2, #12
 8002ab2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002ab4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ab8:	e006      	b.n	8002ac8 <_sbrk+0x48>
	}

	heap_end += incr;
 8002aba:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <_sbrk+0x50>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	4a03      	ldr	r2, [pc, #12]	; (8002ad0 <_sbrk+0x50>)
 8002ac4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3710      	adds	r7, #16
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	2000011c 	.word	0x2000011c
 8002ad4:	20000260 	.word	0x20000260

08002ad8 <_close>:

int _close(int file)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
	return -1;
 8002ae0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr

08002aee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002afe:	605a      	str	r2, [r3, #4]
	return 0;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <_isatty>:

int _isatty(int file)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
	return 1;
 8002b14:	2301      	movs	r3, #1
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bc80      	pop	{r7}
 8002b1e:	4770      	bx	lr

08002b20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
	return 0;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr

08002b38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002b3c:	4b15      	ldr	r3, [pc, #84]	; (8002b94 <SystemInit+0x5c>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a14      	ldr	r2, [pc, #80]	; (8002b94 <SystemInit+0x5c>)
 8002b42:	f043 0301 	orr.w	r3, r3, #1
 8002b46:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002b48:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <SystemInit+0x5c>)
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	4911      	ldr	r1, [pc, #68]	; (8002b94 <SystemInit+0x5c>)
 8002b4e:	4b12      	ldr	r3, [pc, #72]	; (8002b98 <SystemInit+0x60>)
 8002b50:	4013      	ands	r3, r2
 8002b52:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002b54:	4b0f      	ldr	r3, [pc, #60]	; (8002b94 <SystemInit+0x5c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a0e      	ldr	r2, [pc, #56]	; (8002b94 <SystemInit+0x5c>)
 8002b5a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b62:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002b64:	4b0b      	ldr	r3, [pc, #44]	; (8002b94 <SystemInit+0x5c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a0a      	ldr	r2, [pc, #40]	; (8002b94 <SystemInit+0x5c>)
 8002b6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b6e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002b70:	4b08      	ldr	r3, [pc, #32]	; (8002b94 <SystemInit+0x5c>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	4a07      	ldr	r2, [pc, #28]	; (8002b94 <SystemInit+0x5c>)
 8002b76:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002b7a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002b7c:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <SystemInit+0x5c>)
 8002b7e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002b82:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002b84:	4b05      	ldr	r3, [pc, #20]	; (8002b9c <SystemInit+0x64>)
 8002b86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b8a:	609a      	str	r2, [r3, #8]
#endif 
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr
 8002b94:	40021000 	.word	0x40021000
 8002b98:	f8ff0000 	.word	0xf8ff0000
 8002b9c:	e000ed00 	.word	0xe000ed00

08002ba0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ba0:	480c      	ldr	r0, [pc, #48]	; (8002bd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ba2:	490d      	ldr	r1, [pc, #52]	; (8002bd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ba4:	4a0d      	ldr	r2, [pc, #52]	; (8002bdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ba6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ba8:	e002      	b.n	8002bb0 <LoopCopyDataInit>

08002baa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002baa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bae:	3304      	adds	r3, #4

08002bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bb4:	d3f9      	bcc.n	8002baa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bb6:	4a0a      	ldr	r2, [pc, #40]	; (8002be0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bb8:	4c0a      	ldr	r4, [pc, #40]	; (8002be4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bbc:	e001      	b.n	8002bc2 <LoopFillZerobss>

08002bbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bc0:	3204      	adds	r2, #4

08002bc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bc4:	d3fb      	bcc.n	8002bbe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002bc6:	f7ff ffb7 	bl	8002b38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bca:	f002 f837 	bl	8004c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bce:	f7fe fe43 	bl	8001858 <main>
  bx lr
 8002bd2:	4770      	bx	lr
  ldr r0, =_sdata
 8002bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bd8:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002bdc:	08007b88 	.word	0x08007b88
  ldr r2, =_sbss
 8002be0:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002be4:	2000025c 	.word	0x2000025c

08002be8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002be8:	e7fe      	b.n	8002be8 <ADC1_2_IRQHandler>
	...

08002bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <HAL_Init+0x28>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a07      	ldr	r2, [pc, #28]	; (8002c14 <HAL_Init+0x28>)
 8002bf6:	f043 0310 	orr.w	r3, r3, #16
 8002bfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bfc:	2003      	movs	r0, #3
 8002bfe:	f000 f947 	bl	8002e90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c02:	2000      	movs	r0, #0
 8002c04:	f000 f808 	bl	8002c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c08:	f7ff fd2e 	bl	8002668 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40022000 	.word	0x40022000

08002c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c20:	4b12      	ldr	r3, [pc, #72]	; (8002c6c <HAL_InitTick+0x54>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4b12      	ldr	r3, [pc, #72]	; (8002c70 <HAL_InitTick+0x58>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f95f 	bl	8002efa <HAL_SYSTICK_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e00e      	b.n	8002c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b0f      	cmp	r3, #15
 8002c4a:	d80a      	bhi.n	8002c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c54:	f000 f927 	bl	8002ea6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c58:	4a06      	ldr	r2, [pc, #24]	; (8002c74 <HAL_InitTick+0x5c>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e000      	b.n	8002c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000020 	.word	0x20000020
 8002c70:	20000028 	.word	0x20000028
 8002c74:	20000024 	.word	0x20000024

08002c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c7c:	4b05      	ldr	r3, [pc, #20]	; (8002c94 <HAL_IncTick+0x1c>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <HAL_IncTick+0x20>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	4a03      	ldr	r2, [pc, #12]	; (8002c98 <HAL_IncTick+0x20>)
 8002c8a:	6013      	str	r3, [r2, #0]
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr
 8002c94:	20000028 	.word	0x20000028
 8002c98:	20000248 	.word	0x20000248

08002c9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca0:	4b02      	ldr	r3, [pc, #8]	; (8002cac <HAL_GetTick+0x10>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bc80      	pop	{r7}
 8002caa:	4770      	bx	lr
 8002cac:	20000248 	.word	0x20000248

08002cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cb8:	f7ff fff0 	bl	8002c9c <HAL_GetTick>
 8002cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cc8:	d005      	beq.n	8002cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cca:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <HAL_Delay+0x44>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cd6:	bf00      	nop
 8002cd8:	f7ff ffe0 	bl	8002c9c <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d8f7      	bhi.n	8002cd8 <HAL_Delay+0x28>
  {
  }
}
 8002ce8:	bf00      	nop
 8002cea:	bf00      	nop
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000028 	.word	0x20000028

08002cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d08:	4b0c      	ldr	r3, [pc, #48]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d14:	4013      	ands	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2a:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	60d3      	str	r3, [r2, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	e000ed00 	.word	0xe000ed00

08002d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d44:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <__NVIC_GetPriorityGrouping+0x18>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	0a1b      	lsrs	r3, r3, #8
 8002d4a:	f003 0307 	and.w	r3, r3, #7
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	db0b      	blt.n	8002d86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d6e:	79fb      	ldrb	r3, [r7, #7]
 8002d70:	f003 021f 	and.w	r2, r3, #31
 8002d74:	4906      	ldr	r1, [pc, #24]	; (8002d90 <__NVIC_EnableIRQ+0x34>)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bc80      	pop	{r7}
 8002d8e:	4770      	bx	lr
 8002d90:	e000e100 	.word	0xe000e100

08002d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	6039      	str	r1, [r7, #0]
 8002d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	db0a      	blt.n	8002dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	490c      	ldr	r1, [pc, #48]	; (8002de0 <__NVIC_SetPriority+0x4c>)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	0112      	lsls	r2, r2, #4
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	440b      	add	r3, r1
 8002db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dbc:	e00a      	b.n	8002dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	4908      	ldr	r1, [pc, #32]	; (8002de4 <__NVIC_SetPriority+0x50>)
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	3b04      	subs	r3, #4
 8002dcc:	0112      	lsls	r2, r2, #4
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	761a      	strb	r2, [r3, #24]
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	e000e100 	.word	0xe000e100
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	; 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f1c3 0307 	rsb	r3, r3, #7
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	bf28      	it	cs
 8002e06:	2304      	movcs	r3, #4
 8002e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d902      	bls.n	8002e18 <NVIC_EncodePriority+0x30>
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3b03      	subs	r3, #3
 8002e16:	e000      	b.n	8002e1a <NVIC_EncodePriority+0x32>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43da      	mvns	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	43d9      	mvns	r1, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e40:	4313      	orrs	r3, r2
         );
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3724      	adds	r7, #36	; 0x24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr

08002e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e5c:	d301      	bcc.n	8002e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e00f      	b.n	8002e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e62:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <SysTick_Config+0x40>)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	3b01      	subs	r3, #1
 8002e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e6a:	210f      	movs	r1, #15
 8002e6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e70:	f7ff ff90 	bl	8002d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e74:	4b05      	ldr	r3, [pc, #20]	; (8002e8c <SysTick_Config+0x40>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e7a:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <SysTick_Config+0x40>)
 8002e7c:	2207      	movs	r2, #7
 8002e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	e000e010 	.word	0xe000e010

08002e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7ff ff2d 	bl	8002cf8 <__NVIC_SetPriorityGrouping>
}
 8002e9e:	bf00      	nop
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b086      	sub	sp, #24
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	4603      	mov	r3, r0
 8002eae:	60b9      	str	r1, [r7, #8]
 8002eb0:	607a      	str	r2, [r7, #4]
 8002eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002eb8:	f7ff ff42 	bl	8002d40 <__NVIC_GetPriorityGrouping>
 8002ebc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	68b9      	ldr	r1, [r7, #8]
 8002ec2:	6978      	ldr	r0, [r7, #20]
 8002ec4:	f7ff ff90 	bl	8002de8 <NVIC_EncodePriority>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ece:	4611      	mov	r1, r2
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff ff5f 	bl	8002d94 <__NVIC_SetPriority>
}
 8002ed6:	bf00      	nop
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}

08002ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b082      	sub	sp, #8
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff ff35 	bl	8002d5c <__NVIC_EnableIRQ>
}
 8002ef2:	bf00      	nop
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b082      	sub	sp, #8
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f7ff ffa2 	bl	8002e4c <SysTick_Config>
 8002f08:	4603      	mov	r3, r0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b08b      	sub	sp, #44	; 0x2c
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f22:	2300      	movs	r3, #0
 8002f24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f26:	e169      	b.n	80031fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f28:	2201      	movs	r2, #1
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	69fa      	ldr	r2, [r7, #28]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	f040 8158 	bne.w	80031f6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	4a9a      	ldr	r2, [pc, #616]	; (80031b4 <HAL_GPIO_Init+0x2a0>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d05e      	beq.n	800300e <HAL_GPIO_Init+0xfa>
 8002f50:	4a98      	ldr	r2, [pc, #608]	; (80031b4 <HAL_GPIO_Init+0x2a0>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d875      	bhi.n	8003042 <HAL_GPIO_Init+0x12e>
 8002f56:	4a98      	ldr	r2, [pc, #608]	; (80031b8 <HAL_GPIO_Init+0x2a4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d058      	beq.n	800300e <HAL_GPIO_Init+0xfa>
 8002f5c:	4a96      	ldr	r2, [pc, #600]	; (80031b8 <HAL_GPIO_Init+0x2a4>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d86f      	bhi.n	8003042 <HAL_GPIO_Init+0x12e>
 8002f62:	4a96      	ldr	r2, [pc, #600]	; (80031bc <HAL_GPIO_Init+0x2a8>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d052      	beq.n	800300e <HAL_GPIO_Init+0xfa>
 8002f68:	4a94      	ldr	r2, [pc, #592]	; (80031bc <HAL_GPIO_Init+0x2a8>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d869      	bhi.n	8003042 <HAL_GPIO_Init+0x12e>
 8002f6e:	4a94      	ldr	r2, [pc, #592]	; (80031c0 <HAL_GPIO_Init+0x2ac>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d04c      	beq.n	800300e <HAL_GPIO_Init+0xfa>
 8002f74:	4a92      	ldr	r2, [pc, #584]	; (80031c0 <HAL_GPIO_Init+0x2ac>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d863      	bhi.n	8003042 <HAL_GPIO_Init+0x12e>
 8002f7a:	4a92      	ldr	r2, [pc, #584]	; (80031c4 <HAL_GPIO_Init+0x2b0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d046      	beq.n	800300e <HAL_GPIO_Init+0xfa>
 8002f80:	4a90      	ldr	r2, [pc, #576]	; (80031c4 <HAL_GPIO_Init+0x2b0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d85d      	bhi.n	8003042 <HAL_GPIO_Init+0x12e>
 8002f86:	2b12      	cmp	r3, #18
 8002f88:	d82a      	bhi.n	8002fe0 <HAL_GPIO_Init+0xcc>
 8002f8a:	2b12      	cmp	r3, #18
 8002f8c:	d859      	bhi.n	8003042 <HAL_GPIO_Init+0x12e>
 8002f8e:	a201      	add	r2, pc, #4	; (adr r2, 8002f94 <HAL_GPIO_Init+0x80>)
 8002f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f94:	0800300f 	.word	0x0800300f
 8002f98:	08002fe9 	.word	0x08002fe9
 8002f9c:	08002ffb 	.word	0x08002ffb
 8002fa0:	0800303d 	.word	0x0800303d
 8002fa4:	08003043 	.word	0x08003043
 8002fa8:	08003043 	.word	0x08003043
 8002fac:	08003043 	.word	0x08003043
 8002fb0:	08003043 	.word	0x08003043
 8002fb4:	08003043 	.word	0x08003043
 8002fb8:	08003043 	.word	0x08003043
 8002fbc:	08003043 	.word	0x08003043
 8002fc0:	08003043 	.word	0x08003043
 8002fc4:	08003043 	.word	0x08003043
 8002fc8:	08003043 	.word	0x08003043
 8002fcc:	08003043 	.word	0x08003043
 8002fd0:	08003043 	.word	0x08003043
 8002fd4:	08003043 	.word	0x08003043
 8002fd8:	08002ff1 	.word	0x08002ff1
 8002fdc:	08003005 	.word	0x08003005
 8002fe0:	4a79      	ldr	r2, [pc, #484]	; (80031c8 <HAL_GPIO_Init+0x2b4>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d013      	beq.n	800300e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002fe6:	e02c      	b.n	8003042 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	623b      	str	r3, [r7, #32]
          break;
 8002fee:	e029      	b.n	8003044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	623b      	str	r3, [r7, #32]
          break;
 8002ff8:	e024      	b.n	8003044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	3308      	adds	r3, #8
 8003000:	623b      	str	r3, [r7, #32]
          break;
 8003002:	e01f      	b.n	8003044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	330c      	adds	r3, #12
 800300a:	623b      	str	r3, [r7, #32]
          break;
 800300c:	e01a      	b.n	8003044 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d102      	bne.n	800301c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003016:	2304      	movs	r3, #4
 8003018:	623b      	str	r3, [r7, #32]
          break;
 800301a:	e013      	b.n	8003044 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	2b01      	cmp	r3, #1
 8003022:	d105      	bne.n	8003030 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003024:	2308      	movs	r3, #8
 8003026:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69fa      	ldr	r2, [r7, #28]
 800302c:	611a      	str	r2, [r3, #16]
          break;
 800302e:	e009      	b.n	8003044 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003030:	2308      	movs	r3, #8
 8003032:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69fa      	ldr	r2, [r7, #28]
 8003038:	615a      	str	r2, [r3, #20]
          break;
 800303a:	e003      	b.n	8003044 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800303c:	2300      	movs	r3, #0
 800303e:	623b      	str	r3, [r7, #32]
          break;
 8003040:	e000      	b.n	8003044 <HAL_GPIO_Init+0x130>
          break;
 8003042:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	2bff      	cmp	r3, #255	; 0xff
 8003048:	d801      	bhi.n	800304e <HAL_GPIO_Init+0x13a>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	e001      	b.n	8003052 <HAL_GPIO_Init+0x13e>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	3304      	adds	r3, #4
 8003052:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	2bff      	cmp	r3, #255	; 0xff
 8003058:	d802      	bhi.n	8003060 <HAL_GPIO_Init+0x14c>
 800305a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	e002      	b.n	8003066 <HAL_GPIO_Init+0x152>
 8003060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003062:	3b08      	subs	r3, #8
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	210f      	movs	r1, #15
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	fa01 f303 	lsl.w	r3, r1, r3
 8003074:	43db      	mvns	r3, r3
 8003076:	401a      	ands	r2, r3
 8003078:	6a39      	ldr	r1, [r7, #32]
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	fa01 f303 	lsl.w	r3, r1, r3
 8003080:	431a      	orrs	r2, r3
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	f000 80b1 	beq.w	80031f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003094:	4b4d      	ldr	r3, [pc, #308]	; (80031cc <HAL_GPIO_Init+0x2b8>)
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	4a4c      	ldr	r2, [pc, #304]	; (80031cc <HAL_GPIO_Init+0x2b8>)
 800309a:	f043 0301 	orr.w	r3, r3, #1
 800309e:	6193      	str	r3, [r2, #24]
 80030a0:	4b4a      	ldr	r3, [pc, #296]	; (80031cc <HAL_GPIO_Init+0x2b8>)
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030ac:	4a48      	ldr	r2, [pc, #288]	; (80031d0 <HAL_GPIO_Init+0x2bc>)
 80030ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b0:	089b      	lsrs	r3, r3, #2
 80030b2:	3302      	adds	r3, #2
 80030b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	220f      	movs	r2, #15
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	43db      	mvns	r3, r3
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	4013      	ands	r3, r2
 80030ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a40      	ldr	r2, [pc, #256]	; (80031d4 <HAL_GPIO_Init+0x2c0>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d013      	beq.n	8003100 <HAL_GPIO_Init+0x1ec>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a3f      	ldr	r2, [pc, #252]	; (80031d8 <HAL_GPIO_Init+0x2c4>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d00d      	beq.n	80030fc <HAL_GPIO_Init+0x1e8>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a3e      	ldr	r2, [pc, #248]	; (80031dc <HAL_GPIO_Init+0x2c8>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d007      	beq.n	80030f8 <HAL_GPIO_Init+0x1e4>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a3d      	ldr	r2, [pc, #244]	; (80031e0 <HAL_GPIO_Init+0x2cc>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <HAL_GPIO_Init+0x1e0>
 80030f0:	2303      	movs	r3, #3
 80030f2:	e006      	b.n	8003102 <HAL_GPIO_Init+0x1ee>
 80030f4:	2304      	movs	r3, #4
 80030f6:	e004      	b.n	8003102 <HAL_GPIO_Init+0x1ee>
 80030f8:	2302      	movs	r3, #2
 80030fa:	e002      	b.n	8003102 <HAL_GPIO_Init+0x1ee>
 80030fc:	2301      	movs	r3, #1
 80030fe:	e000      	b.n	8003102 <HAL_GPIO_Init+0x1ee>
 8003100:	2300      	movs	r3, #0
 8003102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003104:	f002 0203 	and.w	r2, r2, #3
 8003108:	0092      	lsls	r2, r2, #2
 800310a:	4093      	lsls	r3, r2
 800310c:	68fa      	ldr	r2, [r7, #12]
 800310e:	4313      	orrs	r3, r2
 8003110:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003112:	492f      	ldr	r1, [pc, #188]	; (80031d0 <HAL_GPIO_Init+0x2bc>)
 8003114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003116:	089b      	lsrs	r3, r3, #2
 8003118:	3302      	adds	r3, #2
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d006      	beq.n	800313a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800312c:	4b2d      	ldr	r3, [pc, #180]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	492c      	ldr	r1, [pc, #176]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	4313      	orrs	r3, r2
 8003136:	600b      	str	r3, [r1, #0]
 8003138:	e006      	b.n	8003148 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800313a:	4b2a      	ldr	r3, [pc, #168]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	43db      	mvns	r3, r3
 8003142:	4928      	ldr	r1, [pc, #160]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 8003144:	4013      	ands	r3, r2
 8003146:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d006      	beq.n	8003162 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003154:	4b23      	ldr	r3, [pc, #140]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	4922      	ldr	r1, [pc, #136]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	4313      	orrs	r3, r2
 800315e:	604b      	str	r3, [r1, #4]
 8003160:	e006      	b.n	8003170 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003162:	4b20      	ldr	r3, [pc, #128]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	43db      	mvns	r3, r3
 800316a:	491e      	ldr	r1, [pc, #120]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 800316c:	4013      	ands	r3, r2
 800316e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d006      	beq.n	800318a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800317c:	4b19      	ldr	r3, [pc, #100]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	4918      	ldr	r1, [pc, #96]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	4313      	orrs	r3, r2
 8003186:	608b      	str	r3, [r1, #8]
 8003188:	e006      	b.n	8003198 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800318a:	4b16      	ldr	r3, [pc, #88]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 800318c:	689a      	ldr	r2, [r3, #8]
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	43db      	mvns	r3, r3
 8003192:	4914      	ldr	r1, [pc, #80]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 8003194:	4013      	ands	r3, r2
 8003196:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d021      	beq.n	80031e8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031a4:	4b0f      	ldr	r3, [pc, #60]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	490e      	ldr	r1, [pc, #56]	; (80031e4 <HAL_GPIO_Init+0x2d0>)
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	60cb      	str	r3, [r1, #12]
 80031b0:	e021      	b.n	80031f6 <HAL_GPIO_Init+0x2e2>
 80031b2:	bf00      	nop
 80031b4:	10320000 	.word	0x10320000
 80031b8:	10310000 	.word	0x10310000
 80031bc:	10220000 	.word	0x10220000
 80031c0:	10210000 	.word	0x10210000
 80031c4:	10120000 	.word	0x10120000
 80031c8:	10110000 	.word	0x10110000
 80031cc:	40021000 	.word	0x40021000
 80031d0:	40010000 	.word	0x40010000
 80031d4:	40010800 	.word	0x40010800
 80031d8:	40010c00 	.word	0x40010c00
 80031dc:	40011000 	.word	0x40011000
 80031e0:	40011400 	.word	0x40011400
 80031e4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80031e8:	4b0b      	ldr	r3, [pc, #44]	; (8003218 <HAL_GPIO_Init+0x304>)
 80031ea:	68da      	ldr	r2, [r3, #12]
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	43db      	mvns	r3, r3
 80031f0:	4909      	ldr	r1, [pc, #36]	; (8003218 <HAL_GPIO_Init+0x304>)
 80031f2:	4013      	ands	r3, r2
 80031f4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80031f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f8:	3301      	adds	r3, #1
 80031fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003202:	fa22 f303 	lsr.w	r3, r2, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	f47f ae8e 	bne.w	8002f28 <HAL_GPIO_Init+0x14>
  }
}
 800320c:	bf00      	nop
 800320e:	bf00      	nop
 8003210:	372c      	adds	r7, #44	; 0x2c
 8003212:	46bd      	mov	sp, r7
 8003214:	bc80      	pop	{r7}
 8003216:	4770      	bx	lr
 8003218:	40010400 	.word	0x40010400

0800321c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	460b      	mov	r3, r1
 8003226:	807b      	strh	r3, [r7, #2]
 8003228:	4613      	mov	r3, r2
 800322a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800322c:	787b      	ldrb	r3, [r7, #1]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003232:	887a      	ldrh	r2, [r7, #2]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003238:	e003      	b.n	8003242 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800323a:	887b      	ldrh	r3, [r7, #2]
 800323c:	041a      	lsls	r2, r3, #16
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	611a      	str	r2, [r3, #16]
}
 8003242:	bf00      	nop
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	bc80      	pop	{r7}
 800324a:	4770      	bx	lr

0800324c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	4603      	mov	r3, r0
 8003254:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003256:	4b08      	ldr	r3, [pc, #32]	; (8003278 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	88fb      	ldrh	r3, [r7, #6]
 800325c:	4013      	ands	r3, r2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d006      	beq.n	8003270 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003262:	4a05      	ldr	r2, [pc, #20]	; (8003278 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003264:	88fb      	ldrh	r3, [r7, #6]
 8003266:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003268:	88fb      	ldrh	r3, [r7, #6]
 800326a:	4618      	mov	r0, r3
 800326c:	f000 f806 	bl	800327c <HAL_GPIO_EXTI_Callback>
  }
}
 8003270:	bf00      	nop
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40010400 	.word	0x40010400

0800327c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr

08003290 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e26c      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	f000 8087 	beq.w	80033be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032b0:	4b92      	ldr	r3, [pc, #584]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 030c 	and.w	r3, r3, #12
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d00c      	beq.n	80032d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032bc:	4b8f      	ldr	r3, [pc, #572]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f003 030c 	and.w	r3, r3, #12
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d112      	bne.n	80032ee <HAL_RCC_OscConfig+0x5e>
 80032c8:	4b8c      	ldr	r3, [pc, #560]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d4:	d10b      	bne.n	80032ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d6:	4b89      	ldr	r3, [pc, #548]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d06c      	beq.n	80033bc <HAL_RCC_OscConfig+0x12c>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d168      	bne.n	80033bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e246      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f6:	d106      	bne.n	8003306 <HAL_RCC_OscConfig+0x76>
 80032f8:	4b80      	ldr	r3, [pc, #512]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a7f      	ldr	r2, [pc, #508]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80032fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003302:	6013      	str	r3, [r2, #0]
 8003304:	e02e      	b.n	8003364 <HAL_RCC_OscConfig+0xd4>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10c      	bne.n	8003328 <HAL_RCC_OscConfig+0x98>
 800330e:	4b7b      	ldr	r3, [pc, #492]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a7a      	ldr	r2, [pc, #488]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	4b78      	ldr	r3, [pc, #480]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a77      	ldr	r2, [pc, #476]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003320:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003324:	6013      	str	r3, [r2, #0]
 8003326:	e01d      	b.n	8003364 <HAL_RCC_OscConfig+0xd4>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003330:	d10c      	bne.n	800334c <HAL_RCC_OscConfig+0xbc>
 8003332:	4b72      	ldr	r3, [pc, #456]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a71      	ldr	r2, [pc, #452]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003338:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800333c:	6013      	str	r3, [r2, #0]
 800333e:	4b6f      	ldr	r3, [pc, #444]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a6e      	ldr	r2, [pc, #440]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003348:	6013      	str	r3, [r2, #0]
 800334a:	e00b      	b.n	8003364 <HAL_RCC_OscConfig+0xd4>
 800334c:	4b6b      	ldr	r3, [pc, #428]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a6a      	ldr	r2, [pc, #424]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003356:	6013      	str	r3, [r2, #0]
 8003358:	4b68      	ldr	r3, [pc, #416]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a67      	ldr	r2, [pc, #412]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 800335e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003362:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d013      	beq.n	8003394 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336c:	f7ff fc96 	bl	8002c9c <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003374:	f7ff fc92 	bl	8002c9c <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b64      	cmp	r3, #100	; 0x64
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e1fa      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003386:	4b5d      	ldr	r3, [pc, #372]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d0f0      	beq.n	8003374 <HAL_RCC_OscConfig+0xe4>
 8003392:	e014      	b.n	80033be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003394:	f7ff fc82 	bl	8002c9c <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800339c:	f7ff fc7e 	bl	8002c9c <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b64      	cmp	r3, #100	; 0x64
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e1e6      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ae:	4b53      	ldr	r3, [pc, #332]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x10c>
 80033ba:	e000      	b.n	80033be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0302 	and.w	r3, r3, #2
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d063      	beq.n	8003492 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033ca:	4b4c      	ldr	r3, [pc, #304]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f003 030c 	and.w	r3, r3, #12
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00b      	beq.n	80033ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033d6:	4b49      	ldr	r3, [pc, #292]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f003 030c 	and.w	r3, r3, #12
 80033de:	2b08      	cmp	r3, #8
 80033e0:	d11c      	bne.n	800341c <HAL_RCC_OscConfig+0x18c>
 80033e2:	4b46      	ldr	r3, [pc, #280]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d116      	bne.n	800341c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ee:	4b43      	ldr	r3, [pc, #268]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d005      	beq.n	8003406 <HAL_RCC_OscConfig+0x176>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d001      	beq.n	8003406 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e1ba      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003406:	4b3d      	ldr	r3, [pc, #244]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	4939      	ldr	r1, [pc, #228]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003416:	4313      	orrs	r3, r2
 8003418:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800341a:	e03a      	b.n	8003492 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d020      	beq.n	8003466 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003424:	4b36      	ldr	r3, [pc, #216]	; (8003500 <HAL_RCC_OscConfig+0x270>)
 8003426:	2201      	movs	r2, #1
 8003428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342a:	f7ff fc37 	bl	8002c9c <HAL_GetTick>
 800342e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003430:	e008      	b.n	8003444 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003432:	f7ff fc33 	bl	8002c9c <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e19b      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003444:	4b2d      	ldr	r3, [pc, #180]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d0f0      	beq.n	8003432 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003450:	4b2a      	ldr	r3, [pc, #168]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	4927      	ldr	r1, [pc, #156]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003460:	4313      	orrs	r3, r2
 8003462:	600b      	str	r3, [r1, #0]
 8003464:	e015      	b.n	8003492 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003466:	4b26      	ldr	r3, [pc, #152]	; (8003500 <HAL_RCC_OscConfig+0x270>)
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800346c:	f7ff fc16 	bl	8002c9c <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003472:	e008      	b.n	8003486 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003474:	f7ff fc12 	bl	8002c9c <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e17a      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003486:	4b1d      	ldr	r3, [pc, #116]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f0      	bne.n	8003474 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b00      	cmp	r3, #0
 800349c:	d03a      	beq.n	8003514 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d019      	beq.n	80034da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034a6:	4b17      	ldr	r3, [pc, #92]	; (8003504 <HAL_RCC_OscConfig+0x274>)
 80034a8:	2201      	movs	r2, #1
 80034aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034ac:	f7ff fbf6 	bl	8002c9c <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034b4:	f7ff fbf2 	bl	8002c9c <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e15a      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034c6:	4b0d      	ldr	r3, [pc, #52]	; (80034fc <HAL_RCC_OscConfig+0x26c>)
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d0f0      	beq.n	80034b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034d2:	2001      	movs	r0, #1
 80034d4:	f000 fad8 	bl	8003a88 <RCC_Delay>
 80034d8:	e01c      	b.n	8003514 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034da:	4b0a      	ldr	r3, [pc, #40]	; (8003504 <HAL_RCC_OscConfig+0x274>)
 80034dc:	2200      	movs	r2, #0
 80034de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034e0:	f7ff fbdc 	bl	8002c9c <HAL_GetTick>
 80034e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034e6:	e00f      	b.n	8003508 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e8:	f7ff fbd8 	bl	8002c9c <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	1ad3      	subs	r3, r2, r3
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	d908      	bls.n	8003508 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e140      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
 80034fa:	bf00      	nop
 80034fc:	40021000 	.word	0x40021000
 8003500:	42420000 	.word	0x42420000
 8003504:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003508:	4b9e      	ldr	r3, [pc, #632]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1e9      	bne.n	80034e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 80a6 	beq.w	800366e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003522:	2300      	movs	r3, #0
 8003524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003526:	4b97      	ldr	r3, [pc, #604]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d10d      	bne.n	800354e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003532:	4b94      	ldr	r3, [pc, #592]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	4a93      	ldr	r2, [pc, #588]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800353c:	61d3      	str	r3, [r2, #28]
 800353e:	4b91      	ldr	r3, [pc, #580]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003540:	69db      	ldr	r3, [r3, #28]
 8003542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003546:	60bb      	str	r3, [r7, #8]
 8003548:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800354a:	2301      	movs	r3, #1
 800354c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800354e:	4b8e      	ldr	r3, [pc, #568]	; (8003788 <HAL_RCC_OscConfig+0x4f8>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003556:	2b00      	cmp	r3, #0
 8003558:	d118      	bne.n	800358c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800355a:	4b8b      	ldr	r3, [pc, #556]	; (8003788 <HAL_RCC_OscConfig+0x4f8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a8a      	ldr	r2, [pc, #552]	; (8003788 <HAL_RCC_OscConfig+0x4f8>)
 8003560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003566:	f7ff fb99 	bl	8002c9c <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800356c:	e008      	b.n	8003580 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800356e:	f7ff fb95 	bl	8002c9c <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	2b64      	cmp	r3, #100	; 0x64
 800357a:	d901      	bls.n	8003580 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	e0fd      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003580:	4b81      	ldr	r3, [pc, #516]	; (8003788 <HAL_RCC_OscConfig+0x4f8>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003588:	2b00      	cmp	r3, #0
 800358a:	d0f0      	beq.n	800356e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d106      	bne.n	80035a2 <HAL_RCC_OscConfig+0x312>
 8003594:	4b7b      	ldr	r3, [pc, #492]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	4a7a      	ldr	r2, [pc, #488]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 800359a:	f043 0301 	orr.w	r3, r3, #1
 800359e:	6213      	str	r3, [r2, #32]
 80035a0:	e02d      	b.n	80035fe <HAL_RCC_OscConfig+0x36e>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10c      	bne.n	80035c4 <HAL_RCC_OscConfig+0x334>
 80035aa:	4b76      	ldr	r3, [pc, #472]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	4a75      	ldr	r2, [pc, #468]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035b0:	f023 0301 	bic.w	r3, r3, #1
 80035b4:	6213      	str	r3, [r2, #32]
 80035b6:	4b73      	ldr	r3, [pc, #460]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	4a72      	ldr	r2, [pc, #456]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035bc:	f023 0304 	bic.w	r3, r3, #4
 80035c0:	6213      	str	r3, [r2, #32]
 80035c2:	e01c      	b.n	80035fe <HAL_RCC_OscConfig+0x36e>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	2b05      	cmp	r3, #5
 80035ca:	d10c      	bne.n	80035e6 <HAL_RCC_OscConfig+0x356>
 80035cc:	4b6d      	ldr	r3, [pc, #436]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035ce:	6a1b      	ldr	r3, [r3, #32]
 80035d0:	4a6c      	ldr	r2, [pc, #432]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035d2:	f043 0304 	orr.w	r3, r3, #4
 80035d6:	6213      	str	r3, [r2, #32]
 80035d8:	4b6a      	ldr	r3, [pc, #424]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035da:	6a1b      	ldr	r3, [r3, #32]
 80035dc:	4a69      	ldr	r2, [pc, #420]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035de:	f043 0301 	orr.w	r3, r3, #1
 80035e2:	6213      	str	r3, [r2, #32]
 80035e4:	e00b      	b.n	80035fe <HAL_RCC_OscConfig+0x36e>
 80035e6:	4b67      	ldr	r3, [pc, #412]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	4a66      	ldr	r2, [pc, #408]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035ec:	f023 0301 	bic.w	r3, r3, #1
 80035f0:	6213      	str	r3, [r2, #32]
 80035f2:	4b64      	ldr	r3, [pc, #400]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	4a63      	ldr	r2, [pc, #396]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80035f8:	f023 0304 	bic.w	r3, r3, #4
 80035fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d015      	beq.n	8003632 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003606:	f7ff fb49 	bl	8002c9c <HAL_GetTick>
 800360a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800360c:	e00a      	b.n	8003624 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800360e:	f7ff fb45 	bl	8002c9c <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	f241 3288 	movw	r2, #5000	; 0x1388
 800361c:	4293      	cmp	r3, r2
 800361e:	d901      	bls.n	8003624 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e0ab      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003624:	4b57      	ldr	r3, [pc, #348]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	f003 0302 	and.w	r3, r3, #2
 800362c:	2b00      	cmp	r3, #0
 800362e:	d0ee      	beq.n	800360e <HAL_RCC_OscConfig+0x37e>
 8003630:	e014      	b.n	800365c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003632:	f7ff fb33 	bl	8002c9c <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003638:	e00a      	b.n	8003650 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800363a:	f7ff fb2f 	bl	8002c9c <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	f241 3288 	movw	r2, #5000	; 0x1388
 8003648:	4293      	cmp	r3, r2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e095      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003650:	4b4c      	ldr	r3, [pc, #304]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1ee      	bne.n	800363a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800365c:	7dfb      	ldrb	r3, [r7, #23]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d105      	bne.n	800366e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003662:	4b48      	ldr	r3, [pc, #288]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003664:	69db      	ldr	r3, [r3, #28]
 8003666:	4a47      	ldr	r2, [pc, #284]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003668:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800366c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	2b00      	cmp	r3, #0
 8003674:	f000 8081 	beq.w	800377a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003678:	4b42      	ldr	r3, [pc, #264]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	f003 030c 	and.w	r3, r3, #12
 8003680:	2b08      	cmp	r3, #8
 8003682:	d061      	beq.n	8003748 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	2b02      	cmp	r3, #2
 800368a:	d146      	bne.n	800371a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800368c:	4b3f      	ldr	r3, [pc, #252]	; (800378c <HAL_RCC_OscConfig+0x4fc>)
 800368e:	2200      	movs	r2, #0
 8003690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003692:	f7ff fb03 	bl	8002c9c <HAL_GetTick>
 8003696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369a:	f7ff faff 	bl	8002c9c <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e067      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ac:	4b35      	ldr	r3, [pc, #212]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1f0      	bne.n	800369a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036c0:	d108      	bne.n	80036d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036c2:	4b30      	ldr	r3, [pc, #192]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	492d      	ldr	r1, [pc, #180]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036d4:	4b2b      	ldr	r3, [pc, #172]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a19      	ldr	r1, [r3, #32]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	430b      	orrs	r3, r1
 80036e6:	4927      	ldr	r1, [pc, #156]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036ec:	4b27      	ldr	r3, [pc, #156]	; (800378c <HAL_RCC_OscConfig+0x4fc>)
 80036ee:	2201      	movs	r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f2:	f7ff fad3 	bl	8002c9c <HAL_GetTick>
 80036f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036f8:	e008      	b.n	800370c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036fa:	f7ff facf 	bl	8002c9c <HAL_GetTick>
 80036fe:	4602      	mov	r2, r0
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	1ad3      	subs	r3, r2, r3
 8003704:	2b02      	cmp	r3, #2
 8003706:	d901      	bls.n	800370c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003708:	2303      	movs	r3, #3
 800370a:	e037      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800370c:	4b1d      	ldr	r3, [pc, #116]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d0f0      	beq.n	80036fa <HAL_RCC_OscConfig+0x46a>
 8003718:	e02f      	b.n	800377a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800371a:	4b1c      	ldr	r3, [pc, #112]	; (800378c <HAL_RCC_OscConfig+0x4fc>)
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003720:	f7ff fabc 	bl	8002c9c <HAL_GetTick>
 8003724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003726:	e008      	b.n	800373a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003728:	f7ff fab8 	bl	8002c9c <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b02      	cmp	r3, #2
 8003734:	d901      	bls.n	800373a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e020      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800373a:	4b12      	ldr	r3, [pc, #72]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d1f0      	bne.n	8003728 <HAL_RCC_OscConfig+0x498>
 8003746:	e018      	b.n	800377a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d101      	bne.n	8003754 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e013      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003754:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <HAL_RCC_OscConfig+0x4f4>)
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	429a      	cmp	r2, r3
 8003766:	d106      	bne.n	8003776 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003772:	429a      	cmp	r2, r3
 8003774:	d001      	beq.n	800377a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e000      	b.n	800377c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3718      	adds	r7, #24
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40021000 	.word	0x40021000
 8003788:	40007000 	.word	0x40007000
 800378c:	42420060 	.word	0x42420060

08003790 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d101      	bne.n	80037a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e0d0      	b.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037a4:	4b6a      	ldr	r3, [pc, #424]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0307 	and.w	r3, r3, #7
 80037ac:	683a      	ldr	r2, [r7, #0]
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d910      	bls.n	80037d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037b2:	4b67      	ldr	r3, [pc, #412]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f023 0207 	bic.w	r2, r3, #7
 80037ba:	4965      	ldr	r1, [pc, #404]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	4313      	orrs	r3, r2
 80037c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c2:	4b63      	ldr	r3, [pc, #396]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e0b8      	b.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d020      	beq.n	8003822 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d005      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037ec:	4b59      	ldr	r3, [pc, #356]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	4a58      	ldr	r2, [pc, #352]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 80037f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80037f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0308 	and.w	r3, r3, #8
 8003800:	2b00      	cmp	r3, #0
 8003802:	d005      	beq.n	8003810 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003804:	4b53      	ldr	r3, [pc, #332]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	4a52      	ldr	r2, [pc, #328]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 800380a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800380e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003810:	4b50      	ldr	r3, [pc, #320]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	494d      	ldr	r1, [pc, #308]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 800381e:	4313      	orrs	r3, r2
 8003820:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d040      	beq.n	80038b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d107      	bne.n	8003846 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003836:	4b47      	ldr	r3, [pc, #284]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d115      	bne.n	800386e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e07f      	b.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d107      	bne.n	800385e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800384e:	4b41      	ldr	r3, [pc, #260]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d109      	bne.n	800386e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e073      	b.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800385e:	4b3d      	ldr	r3, [pc, #244]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e06b      	b.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800386e:	4b39      	ldr	r3, [pc, #228]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f023 0203 	bic.w	r2, r3, #3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	4936      	ldr	r1, [pc, #216]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 800387c:	4313      	orrs	r3, r2
 800387e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003880:	f7ff fa0c 	bl	8002c9c <HAL_GetTick>
 8003884:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003886:	e00a      	b.n	800389e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003888:	f7ff fa08 	bl	8002c9c <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	f241 3288 	movw	r2, #5000	; 0x1388
 8003896:	4293      	cmp	r3, r2
 8003898:	d901      	bls.n	800389e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e053      	b.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800389e:	4b2d      	ldr	r3, [pc, #180]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f003 020c 	and.w	r2, r3, #12
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d1eb      	bne.n	8003888 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038b0:	4b27      	ldr	r3, [pc, #156]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d210      	bcs.n	80038e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038be:	4b24      	ldr	r3, [pc, #144]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f023 0207 	bic.w	r2, r3, #7
 80038c6:	4922      	ldr	r1, [pc, #136]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ce:	4b20      	ldr	r3, [pc, #128]	; (8003950 <HAL_RCC_ClockConfig+0x1c0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0307 	and.w	r3, r3, #7
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d001      	beq.n	80038e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e032      	b.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0304 	and.w	r3, r3, #4
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d008      	beq.n	80038fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038ec:	4b19      	ldr	r3, [pc, #100]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	4916      	ldr	r1, [pc, #88]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d009      	beq.n	800391e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800390a:	4b12      	ldr	r3, [pc, #72]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	691b      	ldr	r3, [r3, #16]
 8003916:	00db      	lsls	r3, r3, #3
 8003918:	490e      	ldr	r1, [pc, #56]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 800391a:	4313      	orrs	r3, r2
 800391c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800391e:	f000 f821 	bl	8003964 <HAL_RCC_GetSysClockFreq>
 8003922:	4602      	mov	r2, r0
 8003924:	4b0b      	ldr	r3, [pc, #44]	; (8003954 <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	091b      	lsrs	r3, r3, #4
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	490a      	ldr	r1, [pc, #40]	; (8003958 <HAL_RCC_ClockConfig+0x1c8>)
 8003930:	5ccb      	ldrb	r3, [r1, r3]
 8003932:	fa22 f303 	lsr.w	r3, r2, r3
 8003936:	4a09      	ldr	r2, [pc, #36]	; (800395c <HAL_RCC_ClockConfig+0x1cc>)
 8003938:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800393a:	4b09      	ldr	r3, [pc, #36]	; (8003960 <HAL_RCC_ClockConfig+0x1d0>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff f96a 	bl	8002c18 <HAL_InitTick>

  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3710      	adds	r7, #16
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	40022000 	.word	0x40022000
 8003954:	40021000 	.word	0x40021000
 8003958:	08007868 	.word	0x08007868
 800395c:	20000020 	.word	0x20000020
 8003960:	20000024 	.word	0x20000024

08003964 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003964:	b490      	push	{r4, r7}
 8003966:	b08a      	sub	sp, #40	; 0x28
 8003968:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800396a:	4b2a      	ldr	r3, [pc, #168]	; (8003a14 <HAL_RCC_GetSysClockFreq+0xb0>)
 800396c:	1d3c      	adds	r4, r7, #4
 800396e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003970:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003974:	f240 2301 	movw	r3, #513	; 0x201
 8003978:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800397a:	2300      	movs	r3, #0
 800397c:	61fb      	str	r3, [r7, #28]
 800397e:	2300      	movs	r3, #0
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	2300      	movs	r3, #0
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
 8003986:	2300      	movs	r3, #0
 8003988:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800398a:	2300      	movs	r3, #0
 800398c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800398e:	4b22      	ldr	r3, [pc, #136]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	f003 030c 	and.w	r3, r3, #12
 800399a:	2b04      	cmp	r3, #4
 800399c:	d002      	beq.n	80039a4 <HAL_RCC_GetSysClockFreq+0x40>
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d003      	beq.n	80039aa <HAL_RCC_GetSysClockFreq+0x46>
 80039a2:	e02d      	b.n	8003a00 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039a4:	4b1d      	ldr	r3, [pc, #116]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 80039a6:	623b      	str	r3, [r7, #32]
      break;
 80039a8:	e02d      	b.n	8003a06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	0c9b      	lsrs	r3, r3, #18
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039b6:	4413      	add	r3, r2
 80039b8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80039bc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d013      	beq.n	80039f0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039c8:	4b13      	ldr	r3, [pc, #76]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xb4>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	0c5b      	lsrs	r3, r3, #17
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039d6:	4413      	add	r3, r2
 80039d8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039dc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	4a0e      	ldr	r2, [pc, #56]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 80039e2:	fb02 f203 	mul.w	r2, r2, r3
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ec:	627b      	str	r3, [r7, #36]	; 0x24
 80039ee:	e004      	b.n	80039fa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	4a0b      	ldr	r2, [pc, #44]	; (8003a20 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039f4:	fb02 f303 	mul.w	r3, r2, r3
 80039f8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	623b      	str	r3, [r7, #32]
      break;
 80039fe:	e002      	b.n	8003a06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a00:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a02:	623b      	str	r3, [r7, #32]
      break;
 8003a04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a06:	6a3b      	ldr	r3, [r7, #32]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3728      	adds	r7, #40	; 0x28
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bc90      	pop	{r4, r7}
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	08007834 	.word	0x08007834
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	007a1200 	.word	0x007a1200
 8003a20:	003d0900 	.word	0x003d0900

08003a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a28:	4b02      	ldr	r3, [pc, #8]	; (8003a34 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr
 8003a34:	20000020 	.word	0x20000020

08003a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a3c:	f7ff fff2 	bl	8003a24 <HAL_RCC_GetHCLKFreq>
 8003a40:	4602      	mov	r2, r0
 8003a42:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	0a1b      	lsrs	r3, r3, #8
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	4903      	ldr	r1, [pc, #12]	; (8003a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a4e:	5ccb      	ldrb	r3, [r1, r3]
 8003a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	08007878 	.word	0x08007878

08003a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a64:	f7ff ffde 	bl	8003a24 <HAL_RCC_GetHCLKFreq>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	0adb      	lsrs	r3, r3, #11
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	4903      	ldr	r1, [pc, #12]	; (8003a84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a76:	5ccb      	ldrb	r3, [r1, r3]
 8003a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40021000 	.word	0x40021000
 8003a84:	08007878 	.word	0x08007878

08003a88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a90:	4b0a      	ldr	r3, [pc, #40]	; (8003abc <RCC_Delay+0x34>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a0a      	ldr	r2, [pc, #40]	; (8003ac0 <RCC_Delay+0x38>)
 8003a96:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9a:	0a5b      	lsrs	r3, r3, #9
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	fb02 f303 	mul.w	r3, r2, r3
 8003aa2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003aa4:	bf00      	nop
  }
  while (Delay --);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	1e5a      	subs	r2, r3, #1
 8003aaa:	60fa      	str	r2, [r7, #12]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1f9      	bne.n	8003aa4 <RCC_Delay+0x1c>
}
 8003ab0:	bf00      	nop
 8003ab2:	bf00      	nop
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bc80      	pop	{r7}
 8003aba:	4770      	bx	lr
 8003abc:	20000020 	.word	0x20000020
 8003ac0:	10624dd3 	.word	0x10624dd3

08003ac4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e041      	b.n	8003b5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7fe fe0a 	bl	8002704 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	3304      	adds	r3, #4
 8003b00:	4619      	mov	r1, r3
 8003b02:	4610      	mov	r0, r2
 8003b04:	f000 fb04 	bl	8004110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b082      	sub	sp, #8
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e041      	b.n	8003bf8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d106      	bne.n	8003b8e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7fe fd9f 	bl	80026cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2202      	movs	r2, #2
 8003b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	3304      	adds	r3, #4
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	4610      	mov	r0, r2
 8003ba2:	f000 fab5 	bl	8004110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d109      	bne.n	8003c24 <HAL_TIM_PWM_Start+0x24>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	bf14      	ite	ne
 8003c1c:	2301      	movne	r3, #1
 8003c1e:	2300      	moveq	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	e022      	b.n	8003c6a <HAL_TIM_PWM_Start+0x6a>
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	2b04      	cmp	r3, #4
 8003c28:	d109      	bne.n	8003c3e <HAL_TIM_PWM_Start+0x3e>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	bf14      	ite	ne
 8003c36:	2301      	movne	r3, #1
 8003c38:	2300      	moveq	r3, #0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	e015      	b.n	8003c6a <HAL_TIM_PWM_Start+0x6a>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d109      	bne.n	8003c58 <HAL_TIM_PWM_Start+0x58>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	bf14      	ite	ne
 8003c50:	2301      	movne	r3, #1
 8003c52:	2300      	moveq	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	e008      	b.n	8003c6a <HAL_TIM_PWM_Start+0x6a>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	bf14      	ite	ne
 8003c64:	2301      	movne	r3, #1
 8003c66:	2300      	moveq	r3, #0
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d001      	beq.n	8003c72 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e05e      	b.n	8003d30 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d104      	bne.n	8003c82 <HAL_TIM_PWM_Start+0x82>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2202      	movs	r2, #2
 8003c7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c80:	e013      	b.n	8003caa <HAL_TIM_PWM_Start+0xaa>
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d104      	bne.n	8003c92 <HAL_TIM_PWM_Start+0x92>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2202      	movs	r2, #2
 8003c8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c90:	e00b      	b.n	8003caa <HAL_TIM_PWM_Start+0xaa>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d104      	bne.n	8003ca2 <HAL_TIM_PWM_Start+0xa2>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ca0:	e003      	b.n	8003caa <HAL_TIM_PWM_Start+0xaa>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	6839      	ldr	r1, [r7, #0]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 fcac 	bl	8004610 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1e      	ldr	r2, [pc, #120]	; (8003d38 <HAL_TIM_PWM_Start+0x138>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d107      	bne.n	8003cd2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cd0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a18      	ldr	r2, [pc, #96]	; (8003d38 <HAL_TIM_PWM_Start+0x138>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d00e      	beq.n	8003cfa <HAL_TIM_PWM_Start+0xfa>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce4:	d009      	beq.n	8003cfa <HAL_TIM_PWM_Start+0xfa>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a14      	ldr	r2, [pc, #80]	; (8003d3c <HAL_TIM_PWM_Start+0x13c>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d004      	beq.n	8003cfa <HAL_TIM_PWM_Start+0xfa>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a12      	ldr	r2, [pc, #72]	; (8003d40 <HAL_TIM_PWM_Start+0x140>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d111      	bne.n	8003d1e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2b06      	cmp	r3, #6
 8003d0a:	d010      	beq.n	8003d2e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d1c:	e007      	b.n	8003d2e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f042 0201 	orr.w	r2, r2, #1
 8003d2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40012c00 	.word	0x40012c00
 8003d3c:	40000400 	.word	0x40000400
 8003d40:	40000800 	.word	0x40000800

08003d44 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2200      	movs	r2, #0
 8003d54:	6839      	ldr	r1, [r7, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 fc5a 	bl	8004610 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a29      	ldr	r2, [pc, #164]	; (8003e08 <HAL_TIM_PWM_Stop+0xc4>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d117      	bne.n	8003d96 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6a1a      	ldr	r2, [r3, #32]
 8003d6c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003d70:	4013      	ands	r3, r2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10f      	bne.n	8003d96 <HAL_TIM_PWM_Stop+0x52>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	6a1a      	ldr	r2, [r3, #32]
 8003d7c:	f240 4344 	movw	r3, #1092	; 0x444
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d107      	bne.n	8003d96 <HAL_TIM_PWM_Stop+0x52>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d94:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	6a1a      	ldr	r2, [r3, #32]
 8003d9c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003da0:	4013      	ands	r3, r2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d10f      	bne.n	8003dc6 <HAL_TIM_PWM_Stop+0x82>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6a1a      	ldr	r2, [r3, #32]
 8003dac:	f240 4344 	movw	r3, #1092	; 0x444
 8003db0:	4013      	ands	r3, r2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d107      	bne.n	8003dc6 <HAL_TIM_PWM_Stop+0x82>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0201 	bic.w	r2, r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d104      	bne.n	8003dd6 <HAL_TIM_PWM_Stop+0x92>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dd4:	e013      	b.n	8003dfe <HAL_TIM_PWM_Stop+0xba>
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b04      	cmp	r3, #4
 8003dda:	d104      	bne.n	8003de6 <HAL_TIM_PWM_Stop+0xa2>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003de4:	e00b      	b.n	8003dfe <HAL_TIM_PWM_Stop+0xba>
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d104      	bne.n	8003df6 <HAL_TIM_PWM_Stop+0xb2>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003df4:	e003      	b.n	8003dfe <HAL_TIM_PWM_Stop+0xba>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	40012c00 	.word	0x40012c00

08003e0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d101      	bne.n	8003e26 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003e22:	2302      	movs	r3, #2
 8003e24:	e0ac      	b.n	8003f80 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2201      	movs	r2, #1
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2b0c      	cmp	r3, #12
 8003e32:	f200 809f 	bhi.w	8003f74 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003e36:	a201      	add	r2, pc, #4	; (adr r2, 8003e3c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3c:	08003e71 	.word	0x08003e71
 8003e40:	08003f75 	.word	0x08003f75
 8003e44:	08003f75 	.word	0x08003f75
 8003e48:	08003f75 	.word	0x08003f75
 8003e4c:	08003eb1 	.word	0x08003eb1
 8003e50:	08003f75 	.word	0x08003f75
 8003e54:	08003f75 	.word	0x08003f75
 8003e58:	08003f75 	.word	0x08003f75
 8003e5c:	08003ef3 	.word	0x08003ef3
 8003e60:	08003f75 	.word	0x08003f75
 8003e64:	08003f75 	.word	0x08003f75
 8003e68:	08003f75 	.word	0x08003f75
 8003e6c:	08003f33 	.word	0x08003f33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68b9      	ldr	r1, [r7, #8]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 f9ac 	bl	80041d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	699a      	ldr	r2, [r3, #24]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f042 0208 	orr.w	r2, r2, #8
 8003e8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	699a      	ldr	r2, [r3, #24]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0204 	bic.w	r2, r2, #4
 8003e9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6999      	ldr	r1, [r3, #24]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	691a      	ldr	r2, [r3, #16]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	619a      	str	r2, [r3, #24]
      break;
 8003eae:	e062      	b.n	8003f76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68b9      	ldr	r1, [r7, #8]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f000 f9f2 	bl	80042a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699a      	ldr	r2, [r3, #24]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003eca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	699a      	ldr	r2, [r3, #24]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003eda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6999      	ldr	r1, [r3, #24]
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	021a      	lsls	r2, r3, #8
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	430a      	orrs	r2, r1
 8003eee:	619a      	str	r2, [r3, #24]
      break;
 8003ef0:	e041      	b.n	8003f76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	68b9      	ldr	r1, [r7, #8]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 fa3b 	bl	8004374 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	69da      	ldr	r2, [r3, #28]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f042 0208 	orr.w	r2, r2, #8
 8003f0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	69da      	ldr	r2, [r3, #28]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0204 	bic.w	r2, r2, #4
 8003f1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	69d9      	ldr	r1, [r3, #28]
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	61da      	str	r2, [r3, #28]
      break;
 8003f30:	e021      	b.n	8003f76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 fa85 	bl	8004448 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69da      	ldr	r2, [r3, #28]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	69d9      	ldr	r1, [r3, #28]
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	021a      	lsls	r2, r3, #8
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	61da      	str	r2, [r3, #28]
      break;
 8003f72:	e000      	b.n	8003f76 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003f74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <HAL_TIM_ConfigClockSource+0x18>
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	e0b3      	b.n	8004108 <HAL_TIM_ConfigClockSource+0x180>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003fbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fc6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd8:	d03e      	beq.n	8004058 <HAL_TIM_ConfigClockSource+0xd0>
 8003fda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fde:	f200 8087 	bhi.w	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8003fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe6:	f000 8085 	beq.w	80040f4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fee:	d87f      	bhi.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8003ff0:	2b70      	cmp	r3, #112	; 0x70
 8003ff2:	d01a      	beq.n	800402a <HAL_TIM_ConfigClockSource+0xa2>
 8003ff4:	2b70      	cmp	r3, #112	; 0x70
 8003ff6:	d87b      	bhi.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8003ff8:	2b60      	cmp	r3, #96	; 0x60
 8003ffa:	d050      	beq.n	800409e <HAL_TIM_ConfigClockSource+0x116>
 8003ffc:	2b60      	cmp	r3, #96	; 0x60
 8003ffe:	d877      	bhi.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8004000:	2b50      	cmp	r3, #80	; 0x50
 8004002:	d03c      	beq.n	800407e <HAL_TIM_ConfigClockSource+0xf6>
 8004004:	2b50      	cmp	r3, #80	; 0x50
 8004006:	d873      	bhi.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8004008:	2b40      	cmp	r3, #64	; 0x40
 800400a:	d058      	beq.n	80040be <HAL_TIM_ConfigClockSource+0x136>
 800400c:	2b40      	cmp	r3, #64	; 0x40
 800400e:	d86f      	bhi.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8004010:	2b30      	cmp	r3, #48	; 0x30
 8004012:	d064      	beq.n	80040de <HAL_TIM_ConfigClockSource+0x156>
 8004014:	2b30      	cmp	r3, #48	; 0x30
 8004016:	d86b      	bhi.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8004018:	2b20      	cmp	r3, #32
 800401a:	d060      	beq.n	80040de <HAL_TIM_ConfigClockSource+0x156>
 800401c:	2b20      	cmp	r3, #32
 800401e:	d867      	bhi.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
 8004020:	2b00      	cmp	r3, #0
 8004022:	d05c      	beq.n	80040de <HAL_TIM_ConfigClockSource+0x156>
 8004024:	2b10      	cmp	r3, #16
 8004026:	d05a      	beq.n	80040de <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004028:	e062      	b.n	80040f0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	6899      	ldr	r1, [r3, #8]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	685a      	ldr	r2, [r3, #4]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	f000 faca 	bl	80045d2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800404c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	609a      	str	r2, [r3, #8]
      break;
 8004056:	e04e      	b.n	80040f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6818      	ldr	r0, [r3, #0]
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	6899      	ldr	r1, [r3, #8]
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f000 fab3 	bl	80045d2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800407a:	609a      	str	r2, [r3, #8]
      break;
 800407c:	e03b      	b.n	80040f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6818      	ldr	r0, [r3, #0]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	6859      	ldr	r1, [r3, #4]
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	461a      	mov	r2, r3
 800408c:	f000 fa2a 	bl	80044e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2150      	movs	r1, #80	; 0x50
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fa81 	bl	800459e <TIM_ITRx_SetConfig>
      break;
 800409c:	e02b      	b.n	80040f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6818      	ldr	r0, [r3, #0]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	6859      	ldr	r1, [r3, #4]
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	461a      	mov	r2, r3
 80040ac:	f000 fa48 	bl	8004540 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2160      	movs	r1, #96	; 0x60
 80040b6:	4618      	mov	r0, r3
 80040b8:	f000 fa71 	bl	800459e <TIM_ITRx_SetConfig>
      break;
 80040bc:	e01b      	b.n	80040f6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6818      	ldr	r0, [r3, #0]
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	6859      	ldr	r1, [r3, #4]
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	461a      	mov	r2, r3
 80040cc:	f000 fa0a 	bl	80044e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2140      	movs	r1, #64	; 0x40
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fa61 	bl	800459e <TIM_ITRx_SetConfig>
      break;
 80040dc:	e00b      	b.n	80040f6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4619      	mov	r1, r3
 80040e8:	4610      	mov	r0, r2
 80040ea:	f000 fa58 	bl	800459e <TIM_ITRx_SetConfig>
        break;
 80040ee:	e002      	b.n	80040f6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80040f0:	bf00      	nop
 80040f2:	e000      	b.n	80040f6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80040f4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004106:	2300      	movs	r3, #0
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}

08004110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a29      	ldr	r2, [pc, #164]	; (80041c8 <TIM_Base_SetConfig+0xb8>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d00b      	beq.n	8004140 <TIM_Base_SetConfig+0x30>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800412e:	d007      	beq.n	8004140 <TIM_Base_SetConfig+0x30>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a26      	ldr	r2, [pc, #152]	; (80041cc <TIM_Base_SetConfig+0xbc>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d003      	beq.n	8004140 <TIM_Base_SetConfig+0x30>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	4a25      	ldr	r2, [pc, #148]	; (80041d0 <TIM_Base_SetConfig+0xc0>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d108      	bne.n	8004152 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	68fa      	ldr	r2, [r7, #12]
 800414e:	4313      	orrs	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a1c      	ldr	r2, [pc, #112]	; (80041c8 <TIM_Base_SetConfig+0xb8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d00b      	beq.n	8004172 <TIM_Base_SetConfig+0x62>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004160:	d007      	beq.n	8004172 <TIM_Base_SetConfig+0x62>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	4a19      	ldr	r2, [pc, #100]	; (80041cc <TIM_Base_SetConfig+0xbc>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d003      	beq.n	8004172 <TIM_Base_SetConfig+0x62>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a18      	ldr	r2, [pc, #96]	; (80041d0 <TIM_Base_SetConfig+0xc0>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d108      	bne.n	8004184 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004178:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4313      	orrs	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	4313      	orrs	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a07      	ldr	r2, [pc, #28]	; (80041c8 <TIM_Base_SetConfig+0xb8>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d103      	bne.n	80041b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	691a      	ldr	r2, [r3, #16]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	615a      	str	r2, [r3, #20]
}
 80041be:	bf00      	nop
 80041c0:	3714      	adds	r7, #20
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bc80      	pop	{r7}
 80041c6:	4770      	bx	lr
 80041c8:	40012c00 	.word	0x40012c00
 80041cc:	40000400 	.word	0x40000400
 80041d0:	40000800 	.word	0x40000800

080041d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b087      	sub	sp, #28
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	f023 0201 	bic.w	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0303 	bic.w	r3, r3, #3
 800420a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f023 0302 	bic.w	r3, r3, #2
 800421c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a1c      	ldr	r2, [pc, #112]	; (800429c <TIM_OC1_SetConfig+0xc8>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d10c      	bne.n	800424a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	f023 0308 	bic.w	r3, r3, #8
 8004236:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	697a      	ldr	r2, [r7, #20]
 800423e:	4313      	orrs	r3, r2
 8004240:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f023 0304 	bic.w	r3, r3, #4
 8004248:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a13      	ldr	r2, [pc, #76]	; (800429c <TIM_OC1_SetConfig+0xc8>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d111      	bne.n	8004276 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004258:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004260:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4313      	orrs	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	4313      	orrs	r3, r2
 8004274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68fa      	ldr	r2, [r7, #12]
 8004280:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	685a      	ldr	r2, [r3, #4]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	697a      	ldr	r2, [r7, #20]
 800428e:	621a      	str	r2, [r3, #32]
}
 8004290:	bf00      	nop
 8004292:	371c      	adds	r7, #28
 8004294:	46bd      	mov	sp, r7
 8004296:	bc80      	pop	{r7}
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	40012c00 	.word	0x40012c00

080042a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	f023 0210 	bic.w	r2, r3, #16
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	021b      	lsls	r3, r3, #8
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f023 0320 	bic.w	r3, r3, #32
 80042ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	011b      	lsls	r3, r3, #4
 80042f2:	697a      	ldr	r2, [r7, #20]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	4a1d      	ldr	r2, [pc, #116]	; (8004370 <TIM_OC2_SetConfig+0xd0>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d10d      	bne.n	800431c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004306:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	011b      	lsls	r3, r3, #4
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	4313      	orrs	r3, r2
 8004312:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800431a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	4a14      	ldr	r2, [pc, #80]	; (8004370 <TIM_OC2_SetConfig+0xd0>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d113      	bne.n	800434c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800432a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004332:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	4313      	orrs	r3, r2
 800434a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	685a      	ldr	r2, [r3, #4]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	621a      	str	r2, [r3, #32]
}
 8004366:	bf00      	nop
 8004368:	371c      	adds	r7, #28
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr
 8004370:	40012c00 	.word	0x40012c00

08004374 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a1b      	ldr	r3, [r3, #32]
 8004382:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	69db      	ldr	r3, [r3, #28]
 800439a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f023 0303 	bic.w	r3, r3, #3
 80043aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	021b      	lsls	r3, r3, #8
 80043c4:	697a      	ldr	r2, [r7, #20]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a1d      	ldr	r2, [pc, #116]	; (8004444 <TIM_OC3_SetConfig+0xd0>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d10d      	bne.n	80043ee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	021b      	lsls	r3, r3, #8
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a14      	ldr	r2, [pc, #80]	; (8004444 <TIM_OC3_SetConfig+0xd0>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d113      	bne.n	800441e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004404:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	011b      	lsls	r3, r3, #4
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	4313      	orrs	r3, r2
 8004410:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	011b      	lsls	r3, r3, #4
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	621a      	str	r2, [r3, #32]
}
 8004438:	bf00      	nop
 800443a:	371c      	adds	r7, #28
 800443c:	46bd      	mov	sp, r7
 800443e:	bc80      	pop	{r7}
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	40012c00 	.word	0x40012c00

08004448 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a1b      	ldr	r3, [r3, #32]
 8004456:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004476:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800447e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	021b      	lsls	r3, r3, #8
 8004486:	68fa      	ldr	r2, [r7, #12]
 8004488:	4313      	orrs	r3, r2
 800448a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004492:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	031b      	lsls	r3, r3, #12
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a0f      	ldr	r2, [pc, #60]	; (80044e0 <TIM_OC4_SetConfig+0x98>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d109      	bne.n	80044bc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	019b      	lsls	r3, r3, #6
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	621a      	str	r2, [r3, #32]
}
 80044d6:	bf00      	nop
 80044d8:	371c      	adds	r7, #28
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr
 80044e0:	40012c00 	.word	0x40012c00

080044e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b087      	sub	sp, #28
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	f023 0201 	bic.w	r2, r3, #1
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	699b      	ldr	r3, [r3, #24]
 8004506:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800450e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	f023 030a 	bic.w	r3, r3, #10
 8004520:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	4313      	orrs	r3, r2
 8004528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	693a      	ldr	r2, [r7, #16]
 800452e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	621a      	str	r2, [r3, #32]
}
 8004536:	bf00      	nop
 8004538:	371c      	adds	r7, #28
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr

08004540 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004540:	b480      	push	{r7}
 8004542:	b087      	sub	sp, #28
 8004544:	af00      	add	r7, sp, #0
 8004546:	60f8      	str	r0, [r7, #12]
 8004548:	60b9      	str	r1, [r7, #8]
 800454a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	f023 0210 	bic.w	r2, r3, #16
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6a1b      	ldr	r3, [r3, #32]
 8004562:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800456a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	031b      	lsls	r3, r3, #12
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	4313      	orrs	r3, r2
 8004574:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800457c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4313      	orrs	r3, r2
 8004586:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	621a      	str	r2, [r3, #32]
}
 8004594:	bf00      	nop
 8004596:	371c      	adds	r7, #28
 8004598:	46bd      	mov	sp, r7
 800459a:	bc80      	pop	{r7}
 800459c:	4770      	bx	lr

0800459e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800459e:	b480      	push	{r7}
 80045a0:	b085      	sub	sp, #20
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
 80045a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	f043 0307 	orr.w	r3, r3, #7
 80045c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	609a      	str	r2, [r3, #8]
}
 80045c8:	bf00      	nop
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr

080045d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b087      	sub	sp, #28
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	60f8      	str	r0, [r7, #12]
 80045da:	60b9      	str	r1, [r7, #8]
 80045dc:	607a      	str	r2, [r7, #4]
 80045de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	021a      	lsls	r2, r3, #8
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	431a      	orrs	r2, r3
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	609a      	str	r2, [r3, #8]
}
 8004606:	bf00      	nop
 8004608:	371c      	adds	r7, #28
 800460a:	46bd      	mov	sp, r7
 800460c:	bc80      	pop	{r7}
 800460e:	4770      	bx	lr

08004610 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004610:	b480      	push	{r7}
 8004612:	b087      	sub	sp, #28
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	f003 031f 	and.w	r3, r3, #31
 8004622:	2201      	movs	r2, #1
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a1a      	ldr	r2, [r3, #32]
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	43db      	mvns	r3, r3
 8004632:	401a      	ands	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6a1a      	ldr	r2, [r3, #32]
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 031f 	and.w	r3, r3, #31
 8004642:	6879      	ldr	r1, [r7, #4]
 8004644:	fa01 f303 	lsl.w	r3, r1, r3
 8004648:	431a      	orrs	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	621a      	str	r2, [r3, #32]
}
 800464e:	bf00      	nop
 8004650:	371c      	adds	r7, #28
 8004652:	46bd      	mov	sp, r7
 8004654:	bc80      	pop	{r7}
 8004656:	4770      	bx	lr

08004658 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004658:	b480      	push	{r7}
 800465a:	b085      	sub	sp, #20
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004668:	2b01      	cmp	r3, #1
 800466a:	d101      	bne.n	8004670 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800466c:	2302      	movs	r3, #2
 800466e:	e046      	b.n	80046fe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004696:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	4313      	orrs	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a16      	ldr	r2, [pc, #88]	; (8004708 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00e      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046bc:	d009      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a12      	ldr	r2, [pc, #72]	; (800470c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a10      	ldr	r2, [pc, #64]	; (8004710 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d10c      	bne.n	80046ec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3714      	adds	r7, #20
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr
 8004708:	40012c00 	.word	0x40012c00
 800470c:	40000400 	.word	0x40000400
 8004710:	40000800 	.word	0x40000800

08004714 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d101      	bne.n	8004726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e03f      	b.n	80047a6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b00      	cmp	r3, #0
 8004730:	d106      	bne.n	8004740 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7fe f878 	bl	8002830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2224      	movs	r2, #36	; 0x24
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004756:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 f9a7 	bl	8004aac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	691a      	ldr	r2, [r3, #16]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800476c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695a      	ldr	r2, [r3, #20]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800477c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800478c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2220      	movs	r2, #32
 80047a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b08a      	sub	sp, #40	; 0x28
 80047b2:	af02      	add	r7, sp, #8
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	603b      	str	r3, [r7, #0]
 80047ba:	4613      	mov	r3, r2
 80047bc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b20      	cmp	r3, #32
 80047cc:	d17c      	bne.n	80048c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d002      	beq.n	80047da <HAL_UART_Transmit+0x2c>
 80047d4:	88fb      	ldrh	r3, [r7, #6]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e075      	b.n	80048ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d101      	bne.n	80047ec <HAL_UART_Transmit+0x3e>
 80047e8:	2302      	movs	r3, #2
 80047ea:	e06e      	b.n	80048ca <HAL_UART_Transmit+0x11c>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2221      	movs	r2, #33	; 0x21
 80047fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004802:	f7fe fa4b 	bl	8002c9c <HAL_GetTick>
 8004806:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	88fa      	ldrh	r2, [r7, #6]
 800480c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	88fa      	ldrh	r2, [r7, #6]
 8004812:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800481c:	d108      	bne.n	8004830 <HAL_UART_Transmit+0x82>
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d104      	bne.n	8004830 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004826:	2300      	movs	r3, #0
 8004828:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	61bb      	str	r3, [r7, #24]
 800482e:	e003      	b.n	8004838 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004834:	2300      	movs	r3, #0
 8004836:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004840:	e02a      	b.n	8004898 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	2200      	movs	r2, #0
 800484a:	2180      	movs	r1, #128	; 0x80
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f000 f8e2 	bl	8004a16 <UART_WaitOnFlagUntilTimeout>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d001      	beq.n	800485c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e036      	b.n	80048ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10b      	bne.n	800487a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	881b      	ldrh	r3, [r3, #0]
 8004866:	461a      	mov	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004870:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004872:	69bb      	ldr	r3, [r7, #24]
 8004874:	3302      	adds	r3, #2
 8004876:	61bb      	str	r3, [r7, #24]
 8004878:	e007      	b.n	800488a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	781a      	ldrb	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	3301      	adds	r3, #1
 8004888:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800488e:	b29b      	uxth	r3, r3
 8004890:	3b01      	subs	r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800489c:	b29b      	uxth	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1cf      	bne.n	8004842 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	9300      	str	r3, [sp, #0]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	2200      	movs	r2, #0
 80048aa:	2140      	movs	r1, #64	; 0x40
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 f8b2 	bl	8004a16 <UART_WaitOnFlagUntilTimeout>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d001      	beq.n	80048bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e006      	b.n	80048ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2220      	movs	r2, #32
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048c4:	2300      	movs	r3, #0
 80048c6:	e000      	b.n	80048ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80048c8:	2302      	movs	r3, #2
  }
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3720      	adds	r7, #32
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b08a      	sub	sp, #40	; 0x28
 80048d6:	af02      	add	r7, sp, #8
 80048d8:	60f8      	str	r0, [r7, #12]
 80048da:	60b9      	str	r1, [r7, #8]
 80048dc:	603b      	str	r3, [r7, #0]
 80048de:	4613      	mov	r3, r2
 80048e0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80048e2:	2300      	movs	r3, #0
 80048e4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	2b20      	cmp	r3, #32
 80048f0:	f040 808c 	bne.w	8004a0c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d002      	beq.n	8004900 <HAL_UART_Receive+0x2e>
 80048fa:	88fb      	ldrh	r3, [r7, #6]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d101      	bne.n	8004904 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e084      	b.n	8004a0e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800490a:	2b01      	cmp	r3, #1
 800490c:	d101      	bne.n	8004912 <HAL_UART_Receive+0x40>
 800490e:	2302      	movs	r3, #2
 8004910:	e07d      	b.n	8004a0e <HAL_UART_Receive+0x13c>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2200      	movs	r2, #0
 800491e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2222      	movs	r2, #34	; 0x22
 8004924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800492e:	f7fe f9b5 	bl	8002c9c <HAL_GetTick>
 8004932:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	88fa      	ldrh	r2, [r7, #6]
 8004938:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	88fa      	ldrh	r2, [r7, #6]
 800493e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004948:	d108      	bne.n	800495c <HAL_UART_Receive+0x8a>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d104      	bne.n	800495c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004952:	2300      	movs	r3, #0
 8004954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	61bb      	str	r3, [r7, #24]
 800495a:	e003      	b.n	8004964 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004960:	2300      	movs	r3, #0
 8004962:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800496c:	e043      	b.n	80049f6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	2200      	movs	r2, #0
 8004976:	2120      	movs	r1, #32
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f84c 	bl	8004a16 <UART_WaitOnFlagUntilTimeout>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d001      	beq.n	8004988 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e042      	b.n	8004a0e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d10c      	bne.n	80049a8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	b29b      	uxth	r3, r3
 8004996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800499a:	b29a      	uxth	r2, r3
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	3302      	adds	r3, #2
 80049a4:	61bb      	str	r3, [r7, #24]
 80049a6:	e01f      	b.n	80049e8 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b0:	d007      	beq.n	80049c2 <HAL_UART_Receive+0xf0>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10a      	bne.n	80049d0 <HAL_UART_Receive+0xfe>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	b2da      	uxtb	r2, r3
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	701a      	strb	r2, [r3, #0]
 80049ce:	e008      	b.n	80049e2 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	3301      	adds	r3, #1
 80049e6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	3b01      	subs	r3, #1
 80049f0:	b29a      	uxth	r2, r3
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1b6      	bne.n	800496e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2220      	movs	r2, #32
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	e000      	b.n	8004a0e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004a0c:	2302      	movs	r3, #2
  }
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3720      	adds	r7, #32
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b084      	sub	sp, #16
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	60f8      	str	r0, [r7, #12]
 8004a1e:	60b9      	str	r1, [r7, #8]
 8004a20:	603b      	str	r3, [r7, #0]
 8004a22:	4613      	mov	r3, r2
 8004a24:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a26:	e02c      	b.n	8004a82 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a2e:	d028      	beq.n	8004a82 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004a30:	69bb      	ldr	r3, [r7, #24]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d007      	beq.n	8004a46 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a36:	f7fe f931 	bl	8002c9c <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d21d      	bcs.n	8004a82 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a54:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	695a      	ldr	r2, [r3, #20]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f022 0201 	bic.w	r2, r2, #1
 8004a64:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2220      	movs	r2, #32
 8004a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e00f      	b.n	8004aa2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	bf0c      	ite	eq
 8004a92:	2301      	moveq	r3, #1
 8004a94:	2300      	movne	r3, #0
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	461a      	mov	r2, r3
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d0c3      	beq.n	8004a28 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
	...

08004aac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691b      	ldr	r3, [r3, #16]
 8004aba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689a      	ldr	r2, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004ae6:	f023 030c 	bic.w	r3, r3, #12
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	6812      	ldr	r2, [r2, #0]
 8004aee:	68b9      	ldr	r1, [r7, #8]
 8004af0:	430b      	orrs	r3, r1
 8004af2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	699a      	ldr	r2, [r3, #24]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	430a      	orrs	r2, r1
 8004b08:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a2c      	ldr	r2, [pc, #176]	; (8004bc0 <UART_SetConfig+0x114>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d103      	bne.n	8004b1c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004b14:	f7fe ffa4 	bl	8003a60 <HAL_RCC_GetPCLK2Freq>
 8004b18:	60f8      	str	r0, [r7, #12]
 8004b1a:	e002      	b.n	8004b22 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004b1c:	f7fe ff8c 	bl	8003a38 <HAL_RCC_GetPCLK1Freq>
 8004b20:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	4613      	mov	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	009a      	lsls	r2, r3, #2
 8004b2c:	441a      	add	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	009b      	lsls	r3, r3, #2
 8004b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b38:	4a22      	ldr	r2, [pc, #136]	; (8004bc4 <UART_SetConfig+0x118>)
 8004b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3e:	095b      	lsrs	r3, r3, #5
 8004b40:	0119      	lsls	r1, r3, #4
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	4613      	mov	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	4413      	add	r3, r2
 8004b4a:	009a      	lsls	r2, r3, #2
 8004b4c:	441a      	add	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b58:	4b1a      	ldr	r3, [pc, #104]	; (8004bc4 <UART_SetConfig+0x118>)
 8004b5a:	fba3 0302 	umull	r0, r3, r3, r2
 8004b5e:	095b      	lsrs	r3, r3, #5
 8004b60:	2064      	movs	r0, #100	; 0x64
 8004b62:	fb00 f303 	mul.w	r3, r0, r3
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	011b      	lsls	r3, r3, #4
 8004b6a:	3332      	adds	r3, #50	; 0x32
 8004b6c:	4a15      	ldr	r2, [pc, #84]	; (8004bc4 <UART_SetConfig+0x118>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	095b      	lsrs	r3, r3, #5
 8004b74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b78:	4419      	add	r1, r3
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	4413      	add	r3, r2
 8004b82:	009a      	lsls	r2, r3, #2
 8004b84:	441a      	add	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b90:	4b0c      	ldr	r3, [pc, #48]	; (8004bc4 <UART_SetConfig+0x118>)
 8004b92:	fba3 0302 	umull	r0, r3, r3, r2
 8004b96:	095b      	lsrs	r3, r3, #5
 8004b98:	2064      	movs	r0, #100	; 0x64
 8004b9a:	fb00 f303 	mul.w	r3, r0, r3
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	011b      	lsls	r3, r3, #4
 8004ba2:	3332      	adds	r3, #50	; 0x32
 8004ba4:	4a07      	ldr	r2, [pc, #28]	; (8004bc4 <UART_SetConfig+0x118>)
 8004ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8004baa:	095b      	lsrs	r3, r3, #5
 8004bac:	f003 020f 	and.w	r2, r3, #15
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	440a      	add	r2, r1
 8004bb6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004bb8:	bf00      	nop
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	40013800 	.word	0x40013800
 8004bc4:	51eb851f 	.word	0x51eb851f

08004bc8 <__assert_func>:
 8004bc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004bca:	4614      	mov	r4, r2
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4b09      	ldr	r3, [pc, #36]	; (8004bf4 <__assert_func+0x2c>)
 8004bd0:	4605      	mov	r5, r0
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	68d8      	ldr	r0, [r3, #12]
 8004bd6:	b14c      	cbz	r4, 8004bec <__assert_func+0x24>
 8004bd8:	4b07      	ldr	r3, [pc, #28]	; (8004bf8 <__assert_func+0x30>)
 8004bda:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004bde:	9100      	str	r1, [sp, #0]
 8004be0:	462b      	mov	r3, r5
 8004be2:	4906      	ldr	r1, [pc, #24]	; (8004bfc <__assert_func+0x34>)
 8004be4:	f000 f818 	bl	8004c18 <fiprintf>
 8004be8:	f000 fea0 	bl	800592c <abort>
 8004bec:	4b04      	ldr	r3, [pc, #16]	; (8004c00 <__assert_func+0x38>)
 8004bee:	461c      	mov	r4, r3
 8004bf0:	e7f3      	b.n	8004bda <__assert_func+0x12>
 8004bf2:	bf00      	nop
 8004bf4:	2000002c 	.word	0x2000002c
 8004bf8:	08007880 	.word	0x08007880
 8004bfc:	0800788d 	.word	0x0800788d
 8004c00:	080078bb 	.word	0x080078bb

08004c04 <atoi>:
 8004c04:	220a      	movs	r2, #10
 8004c06:	2100      	movs	r1, #0
 8004c08:	f000 bdc6 	b.w	8005798 <strtol>

08004c0c <__errno>:
 8004c0c:	4b01      	ldr	r3, [pc, #4]	; (8004c14 <__errno+0x8>)
 8004c0e:	6818      	ldr	r0, [r3, #0]
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	2000002c 	.word	0x2000002c

08004c18 <fiprintf>:
 8004c18:	b40e      	push	{r1, r2, r3}
 8004c1a:	b503      	push	{r0, r1, lr}
 8004c1c:	4601      	mov	r1, r0
 8004c1e:	ab03      	add	r3, sp, #12
 8004c20:	4805      	ldr	r0, [pc, #20]	; (8004c38 <fiprintf+0x20>)
 8004c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c26:	6800      	ldr	r0, [r0, #0]
 8004c28:	9301      	str	r3, [sp, #4]
 8004c2a:	f000 f911 	bl	8004e50 <_vfiprintf_r>
 8004c2e:	b002      	add	sp, #8
 8004c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c34:	b003      	add	sp, #12
 8004c36:	4770      	bx	lr
 8004c38:	2000002c 	.word	0x2000002c

08004c3c <__libc_init_array>:
 8004c3c:	b570      	push	{r4, r5, r6, lr}
 8004c3e:	2600      	movs	r6, #0
 8004c40:	4d0c      	ldr	r5, [pc, #48]	; (8004c74 <__libc_init_array+0x38>)
 8004c42:	4c0d      	ldr	r4, [pc, #52]	; (8004c78 <__libc_init_array+0x3c>)
 8004c44:	1b64      	subs	r4, r4, r5
 8004c46:	10a4      	asrs	r4, r4, #2
 8004c48:	42a6      	cmp	r6, r4
 8004c4a:	d109      	bne.n	8004c60 <__libc_init_array+0x24>
 8004c4c:	f002 fd4e 	bl	80076ec <_init>
 8004c50:	2600      	movs	r6, #0
 8004c52:	4d0a      	ldr	r5, [pc, #40]	; (8004c7c <__libc_init_array+0x40>)
 8004c54:	4c0a      	ldr	r4, [pc, #40]	; (8004c80 <__libc_init_array+0x44>)
 8004c56:	1b64      	subs	r4, r4, r5
 8004c58:	10a4      	asrs	r4, r4, #2
 8004c5a:	42a6      	cmp	r6, r4
 8004c5c:	d105      	bne.n	8004c6a <__libc_init_array+0x2e>
 8004c5e:	bd70      	pop	{r4, r5, r6, pc}
 8004c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c64:	4798      	blx	r3
 8004c66:	3601      	adds	r6, #1
 8004c68:	e7ee      	b.n	8004c48 <__libc_init_array+0xc>
 8004c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c6e:	4798      	blx	r3
 8004c70:	3601      	adds	r6, #1
 8004c72:	e7f2      	b.n	8004c5a <__libc_init_array+0x1e>
 8004c74:	08007b80 	.word	0x08007b80
 8004c78:	08007b80 	.word	0x08007b80
 8004c7c:	08007b80 	.word	0x08007b80
 8004c80:	08007b84 	.word	0x08007b84

08004c84 <malloc>:
 8004c84:	4b02      	ldr	r3, [pc, #8]	; (8004c90 <malloc+0xc>)
 8004c86:	4601      	mov	r1, r0
 8004c88:	6818      	ldr	r0, [r3, #0]
 8004c8a:	f000 b85f 	b.w	8004d4c <_malloc_r>
 8004c8e:	bf00      	nop
 8004c90:	2000002c 	.word	0x2000002c

08004c94 <free>:
 8004c94:	4b02      	ldr	r3, [pc, #8]	; (8004ca0 <free+0xc>)
 8004c96:	4601      	mov	r1, r0
 8004c98:	6818      	ldr	r0, [r3, #0]
 8004c9a:	f000 b80b 	b.w	8004cb4 <_free_r>
 8004c9e:	bf00      	nop
 8004ca0:	2000002c 	.word	0x2000002c

08004ca4 <memset>:
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	4402      	add	r2, r0
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d100      	bne.n	8004cae <memset+0xa>
 8004cac:	4770      	bx	lr
 8004cae:	f803 1b01 	strb.w	r1, [r3], #1
 8004cb2:	e7f9      	b.n	8004ca8 <memset+0x4>

08004cb4 <_free_r>:
 8004cb4:	b538      	push	{r3, r4, r5, lr}
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	2900      	cmp	r1, #0
 8004cba:	d043      	beq.n	8004d44 <_free_r+0x90>
 8004cbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cc0:	1f0c      	subs	r4, r1, #4
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	bfb8      	it	lt
 8004cc6:	18e4      	addlt	r4, r4, r3
 8004cc8:	f001 f88c 	bl	8005de4 <__malloc_lock>
 8004ccc:	4a1e      	ldr	r2, [pc, #120]	; (8004d48 <_free_r+0x94>)
 8004cce:	6813      	ldr	r3, [r2, #0]
 8004cd0:	4610      	mov	r0, r2
 8004cd2:	b933      	cbnz	r3, 8004ce2 <_free_r+0x2e>
 8004cd4:	6063      	str	r3, [r4, #4]
 8004cd6:	6014      	str	r4, [r2, #0]
 8004cd8:	4628      	mov	r0, r5
 8004cda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cde:	f001 b887 	b.w	8005df0 <__malloc_unlock>
 8004ce2:	42a3      	cmp	r3, r4
 8004ce4:	d90a      	bls.n	8004cfc <_free_r+0x48>
 8004ce6:	6821      	ldr	r1, [r4, #0]
 8004ce8:	1862      	adds	r2, r4, r1
 8004cea:	4293      	cmp	r3, r2
 8004cec:	bf01      	itttt	eq
 8004cee:	681a      	ldreq	r2, [r3, #0]
 8004cf0:	685b      	ldreq	r3, [r3, #4]
 8004cf2:	1852      	addeq	r2, r2, r1
 8004cf4:	6022      	streq	r2, [r4, #0]
 8004cf6:	6063      	str	r3, [r4, #4]
 8004cf8:	6004      	str	r4, [r0, #0]
 8004cfa:	e7ed      	b.n	8004cd8 <_free_r+0x24>
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	b10b      	cbz	r3, 8004d06 <_free_r+0x52>
 8004d02:	42a3      	cmp	r3, r4
 8004d04:	d9fa      	bls.n	8004cfc <_free_r+0x48>
 8004d06:	6811      	ldr	r1, [r2, #0]
 8004d08:	1850      	adds	r0, r2, r1
 8004d0a:	42a0      	cmp	r0, r4
 8004d0c:	d10b      	bne.n	8004d26 <_free_r+0x72>
 8004d0e:	6820      	ldr	r0, [r4, #0]
 8004d10:	4401      	add	r1, r0
 8004d12:	1850      	adds	r0, r2, r1
 8004d14:	4283      	cmp	r3, r0
 8004d16:	6011      	str	r1, [r2, #0]
 8004d18:	d1de      	bne.n	8004cd8 <_free_r+0x24>
 8004d1a:	6818      	ldr	r0, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	4401      	add	r1, r0
 8004d20:	6011      	str	r1, [r2, #0]
 8004d22:	6053      	str	r3, [r2, #4]
 8004d24:	e7d8      	b.n	8004cd8 <_free_r+0x24>
 8004d26:	d902      	bls.n	8004d2e <_free_r+0x7a>
 8004d28:	230c      	movs	r3, #12
 8004d2a:	602b      	str	r3, [r5, #0]
 8004d2c:	e7d4      	b.n	8004cd8 <_free_r+0x24>
 8004d2e:	6820      	ldr	r0, [r4, #0]
 8004d30:	1821      	adds	r1, r4, r0
 8004d32:	428b      	cmp	r3, r1
 8004d34:	bf01      	itttt	eq
 8004d36:	6819      	ldreq	r1, [r3, #0]
 8004d38:	685b      	ldreq	r3, [r3, #4]
 8004d3a:	1809      	addeq	r1, r1, r0
 8004d3c:	6021      	streq	r1, [r4, #0]
 8004d3e:	6063      	str	r3, [r4, #4]
 8004d40:	6054      	str	r4, [r2, #4]
 8004d42:	e7c9      	b.n	8004cd8 <_free_r+0x24>
 8004d44:	bd38      	pop	{r3, r4, r5, pc}
 8004d46:	bf00      	nop
 8004d48:	20000120 	.word	0x20000120

08004d4c <_malloc_r>:
 8004d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d4e:	1ccd      	adds	r5, r1, #3
 8004d50:	f025 0503 	bic.w	r5, r5, #3
 8004d54:	3508      	adds	r5, #8
 8004d56:	2d0c      	cmp	r5, #12
 8004d58:	bf38      	it	cc
 8004d5a:	250c      	movcc	r5, #12
 8004d5c:	2d00      	cmp	r5, #0
 8004d5e:	4606      	mov	r6, r0
 8004d60:	db01      	blt.n	8004d66 <_malloc_r+0x1a>
 8004d62:	42a9      	cmp	r1, r5
 8004d64:	d903      	bls.n	8004d6e <_malloc_r+0x22>
 8004d66:	230c      	movs	r3, #12
 8004d68:	6033      	str	r3, [r6, #0]
 8004d6a:	2000      	movs	r0, #0
 8004d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d6e:	f001 f839 	bl	8005de4 <__malloc_lock>
 8004d72:	4921      	ldr	r1, [pc, #132]	; (8004df8 <_malloc_r+0xac>)
 8004d74:	680a      	ldr	r2, [r1, #0]
 8004d76:	4614      	mov	r4, r2
 8004d78:	b99c      	cbnz	r4, 8004da2 <_malloc_r+0x56>
 8004d7a:	4f20      	ldr	r7, [pc, #128]	; (8004dfc <_malloc_r+0xb0>)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	b923      	cbnz	r3, 8004d8a <_malloc_r+0x3e>
 8004d80:	4621      	mov	r1, r4
 8004d82:	4630      	mov	r0, r6
 8004d84:	f000 fba0 	bl	80054c8 <_sbrk_r>
 8004d88:	6038      	str	r0, [r7, #0]
 8004d8a:	4629      	mov	r1, r5
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	f000 fb9b 	bl	80054c8 <_sbrk_r>
 8004d92:	1c43      	adds	r3, r0, #1
 8004d94:	d123      	bne.n	8004dde <_malloc_r+0x92>
 8004d96:	230c      	movs	r3, #12
 8004d98:	4630      	mov	r0, r6
 8004d9a:	6033      	str	r3, [r6, #0]
 8004d9c:	f001 f828 	bl	8005df0 <__malloc_unlock>
 8004da0:	e7e3      	b.n	8004d6a <_malloc_r+0x1e>
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	1b5b      	subs	r3, r3, r5
 8004da6:	d417      	bmi.n	8004dd8 <_malloc_r+0x8c>
 8004da8:	2b0b      	cmp	r3, #11
 8004daa:	d903      	bls.n	8004db4 <_malloc_r+0x68>
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	441c      	add	r4, r3
 8004db0:	6025      	str	r5, [r4, #0]
 8004db2:	e004      	b.n	8004dbe <_malloc_r+0x72>
 8004db4:	6863      	ldr	r3, [r4, #4]
 8004db6:	42a2      	cmp	r2, r4
 8004db8:	bf0c      	ite	eq
 8004dba:	600b      	streq	r3, [r1, #0]
 8004dbc:	6053      	strne	r3, [r2, #4]
 8004dbe:	4630      	mov	r0, r6
 8004dc0:	f001 f816 	bl	8005df0 <__malloc_unlock>
 8004dc4:	f104 000b 	add.w	r0, r4, #11
 8004dc8:	1d23      	adds	r3, r4, #4
 8004dca:	f020 0007 	bic.w	r0, r0, #7
 8004dce:	1ac2      	subs	r2, r0, r3
 8004dd0:	d0cc      	beq.n	8004d6c <_malloc_r+0x20>
 8004dd2:	1a1b      	subs	r3, r3, r0
 8004dd4:	50a3      	str	r3, [r4, r2]
 8004dd6:	e7c9      	b.n	8004d6c <_malloc_r+0x20>
 8004dd8:	4622      	mov	r2, r4
 8004dda:	6864      	ldr	r4, [r4, #4]
 8004ddc:	e7cc      	b.n	8004d78 <_malloc_r+0x2c>
 8004dde:	1cc4      	adds	r4, r0, #3
 8004de0:	f024 0403 	bic.w	r4, r4, #3
 8004de4:	42a0      	cmp	r0, r4
 8004de6:	d0e3      	beq.n	8004db0 <_malloc_r+0x64>
 8004de8:	1a21      	subs	r1, r4, r0
 8004dea:	4630      	mov	r0, r6
 8004dec:	f000 fb6c 	bl	80054c8 <_sbrk_r>
 8004df0:	3001      	adds	r0, #1
 8004df2:	d1dd      	bne.n	8004db0 <_malloc_r+0x64>
 8004df4:	e7cf      	b.n	8004d96 <_malloc_r+0x4a>
 8004df6:	bf00      	nop
 8004df8:	20000120 	.word	0x20000120
 8004dfc:	20000124 	.word	0x20000124

08004e00 <__sfputc_r>:
 8004e00:	6893      	ldr	r3, [r2, #8]
 8004e02:	b410      	push	{r4}
 8004e04:	3b01      	subs	r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	6093      	str	r3, [r2, #8]
 8004e0a:	da07      	bge.n	8004e1c <__sfputc_r+0x1c>
 8004e0c:	6994      	ldr	r4, [r2, #24]
 8004e0e:	42a3      	cmp	r3, r4
 8004e10:	db01      	blt.n	8004e16 <__sfputc_r+0x16>
 8004e12:	290a      	cmp	r1, #10
 8004e14:	d102      	bne.n	8004e1c <__sfputc_r+0x1c>
 8004e16:	bc10      	pop	{r4}
 8004e18:	f000 bcc8 	b.w	80057ac <__swbuf_r>
 8004e1c:	6813      	ldr	r3, [r2, #0]
 8004e1e:	1c58      	adds	r0, r3, #1
 8004e20:	6010      	str	r0, [r2, #0]
 8004e22:	7019      	strb	r1, [r3, #0]
 8004e24:	4608      	mov	r0, r1
 8004e26:	bc10      	pop	{r4}
 8004e28:	4770      	bx	lr

08004e2a <__sfputs_r>:
 8004e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e2c:	4606      	mov	r6, r0
 8004e2e:	460f      	mov	r7, r1
 8004e30:	4614      	mov	r4, r2
 8004e32:	18d5      	adds	r5, r2, r3
 8004e34:	42ac      	cmp	r4, r5
 8004e36:	d101      	bne.n	8004e3c <__sfputs_r+0x12>
 8004e38:	2000      	movs	r0, #0
 8004e3a:	e007      	b.n	8004e4c <__sfputs_r+0x22>
 8004e3c:	463a      	mov	r2, r7
 8004e3e:	4630      	mov	r0, r6
 8004e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e44:	f7ff ffdc 	bl	8004e00 <__sfputc_r>
 8004e48:	1c43      	adds	r3, r0, #1
 8004e4a:	d1f3      	bne.n	8004e34 <__sfputs_r+0xa>
 8004e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004e50 <_vfiprintf_r>:
 8004e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e54:	460d      	mov	r5, r1
 8004e56:	4614      	mov	r4, r2
 8004e58:	4698      	mov	r8, r3
 8004e5a:	4606      	mov	r6, r0
 8004e5c:	b09d      	sub	sp, #116	; 0x74
 8004e5e:	b118      	cbz	r0, 8004e68 <_vfiprintf_r+0x18>
 8004e60:	6983      	ldr	r3, [r0, #24]
 8004e62:	b90b      	cbnz	r3, 8004e68 <_vfiprintf_r+0x18>
 8004e64:	f000 fe84 	bl	8005b70 <__sinit>
 8004e68:	4b89      	ldr	r3, [pc, #548]	; (8005090 <_vfiprintf_r+0x240>)
 8004e6a:	429d      	cmp	r5, r3
 8004e6c:	d11b      	bne.n	8004ea6 <_vfiprintf_r+0x56>
 8004e6e:	6875      	ldr	r5, [r6, #4]
 8004e70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004e72:	07d9      	lsls	r1, r3, #31
 8004e74:	d405      	bmi.n	8004e82 <_vfiprintf_r+0x32>
 8004e76:	89ab      	ldrh	r3, [r5, #12]
 8004e78:	059a      	lsls	r2, r3, #22
 8004e7a:	d402      	bmi.n	8004e82 <_vfiprintf_r+0x32>
 8004e7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004e7e:	f000 ff15 	bl	8005cac <__retarget_lock_acquire_recursive>
 8004e82:	89ab      	ldrh	r3, [r5, #12]
 8004e84:	071b      	lsls	r3, r3, #28
 8004e86:	d501      	bpl.n	8004e8c <_vfiprintf_r+0x3c>
 8004e88:	692b      	ldr	r3, [r5, #16]
 8004e8a:	b9eb      	cbnz	r3, 8004ec8 <_vfiprintf_r+0x78>
 8004e8c:	4629      	mov	r1, r5
 8004e8e:	4630      	mov	r0, r6
 8004e90:	f000 fcde 	bl	8005850 <__swsetup_r>
 8004e94:	b1c0      	cbz	r0, 8004ec8 <_vfiprintf_r+0x78>
 8004e96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004e98:	07dc      	lsls	r4, r3, #31
 8004e9a:	d50e      	bpl.n	8004eba <_vfiprintf_r+0x6a>
 8004e9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ea0:	b01d      	add	sp, #116	; 0x74
 8004ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea6:	4b7b      	ldr	r3, [pc, #492]	; (8005094 <_vfiprintf_r+0x244>)
 8004ea8:	429d      	cmp	r5, r3
 8004eaa:	d101      	bne.n	8004eb0 <_vfiprintf_r+0x60>
 8004eac:	68b5      	ldr	r5, [r6, #8]
 8004eae:	e7df      	b.n	8004e70 <_vfiprintf_r+0x20>
 8004eb0:	4b79      	ldr	r3, [pc, #484]	; (8005098 <_vfiprintf_r+0x248>)
 8004eb2:	429d      	cmp	r5, r3
 8004eb4:	bf08      	it	eq
 8004eb6:	68f5      	ldreq	r5, [r6, #12]
 8004eb8:	e7da      	b.n	8004e70 <_vfiprintf_r+0x20>
 8004eba:	89ab      	ldrh	r3, [r5, #12]
 8004ebc:	0598      	lsls	r0, r3, #22
 8004ebe:	d4ed      	bmi.n	8004e9c <_vfiprintf_r+0x4c>
 8004ec0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004ec2:	f000 fef4 	bl	8005cae <__retarget_lock_release_recursive>
 8004ec6:	e7e9      	b.n	8004e9c <_vfiprintf_r+0x4c>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	9309      	str	r3, [sp, #36]	; 0x24
 8004ecc:	2320      	movs	r3, #32
 8004ece:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ed2:	2330      	movs	r3, #48	; 0x30
 8004ed4:	f04f 0901 	mov.w	r9, #1
 8004ed8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004edc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800509c <_vfiprintf_r+0x24c>
 8004ee0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ee4:	4623      	mov	r3, r4
 8004ee6:	469a      	mov	sl, r3
 8004ee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004eec:	b10a      	cbz	r2, 8004ef2 <_vfiprintf_r+0xa2>
 8004eee:	2a25      	cmp	r2, #37	; 0x25
 8004ef0:	d1f9      	bne.n	8004ee6 <_vfiprintf_r+0x96>
 8004ef2:	ebba 0b04 	subs.w	fp, sl, r4
 8004ef6:	d00b      	beq.n	8004f10 <_vfiprintf_r+0xc0>
 8004ef8:	465b      	mov	r3, fp
 8004efa:	4622      	mov	r2, r4
 8004efc:	4629      	mov	r1, r5
 8004efe:	4630      	mov	r0, r6
 8004f00:	f7ff ff93 	bl	8004e2a <__sfputs_r>
 8004f04:	3001      	adds	r0, #1
 8004f06:	f000 80aa 	beq.w	800505e <_vfiprintf_r+0x20e>
 8004f0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f0c:	445a      	add	r2, fp
 8004f0e:	9209      	str	r2, [sp, #36]	; 0x24
 8004f10:	f89a 3000 	ldrb.w	r3, [sl]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f000 80a2 	beq.w	800505e <_vfiprintf_r+0x20e>
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f24:	f10a 0a01 	add.w	sl, sl, #1
 8004f28:	9304      	str	r3, [sp, #16]
 8004f2a:	9307      	str	r3, [sp, #28]
 8004f2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f30:	931a      	str	r3, [sp, #104]	; 0x68
 8004f32:	4654      	mov	r4, sl
 8004f34:	2205      	movs	r2, #5
 8004f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f3a:	4858      	ldr	r0, [pc, #352]	; (800509c <_vfiprintf_r+0x24c>)
 8004f3c:	f000 ff1c 	bl	8005d78 <memchr>
 8004f40:	9a04      	ldr	r2, [sp, #16]
 8004f42:	b9d8      	cbnz	r0, 8004f7c <_vfiprintf_r+0x12c>
 8004f44:	06d1      	lsls	r1, r2, #27
 8004f46:	bf44      	itt	mi
 8004f48:	2320      	movmi	r3, #32
 8004f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f4e:	0713      	lsls	r3, r2, #28
 8004f50:	bf44      	itt	mi
 8004f52:	232b      	movmi	r3, #43	; 0x2b
 8004f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f58:	f89a 3000 	ldrb.w	r3, [sl]
 8004f5c:	2b2a      	cmp	r3, #42	; 0x2a
 8004f5e:	d015      	beq.n	8004f8c <_vfiprintf_r+0x13c>
 8004f60:	4654      	mov	r4, sl
 8004f62:	2000      	movs	r0, #0
 8004f64:	f04f 0c0a 	mov.w	ip, #10
 8004f68:	9a07      	ldr	r2, [sp, #28]
 8004f6a:	4621      	mov	r1, r4
 8004f6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f70:	3b30      	subs	r3, #48	; 0x30
 8004f72:	2b09      	cmp	r3, #9
 8004f74:	d94e      	bls.n	8005014 <_vfiprintf_r+0x1c4>
 8004f76:	b1b0      	cbz	r0, 8004fa6 <_vfiprintf_r+0x156>
 8004f78:	9207      	str	r2, [sp, #28]
 8004f7a:	e014      	b.n	8004fa6 <_vfiprintf_r+0x156>
 8004f7c:	eba0 0308 	sub.w	r3, r0, r8
 8004f80:	fa09 f303 	lsl.w	r3, r9, r3
 8004f84:	4313      	orrs	r3, r2
 8004f86:	46a2      	mov	sl, r4
 8004f88:	9304      	str	r3, [sp, #16]
 8004f8a:	e7d2      	b.n	8004f32 <_vfiprintf_r+0xe2>
 8004f8c:	9b03      	ldr	r3, [sp, #12]
 8004f8e:	1d19      	adds	r1, r3, #4
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	9103      	str	r1, [sp, #12]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	bfbb      	ittet	lt
 8004f98:	425b      	neglt	r3, r3
 8004f9a:	f042 0202 	orrlt.w	r2, r2, #2
 8004f9e:	9307      	strge	r3, [sp, #28]
 8004fa0:	9307      	strlt	r3, [sp, #28]
 8004fa2:	bfb8      	it	lt
 8004fa4:	9204      	strlt	r2, [sp, #16]
 8004fa6:	7823      	ldrb	r3, [r4, #0]
 8004fa8:	2b2e      	cmp	r3, #46	; 0x2e
 8004faa:	d10c      	bne.n	8004fc6 <_vfiprintf_r+0x176>
 8004fac:	7863      	ldrb	r3, [r4, #1]
 8004fae:	2b2a      	cmp	r3, #42	; 0x2a
 8004fb0:	d135      	bne.n	800501e <_vfiprintf_r+0x1ce>
 8004fb2:	9b03      	ldr	r3, [sp, #12]
 8004fb4:	3402      	adds	r4, #2
 8004fb6:	1d1a      	adds	r2, r3, #4
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	9203      	str	r2, [sp, #12]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	bfb8      	it	lt
 8004fc0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004fc4:	9305      	str	r3, [sp, #20]
 8004fc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80050ac <_vfiprintf_r+0x25c>
 8004fca:	2203      	movs	r2, #3
 8004fcc:	4650      	mov	r0, sl
 8004fce:	7821      	ldrb	r1, [r4, #0]
 8004fd0:	f000 fed2 	bl	8005d78 <memchr>
 8004fd4:	b140      	cbz	r0, 8004fe8 <_vfiprintf_r+0x198>
 8004fd6:	2340      	movs	r3, #64	; 0x40
 8004fd8:	eba0 000a 	sub.w	r0, r0, sl
 8004fdc:	fa03 f000 	lsl.w	r0, r3, r0
 8004fe0:	9b04      	ldr	r3, [sp, #16]
 8004fe2:	3401      	adds	r4, #1
 8004fe4:	4303      	orrs	r3, r0
 8004fe6:	9304      	str	r3, [sp, #16]
 8004fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fec:	2206      	movs	r2, #6
 8004fee:	482c      	ldr	r0, [pc, #176]	; (80050a0 <_vfiprintf_r+0x250>)
 8004ff0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ff4:	f000 fec0 	bl	8005d78 <memchr>
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	d03f      	beq.n	800507c <_vfiprintf_r+0x22c>
 8004ffc:	4b29      	ldr	r3, [pc, #164]	; (80050a4 <_vfiprintf_r+0x254>)
 8004ffe:	bb1b      	cbnz	r3, 8005048 <_vfiprintf_r+0x1f8>
 8005000:	9b03      	ldr	r3, [sp, #12]
 8005002:	3307      	adds	r3, #7
 8005004:	f023 0307 	bic.w	r3, r3, #7
 8005008:	3308      	adds	r3, #8
 800500a:	9303      	str	r3, [sp, #12]
 800500c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800500e:	443b      	add	r3, r7
 8005010:	9309      	str	r3, [sp, #36]	; 0x24
 8005012:	e767      	b.n	8004ee4 <_vfiprintf_r+0x94>
 8005014:	460c      	mov	r4, r1
 8005016:	2001      	movs	r0, #1
 8005018:	fb0c 3202 	mla	r2, ip, r2, r3
 800501c:	e7a5      	b.n	8004f6a <_vfiprintf_r+0x11a>
 800501e:	2300      	movs	r3, #0
 8005020:	f04f 0c0a 	mov.w	ip, #10
 8005024:	4619      	mov	r1, r3
 8005026:	3401      	adds	r4, #1
 8005028:	9305      	str	r3, [sp, #20]
 800502a:	4620      	mov	r0, r4
 800502c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005030:	3a30      	subs	r2, #48	; 0x30
 8005032:	2a09      	cmp	r2, #9
 8005034:	d903      	bls.n	800503e <_vfiprintf_r+0x1ee>
 8005036:	2b00      	cmp	r3, #0
 8005038:	d0c5      	beq.n	8004fc6 <_vfiprintf_r+0x176>
 800503a:	9105      	str	r1, [sp, #20]
 800503c:	e7c3      	b.n	8004fc6 <_vfiprintf_r+0x176>
 800503e:	4604      	mov	r4, r0
 8005040:	2301      	movs	r3, #1
 8005042:	fb0c 2101 	mla	r1, ip, r1, r2
 8005046:	e7f0      	b.n	800502a <_vfiprintf_r+0x1da>
 8005048:	ab03      	add	r3, sp, #12
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	462a      	mov	r2, r5
 800504e:	4630      	mov	r0, r6
 8005050:	4b15      	ldr	r3, [pc, #84]	; (80050a8 <_vfiprintf_r+0x258>)
 8005052:	a904      	add	r1, sp, #16
 8005054:	f3af 8000 	nop.w
 8005058:	4607      	mov	r7, r0
 800505a:	1c78      	adds	r0, r7, #1
 800505c:	d1d6      	bne.n	800500c <_vfiprintf_r+0x1bc>
 800505e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005060:	07d9      	lsls	r1, r3, #31
 8005062:	d405      	bmi.n	8005070 <_vfiprintf_r+0x220>
 8005064:	89ab      	ldrh	r3, [r5, #12]
 8005066:	059a      	lsls	r2, r3, #22
 8005068:	d402      	bmi.n	8005070 <_vfiprintf_r+0x220>
 800506a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800506c:	f000 fe1f 	bl	8005cae <__retarget_lock_release_recursive>
 8005070:	89ab      	ldrh	r3, [r5, #12]
 8005072:	065b      	lsls	r3, r3, #25
 8005074:	f53f af12 	bmi.w	8004e9c <_vfiprintf_r+0x4c>
 8005078:	9809      	ldr	r0, [sp, #36]	; 0x24
 800507a:	e711      	b.n	8004ea0 <_vfiprintf_r+0x50>
 800507c:	ab03      	add	r3, sp, #12
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	462a      	mov	r2, r5
 8005082:	4630      	mov	r0, r6
 8005084:	4b08      	ldr	r3, [pc, #32]	; (80050a8 <_vfiprintf_r+0x258>)
 8005086:	a904      	add	r1, sp, #16
 8005088:	f000 f882 	bl	8005190 <_printf_i>
 800508c:	e7e4      	b.n	8005058 <_vfiprintf_r+0x208>
 800508e:	bf00      	nop
 8005090:	08007a8c 	.word	0x08007a8c
 8005094:	08007aac 	.word	0x08007aac
 8005098:	08007a6c 	.word	0x08007a6c
 800509c:	080078c0 	.word	0x080078c0
 80050a0:	080078ca 	.word	0x080078ca
 80050a4:	00000000 	.word	0x00000000
 80050a8:	08004e2b 	.word	0x08004e2b
 80050ac:	080078c6 	.word	0x080078c6

080050b0 <_printf_common>:
 80050b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050b4:	4616      	mov	r6, r2
 80050b6:	4699      	mov	r9, r3
 80050b8:	688a      	ldr	r2, [r1, #8]
 80050ba:	690b      	ldr	r3, [r1, #16]
 80050bc:	4607      	mov	r7, r0
 80050be:	4293      	cmp	r3, r2
 80050c0:	bfb8      	it	lt
 80050c2:	4613      	movlt	r3, r2
 80050c4:	6033      	str	r3, [r6, #0]
 80050c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050ca:	460c      	mov	r4, r1
 80050cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050d0:	b10a      	cbz	r2, 80050d6 <_printf_common+0x26>
 80050d2:	3301      	adds	r3, #1
 80050d4:	6033      	str	r3, [r6, #0]
 80050d6:	6823      	ldr	r3, [r4, #0]
 80050d8:	0699      	lsls	r1, r3, #26
 80050da:	bf42      	ittt	mi
 80050dc:	6833      	ldrmi	r3, [r6, #0]
 80050de:	3302      	addmi	r3, #2
 80050e0:	6033      	strmi	r3, [r6, #0]
 80050e2:	6825      	ldr	r5, [r4, #0]
 80050e4:	f015 0506 	ands.w	r5, r5, #6
 80050e8:	d106      	bne.n	80050f8 <_printf_common+0x48>
 80050ea:	f104 0a19 	add.w	sl, r4, #25
 80050ee:	68e3      	ldr	r3, [r4, #12]
 80050f0:	6832      	ldr	r2, [r6, #0]
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	42ab      	cmp	r3, r5
 80050f6:	dc28      	bgt.n	800514a <_printf_common+0x9a>
 80050f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80050fc:	1e13      	subs	r3, r2, #0
 80050fe:	6822      	ldr	r2, [r4, #0]
 8005100:	bf18      	it	ne
 8005102:	2301      	movne	r3, #1
 8005104:	0692      	lsls	r2, r2, #26
 8005106:	d42d      	bmi.n	8005164 <_printf_common+0xb4>
 8005108:	4649      	mov	r1, r9
 800510a:	4638      	mov	r0, r7
 800510c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005110:	47c0      	blx	r8
 8005112:	3001      	adds	r0, #1
 8005114:	d020      	beq.n	8005158 <_printf_common+0xa8>
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	68e5      	ldr	r5, [r4, #12]
 800511a:	f003 0306 	and.w	r3, r3, #6
 800511e:	2b04      	cmp	r3, #4
 8005120:	bf18      	it	ne
 8005122:	2500      	movne	r5, #0
 8005124:	6832      	ldr	r2, [r6, #0]
 8005126:	f04f 0600 	mov.w	r6, #0
 800512a:	68a3      	ldr	r3, [r4, #8]
 800512c:	bf08      	it	eq
 800512e:	1aad      	subeq	r5, r5, r2
 8005130:	6922      	ldr	r2, [r4, #16]
 8005132:	bf08      	it	eq
 8005134:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005138:	4293      	cmp	r3, r2
 800513a:	bfc4      	itt	gt
 800513c:	1a9b      	subgt	r3, r3, r2
 800513e:	18ed      	addgt	r5, r5, r3
 8005140:	341a      	adds	r4, #26
 8005142:	42b5      	cmp	r5, r6
 8005144:	d11a      	bne.n	800517c <_printf_common+0xcc>
 8005146:	2000      	movs	r0, #0
 8005148:	e008      	b.n	800515c <_printf_common+0xac>
 800514a:	2301      	movs	r3, #1
 800514c:	4652      	mov	r2, sl
 800514e:	4649      	mov	r1, r9
 8005150:	4638      	mov	r0, r7
 8005152:	47c0      	blx	r8
 8005154:	3001      	adds	r0, #1
 8005156:	d103      	bne.n	8005160 <_printf_common+0xb0>
 8005158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800515c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005160:	3501      	adds	r5, #1
 8005162:	e7c4      	b.n	80050ee <_printf_common+0x3e>
 8005164:	2030      	movs	r0, #48	; 0x30
 8005166:	18e1      	adds	r1, r4, r3
 8005168:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800516c:	1c5a      	adds	r2, r3, #1
 800516e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005172:	4422      	add	r2, r4
 8005174:	3302      	adds	r3, #2
 8005176:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800517a:	e7c5      	b.n	8005108 <_printf_common+0x58>
 800517c:	2301      	movs	r3, #1
 800517e:	4622      	mov	r2, r4
 8005180:	4649      	mov	r1, r9
 8005182:	4638      	mov	r0, r7
 8005184:	47c0      	blx	r8
 8005186:	3001      	adds	r0, #1
 8005188:	d0e6      	beq.n	8005158 <_printf_common+0xa8>
 800518a:	3601      	adds	r6, #1
 800518c:	e7d9      	b.n	8005142 <_printf_common+0x92>
	...

08005190 <_printf_i>:
 8005190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005194:	460c      	mov	r4, r1
 8005196:	7e27      	ldrb	r7, [r4, #24]
 8005198:	4691      	mov	r9, r2
 800519a:	2f78      	cmp	r7, #120	; 0x78
 800519c:	4680      	mov	r8, r0
 800519e:	469a      	mov	sl, r3
 80051a0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80051a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051a6:	d807      	bhi.n	80051b8 <_printf_i+0x28>
 80051a8:	2f62      	cmp	r7, #98	; 0x62
 80051aa:	d80a      	bhi.n	80051c2 <_printf_i+0x32>
 80051ac:	2f00      	cmp	r7, #0
 80051ae:	f000 80d9 	beq.w	8005364 <_printf_i+0x1d4>
 80051b2:	2f58      	cmp	r7, #88	; 0x58
 80051b4:	f000 80a4 	beq.w	8005300 <_printf_i+0x170>
 80051b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80051bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051c0:	e03a      	b.n	8005238 <_printf_i+0xa8>
 80051c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051c6:	2b15      	cmp	r3, #21
 80051c8:	d8f6      	bhi.n	80051b8 <_printf_i+0x28>
 80051ca:	a001      	add	r0, pc, #4	; (adr r0, 80051d0 <_printf_i+0x40>)
 80051cc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80051d0:	08005229 	.word	0x08005229
 80051d4:	0800523d 	.word	0x0800523d
 80051d8:	080051b9 	.word	0x080051b9
 80051dc:	080051b9 	.word	0x080051b9
 80051e0:	080051b9 	.word	0x080051b9
 80051e4:	080051b9 	.word	0x080051b9
 80051e8:	0800523d 	.word	0x0800523d
 80051ec:	080051b9 	.word	0x080051b9
 80051f0:	080051b9 	.word	0x080051b9
 80051f4:	080051b9 	.word	0x080051b9
 80051f8:	080051b9 	.word	0x080051b9
 80051fc:	0800534b 	.word	0x0800534b
 8005200:	0800526d 	.word	0x0800526d
 8005204:	0800532d 	.word	0x0800532d
 8005208:	080051b9 	.word	0x080051b9
 800520c:	080051b9 	.word	0x080051b9
 8005210:	0800536d 	.word	0x0800536d
 8005214:	080051b9 	.word	0x080051b9
 8005218:	0800526d 	.word	0x0800526d
 800521c:	080051b9 	.word	0x080051b9
 8005220:	080051b9 	.word	0x080051b9
 8005224:	08005335 	.word	0x08005335
 8005228:	680b      	ldr	r3, [r1, #0]
 800522a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800522e:	1d1a      	adds	r2, r3, #4
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	600a      	str	r2, [r1, #0]
 8005234:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005238:	2301      	movs	r3, #1
 800523a:	e0a4      	b.n	8005386 <_printf_i+0x1f6>
 800523c:	6825      	ldr	r5, [r4, #0]
 800523e:	6808      	ldr	r0, [r1, #0]
 8005240:	062e      	lsls	r6, r5, #24
 8005242:	f100 0304 	add.w	r3, r0, #4
 8005246:	d50a      	bpl.n	800525e <_printf_i+0xce>
 8005248:	6805      	ldr	r5, [r0, #0]
 800524a:	600b      	str	r3, [r1, #0]
 800524c:	2d00      	cmp	r5, #0
 800524e:	da03      	bge.n	8005258 <_printf_i+0xc8>
 8005250:	232d      	movs	r3, #45	; 0x2d
 8005252:	426d      	negs	r5, r5
 8005254:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005258:	230a      	movs	r3, #10
 800525a:	485e      	ldr	r0, [pc, #376]	; (80053d4 <_printf_i+0x244>)
 800525c:	e019      	b.n	8005292 <_printf_i+0x102>
 800525e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005262:	6805      	ldr	r5, [r0, #0]
 8005264:	600b      	str	r3, [r1, #0]
 8005266:	bf18      	it	ne
 8005268:	b22d      	sxthne	r5, r5
 800526a:	e7ef      	b.n	800524c <_printf_i+0xbc>
 800526c:	680b      	ldr	r3, [r1, #0]
 800526e:	6825      	ldr	r5, [r4, #0]
 8005270:	1d18      	adds	r0, r3, #4
 8005272:	6008      	str	r0, [r1, #0]
 8005274:	0628      	lsls	r0, r5, #24
 8005276:	d501      	bpl.n	800527c <_printf_i+0xec>
 8005278:	681d      	ldr	r5, [r3, #0]
 800527a:	e002      	b.n	8005282 <_printf_i+0xf2>
 800527c:	0669      	lsls	r1, r5, #25
 800527e:	d5fb      	bpl.n	8005278 <_printf_i+0xe8>
 8005280:	881d      	ldrh	r5, [r3, #0]
 8005282:	2f6f      	cmp	r7, #111	; 0x6f
 8005284:	bf0c      	ite	eq
 8005286:	2308      	moveq	r3, #8
 8005288:	230a      	movne	r3, #10
 800528a:	4852      	ldr	r0, [pc, #328]	; (80053d4 <_printf_i+0x244>)
 800528c:	2100      	movs	r1, #0
 800528e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005292:	6866      	ldr	r6, [r4, #4]
 8005294:	2e00      	cmp	r6, #0
 8005296:	bfa8      	it	ge
 8005298:	6821      	ldrge	r1, [r4, #0]
 800529a:	60a6      	str	r6, [r4, #8]
 800529c:	bfa4      	itt	ge
 800529e:	f021 0104 	bicge.w	r1, r1, #4
 80052a2:	6021      	strge	r1, [r4, #0]
 80052a4:	b90d      	cbnz	r5, 80052aa <_printf_i+0x11a>
 80052a6:	2e00      	cmp	r6, #0
 80052a8:	d04d      	beq.n	8005346 <_printf_i+0x1b6>
 80052aa:	4616      	mov	r6, r2
 80052ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80052b0:	fb03 5711 	mls	r7, r3, r1, r5
 80052b4:	5dc7      	ldrb	r7, [r0, r7]
 80052b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052ba:	462f      	mov	r7, r5
 80052bc:	42bb      	cmp	r3, r7
 80052be:	460d      	mov	r5, r1
 80052c0:	d9f4      	bls.n	80052ac <_printf_i+0x11c>
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d10b      	bne.n	80052de <_printf_i+0x14e>
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	07df      	lsls	r7, r3, #31
 80052ca:	d508      	bpl.n	80052de <_printf_i+0x14e>
 80052cc:	6923      	ldr	r3, [r4, #16]
 80052ce:	6861      	ldr	r1, [r4, #4]
 80052d0:	4299      	cmp	r1, r3
 80052d2:	bfde      	ittt	le
 80052d4:	2330      	movle	r3, #48	; 0x30
 80052d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052da:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80052de:	1b92      	subs	r2, r2, r6
 80052e0:	6122      	str	r2, [r4, #16]
 80052e2:	464b      	mov	r3, r9
 80052e4:	4621      	mov	r1, r4
 80052e6:	4640      	mov	r0, r8
 80052e8:	f8cd a000 	str.w	sl, [sp]
 80052ec:	aa03      	add	r2, sp, #12
 80052ee:	f7ff fedf 	bl	80050b0 <_printf_common>
 80052f2:	3001      	adds	r0, #1
 80052f4:	d14c      	bne.n	8005390 <_printf_i+0x200>
 80052f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052fa:	b004      	add	sp, #16
 80052fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005300:	4834      	ldr	r0, [pc, #208]	; (80053d4 <_printf_i+0x244>)
 8005302:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005306:	680e      	ldr	r6, [r1, #0]
 8005308:	6823      	ldr	r3, [r4, #0]
 800530a:	f856 5b04 	ldr.w	r5, [r6], #4
 800530e:	061f      	lsls	r7, r3, #24
 8005310:	600e      	str	r6, [r1, #0]
 8005312:	d514      	bpl.n	800533e <_printf_i+0x1ae>
 8005314:	07d9      	lsls	r1, r3, #31
 8005316:	bf44      	itt	mi
 8005318:	f043 0320 	orrmi.w	r3, r3, #32
 800531c:	6023      	strmi	r3, [r4, #0]
 800531e:	b91d      	cbnz	r5, 8005328 <_printf_i+0x198>
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	f023 0320 	bic.w	r3, r3, #32
 8005326:	6023      	str	r3, [r4, #0]
 8005328:	2310      	movs	r3, #16
 800532a:	e7af      	b.n	800528c <_printf_i+0xfc>
 800532c:	6823      	ldr	r3, [r4, #0]
 800532e:	f043 0320 	orr.w	r3, r3, #32
 8005332:	6023      	str	r3, [r4, #0]
 8005334:	2378      	movs	r3, #120	; 0x78
 8005336:	4828      	ldr	r0, [pc, #160]	; (80053d8 <_printf_i+0x248>)
 8005338:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800533c:	e7e3      	b.n	8005306 <_printf_i+0x176>
 800533e:	065e      	lsls	r6, r3, #25
 8005340:	bf48      	it	mi
 8005342:	b2ad      	uxthmi	r5, r5
 8005344:	e7e6      	b.n	8005314 <_printf_i+0x184>
 8005346:	4616      	mov	r6, r2
 8005348:	e7bb      	b.n	80052c2 <_printf_i+0x132>
 800534a:	680b      	ldr	r3, [r1, #0]
 800534c:	6826      	ldr	r6, [r4, #0]
 800534e:	1d1d      	adds	r5, r3, #4
 8005350:	6960      	ldr	r0, [r4, #20]
 8005352:	600d      	str	r5, [r1, #0]
 8005354:	0635      	lsls	r5, r6, #24
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	d501      	bpl.n	800535e <_printf_i+0x1ce>
 800535a:	6018      	str	r0, [r3, #0]
 800535c:	e002      	b.n	8005364 <_printf_i+0x1d4>
 800535e:	0671      	lsls	r1, r6, #25
 8005360:	d5fb      	bpl.n	800535a <_printf_i+0x1ca>
 8005362:	8018      	strh	r0, [r3, #0]
 8005364:	2300      	movs	r3, #0
 8005366:	4616      	mov	r6, r2
 8005368:	6123      	str	r3, [r4, #16]
 800536a:	e7ba      	b.n	80052e2 <_printf_i+0x152>
 800536c:	680b      	ldr	r3, [r1, #0]
 800536e:	1d1a      	adds	r2, r3, #4
 8005370:	600a      	str	r2, [r1, #0]
 8005372:	681e      	ldr	r6, [r3, #0]
 8005374:	2100      	movs	r1, #0
 8005376:	4630      	mov	r0, r6
 8005378:	6862      	ldr	r2, [r4, #4]
 800537a:	f000 fcfd 	bl	8005d78 <memchr>
 800537e:	b108      	cbz	r0, 8005384 <_printf_i+0x1f4>
 8005380:	1b80      	subs	r0, r0, r6
 8005382:	6060      	str	r0, [r4, #4]
 8005384:	6863      	ldr	r3, [r4, #4]
 8005386:	6123      	str	r3, [r4, #16]
 8005388:	2300      	movs	r3, #0
 800538a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800538e:	e7a8      	b.n	80052e2 <_printf_i+0x152>
 8005390:	4632      	mov	r2, r6
 8005392:	4649      	mov	r1, r9
 8005394:	4640      	mov	r0, r8
 8005396:	6923      	ldr	r3, [r4, #16]
 8005398:	47d0      	blx	sl
 800539a:	3001      	adds	r0, #1
 800539c:	d0ab      	beq.n	80052f6 <_printf_i+0x166>
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	079b      	lsls	r3, r3, #30
 80053a2:	d413      	bmi.n	80053cc <_printf_i+0x23c>
 80053a4:	68e0      	ldr	r0, [r4, #12]
 80053a6:	9b03      	ldr	r3, [sp, #12]
 80053a8:	4298      	cmp	r0, r3
 80053aa:	bfb8      	it	lt
 80053ac:	4618      	movlt	r0, r3
 80053ae:	e7a4      	b.n	80052fa <_printf_i+0x16a>
 80053b0:	2301      	movs	r3, #1
 80053b2:	4632      	mov	r2, r6
 80053b4:	4649      	mov	r1, r9
 80053b6:	4640      	mov	r0, r8
 80053b8:	47d0      	blx	sl
 80053ba:	3001      	adds	r0, #1
 80053bc:	d09b      	beq.n	80052f6 <_printf_i+0x166>
 80053be:	3501      	adds	r5, #1
 80053c0:	68e3      	ldr	r3, [r4, #12]
 80053c2:	9903      	ldr	r1, [sp, #12]
 80053c4:	1a5b      	subs	r3, r3, r1
 80053c6:	42ab      	cmp	r3, r5
 80053c8:	dcf2      	bgt.n	80053b0 <_printf_i+0x220>
 80053ca:	e7eb      	b.n	80053a4 <_printf_i+0x214>
 80053cc:	2500      	movs	r5, #0
 80053ce:	f104 0619 	add.w	r6, r4, #25
 80053d2:	e7f5      	b.n	80053c0 <_printf_i+0x230>
 80053d4:	080078d1 	.word	0x080078d1
 80053d8:	080078e2 	.word	0x080078e2

080053dc <_puts_r>:
 80053dc:	b570      	push	{r4, r5, r6, lr}
 80053de:	460e      	mov	r6, r1
 80053e0:	4605      	mov	r5, r0
 80053e2:	b118      	cbz	r0, 80053ec <_puts_r+0x10>
 80053e4:	6983      	ldr	r3, [r0, #24]
 80053e6:	b90b      	cbnz	r3, 80053ec <_puts_r+0x10>
 80053e8:	f000 fbc2 	bl	8005b70 <__sinit>
 80053ec:	69ab      	ldr	r3, [r5, #24]
 80053ee:	68ac      	ldr	r4, [r5, #8]
 80053f0:	b913      	cbnz	r3, 80053f8 <_puts_r+0x1c>
 80053f2:	4628      	mov	r0, r5
 80053f4:	f000 fbbc 	bl	8005b70 <__sinit>
 80053f8:	4b2c      	ldr	r3, [pc, #176]	; (80054ac <_puts_r+0xd0>)
 80053fa:	429c      	cmp	r4, r3
 80053fc:	d120      	bne.n	8005440 <_puts_r+0x64>
 80053fe:	686c      	ldr	r4, [r5, #4]
 8005400:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005402:	07db      	lsls	r3, r3, #31
 8005404:	d405      	bmi.n	8005412 <_puts_r+0x36>
 8005406:	89a3      	ldrh	r3, [r4, #12]
 8005408:	0598      	lsls	r0, r3, #22
 800540a:	d402      	bmi.n	8005412 <_puts_r+0x36>
 800540c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800540e:	f000 fc4d 	bl	8005cac <__retarget_lock_acquire_recursive>
 8005412:	89a3      	ldrh	r3, [r4, #12]
 8005414:	0719      	lsls	r1, r3, #28
 8005416:	d51d      	bpl.n	8005454 <_puts_r+0x78>
 8005418:	6923      	ldr	r3, [r4, #16]
 800541a:	b1db      	cbz	r3, 8005454 <_puts_r+0x78>
 800541c:	3e01      	subs	r6, #1
 800541e:	68a3      	ldr	r3, [r4, #8]
 8005420:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005424:	3b01      	subs	r3, #1
 8005426:	60a3      	str	r3, [r4, #8]
 8005428:	bb39      	cbnz	r1, 800547a <_puts_r+0x9e>
 800542a:	2b00      	cmp	r3, #0
 800542c:	da38      	bge.n	80054a0 <_puts_r+0xc4>
 800542e:	4622      	mov	r2, r4
 8005430:	210a      	movs	r1, #10
 8005432:	4628      	mov	r0, r5
 8005434:	f000 f9ba 	bl	80057ac <__swbuf_r>
 8005438:	3001      	adds	r0, #1
 800543a:	d011      	beq.n	8005460 <_puts_r+0x84>
 800543c:	250a      	movs	r5, #10
 800543e:	e011      	b.n	8005464 <_puts_r+0x88>
 8005440:	4b1b      	ldr	r3, [pc, #108]	; (80054b0 <_puts_r+0xd4>)
 8005442:	429c      	cmp	r4, r3
 8005444:	d101      	bne.n	800544a <_puts_r+0x6e>
 8005446:	68ac      	ldr	r4, [r5, #8]
 8005448:	e7da      	b.n	8005400 <_puts_r+0x24>
 800544a:	4b1a      	ldr	r3, [pc, #104]	; (80054b4 <_puts_r+0xd8>)
 800544c:	429c      	cmp	r4, r3
 800544e:	bf08      	it	eq
 8005450:	68ec      	ldreq	r4, [r5, #12]
 8005452:	e7d5      	b.n	8005400 <_puts_r+0x24>
 8005454:	4621      	mov	r1, r4
 8005456:	4628      	mov	r0, r5
 8005458:	f000 f9fa 	bl	8005850 <__swsetup_r>
 800545c:	2800      	cmp	r0, #0
 800545e:	d0dd      	beq.n	800541c <_puts_r+0x40>
 8005460:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005464:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005466:	07da      	lsls	r2, r3, #31
 8005468:	d405      	bmi.n	8005476 <_puts_r+0x9a>
 800546a:	89a3      	ldrh	r3, [r4, #12]
 800546c:	059b      	lsls	r3, r3, #22
 800546e:	d402      	bmi.n	8005476 <_puts_r+0x9a>
 8005470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005472:	f000 fc1c 	bl	8005cae <__retarget_lock_release_recursive>
 8005476:	4628      	mov	r0, r5
 8005478:	bd70      	pop	{r4, r5, r6, pc}
 800547a:	2b00      	cmp	r3, #0
 800547c:	da04      	bge.n	8005488 <_puts_r+0xac>
 800547e:	69a2      	ldr	r2, [r4, #24]
 8005480:	429a      	cmp	r2, r3
 8005482:	dc06      	bgt.n	8005492 <_puts_r+0xb6>
 8005484:	290a      	cmp	r1, #10
 8005486:	d004      	beq.n	8005492 <_puts_r+0xb6>
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	1c5a      	adds	r2, r3, #1
 800548c:	6022      	str	r2, [r4, #0]
 800548e:	7019      	strb	r1, [r3, #0]
 8005490:	e7c5      	b.n	800541e <_puts_r+0x42>
 8005492:	4622      	mov	r2, r4
 8005494:	4628      	mov	r0, r5
 8005496:	f000 f989 	bl	80057ac <__swbuf_r>
 800549a:	3001      	adds	r0, #1
 800549c:	d1bf      	bne.n	800541e <_puts_r+0x42>
 800549e:	e7df      	b.n	8005460 <_puts_r+0x84>
 80054a0:	250a      	movs	r5, #10
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	6022      	str	r2, [r4, #0]
 80054a8:	701d      	strb	r5, [r3, #0]
 80054aa:	e7db      	b.n	8005464 <_puts_r+0x88>
 80054ac:	08007a8c 	.word	0x08007a8c
 80054b0:	08007aac 	.word	0x08007aac
 80054b4:	08007a6c 	.word	0x08007a6c

080054b8 <puts>:
 80054b8:	4b02      	ldr	r3, [pc, #8]	; (80054c4 <puts+0xc>)
 80054ba:	4601      	mov	r1, r0
 80054bc:	6818      	ldr	r0, [r3, #0]
 80054be:	f7ff bf8d 	b.w	80053dc <_puts_r>
 80054c2:	bf00      	nop
 80054c4:	2000002c 	.word	0x2000002c

080054c8 <_sbrk_r>:
 80054c8:	b538      	push	{r3, r4, r5, lr}
 80054ca:	2300      	movs	r3, #0
 80054cc:	4d05      	ldr	r5, [pc, #20]	; (80054e4 <_sbrk_r+0x1c>)
 80054ce:	4604      	mov	r4, r0
 80054d0:	4608      	mov	r0, r1
 80054d2:	602b      	str	r3, [r5, #0]
 80054d4:	f7fd fad4 	bl	8002a80 <_sbrk>
 80054d8:	1c43      	adds	r3, r0, #1
 80054da:	d102      	bne.n	80054e2 <_sbrk_r+0x1a>
 80054dc:	682b      	ldr	r3, [r5, #0]
 80054de:	b103      	cbz	r3, 80054e2 <_sbrk_r+0x1a>
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	bd38      	pop	{r3, r4, r5, pc}
 80054e4:	20000258 	.word	0x20000258

080054e8 <siprintf>:
 80054e8:	b40e      	push	{r1, r2, r3}
 80054ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80054ee:	b500      	push	{lr}
 80054f0:	b09c      	sub	sp, #112	; 0x70
 80054f2:	ab1d      	add	r3, sp, #116	; 0x74
 80054f4:	9002      	str	r0, [sp, #8]
 80054f6:	9006      	str	r0, [sp, #24]
 80054f8:	9107      	str	r1, [sp, #28]
 80054fa:	9104      	str	r1, [sp, #16]
 80054fc:	4808      	ldr	r0, [pc, #32]	; (8005520 <siprintf+0x38>)
 80054fe:	4909      	ldr	r1, [pc, #36]	; (8005524 <siprintf+0x3c>)
 8005500:	f853 2b04 	ldr.w	r2, [r3], #4
 8005504:	9105      	str	r1, [sp, #20]
 8005506:	6800      	ldr	r0, [r0, #0]
 8005508:	a902      	add	r1, sp, #8
 800550a:	9301      	str	r3, [sp, #4]
 800550c:	f000 fcf8 	bl	8005f00 <_svfiprintf_r>
 8005510:	2200      	movs	r2, #0
 8005512:	9b02      	ldr	r3, [sp, #8]
 8005514:	701a      	strb	r2, [r3, #0]
 8005516:	b01c      	add	sp, #112	; 0x70
 8005518:	f85d eb04 	ldr.w	lr, [sp], #4
 800551c:	b003      	add	sp, #12
 800551e:	4770      	bx	lr
 8005520:	2000002c 	.word	0x2000002c
 8005524:	ffff0208 	.word	0xffff0208

08005528 <strcat>:
 8005528:	4602      	mov	r2, r0
 800552a:	b510      	push	{r4, lr}
 800552c:	7814      	ldrb	r4, [r2, #0]
 800552e:	4613      	mov	r3, r2
 8005530:	3201      	adds	r2, #1
 8005532:	2c00      	cmp	r4, #0
 8005534:	d1fa      	bne.n	800552c <strcat+0x4>
 8005536:	3b01      	subs	r3, #1
 8005538:	f811 2b01 	ldrb.w	r2, [r1], #1
 800553c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005540:	2a00      	cmp	r2, #0
 8005542:	d1f9      	bne.n	8005538 <strcat+0x10>
 8005544:	bd10      	pop	{r4, pc}
	...

08005548 <strdup>:
 8005548:	4b02      	ldr	r3, [pc, #8]	; (8005554 <strdup+0xc>)
 800554a:	4601      	mov	r1, r0
 800554c:	6818      	ldr	r0, [r3, #0]
 800554e:	f000 b803 	b.w	8005558 <_strdup_r>
 8005552:	bf00      	nop
 8005554:	2000002c 	.word	0x2000002c

08005558 <_strdup_r>:
 8005558:	b570      	push	{r4, r5, r6, lr}
 800555a:	4604      	mov	r4, r0
 800555c:	4608      	mov	r0, r1
 800555e:	460d      	mov	r5, r1
 8005560:	f7fa fdf6 	bl	8000150 <strlen>
 8005564:	1c46      	adds	r6, r0, #1
 8005566:	4631      	mov	r1, r6
 8005568:	4620      	mov	r0, r4
 800556a:	f7ff fbef 	bl	8004d4c <_malloc_r>
 800556e:	4604      	mov	r4, r0
 8005570:	b118      	cbz	r0, 800557a <_strdup_r+0x22>
 8005572:	4632      	mov	r2, r6
 8005574:	4629      	mov	r1, r5
 8005576:	f000 fc0d 	bl	8005d94 <memcpy>
 800557a:	4620      	mov	r0, r4
 800557c:	bd70      	pop	{r4, r5, r6, pc}

0800557e <strrchr>:
 800557e:	b538      	push	{r3, r4, r5, lr}
 8005580:	4603      	mov	r3, r0
 8005582:	460c      	mov	r4, r1
 8005584:	b969      	cbnz	r1, 80055a2 <strrchr+0x24>
 8005586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800558a:	f000 be40 	b.w	800620e <strchr>
 800558e:	4605      	mov	r5, r0
 8005590:	1c43      	adds	r3, r0, #1
 8005592:	4621      	mov	r1, r4
 8005594:	4618      	mov	r0, r3
 8005596:	f000 fe3a 	bl	800620e <strchr>
 800559a:	2800      	cmp	r0, #0
 800559c:	d1f7      	bne.n	800558e <strrchr+0x10>
 800559e:	4628      	mov	r0, r5
 80055a0:	bd38      	pop	{r3, r4, r5, pc}
 80055a2:	2500      	movs	r5, #0
 80055a4:	e7f5      	b.n	8005592 <strrchr+0x14>

080055a6 <strstr>:
 80055a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055a8:	780c      	ldrb	r4, [r1, #0]
 80055aa:	b164      	cbz	r4, 80055c6 <strstr+0x20>
 80055ac:	4603      	mov	r3, r0
 80055ae:	781a      	ldrb	r2, [r3, #0]
 80055b0:	4618      	mov	r0, r3
 80055b2:	1c5e      	adds	r6, r3, #1
 80055b4:	b90a      	cbnz	r2, 80055ba <strstr+0x14>
 80055b6:	4610      	mov	r0, r2
 80055b8:	e005      	b.n	80055c6 <strstr+0x20>
 80055ba:	4294      	cmp	r4, r2
 80055bc:	d108      	bne.n	80055d0 <strstr+0x2a>
 80055be:	460d      	mov	r5, r1
 80055c0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80055c4:	b902      	cbnz	r2, 80055c8 <strstr+0x22>
 80055c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055c8:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80055cc:	4297      	cmp	r7, r2
 80055ce:	d0f7      	beq.n	80055c0 <strstr+0x1a>
 80055d0:	4633      	mov	r3, r6
 80055d2:	e7ec      	b.n	80055ae <strstr+0x8>

080055d4 <strtok>:
 80055d4:	4b16      	ldr	r3, [pc, #88]	; (8005630 <strtok+0x5c>)
 80055d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055da:	681f      	ldr	r7, [r3, #0]
 80055dc:	4605      	mov	r5, r0
 80055de:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80055e0:	460e      	mov	r6, r1
 80055e2:	b9ec      	cbnz	r4, 8005620 <strtok+0x4c>
 80055e4:	2050      	movs	r0, #80	; 0x50
 80055e6:	f7ff fb4d 	bl	8004c84 <malloc>
 80055ea:	4602      	mov	r2, r0
 80055ec:	65b8      	str	r0, [r7, #88]	; 0x58
 80055ee:	b920      	cbnz	r0, 80055fa <strtok+0x26>
 80055f0:	2157      	movs	r1, #87	; 0x57
 80055f2:	4b10      	ldr	r3, [pc, #64]	; (8005634 <strtok+0x60>)
 80055f4:	4810      	ldr	r0, [pc, #64]	; (8005638 <strtok+0x64>)
 80055f6:	f7ff fae7 	bl	8004bc8 <__assert_func>
 80055fa:	e9c0 4400 	strd	r4, r4, [r0]
 80055fe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005602:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005606:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800560a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800560e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8005612:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8005616:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800561a:	6184      	str	r4, [r0, #24]
 800561c:	7704      	strb	r4, [r0, #28]
 800561e:	6244      	str	r4, [r0, #36]	; 0x24
 8005620:	4631      	mov	r1, r6
 8005622:	4628      	mov	r0, r5
 8005624:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005626:	2301      	movs	r3, #1
 8005628:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800562c:	f000 b806 	b.w	800563c <__strtok_r>
 8005630:	2000002c 	.word	0x2000002c
 8005634:	080078f3 	.word	0x080078f3
 8005638:	0800790a 	.word	0x0800790a

0800563c <__strtok_r>:
 800563c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800563e:	b908      	cbnz	r0, 8005644 <__strtok_r+0x8>
 8005640:	6810      	ldr	r0, [r2, #0]
 8005642:	b188      	cbz	r0, 8005668 <__strtok_r+0x2c>
 8005644:	4604      	mov	r4, r0
 8005646:	460f      	mov	r7, r1
 8005648:	4620      	mov	r0, r4
 800564a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800564e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005652:	b91e      	cbnz	r6, 800565c <__strtok_r+0x20>
 8005654:	b965      	cbnz	r5, 8005670 <__strtok_r+0x34>
 8005656:	4628      	mov	r0, r5
 8005658:	6015      	str	r5, [r2, #0]
 800565a:	e005      	b.n	8005668 <__strtok_r+0x2c>
 800565c:	42b5      	cmp	r5, r6
 800565e:	d1f6      	bne.n	800564e <__strtok_r+0x12>
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1f0      	bne.n	8005646 <__strtok_r+0xa>
 8005664:	6014      	str	r4, [r2, #0]
 8005666:	7003      	strb	r3, [r0, #0]
 8005668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800566a:	461c      	mov	r4, r3
 800566c:	e00c      	b.n	8005688 <__strtok_r+0x4c>
 800566e:	b915      	cbnz	r5, 8005676 <__strtok_r+0x3a>
 8005670:	460e      	mov	r6, r1
 8005672:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005676:	f816 5b01 	ldrb.w	r5, [r6], #1
 800567a:	42ab      	cmp	r3, r5
 800567c:	d1f7      	bne.n	800566e <__strtok_r+0x32>
 800567e:	2b00      	cmp	r3, #0
 8005680:	d0f3      	beq.n	800566a <__strtok_r+0x2e>
 8005682:	2300      	movs	r3, #0
 8005684:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005688:	6014      	str	r4, [r2, #0]
 800568a:	e7ed      	b.n	8005668 <__strtok_r+0x2c>

0800568c <_strtol_l.isra.0>:
 800568c:	2b01      	cmp	r3, #1
 800568e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005692:	4686      	mov	lr, r0
 8005694:	d001      	beq.n	800569a <_strtol_l.isra.0+0xe>
 8005696:	2b24      	cmp	r3, #36	; 0x24
 8005698:	d906      	bls.n	80056a8 <_strtol_l.isra.0+0x1c>
 800569a:	f7ff fab7 	bl	8004c0c <__errno>
 800569e:	2316      	movs	r3, #22
 80056a0:	6003      	str	r3, [r0, #0]
 80056a2:	2000      	movs	r0, #0
 80056a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a8:	468c      	mov	ip, r1
 80056aa:	4e3a      	ldr	r6, [pc, #232]	; (8005794 <_strtol_l.isra.0+0x108>)
 80056ac:	4660      	mov	r0, ip
 80056ae:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80056b2:	5da5      	ldrb	r5, [r4, r6]
 80056b4:	f015 0508 	ands.w	r5, r5, #8
 80056b8:	d1f8      	bne.n	80056ac <_strtol_l.isra.0+0x20>
 80056ba:	2c2d      	cmp	r4, #45	; 0x2d
 80056bc:	d133      	bne.n	8005726 <_strtol_l.isra.0+0x9a>
 80056be:	f04f 0801 	mov.w	r8, #1
 80056c2:	f89c 4000 	ldrb.w	r4, [ip]
 80056c6:	f100 0c02 	add.w	ip, r0, #2
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d05d      	beq.n	800578a <_strtol_l.isra.0+0xfe>
 80056ce:	2b10      	cmp	r3, #16
 80056d0:	d10c      	bne.n	80056ec <_strtol_l.isra.0+0x60>
 80056d2:	2c30      	cmp	r4, #48	; 0x30
 80056d4:	d10a      	bne.n	80056ec <_strtol_l.isra.0+0x60>
 80056d6:	f89c 0000 	ldrb.w	r0, [ip]
 80056da:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80056de:	2858      	cmp	r0, #88	; 0x58
 80056e0:	d14e      	bne.n	8005780 <_strtol_l.isra.0+0xf4>
 80056e2:	2310      	movs	r3, #16
 80056e4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80056e8:	f10c 0c02 	add.w	ip, ip, #2
 80056ec:	2500      	movs	r5, #0
 80056ee:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 80056f2:	3f01      	subs	r7, #1
 80056f4:	fbb7 f9f3 	udiv	r9, r7, r3
 80056f8:	4628      	mov	r0, r5
 80056fa:	fb03 7a19 	mls	sl, r3, r9, r7
 80056fe:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8005702:	2e09      	cmp	r6, #9
 8005704:	d818      	bhi.n	8005738 <_strtol_l.isra.0+0xac>
 8005706:	4634      	mov	r4, r6
 8005708:	42a3      	cmp	r3, r4
 800570a:	dd24      	ble.n	8005756 <_strtol_l.isra.0+0xca>
 800570c:	2d00      	cmp	r5, #0
 800570e:	db1f      	blt.n	8005750 <_strtol_l.isra.0+0xc4>
 8005710:	4581      	cmp	r9, r0
 8005712:	d31d      	bcc.n	8005750 <_strtol_l.isra.0+0xc4>
 8005714:	d101      	bne.n	800571a <_strtol_l.isra.0+0x8e>
 8005716:	45a2      	cmp	sl, r4
 8005718:	db1a      	blt.n	8005750 <_strtol_l.isra.0+0xc4>
 800571a:	2501      	movs	r5, #1
 800571c:	fb00 4003 	mla	r0, r0, r3, r4
 8005720:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8005724:	e7eb      	b.n	80056fe <_strtol_l.isra.0+0x72>
 8005726:	2c2b      	cmp	r4, #43	; 0x2b
 8005728:	bf08      	it	eq
 800572a:	f89c 4000 	ldrbeq.w	r4, [ip]
 800572e:	46a8      	mov	r8, r5
 8005730:	bf08      	it	eq
 8005732:	f100 0c02 	addeq.w	ip, r0, #2
 8005736:	e7c8      	b.n	80056ca <_strtol_l.isra.0+0x3e>
 8005738:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800573c:	2e19      	cmp	r6, #25
 800573e:	d801      	bhi.n	8005744 <_strtol_l.isra.0+0xb8>
 8005740:	3c37      	subs	r4, #55	; 0x37
 8005742:	e7e1      	b.n	8005708 <_strtol_l.isra.0+0x7c>
 8005744:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8005748:	2e19      	cmp	r6, #25
 800574a:	d804      	bhi.n	8005756 <_strtol_l.isra.0+0xca>
 800574c:	3c57      	subs	r4, #87	; 0x57
 800574e:	e7db      	b.n	8005708 <_strtol_l.isra.0+0x7c>
 8005750:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005754:	e7e4      	b.n	8005720 <_strtol_l.isra.0+0x94>
 8005756:	2d00      	cmp	r5, #0
 8005758:	da08      	bge.n	800576c <_strtol_l.isra.0+0xe0>
 800575a:	2322      	movs	r3, #34	; 0x22
 800575c:	4638      	mov	r0, r7
 800575e:	f8ce 3000 	str.w	r3, [lr]
 8005762:	2a00      	cmp	r2, #0
 8005764:	d09e      	beq.n	80056a4 <_strtol_l.isra.0+0x18>
 8005766:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 800576a:	e007      	b.n	800577c <_strtol_l.isra.0+0xf0>
 800576c:	f1b8 0f00 	cmp.w	r8, #0
 8005770:	d000      	beq.n	8005774 <_strtol_l.isra.0+0xe8>
 8005772:	4240      	negs	r0, r0
 8005774:	2a00      	cmp	r2, #0
 8005776:	d095      	beq.n	80056a4 <_strtol_l.isra.0+0x18>
 8005778:	2d00      	cmp	r5, #0
 800577a:	d1f4      	bne.n	8005766 <_strtol_l.isra.0+0xda>
 800577c:	6011      	str	r1, [r2, #0]
 800577e:	e791      	b.n	80056a4 <_strtol_l.isra.0+0x18>
 8005780:	2430      	movs	r4, #48	; 0x30
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1b2      	bne.n	80056ec <_strtol_l.isra.0+0x60>
 8005786:	2308      	movs	r3, #8
 8005788:	e7b0      	b.n	80056ec <_strtol_l.isra.0+0x60>
 800578a:	2c30      	cmp	r4, #48	; 0x30
 800578c:	d0a3      	beq.n	80056d6 <_strtol_l.isra.0+0x4a>
 800578e:	230a      	movs	r3, #10
 8005790:	e7ac      	b.n	80056ec <_strtol_l.isra.0+0x60>
 8005792:	bf00      	nop
 8005794:	0800796c 	.word	0x0800796c

08005798 <strtol>:
 8005798:	4613      	mov	r3, r2
 800579a:	460a      	mov	r2, r1
 800579c:	4601      	mov	r1, r0
 800579e:	4802      	ldr	r0, [pc, #8]	; (80057a8 <strtol+0x10>)
 80057a0:	6800      	ldr	r0, [r0, #0]
 80057a2:	f7ff bf73 	b.w	800568c <_strtol_l.isra.0>
 80057a6:	bf00      	nop
 80057a8:	2000002c 	.word	0x2000002c

080057ac <__swbuf_r>:
 80057ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ae:	460e      	mov	r6, r1
 80057b0:	4614      	mov	r4, r2
 80057b2:	4605      	mov	r5, r0
 80057b4:	b118      	cbz	r0, 80057be <__swbuf_r+0x12>
 80057b6:	6983      	ldr	r3, [r0, #24]
 80057b8:	b90b      	cbnz	r3, 80057be <__swbuf_r+0x12>
 80057ba:	f000 f9d9 	bl	8005b70 <__sinit>
 80057be:	4b21      	ldr	r3, [pc, #132]	; (8005844 <__swbuf_r+0x98>)
 80057c0:	429c      	cmp	r4, r3
 80057c2:	d12b      	bne.n	800581c <__swbuf_r+0x70>
 80057c4:	686c      	ldr	r4, [r5, #4]
 80057c6:	69a3      	ldr	r3, [r4, #24]
 80057c8:	60a3      	str	r3, [r4, #8]
 80057ca:	89a3      	ldrh	r3, [r4, #12]
 80057cc:	071a      	lsls	r2, r3, #28
 80057ce:	d52f      	bpl.n	8005830 <__swbuf_r+0x84>
 80057d0:	6923      	ldr	r3, [r4, #16]
 80057d2:	b36b      	cbz	r3, 8005830 <__swbuf_r+0x84>
 80057d4:	6923      	ldr	r3, [r4, #16]
 80057d6:	6820      	ldr	r0, [r4, #0]
 80057d8:	b2f6      	uxtb	r6, r6
 80057da:	1ac0      	subs	r0, r0, r3
 80057dc:	6963      	ldr	r3, [r4, #20]
 80057de:	4637      	mov	r7, r6
 80057e0:	4283      	cmp	r3, r0
 80057e2:	dc04      	bgt.n	80057ee <__swbuf_r+0x42>
 80057e4:	4621      	mov	r1, r4
 80057e6:	4628      	mov	r0, r5
 80057e8:	f000 f92e 	bl	8005a48 <_fflush_r>
 80057ec:	bb30      	cbnz	r0, 800583c <__swbuf_r+0x90>
 80057ee:	68a3      	ldr	r3, [r4, #8]
 80057f0:	3001      	adds	r0, #1
 80057f2:	3b01      	subs	r3, #1
 80057f4:	60a3      	str	r3, [r4, #8]
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	6022      	str	r2, [r4, #0]
 80057fc:	701e      	strb	r6, [r3, #0]
 80057fe:	6963      	ldr	r3, [r4, #20]
 8005800:	4283      	cmp	r3, r0
 8005802:	d004      	beq.n	800580e <__swbuf_r+0x62>
 8005804:	89a3      	ldrh	r3, [r4, #12]
 8005806:	07db      	lsls	r3, r3, #31
 8005808:	d506      	bpl.n	8005818 <__swbuf_r+0x6c>
 800580a:	2e0a      	cmp	r6, #10
 800580c:	d104      	bne.n	8005818 <__swbuf_r+0x6c>
 800580e:	4621      	mov	r1, r4
 8005810:	4628      	mov	r0, r5
 8005812:	f000 f919 	bl	8005a48 <_fflush_r>
 8005816:	b988      	cbnz	r0, 800583c <__swbuf_r+0x90>
 8005818:	4638      	mov	r0, r7
 800581a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800581c:	4b0a      	ldr	r3, [pc, #40]	; (8005848 <__swbuf_r+0x9c>)
 800581e:	429c      	cmp	r4, r3
 8005820:	d101      	bne.n	8005826 <__swbuf_r+0x7a>
 8005822:	68ac      	ldr	r4, [r5, #8]
 8005824:	e7cf      	b.n	80057c6 <__swbuf_r+0x1a>
 8005826:	4b09      	ldr	r3, [pc, #36]	; (800584c <__swbuf_r+0xa0>)
 8005828:	429c      	cmp	r4, r3
 800582a:	bf08      	it	eq
 800582c:	68ec      	ldreq	r4, [r5, #12]
 800582e:	e7ca      	b.n	80057c6 <__swbuf_r+0x1a>
 8005830:	4621      	mov	r1, r4
 8005832:	4628      	mov	r0, r5
 8005834:	f000 f80c 	bl	8005850 <__swsetup_r>
 8005838:	2800      	cmp	r0, #0
 800583a:	d0cb      	beq.n	80057d4 <__swbuf_r+0x28>
 800583c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005840:	e7ea      	b.n	8005818 <__swbuf_r+0x6c>
 8005842:	bf00      	nop
 8005844:	08007a8c 	.word	0x08007a8c
 8005848:	08007aac 	.word	0x08007aac
 800584c:	08007a6c 	.word	0x08007a6c

08005850 <__swsetup_r>:
 8005850:	4b32      	ldr	r3, [pc, #200]	; (800591c <__swsetup_r+0xcc>)
 8005852:	b570      	push	{r4, r5, r6, lr}
 8005854:	681d      	ldr	r5, [r3, #0]
 8005856:	4606      	mov	r6, r0
 8005858:	460c      	mov	r4, r1
 800585a:	b125      	cbz	r5, 8005866 <__swsetup_r+0x16>
 800585c:	69ab      	ldr	r3, [r5, #24]
 800585e:	b913      	cbnz	r3, 8005866 <__swsetup_r+0x16>
 8005860:	4628      	mov	r0, r5
 8005862:	f000 f985 	bl	8005b70 <__sinit>
 8005866:	4b2e      	ldr	r3, [pc, #184]	; (8005920 <__swsetup_r+0xd0>)
 8005868:	429c      	cmp	r4, r3
 800586a:	d10f      	bne.n	800588c <__swsetup_r+0x3c>
 800586c:	686c      	ldr	r4, [r5, #4]
 800586e:	89a3      	ldrh	r3, [r4, #12]
 8005870:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005874:	0719      	lsls	r1, r3, #28
 8005876:	d42c      	bmi.n	80058d2 <__swsetup_r+0x82>
 8005878:	06dd      	lsls	r5, r3, #27
 800587a:	d411      	bmi.n	80058a0 <__swsetup_r+0x50>
 800587c:	2309      	movs	r3, #9
 800587e:	6033      	str	r3, [r6, #0]
 8005880:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005888:	81a3      	strh	r3, [r4, #12]
 800588a:	e03e      	b.n	800590a <__swsetup_r+0xba>
 800588c:	4b25      	ldr	r3, [pc, #148]	; (8005924 <__swsetup_r+0xd4>)
 800588e:	429c      	cmp	r4, r3
 8005890:	d101      	bne.n	8005896 <__swsetup_r+0x46>
 8005892:	68ac      	ldr	r4, [r5, #8]
 8005894:	e7eb      	b.n	800586e <__swsetup_r+0x1e>
 8005896:	4b24      	ldr	r3, [pc, #144]	; (8005928 <__swsetup_r+0xd8>)
 8005898:	429c      	cmp	r4, r3
 800589a:	bf08      	it	eq
 800589c:	68ec      	ldreq	r4, [r5, #12]
 800589e:	e7e6      	b.n	800586e <__swsetup_r+0x1e>
 80058a0:	0758      	lsls	r0, r3, #29
 80058a2:	d512      	bpl.n	80058ca <__swsetup_r+0x7a>
 80058a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058a6:	b141      	cbz	r1, 80058ba <__swsetup_r+0x6a>
 80058a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058ac:	4299      	cmp	r1, r3
 80058ae:	d002      	beq.n	80058b6 <__swsetup_r+0x66>
 80058b0:	4630      	mov	r0, r6
 80058b2:	f7ff f9ff 	bl	8004cb4 <_free_r>
 80058b6:	2300      	movs	r3, #0
 80058b8:	6363      	str	r3, [r4, #52]	; 0x34
 80058ba:	89a3      	ldrh	r3, [r4, #12]
 80058bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80058c0:	81a3      	strh	r3, [r4, #12]
 80058c2:	2300      	movs	r3, #0
 80058c4:	6063      	str	r3, [r4, #4]
 80058c6:	6923      	ldr	r3, [r4, #16]
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	89a3      	ldrh	r3, [r4, #12]
 80058cc:	f043 0308 	orr.w	r3, r3, #8
 80058d0:	81a3      	strh	r3, [r4, #12]
 80058d2:	6923      	ldr	r3, [r4, #16]
 80058d4:	b94b      	cbnz	r3, 80058ea <__swsetup_r+0x9a>
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80058dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80058e0:	d003      	beq.n	80058ea <__swsetup_r+0x9a>
 80058e2:	4621      	mov	r1, r4
 80058e4:	4630      	mov	r0, r6
 80058e6:	f000 fa07 	bl	8005cf8 <__smakebuf_r>
 80058ea:	89a0      	ldrh	r0, [r4, #12]
 80058ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058f0:	f010 0301 	ands.w	r3, r0, #1
 80058f4:	d00a      	beq.n	800590c <__swsetup_r+0xbc>
 80058f6:	2300      	movs	r3, #0
 80058f8:	60a3      	str	r3, [r4, #8]
 80058fa:	6963      	ldr	r3, [r4, #20]
 80058fc:	425b      	negs	r3, r3
 80058fe:	61a3      	str	r3, [r4, #24]
 8005900:	6923      	ldr	r3, [r4, #16]
 8005902:	b943      	cbnz	r3, 8005916 <__swsetup_r+0xc6>
 8005904:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005908:	d1ba      	bne.n	8005880 <__swsetup_r+0x30>
 800590a:	bd70      	pop	{r4, r5, r6, pc}
 800590c:	0781      	lsls	r1, r0, #30
 800590e:	bf58      	it	pl
 8005910:	6963      	ldrpl	r3, [r4, #20]
 8005912:	60a3      	str	r3, [r4, #8]
 8005914:	e7f4      	b.n	8005900 <__swsetup_r+0xb0>
 8005916:	2000      	movs	r0, #0
 8005918:	e7f7      	b.n	800590a <__swsetup_r+0xba>
 800591a:	bf00      	nop
 800591c:	2000002c 	.word	0x2000002c
 8005920:	08007a8c 	.word	0x08007a8c
 8005924:	08007aac 	.word	0x08007aac
 8005928:	08007a6c 	.word	0x08007a6c

0800592c <abort>:
 800592c:	2006      	movs	r0, #6
 800592e:	b508      	push	{r3, lr}
 8005930:	f000 fc0e 	bl	8006150 <raise>
 8005934:	2001      	movs	r0, #1
 8005936:	f7fd f860 	bl	80029fa <_exit>
	...

0800593c <__sflush_r>:
 800593c:	898a      	ldrh	r2, [r1, #12]
 800593e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005942:	4605      	mov	r5, r0
 8005944:	0710      	lsls	r0, r2, #28
 8005946:	460c      	mov	r4, r1
 8005948:	d458      	bmi.n	80059fc <__sflush_r+0xc0>
 800594a:	684b      	ldr	r3, [r1, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	dc05      	bgt.n	800595c <__sflush_r+0x20>
 8005950:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005952:	2b00      	cmp	r3, #0
 8005954:	dc02      	bgt.n	800595c <__sflush_r+0x20>
 8005956:	2000      	movs	r0, #0
 8005958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800595c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800595e:	2e00      	cmp	r6, #0
 8005960:	d0f9      	beq.n	8005956 <__sflush_r+0x1a>
 8005962:	2300      	movs	r3, #0
 8005964:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005968:	682f      	ldr	r7, [r5, #0]
 800596a:	602b      	str	r3, [r5, #0]
 800596c:	d032      	beq.n	80059d4 <__sflush_r+0x98>
 800596e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005970:	89a3      	ldrh	r3, [r4, #12]
 8005972:	075a      	lsls	r2, r3, #29
 8005974:	d505      	bpl.n	8005982 <__sflush_r+0x46>
 8005976:	6863      	ldr	r3, [r4, #4]
 8005978:	1ac0      	subs	r0, r0, r3
 800597a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800597c:	b10b      	cbz	r3, 8005982 <__sflush_r+0x46>
 800597e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005980:	1ac0      	subs	r0, r0, r3
 8005982:	2300      	movs	r3, #0
 8005984:	4602      	mov	r2, r0
 8005986:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005988:	4628      	mov	r0, r5
 800598a:	6a21      	ldr	r1, [r4, #32]
 800598c:	47b0      	blx	r6
 800598e:	1c43      	adds	r3, r0, #1
 8005990:	89a3      	ldrh	r3, [r4, #12]
 8005992:	d106      	bne.n	80059a2 <__sflush_r+0x66>
 8005994:	6829      	ldr	r1, [r5, #0]
 8005996:	291d      	cmp	r1, #29
 8005998:	d82c      	bhi.n	80059f4 <__sflush_r+0xb8>
 800599a:	4a2a      	ldr	r2, [pc, #168]	; (8005a44 <__sflush_r+0x108>)
 800599c:	40ca      	lsrs	r2, r1
 800599e:	07d6      	lsls	r6, r2, #31
 80059a0:	d528      	bpl.n	80059f4 <__sflush_r+0xb8>
 80059a2:	2200      	movs	r2, #0
 80059a4:	6062      	str	r2, [r4, #4]
 80059a6:	6922      	ldr	r2, [r4, #16]
 80059a8:	04d9      	lsls	r1, r3, #19
 80059aa:	6022      	str	r2, [r4, #0]
 80059ac:	d504      	bpl.n	80059b8 <__sflush_r+0x7c>
 80059ae:	1c42      	adds	r2, r0, #1
 80059b0:	d101      	bne.n	80059b6 <__sflush_r+0x7a>
 80059b2:	682b      	ldr	r3, [r5, #0]
 80059b4:	b903      	cbnz	r3, 80059b8 <__sflush_r+0x7c>
 80059b6:	6560      	str	r0, [r4, #84]	; 0x54
 80059b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059ba:	602f      	str	r7, [r5, #0]
 80059bc:	2900      	cmp	r1, #0
 80059be:	d0ca      	beq.n	8005956 <__sflush_r+0x1a>
 80059c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80059c4:	4299      	cmp	r1, r3
 80059c6:	d002      	beq.n	80059ce <__sflush_r+0x92>
 80059c8:	4628      	mov	r0, r5
 80059ca:	f7ff f973 	bl	8004cb4 <_free_r>
 80059ce:	2000      	movs	r0, #0
 80059d0:	6360      	str	r0, [r4, #52]	; 0x34
 80059d2:	e7c1      	b.n	8005958 <__sflush_r+0x1c>
 80059d4:	6a21      	ldr	r1, [r4, #32]
 80059d6:	2301      	movs	r3, #1
 80059d8:	4628      	mov	r0, r5
 80059da:	47b0      	blx	r6
 80059dc:	1c41      	adds	r1, r0, #1
 80059de:	d1c7      	bne.n	8005970 <__sflush_r+0x34>
 80059e0:	682b      	ldr	r3, [r5, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0c4      	beq.n	8005970 <__sflush_r+0x34>
 80059e6:	2b1d      	cmp	r3, #29
 80059e8:	d001      	beq.n	80059ee <__sflush_r+0xb2>
 80059ea:	2b16      	cmp	r3, #22
 80059ec:	d101      	bne.n	80059f2 <__sflush_r+0xb6>
 80059ee:	602f      	str	r7, [r5, #0]
 80059f0:	e7b1      	b.n	8005956 <__sflush_r+0x1a>
 80059f2:	89a3      	ldrh	r3, [r4, #12]
 80059f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059f8:	81a3      	strh	r3, [r4, #12]
 80059fa:	e7ad      	b.n	8005958 <__sflush_r+0x1c>
 80059fc:	690f      	ldr	r7, [r1, #16]
 80059fe:	2f00      	cmp	r7, #0
 8005a00:	d0a9      	beq.n	8005956 <__sflush_r+0x1a>
 8005a02:	0793      	lsls	r3, r2, #30
 8005a04:	bf18      	it	ne
 8005a06:	2300      	movne	r3, #0
 8005a08:	680e      	ldr	r6, [r1, #0]
 8005a0a:	bf08      	it	eq
 8005a0c:	694b      	ldreq	r3, [r1, #20]
 8005a0e:	eba6 0807 	sub.w	r8, r6, r7
 8005a12:	600f      	str	r7, [r1, #0]
 8005a14:	608b      	str	r3, [r1, #8]
 8005a16:	f1b8 0f00 	cmp.w	r8, #0
 8005a1a:	dd9c      	ble.n	8005956 <__sflush_r+0x1a>
 8005a1c:	4643      	mov	r3, r8
 8005a1e:	463a      	mov	r2, r7
 8005a20:	4628      	mov	r0, r5
 8005a22:	6a21      	ldr	r1, [r4, #32]
 8005a24:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005a26:	47b0      	blx	r6
 8005a28:	2800      	cmp	r0, #0
 8005a2a:	dc06      	bgt.n	8005a3a <__sflush_r+0xfe>
 8005a2c:	89a3      	ldrh	r3, [r4, #12]
 8005a2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a36:	81a3      	strh	r3, [r4, #12]
 8005a38:	e78e      	b.n	8005958 <__sflush_r+0x1c>
 8005a3a:	4407      	add	r7, r0
 8005a3c:	eba8 0800 	sub.w	r8, r8, r0
 8005a40:	e7e9      	b.n	8005a16 <__sflush_r+0xda>
 8005a42:	bf00      	nop
 8005a44:	20400001 	.word	0x20400001

08005a48 <_fflush_r>:
 8005a48:	b538      	push	{r3, r4, r5, lr}
 8005a4a:	690b      	ldr	r3, [r1, #16]
 8005a4c:	4605      	mov	r5, r0
 8005a4e:	460c      	mov	r4, r1
 8005a50:	b913      	cbnz	r3, 8005a58 <_fflush_r+0x10>
 8005a52:	2500      	movs	r5, #0
 8005a54:	4628      	mov	r0, r5
 8005a56:	bd38      	pop	{r3, r4, r5, pc}
 8005a58:	b118      	cbz	r0, 8005a62 <_fflush_r+0x1a>
 8005a5a:	6983      	ldr	r3, [r0, #24]
 8005a5c:	b90b      	cbnz	r3, 8005a62 <_fflush_r+0x1a>
 8005a5e:	f000 f887 	bl	8005b70 <__sinit>
 8005a62:	4b14      	ldr	r3, [pc, #80]	; (8005ab4 <_fflush_r+0x6c>)
 8005a64:	429c      	cmp	r4, r3
 8005a66:	d11b      	bne.n	8005aa0 <_fflush_r+0x58>
 8005a68:	686c      	ldr	r4, [r5, #4]
 8005a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d0ef      	beq.n	8005a52 <_fflush_r+0xa>
 8005a72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a74:	07d0      	lsls	r0, r2, #31
 8005a76:	d404      	bmi.n	8005a82 <_fflush_r+0x3a>
 8005a78:	0599      	lsls	r1, r3, #22
 8005a7a:	d402      	bmi.n	8005a82 <_fflush_r+0x3a>
 8005a7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a7e:	f000 f915 	bl	8005cac <__retarget_lock_acquire_recursive>
 8005a82:	4628      	mov	r0, r5
 8005a84:	4621      	mov	r1, r4
 8005a86:	f7ff ff59 	bl	800593c <__sflush_r>
 8005a8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a8c:	4605      	mov	r5, r0
 8005a8e:	07da      	lsls	r2, r3, #31
 8005a90:	d4e0      	bmi.n	8005a54 <_fflush_r+0xc>
 8005a92:	89a3      	ldrh	r3, [r4, #12]
 8005a94:	059b      	lsls	r3, r3, #22
 8005a96:	d4dd      	bmi.n	8005a54 <_fflush_r+0xc>
 8005a98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a9a:	f000 f908 	bl	8005cae <__retarget_lock_release_recursive>
 8005a9e:	e7d9      	b.n	8005a54 <_fflush_r+0xc>
 8005aa0:	4b05      	ldr	r3, [pc, #20]	; (8005ab8 <_fflush_r+0x70>)
 8005aa2:	429c      	cmp	r4, r3
 8005aa4:	d101      	bne.n	8005aaa <_fflush_r+0x62>
 8005aa6:	68ac      	ldr	r4, [r5, #8]
 8005aa8:	e7df      	b.n	8005a6a <_fflush_r+0x22>
 8005aaa:	4b04      	ldr	r3, [pc, #16]	; (8005abc <_fflush_r+0x74>)
 8005aac:	429c      	cmp	r4, r3
 8005aae:	bf08      	it	eq
 8005ab0:	68ec      	ldreq	r4, [r5, #12]
 8005ab2:	e7da      	b.n	8005a6a <_fflush_r+0x22>
 8005ab4:	08007a8c 	.word	0x08007a8c
 8005ab8:	08007aac 	.word	0x08007aac
 8005abc:	08007a6c 	.word	0x08007a6c

08005ac0 <std>:
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	b510      	push	{r4, lr}
 8005ac4:	4604      	mov	r4, r0
 8005ac6:	e9c0 3300 	strd	r3, r3, [r0]
 8005aca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ace:	6083      	str	r3, [r0, #8]
 8005ad0:	8181      	strh	r1, [r0, #12]
 8005ad2:	6643      	str	r3, [r0, #100]	; 0x64
 8005ad4:	81c2      	strh	r2, [r0, #14]
 8005ad6:	6183      	str	r3, [r0, #24]
 8005ad8:	4619      	mov	r1, r3
 8005ada:	2208      	movs	r2, #8
 8005adc:	305c      	adds	r0, #92	; 0x5c
 8005ade:	f7ff f8e1 	bl	8004ca4 <memset>
 8005ae2:	4b05      	ldr	r3, [pc, #20]	; (8005af8 <std+0x38>)
 8005ae4:	6224      	str	r4, [r4, #32]
 8005ae6:	6263      	str	r3, [r4, #36]	; 0x24
 8005ae8:	4b04      	ldr	r3, [pc, #16]	; (8005afc <std+0x3c>)
 8005aea:	62a3      	str	r3, [r4, #40]	; 0x28
 8005aec:	4b04      	ldr	r3, [pc, #16]	; (8005b00 <std+0x40>)
 8005aee:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005af0:	4b04      	ldr	r3, [pc, #16]	; (8005b04 <std+0x44>)
 8005af2:	6323      	str	r3, [r4, #48]	; 0x30
 8005af4:	bd10      	pop	{r4, pc}
 8005af6:	bf00      	nop
 8005af8:	08006189 	.word	0x08006189
 8005afc:	080061ab 	.word	0x080061ab
 8005b00:	080061e3 	.word	0x080061e3
 8005b04:	08006207 	.word	0x08006207

08005b08 <_cleanup_r>:
 8005b08:	4901      	ldr	r1, [pc, #4]	; (8005b10 <_cleanup_r+0x8>)
 8005b0a:	f000 b8af 	b.w	8005c6c <_fwalk_reent>
 8005b0e:	bf00      	nop
 8005b10:	08005a49 	.word	0x08005a49

08005b14 <__sfmoreglue>:
 8005b14:	b570      	push	{r4, r5, r6, lr}
 8005b16:	2568      	movs	r5, #104	; 0x68
 8005b18:	1e4a      	subs	r2, r1, #1
 8005b1a:	4355      	muls	r5, r2
 8005b1c:	460e      	mov	r6, r1
 8005b1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005b22:	f7ff f913 	bl	8004d4c <_malloc_r>
 8005b26:	4604      	mov	r4, r0
 8005b28:	b140      	cbz	r0, 8005b3c <__sfmoreglue+0x28>
 8005b2a:	2100      	movs	r1, #0
 8005b2c:	e9c0 1600 	strd	r1, r6, [r0]
 8005b30:	300c      	adds	r0, #12
 8005b32:	60a0      	str	r0, [r4, #8]
 8005b34:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005b38:	f7ff f8b4 	bl	8004ca4 <memset>
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	bd70      	pop	{r4, r5, r6, pc}

08005b40 <__sfp_lock_acquire>:
 8005b40:	4801      	ldr	r0, [pc, #4]	; (8005b48 <__sfp_lock_acquire+0x8>)
 8005b42:	f000 b8b3 	b.w	8005cac <__retarget_lock_acquire_recursive>
 8005b46:	bf00      	nop
 8005b48:	20000254 	.word	0x20000254

08005b4c <__sfp_lock_release>:
 8005b4c:	4801      	ldr	r0, [pc, #4]	; (8005b54 <__sfp_lock_release+0x8>)
 8005b4e:	f000 b8ae 	b.w	8005cae <__retarget_lock_release_recursive>
 8005b52:	bf00      	nop
 8005b54:	20000254 	.word	0x20000254

08005b58 <__sinit_lock_acquire>:
 8005b58:	4801      	ldr	r0, [pc, #4]	; (8005b60 <__sinit_lock_acquire+0x8>)
 8005b5a:	f000 b8a7 	b.w	8005cac <__retarget_lock_acquire_recursive>
 8005b5e:	bf00      	nop
 8005b60:	2000024f 	.word	0x2000024f

08005b64 <__sinit_lock_release>:
 8005b64:	4801      	ldr	r0, [pc, #4]	; (8005b6c <__sinit_lock_release+0x8>)
 8005b66:	f000 b8a2 	b.w	8005cae <__retarget_lock_release_recursive>
 8005b6a:	bf00      	nop
 8005b6c:	2000024f 	.word	0x2000024f

08005b70 <__sinit>:
 8005b70:	b510      	push	{r4, lr}
 8005b72:	4604      	mov	r4, r0
 8005b74:	f7ff fff0 	bl	8005b58 <__sinit_lock_acquire>
 8005b78:	69a3      	ldr	r3, [r4, #24]
 8005b7a:	b11b      	cbz	r3, 8005b84 <__sinit+0x14>
 8005b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b80:	f7ff bff0 	b.w	8005b64 <__sinit_lock_release>
 8005b84:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005b88:	6523      	str	r3, [r4, #80]	; 0x50
 8005b8a:	4b13      	ldr	r3, [pc, #76]	; (8005bd8 <__sinit+0x68>)
 8005b8c:	4a13      	ldr	r2, [pc, #76]	; (8005bdc <__sinit+0x6c>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	62a2      	str	r2, [r4, #40]	; 0x28
 8005b92:	42a3      	cmp	r3, r4
 8005b94:	bf08      	it	eq
 8005b96:	2301      	moveq	r3, #1
 8005b98:	4620      	mov	r0, r4
 8005b9a:	bf08      	it	eq
 8005b9c:	61a3      	streq	r3, [r4, #24]
 8005b9e:	f000 f81f 	bl	8005be0 <__sfp>
 8005ba2:	6060      	str	r0, [r4, #4]
 8005ba4:	4620      	mov	r0, r4
 8005ba6:	f000 f81b 	bl	8005be0 <__sfp>
 8005baa:	60a0      	str	r0, [r4, #8]
 8005bac:	4620      	mov	r0, r4
 8005bae:	f000 f817 	bl	8005be0 <__sfp>
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2104      	movs	r1, #4
 8005bb6:	60e0      	str	r0, [r4, #12]
 8005bb8:	6860      	ldr	r0, [r4, #4]
 8005bba:	f7ff ff81 	bl	8005ac0 <std>
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	2109      	movs	r1, #9
 8005bc2:	68a0      	ldr	r0, [r4, #8]
 8005bc4:	f7ff ff7c 	bl	8005ac0 <std>
 8005bc8:	2202      	movs	r2, #2
 8005bca:	2112      	movs	r1, #18
 8005bcc:	68e0      	ldr	r0, [r4, #12]
 8005bce:	f7ff ff77 	bl	8005ac0 <std>
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	61a3      	str	r3, [r4, #24]
 8005bd6:	e7d1      	b.n	8005b7c <__sinit+0xc>
 8005bd8:	080078bc 	.word	0x080078bc
 8005bdc:	08005b09 	.word	0x08005b09

08005be0 <__sfp>:
 8005be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005be2:	4607      	mov	r7, r0
 8005be4:	f7ff ffac 	bl	8005b40 <__sfp_lock_acquire>
 8005be8:	4b1e      	ldr	r3, [pc, #120]	; (8005c64 <__sfp+0x84>)
 8005bea:	681e      	ldr	r6, [r3, #0]
 8005bec:	69b3      	ldr	r3, [r6, #24]
 8005bee:	b913      	cbnz	r3, 8005bf6 <__sfp+0x16>
 8005bf0:	4630      	mov	r0, r6
 8005bf2:	f7ff ffbd 	bl	8005b70 <__sinit>
 8005bf6:	3648      	adds	r6, #72	; 0x48
 8005bf8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	d503      	bpl.n	8005c08 <__sfp+0x28>
 8005c00:	6833      	ldr	r3, [r6, #0]
 8005c02:	b30b      	cbz	r3, 8005c48 <__sfp+0x68>
 8005c04:	6836      	ldr	r6, [r6, #0]
 8005c06:	e7f7      	b.n	8005bf8 <__sfp+0x18>
 8005c08:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005c0c:	b9d5      	cbnz	r5, 8005c44 <__sfp+0x64>
 8005c0e:	4b16      	ldr	r3, [pc, #88]	; (8005c68 <__sfp+0x88>)
 8005c10:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005c14:	60e3      	str	r3, [r4, #12]
 8005c16:	6665      	str	r5, [r4, #100]	; 0x64
 8005c18:	f000 f847 	bl	8005caa <__retarget_lock_init_recursive>
 8005c1c:	f7ff ff96 	bl	8005b4c <__sfp_lock_release>
 8005c20:	2208      	movs	r2, #8
 8005c22:	4629      	mov	r1, r5
 8005c24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005c28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005c2c:	6025      	str	r5, [r4, #0]
 8005c2e:	61a5      	str	r5, [r4, #24]
 8005c30:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005c34:	f7ff f836 	bl	8004ca4 <memset>
 8005c38:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005c3c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005c40:	4620      	mov	r0, r4
 8005c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c44:	3468      	adds	r4, #104	; 0x68
 8005c46:	e7d9      	b.n	8005bfc <__sfp+0x1c>
 8005c48:	2104      	movs	r1, #4
 8005c4a:	4638      	mov	r0, r7
 8005c4c:	f7ff ff62 	bl	8005b14 <__sfmoreglue>
 8005c50:	4604      	mov	r4, r0
 8005c52:	6030      	str	r0, [r6, #0]
 8005c54:	2800      	cmp	r0, #0
 8005c56:	d1d5      	bne.n	8005c04 <__sfp+0x24>
 8005c58:	f7ff ff78 	bl	8005b4c <__sfp_lock_release>
 8005c5c:	230c      	movs	r3, #12
 8005c5e:	603b      	str	r3, [r7, #0]
 8005c60:	e7ee      	b.n	8005c40 <__sfp+0x60>
 8005c62:	bf00      	nop
 8005c64:	080078bc 	.word	0x080078bc
 8005c68:	ffff0001 	.word	0xffff0001

08005c6c <_fwalk_reent>:
 8005c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c70:	4606      	mov	r6, r0
 8005c72:	4688      	mov	r8, r1
 8005c74:	2700      	movs	r7, #0
 8005c76:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005c7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c7e:	f1b9 0901 	subs.w	r9, r9, #1
 8005c82:	d505      	bpl.n	8005c90 <_fwalk_reent+0x24>
 8005c84:	6824      	ldr	r4, [r4, #0]
 8005c86:	2c00      	cmp	r4, #0
 8005c88:	d1f7      	bne.n	8005c7a <_fwalk_reent+0xe>
 8005c8a:	4638      	mov	r0, r7
 8005c8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c90:	89ab      	ldrh	r3, [r5, #12]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d907      	bls.n	8005ca6 <_fwalk_reent+0x3a>
 8005c96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	d003      	beq.n	8005ca6 <_fwalk_reent+0x3a>
 8005c9e:	4629      	mov	r1, r5
 8005ca0:	4630      	mov	r0, r6
 8005ca2:	47c0      	blx	r8
 8005ca4:	4307      	orrs	r7, r0
 8005ca6:	3568      	adds	r5, #104	; 0x68
 8005ca8:	e7e9      	b.n	8005c7e <_fwalk_reent+0x12>

08005caa <__retarget_lock_init_recursive>:
 8005caa:	4770      	bx	lr

08005cac <__retarget_lock_acquire_recursive>:
 8005cac:	4770      	bx	lr

08005cae <__retarget_lock_release_recursive>:
 8005cae:	4770      	bx	lr

08005cb0 <__swhatbuf_r>:
 8005cb0:	b570      	push	{r4, r5, r6, lr}
 8005cb2:	460e      	mov	r6, r1
 8005cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cb8:	4614      	mov	r4, r2
 8005cba:	2900      	cmp	r1, #0
 8005cbc:	461d      	mov	r5, r3
 8005cbe:	b096      	sub	sp, #88	; 0x58
 8005cc0:	da07      	bge.n	8005cd2 <__swhatbuf_r+0x22>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	602b      	str	r3, [r5, #0]
 8005cc6:	89b3      	ldrh	r3, [r6, #12]
 8005cc8:	061a      	lsls	r2, r3, #24
 8005cca:	d410      	bmi.n	8005cee <__swhatbuf_r+0x3e>
 8005ccc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cd0:	e00e      	b.n	8005cf0 <__swhatbuf_r+0x40>
 8005cd2:	466a      	mov	r2, sp
 8005cd4:	f000 faca 	bl	800626c <_fstat_r>
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	dbf2      	blt.n	8005cc2 <__swhatbuf_r+0x12>
 8005cdc:	9a01      	ldr	r2, [sp, #4]
 8005cde:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005ce2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005ce6:	425a      	negs	r2, r3
 8005ce8:	415a      	adcs	r2, r3
 8005cea:	602a      	str	r2, [r5, #0]
 8005cec:	e7ee      	b.n	8005ccc <__swhatbuf_r+0x1c>
 8005cee:	2340      	movs	r3, #64	; 0x40
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	6023      	str	r3, [r4, #0]
 8005cf4:	b016      	add	sp, #88	; 0x58
 8005cf6:	bd70      	pop	{r4, r5, r6, pc}

08005cf8 <__smakebuf_r>:
 8005cf8:	898b      	ldrh	r3, [r1, #12]
 8005cfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005cfc:	079d      	lsls	r5, r3, #30
 8005cfe:	4606      	mov	r6, r0
 8005d00:	460c      	mov	r4, r1
 8005d02:	d507      	bpl.n	8005d14 <__smakebuf_r+0x1c>
 8005d04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005d08:	6023      	str	r3, [r4, #0]
 8005d0a:	6123      	str	r3, [r4, #16]
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	6163      	str	r3, [r4, #20]
 8005d10:	b002      	add	sp, #8
 8005d12:	bd70      	pop	{r4, r5, r6, pc}
 8005d14:	466a      	mov	r2, sp
 8005d16:	ab01      	add	r3, sp, #4
 8005d18:	f7ff ffca 	bl	8005cb0 <__swhatbuf_r>
 8005d1c:	9900      	ldr	r1, [sp, #0]
 8005d1e:	4605      	mov	r5, r0
 8005d20:	4630      	mov	r0, r6
 8005d22:	f7ff f813 	bl	8004d4c <_malloc_r>
 8005d26:	b948      	cbnz	r0, 8005d3c <__smakebuf_r+0x44>
 8005d28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d2c:	059a      	lsls	r2, r3, #22
 8005d2e:	d4ef      	bmi.n	8005d10 <__smakebuf_r+0x18>
 8005d30:	f023 0303 	bic.w	r3, r3, #3
 8005d34:	f043 0302 	orr.w	r3, r3, #2
 8005d38:	81a3      	strh	r3, [r4, #12]
 8005d3a:	e7e3      	b.n	8005d04 <__smakebuf_r+0xc>
 8005d3c:	4b0d      	ldr	r3, [pc, #52]	; (8005d74 <__smakebuf_r+0x7c>)
 8005d3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8005d40:	89a3      	ldrh	r3, [r4, #12]
 8005d42:	6020      	str	r0, [r4, #0]
 8005d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d48:	81a3      	strh	r3, [r4, #12]
 8005d4a:	9b00      	ldr	r3, [sp, #0]
 8005d4c:	6120      	str	r0, [r4, #16]
 8005d4e:	6163      	str	r3, [r4, #20]
 8005d50:	9b01      	ldr	r3, [sp, #4]
 8005d52:	b15b      	cbz	r3, 8005d6c <__smakebuf_r+0x74>
 8005d54:	4630      	mov	r0, r6
 8005d56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d5a:	f000 fa99 	bl	8006290 <_isatty_r>
 8005d5e:	b128      	cbz	r0, 8005d6c <__smakebuf_r+0x74>
 8005d60:	89a3      	ldrh	r3, [r4, #12]
 8005d62:	f023 0303 	bic.w	r3, r3, #3
 8005d66:	f043 0301 	orr.w	r3, r3, #1
 8005d6a:	81a3      	strh	r3, [r4, #12]
 8005d6c:	89a0      	ldrh	r0, [r4, #12]
 8005d6e:	4305      	orrs	r5, r0
 8005d70:	81a5      	strh	r5, [r4, #12]
 8005d72:	e7cd      	b.n	8005d10 <__smakebuf_r+0x18>
 8005d74:	08005b09 	.word	0x08005b09

08005d78 <memchr>:
 8005d78:	4603      	mov	r3, r0
 8005d7a:	b510      	push	{r4, lr}
 8005d7c:	b2c9      	uxtb	r1, r1
 8005d7e:	4402      	add	r2, r0
 8005d80:	4293      	cmp	r3, r2
 8005d82:	4618      	mov	r0, r3
 8005d84:	d101      	bne.n	8005d8a <memchr+0x12>
 8005d86:	2000      	movs	r0, #0
 8005d88:	e003      	b.n	8005d92 <memchr+0x1a>
 8005d8a:	7804      	ldrb	r4, [r0, #0]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	428c      	cmp	r4, r1
 8005d90:	d1f6      	bne.n	8005d80 <memchr+0x8>
 8005d92:	bd10      	pop	{r4, pc}

08005d94 <memcpy>:
 8005d94:	440a      	add	r2, r1
 8005d96:	4291      	cmp	r1, r2
 8005d98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005d9c:	d100      	bne.n	8005da0 <memcpy+0xc>
 8005d9e:	4770      	bx	lr
 8005da0:	b510      	push	{r4, lr}
 8005da2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005da6:	4291      	cmp	r1, r2
 8005da8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dac:	d1f9      	bne.n	8005da2 <memcpy+0xe>
 8005dae:	bd10      	pop	{r4, pc}

08005db0 <memmove>:
 8005db0:	4288      	cmp	r0, r1
 8005db2:	b510      	push	{r4, lr}
 8005db4:	eb01 0402 	add.w	r4, r1, r2
 8005db8:	d902      	bls.n	8005dc0 <memmove+0x10>
 8005dba:	4284      	cmp	r4, r0
 8005dbc:	4623      	mov	r3, r4
 8005dbe:	d807      	bhi.n	8005dd0 <memmove+0x20>
 8005dc0:	1e43      	subs	r3, r0, #1
 8005dc2:	42a1      	cmp	r1, r4
 8005dc4:	d008      	beq.n	8005dd8 <memmove+0x28>
 8005dc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dce:	e7f8      	b.n	8005dc2 <memmove+0x12>
 8005dd0:	4601      	mov	r1, r0
 8005dd2:	4402      	add	r2, r0
 8005dd4:	428a      	cmp	r2, r1
 8005dd6:	d100      	bne.n	8005dda <memmove+0x2a>
 8005dd8:	bd10      	pop	{r4, pc}
 8005dda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005de2:	e7f7      	b.n	8005dd4 <memmove+0x24>

08005de4 <__malloc_lock>:
 8005de4:	4801      	ldr	r0, [pc, #4]	; (8005dec <__malloc_lock+0x8>)
 8005de6:	f7ff bf61 	b.w	8005cac <__retarget_lock_acquire_recursive>
 8005dea:	bf00      	nop
 8005dec:	20000250 	.word	0x20000250

08005df0 <__malloc_unlock>:
 8005df0:	4801      	ldr	r0, [pc, #4]	; (8005df8 <__malloc_unlock+0x8>)
 8005df2:	f7ff bf5c 	b.w	8005cae <__retarget_lock_release_recursive>
 8005df6:	bf00      	nop
 8005df8:	20000250 	.word	0x20000250

08005dfc <_realloc_r>:
 8005dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dfe:	4607      	mov	r7, r0
 8005e00:	4614      	mov	r4, r2
 8005e02:	460e      	mov	r6, r1
 8005e04:	b921      	cbnz	r1, 8005e10 <_realloc_r+0x14>
 8005e06:	4611      	mov	r1, r2
 8005e08:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005e0c:	f7fe bf9e 	b.w	8004d4c <_malloc_r>
 8005e10:	b922      	cbnz	r2, 8005e1c <_realloc_r+0x20>
 8005e12:	f7fe ff4f 	bl	8004cb4 <_free_r>
 8005e16:	4625      	mov	r5, r4
 8005e18:	4628      	mov	r0, r5
 8005e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e1c:	f000 fa5a 	bl	80062d4 <_malloc_usable_size_r>
 8005e20:	42a0      	cmp	r0, r4
 8005e22:	d20f      	bcs.n	8005e44 <_realloc_r+0x48>
 8005e24:	4621      	mov	r1, r4
 8005e26:	4638      	mov	r0, r7
 8005e28:	f7fe ff90 	bl	8004d4c <_malloc_r>
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	d0f2      	beq.n	8005e18 <_realloc_r+0x1c>
 8005e32:	4631      	mov	r1, r6
 8005e34:	4622      	mov	r2, r4
 8005e36:	f7ff ffad 	bl	8005d94 <memcpy>
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4638      	mov	r0, r7
 8005e3e:	f7fe ff39 	bl	8004cb4 <_free_r>
 8005e42:	e7e9      	b.n	8005e18 <_realloc_r+0x1c>
 8005e44:	4635      	mov	r5, r6
 8005e46:	e7e7      	b.n	8005e18 <_realloc_r+0x1c>

08005e48 <__ssputs_r>:
 8005e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e4c:	688e      	ldr	r6, [r1, #8]
 8005e4e:	4682      	mov	sl, r0
 8005e50:	429e      	cmp	r6, r3
 8005e52:	460c      	mov	r4, r1
 8005e54:	4690      	mov	r8, r2
 8005e56:	461f      	mov	r7, r3
 8005e58:	d838      	bhi.n	8005ecc <__ssputs_r+0x84>
 8005e5a:	898a      	ldrh	r2, [r1, #12]
 8005e5c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005e60:	d032      	beq.n	8005ec8 <__ssputs_r+0x80>
 8005e62:	6825      	ldr	r5, [r4, #0]
 8005e64:	6909      	ldr	r1, [r1, #16]
 8005e66:	3301      	adds	r3, #1
 8005e68:	eba5 0901 	sub.w	r9, r5, r1
 8005e6c:	6965      	ldr	r5, [r4, #20]
 8005e6e:	444b      	add	r3, r9
 8005e70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e78:	106d      	asrs	r5, r5, #1
 8005e7a:	429d      	cmp	r5, r3
 8005e7c:	bf38      	it	cc
 8005e7e:	461d      	movcc	r5, r3
 8005e80:	0553      	lsls	r3, r2, #21
 8005e82:	d531      	bpl.n	8005ee8 <__ssputs_r+0xa0>
 8005e84:	4629      	mov	r1, r5
 8005e86:	f7fe ff61 	bl	8004d4c <_malloc_r>
 8005e8a:	4606      	mov	r6, r0
 8005e8c:	b950      	cbnz	r0, 8005ea4 <__ssputs_r+0x5c>
 8005e8e:	230c      	movs	r3, #12
 8005e90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e94:	f8ca 3000 	str.w	r3, [sl]
 8005e98:	89a3      	ldrh	r3, [r4, #12]
 8005e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e9e:	81a3      	strh	r3, [r4, #12]
 8005ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ea4:	464a      	mov	r2, r9
 8005ea6:	6921      	ldr	r1, [r4, #16]
 8005ea8:	f7ff ff74 	bl	8005d94 <memcpy>
 8005eac:	89a3      	ldrh	r3, [r4, #12]
 8005eae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005eb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005eb6:	81a3      	strh	r3, [r4, #12]
 8005eb8:	6126      	str	r6, [r4, #16]
 8005eba:	444e      	add	r6, r9
 8005ebc:	6026      	str	r6, [r4, #0]
 8005ebe:	463e      	mov	r6, r7
 8005ec0:	6165      	str	r5, [r4, #20]
 8005ec2:	eba5 0509 	sub.w	r5, r5, r9
 8005ec6:	60a5      	str	r5, [r4, #8]
 8005ec8:	42be      	cmp	r6, r7
 8005eca:	d900      	bls.n	8005ece <__ssputs_r+0x86>
 8005ecc:	463e      	mov	r6, r7
 8005ece:	4632      	mov	r2, r6
 8005ed0:	4641      	mov	r1, r8
 8005ed2:	6820      	ldr	r0, [r4, #0]
 8005ed4:	f7ff ff6c 	bl	8005db0 <memmove>
 8005ed8:	68a3      	ldr	r3, [r4, #8]
 8005eda:	6822      	ldr	r2, [r4, #0]
 8005edc:	1b9b      	subs	r3, r3, r6
 8005ede:	4432      	add	r2, r6
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	60a3      	str	r3, [r4, #8]
 8005ee4:	6022      	str	r2, [r4, #0]
 8005ee6:	e7db      	b.n	8005ea0 <__ssputs_r+0x58>
 8005ee8:	462a      	mov	r2, r5
 8005eea:	f7ff ff87 	bl	8005dfc <_realloc_r>
 8005eee:	4606      	mov	r6, r0
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d1e1      	bne.n	8005eb8 <__ssputs_r+0x70>
 8005ef4:	4650      	mov	r0, sl
 8005ef6:	6921      	ldr	r1, [r4, #16]
 8005ef8:	f7fe fedc 	bl	8004cb4 <_free_r>
 8005efc:	e7c7      	b.n	8005e8e <__ssputs_r+0x46>
	...

08005f00 <_svfiprintf_r>:
 8005f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f04:	4698      	mov	r8, r3
 8005f06:	898b      	ldrh	r3, [r1, #12]
 8005f08:	4607      	mov	r7, r0
 8005f0a:	061b      	lsls	r3, r3, #24
 8005f0c:	460d      	mov	r5, r1
 8005f0e:	4614      	mov	r4, r2
 8005f10:	b09d      	sub	sp, #116	; 0x74
 8005f12:	d50e      	bpl.n	8005f32 <_svfiprintf_r+0x32>
 8005f14:	690b      	ldr	r3, [r1, #16]
 8005f16:	b963      	cbnz	r3, 8005f32 <_svfiprintf_r+0x32>
 8005f18:	2140      	movs	r1, #64	; 0x40
 8005f1a:	f7fe ff17 	bl	8004d4c <_malloc_r>
 8005f1e:	6028      	str	r0, [r5, #0]
 8005f20:	6128      	str	r0, [r5, #16]
 8005f22:	b920      	cbnz	r0, 8005f2e <_svfiprintf_r+0x2e>
 8005f24:	230c      	movs	r3, #12
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f2c:	e0d1      	b.n	80060d2 <_svfiprintf_r+0x1d2>
 8005f2e:	2340      	movs	r3, #64	; 0x40
 8005f30:	616b      	str	r3, [r5, #20]
 8005f32:	2300      	movs	r3, #0
 8005f34:	9309      	str	r3, [sp, #36]	; 0x24
 8005f36:	2320      	movs	r3, #32
 8005f38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f3c:	2330      	movs	r3, #48	; 0x30
 8005f3e:	f04f 0901 	mov.w	r9, #1
 8005f42:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80060ec <_svfiprintf_r+0x1ec>
 8005f4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f4e:	4623      	mov	r3, r4
 8005f50:	469a      	mov	sl, r3
 8005f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f56:	b10a      	cbz	r2, 8005f5c <_svfiprintf_r+0x5c>
 8005f58:	2a25      	cmp	r2, #37	; 0x25
 8005f5a:	d1f9      	bne.n	8005f50 <_svfiprintf_r+0x50>
 8005f5c:	ebba 0b04 	subs.w	fp, sl, r4
 8005f60:	d00b      	beq.n	8005f7a <_svfiprintf_r+0x7a>
 8005f62:	465b      	mov	r3, fp
 8005f64:	4622      	mov	r2, r4
 8005f66:	4629      	mov	r1, r5
 8005f68:	4638      	mov	r0, r7
 8005f6a:	f7ff ff6d 	bl	8005e48 <__ssputs_r>
 8005f6e:	3001      	adds	r0, #1
 8005f70:	f000 80aa 	beq.w	80060c8 <_svfiprintf_r+0x1c8>
 8005f74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f76:	445a      	add	r2, fp
 8005f78:	9209      	str	r2, [sp, #36]	; 0x24
 8005f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	f000 80a2 	beq.w	80060c8 <_svfiprintf_r+0x1c8>
 8005f84:	2300      	movs	r3, #0
 8005f86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f8e:	f10a 0a01 	add.w	sl, sl, #1
 8005f92:	9304      	str	r3, [sp, #16]
 8005f94:	9307      	str	r3, [sp, #28]
 8005f96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f9a:	931a      	str	r3, [sp, #104]	; 0x68
 8005f9c:	4654      	mov	r4, sl
 8005f9e:	2205      	movs	r2, #5
 8005fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fa4:	4851      	ldr	r0, [pc, #324]	; (80060ec <_svfiprintf_r+0x1ec>)
 8005fa6:	f7ff fee7 	bl	8005d78 <memchr>
 8005faa:	9a04      	ldr	r2, [sp, #16]
 8005fac:	b9d8      	cbnz	r0, 8005fe6 <_svfiprintf_r+0xe6>
 8005fae:	06d0      	lsls	r0, r2, #27
 8005fb0:	bf44      	itt	mi
 8005fb2:	2320      	movmi	r3, #32
 8005fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fb8:	0711      	lsls	r1, r2, #28
 8005fba:	bf44      	itt	mi
 8005fbc:	232b      	movmi	r3, #43	; 0x2b
 8005fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8005fc6:	2b2a      	cmp	r3, #42	; 0x2a
 8005fc8:	d015      	beq.n	8005ff6 <_svfiprintf_r+0xf6>
 8005fca:	4654      	mov	r4, sl
 8005fcc:	2000      	movs	r0, #0
 8005fce:	f04f 0c0a 	mov.w	ip, #10
 8005fd2:	9a07      	ldr	r2, [sp, #28]
 8005fd4:	4621      	mov	r1, r4
 8005fd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005fda:	3b30      	subs	r3, #48	; 0x30
 8005fdc:	2b09      	cmp	r3, #9
 8005fde:	d94e      	bls.n	800607e <_svfiprintf_r+0x17e>
 8005fe0:	b1b0      	cbz	r0, 8006010 <_svfiprintf_r+0x110>
 8005fe2:	9207      	str	r2, [sp, #28]
 8005fe4:	e014      	b.n	8006010 <_svfiprintf_r+0x110>
 8005fe6:	eba0 0308 	sub.w	r3, r0, r8
 8005fea:	fa09 f303 	lsl.w	r3, r9, r3
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	46a2      	mov	sl, r4
 8005ff2:	9304      	str	r3, [sp, #16]
 8005ff4:	e7d2      	b.n	8005f9c <_svfiprintf_r+0x9c>
 8005ff6:	9b03      	ldr	r3, [sp, #12]
 8005ff8:	1d19      	adds	r1, r3, #4
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	9103      	str	r1, [sp, #12]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	bfbb      	ittet	lt
 8006002:	425b      	neglt	r3, r3
 8006004:	f042 0202 	orrlt.w	r2, r2, #2
 8006008:	9307      	strge	r3, [sp, #28]
 800600a:	9307      	strlt	r3, [sp, #28]
 800600c:	bfb8      	it	lt
 800600e:	9204      	strlt	r2, [sp, #16]
 8006010:	7823      	ldrb	r3, [r4, #0]
 8006012:	2b2e      	cmp	r3, #46	; 0x2e
 8006014:	d10c      	bne.n	8006030 <_svfiprintf_r+0x130>
 8006016:	7863      	ldrb	r3, [r4, #1]
 8006018:	2b2a      	cmp	r3, #42	; 0x2a
 800601a:	d135      	bne.n	8006088 <_svfiprintf_r+0x188>
 800601c:	9b03      	ldr	r3, [sp, #12]
 800601e:	3402      	adds	r4, #2
 8006020:	1d1a      	adds	r2, r3, #4
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	9203      	str	r2, [sp, #12]
 8006026:	2b00      	cmp	r3, #0
 8006028:	bfb8      	it	lt
 800602a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800602e:	9305      	str	r3, [sp, #20]
 8006030:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80060fc <_svfiprintf_r+0x1fc>
 8006034:	2203      	movs	r2, #3
 8006036:	4650      	mov	r0, sl
 8006038:	7821      	ldrb	r1, [r4, #0]
 800603a:	f7ff fe9d 	bl	8005d78 <memchr>
 800603e:	b140      	cbz	r0, 8006052 <_svfiprintf_r+0x152>
 8006040:	2340      	movs	r3, #64	; 0x40
 8006042:	eba0 000a 	sub.w	r0, r0, sl
 8006046:	fa03 f000 	lsl.w	r0, r3, r0
 800604a:	9b04      	ldr	r3, [sp, #16]
 800604c:	3401      	adds	r4, #1
 800604e:	4303      	orrs	r3, r0
 8006050:	9304      	str	r3, [sp, #16]
 8006052:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006056:	2206      	movs	r2, #6
 8006058:	4825      	ldr	r0, [pc, #148]	; (80060f0 <_svfiprintf_r+0x1f0>)
 800605a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800605e:	f7ff fe8b 	bl	8005d78 <memchr>
 8006062:	2800      	cmp	r0, #0
 8006064:	d038      	beq.n	80060d8 <_svfiprintf_r+0x1d8>
 8006066:	4b23      	ldr	r3, [pc, #140]	; (80060f4 <_svfiprintf_r+0x1f4>)
 8006068:	bb1b      	cbnz	r3, 80060b2 <_svfiprintf_r+0x1b2>
 800606a:	9b03      	ldr	r3, [sp, #12]
 800606c:	3307      	adds	r3, #7
 800606e:	f023 0307 	bic.w	r3, r3, #7
 8006072:	3308      	adds	r3, #8
 8006074:	9303      	str	r3, [sp, #12]
 8006076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006078:	4433      	add	r3, r6
 800607a:	9309      	str	r3, [sp, #36]	; 0x24
 800607c:	e767      	b.n	8005f4e <_svfiprintf_r+0x4e>
 800607e:	460c      	mov	r4, r1
 8006080:	2001      	movs	r0, #1
 8006082:	fb0c 3202 	mla	r2, ip, r2, r3
 8006086:	e7a5      	b.n	8005fd4 <_svfiprintf_r+0xd4>
 8006088:	2300      	movs	r3, #0
 800608a:	f04f 0c0a 	mov.w	ip, #10
 800608e:	4619      	mov	r1, r3
 8006090:	3401      	adds	r4, #1
 8006092:	9305      	str	r3, [sp, #20]
 8006094:	4620      	mov	r0, r4
 8006096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800609a:	3a30      	subs	r2, #48	; 0x30
 800609c:	2a09      	cmp	r2, #9
 800609e:	d903      	bls.n	80060a8 <_svfiprintf_r+0x1a8>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d0c5      	beq.n	8006030 <_svfiprintf_r+0x130>
 80060a4:	9105      	str	r1, [sp, #20]
 80060a6:	e7c3      	b.n	8006030 <_svfiprintf_r+0x130>
 80060a8:	4604      	mov	r4, r0
 80060aa:	2301      	movs	r3, #1
 80060ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80060b0:	e7f0      	b.n	8006094 <_svfiprintf_r+0x194>
 80060b2:	ab03      	add	r3, sp, #12
 80060b4:	9300      	str	r3, [sp, #0]
 80060b6:	462a      	mov	r2, r5
 80060b8:	4638      	mov	r0, r7
 80060ba:	4b0f      	ldr	r3, [pc, #60]	; (80060f8 <_svfiprintf_r+0x1f8>)
 80060bc:	a904      	add	r1, sp, #16
 80060be:	f3af 8000 	nop.w
 80060c2:	1c42      	adds	r2, r0, #1
 80060c4:	4606      	mov	r6, r0
 80060c6:	d1d6      	bne.n	8006076 <_svfiprintf_r+0x176>
 80060c8:	89ab      	ldrh	r3, [r5, #12]
 80060ca:	065b      	lsls	r3, r3, #25
 80060cc:	f53f af2c 	bmi.w	8005f28 <_svfiprintf_r+0x28>
 80060d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80060d2:	b01d      	add	sp, #116	; 0x74
 80060d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060d8:	ab03      	add	r3, sp, #12
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	462a      	mov	r2, r5
 80060de:	4638      	mov	r0, r7
 80060e0:	4b05      	ldr	r3, [pc, #20]	; (80060f8 <_svfiprintf_r+0x1f8>)
 80060e2:	a904      	add	r1, sp, #16
 80060e4:	f7ff f854 	bl	8005190 <_printf_i>
 80060e8:	e7eb      	b.n	80060c2 <_svfiprintf_r+0x1c2>
 80060ea:	bf00      	nop
 80060ec:	080078c0 	.word	0x080078c0
 80060f0:	080078ca 	.word	0x080078ca
 80060f4:	00000000 	.word	0x00000000
 80060f8:	08005e49 	.word	0x08005e49
 80060fc:	080078c6 	.word	0x080078c6

08006100 <_raise_r>:
 8006100:	291f      	cmp	r1, #31
 8006102:	b538      	push	{r3, r4, r5, lr}
 8006104:	4604      	mov	r4, r0
 8006106:	460d      	mov	r5, r1
 8006108:	d904      	bls.n	8006114 <_raise_r+0x14>
 800610a:	2316      	movs	r3, #22
 800610c:	6003      	str	r3, [r0, #0]
 800610e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006112:	bd38      	pop	{r3, r4, r5, pc}
 8006114:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006116:	b112      	cbz	r2, 800611e <_raise_r+0x1e>
 8006118:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800611c:	b94b      	cbnz	r3, 8006132 <_raise_r+0x32>
 800611e:	4620      	mov	r0, r4
 8006120:	f000 f830 	bl	8006184 <_getpid_r>
 8006124:	462a      	mov	r2, r5
 8006126:	4601      	mov	r1, r0
 8006128:	4620      	mov	r0, r4
 800612a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800612e:	f000 b817 	b.w	8006160 <_kill_r>
 8006132:	2b01      	cmp	r3, #1
 8006134:	d00a      	beq.n	800614c <_raise_r+0x4c>
 8006136:	1c59      	adds	r1, r3, #1
 8006138:	d103      	bne.n	8006142 <_raise_r+0x42>
 800613a:	2316      	movs	r3, #22
 800613c:	6003      	str	r3, [r0, #0]
 800613e:	2001      	movs	r0, #1
 8006140:	e7e7      	b.n	8006112 <_raise_r+0x12>
 8006142:	2400      	movs	r4, #0
 8006144:	4628      	mov	r0, r5
 8006146:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800614a:	4798      	blx	r3
 800614c:	2000      	movs	r0, #0
 800614e:	e7e0      	b.n	8006112 <_raise_r+0x12>

08006150 <raise>:
 8006150:	4b02      	ldr	r3, [pc, #8]	; (800615c <raise+0xc>)
 8006152:	4601      	mov	r1, r0
 8006154:	6818      	ldr	r0, [r3, #0]
 8006156:	f7ff bfd3 	b.w	8006100 <_raise_r>
 800615a:	bf00      	nop
 800615c:	2000002c 	.word	0x2000002c

08006160 <_kill_r>:
 8006160:	b538      	push	{r3, r4, r5, lr}
 8006162:	2300      	movs	r3, #0
 8006164:	4d06      	ldr	r5, [pc, #24]	; (8006180 <_kill_r+0x20>)
 8006166:	4604      	mov	r4, r0
 8006168:	4608      	mov	r0, r1
 800616a:	4611      	mov	r1, r2
 800616c:	602b      	str	r3, [r5, #0]
 800616e:	f7fc fc34 	bl	80029da <_kill>
 8006172:	1c43      	adds	r3, r0, #1
 8006174:	d102      	bne.n	800617c <_kill_r+0x1c>
 8006176:	682b      	ldr	r3, [r5, #0]
 8006178:	b103      	cbz	r3, 800617c <_kill_r+0x1c>
 800617a:	6023      	str	r3, [r4, #0]
 800617c:	bd38      	pop	{r3, r4, r5, pc}
 800617e:	bf00      	nop
 8006180:	20000258 	.word	0x20000258

08006184 <_getpid_r>:
 8006184:	f7fc bc22 	b.w	80029cc <_getpid>

08006188 <__sread>:
 8006188:	b510      	push	{r4, lr}
 800618a:	460c      	mov	r4, r1
 800618c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006190:	f000 f8a8 	bl	80062e4 <_read_r>
 8006194:	2800      	cmp	r0, #0
 8006196:	bfab      	itete	ge
 8006198:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800619a:	89a3      	ldrhlt	r3, [r4, #12]
 800619c:	181b      	addge	r3, r3, r0
 800619e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80061a2:	bfac      	ite	ge
 80061a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80061a6:	81a3      	strhlt	r3, [r4, #12]
 80061a8:	bd10      	pop	{r4, pc}

080061aa <__swrite>:
 80061aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ae:	461f      	mov	r7, r3
 80061b0:	898b      	ldrh	r3, [r1, #12]
 80061b2:	4605      	mov	r5, r0
 80061b4:	05db      	lsls	r3, r3, #23
 80061b6:	460c      	mov	r4, r1
 80061b8:	4616      	mov	r6, r2
 80061ba:	d505      	bpl.n	80061c8 <__swrite+0x1e>
 80061bc:	2302      	movs	r3, #2
 80061be:	2200      	movs	r2, #0
 80061c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061c4:	f000 f874 	bl	80062b0 <_lseek_r>
 80061c8:	89a3      	ldrh	r3, [r4, #12]
 80061ca:	4632      	mov	r2, r6
 80061cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061d0:	81a3      	strh	r3, [r4, #12]
 80061d2:	4628      	mov	r0, r5
 80061d4:	463b      	mov	r3, r7
 80061d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061de:	f000 b823 	b.w	8006228 <_write_r>

080061e2 <__sseek>:
 80061e2:	b510      	push	{r4, lr}
 80061e4:	460c      	mov	r4, r1
 80061e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ea:	f000 f861 	bl	80062b0 <_lseek_r>
 80061ee:	1c43      	adds	r3, r0, #1
 80061f0:	89a3      	ldrh	r3, [r4, #12]
 80061f2:	bf15      	itete	ne
 80061f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80061f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061fe:	81a3      	strheq	r3, [r4, #12]
 8006200:	bf18      	it	ne
 8006202:	81a3      	strhne	r3, [r4, #12]
 8006204:	bd10      	pop	{r4, pc}

08006206 <__sclose>:
 8006206:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800620a:	f000 b81f 	b.w	800624c <_close_r>

0800620e <strchr>:
 800620e:	4603      	mov	r3, r0
 8006210:	b2c9      	uxtb	r1, r1
 8006212:	4618      	mov	r0, r3
 8006214:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006218:	b112      	cbz	r2, 8006220 <strchr+0x12>
 800621a:	428a      	cmp	r2, r1
 800621c:	d1f9      	bne.n	8006212 <strchr+0x4>
 800621e:	4770      	bx	lr
 8006220:	2900      	cmp	r1, #0
 8006222:	bf18      	it	ne
 8006224:	2000      	movne	r0, #0
 8006226:	4770      	bx	lr

08006228 <_write_r>:
 8006228:	b538      	push	{r3, r4, r5, lr}
 800622a:	4604      	mov	r4, r0
 800622c:	4608      	mov	r0, r1
 800622e:	4611      	mov	r1, r2
 8006230:	2200      	movs	r2, #0
 8006232:	4d05      	ldr	r5, [pc, #20]	; (8006248 <_write_r+0x20>)
 8006234:	602a      	str	r2, [r5, #0]
 8006236:	461a      	mov	r2, r3
 8006238:	f7fc fc06 	bl	8002a48 <_write>
 800623c:	1c43      	adds	r3, r0, #1
 800623e:	d102      	bne.n	8006246 <_write_r+0x1e>
 8006240:	682b      	ldr	r3, [r5, #0]
 8006242:	b103      	cbz	r3, 8006246 <_write_r+0x1e>
 8006244:	6023      	str	r3, [r4, #0]
 8006246:	bd38      	pop	{r3, r4, r5, pc}
 8006248:	20000258 	.word	0x20000258

0800624c <_close_r>:
 800624c:	b538      	push	{r3, r4, r5, lr}
 800624e:	2300      	movs	r3, #0
 8006250:	4d05      	ldr	r5, [pc, #20]	; (8006268 <_close_r+0x1c>)
 8006252:	4604      	mov	r4, r0
 8006254:	4608      	mov	r0, r1
 8006256:	602b      	str	r3, [r5, #0]
 8006258:	f7fc fc3e 	bl	8002ad8 <_close>
 800625c:	1c43      	adds	r3, r0, #1
 800625e:	d102      	bne.n	8006266 <_close_r+0x1a>
 8006260:	682b      	ldr	r3, [r5, #0]
 8006262:	b103      	cbz	r3, 8006266 <_close_r+0x1a>
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	bd38      	pop	{r3, r4, r5, pc}
 8006268:	20000258 	.word	0x20000258

0800626c <_fstat_r>:
 800626c:	b538      	push	{r3, r4, r5, lr}
 800626e:	2300      	movs	r3, #0
 8006270:	4d06      	ldr	r5, [pc, #24]	; (800628c <_fstat_r+0x20>)
 8006272:	4604      	mov	r4, r0
 8006274:	4608      	mov	r0, r1
 8006276:	4611      	mov	r1, r2
 8006278:	602b      	str	r3, [r5, #0]
 800627a:	f7fc fc38 	bl	8002aee <_fstat>
 800627e:	1c43      	adds	r3, r0, #1
 8006280:	d102      	bne.n	8006288 <_fstat_r+0x1c>
 8006282:	682b      	ldr	r3, [r5, #0]
 8006284:	b103      	cbz	r3, 8006288 <_fstat_r+0x1c>
 8006286:	6023      	str	r3, [r4, #0]
 8006288:	bd38      	pop	{r3, r4, r5, pc}
 800628a:	bf00      	nop
 800628c:	20000258 	.word	0x20000258

08006290 <_isatty_r>:
 8006290:	b538      	push	{r3, r4, r5, lr}
 8006292:	2300      	movs	r3, #0
 8006294:	4d05      	ldr	r5, [pc, #20]	; (80062ac <_isatty_r+0x1c>)
 8006296:	4604      	mov	r4, r0
 8006298:	4608      	mov	r0, r1
 800629a:	602b      	str	r3, [r5, #0]
 800629c:	f7fc fc36 	bl	8002b0c <_isatty>
 80062a0:	1c43      	adds	r3, r0, #1
 80062a2:	d102      	bne.n	80062aa <_isatty_r+0x1a>
 80062a4:	682b      	ldr	r3, [r5, #0]
 80062a6:	b103      	cbz	r3, 80062aa <_isatty_r+0x1a>
 80062a8:	6023      	str	r3, [r4, #0]
 80062aa:	bd38      	pop	{r3, r4, r5, pc}
 80062ac:	20000258 	.word	0x20000258

080062b0 <_lseek_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	4604      	mov	r4, r0
 80062b4:	4608      	mov	r0, r1
 80062b6:	4611      	mov	r1, r2
 80062b8:	2200      	movs	r2, #0
 80062ba:	4d05      	ldr	r5, [pc, #20]	; (80062d0 <_lseek_r+0x20>)
 80062bc:	602a      	str	r2, [r5, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	f7fc fc2e 	bl	8002b20 <_lseek>
 80062c4:	1c43      	adds	r3, r0, #1
 80062c6:	d102      	bne.n	80062ce <_lseek_r+0x1e>
 80062c8:	682b      	ldr	r3, [r5, #0]
 80062ca:	b103      	cbz	r3, 80062ce <_lseek_r+0x1e>
 80062cc:	6023      	str	r3, [r4, #0]
 80062ce:	bd38      	pop	{r3, r4, r5, pc}
 80062d0:	20000258 	.word	0x20000258

080062d4 <_malloc_usable_size_r>:
 80062d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062d8:	1f18      	subs	r0, r3, #4
 80062da:	2b00      	cmp	r3, #0
 80062dc:	bfbc      	itt	lt
 80062de:	580b      	ldrlt	r3, [r1, r0]
 80062e0:	18c0      	addlt	r0, r0, r3
 80062e2:	4770      	bx	lr

080062e4 <_read_r>:
 80062e4:	b538      	push	{r3, r4, r5, lr}
 80062e6:	4604      	mov	r4, r0
 80062e8:	4608      	mov	r0, r1
 80062ea:	4611      	mov	r1, r2
 80062ec:	2200      	movs	r2, #0
 80062ee:	4d05      	ldr	r5, [pc, #20]	; (8006304 <_read_r+0x20>)
 80062f0:	602a      	str	r2, [r5, #0]
 80062f2:	461a      	mov	r2, r3
 80062f4:	f7fc fb8b 	bl	8002a0e <_read>
 80062f8:	1c43      	adds	r3, r0, #1
 80062fa:	d102      	bne.n	8006302 <_read_r+0x1e>
 80062fc:	682b      	ldr	r3, [r5, #0]
 80062fe:	b103      	cbz	r3, 8006302 <_read_r+0x1e>
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	bd38      	pop	{r3, r4, r5, pc}
 8006304:	20000258 	.word	0x20000258

08006308 <atan2>:
 8006308:	f000 b8ae 	b.w	8006468 <__ieee754_atan2>

0800630c <pow>:
 800630c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006310:	461f      	mov	r7, r3
 8006312:	4680      	mov	r8, r0
 8006314:	4689      	mov	r9, r1
 8006316:	4616      	mov	r6, r2
 8006318:	f000 f97a 	bl	8006610 <__ieee754_pow>
 800631c:	4b4d      	ldr	r3, [pc, #308]	; (8006454 <pow+0x148>)
 800631e:	4604      	mov	r4, r0
 8006320:	f993 3000 	ldrsb.w	r3, [r3]
 8006324:	460d      	mov	r5, r1
 8006326:	3301      	adds	r3, #1
 8006328:	d015      	beq.n	8006356 <pow+0x4a>
 800632a:	4632      	mov	r2, r6
 800632c:	463b      	mov	r3, r7
 800632e:	4630      	mov	r0, r6
 8006330:	4639      	mov	r1, r7
 8006332:	f7fa fb6b 	bl	8000a0c <__aeabi_dcmpun>
 8006336:	b970      	cbnz	r0, 8006356 <pow+0x4a>
 8006338:	4642      	mov	r2, r8
 800633a:	464b      	mov	r3, r9
 800633c:	4640      	mov	r0, r8
 800633e:	4649      	mov	r1, r9
 8006340:	f7fa fb64 	bl	8000a0c <__aeabi_dcmpun>
 8006344:	2200      	movs	r2, #0
 8006346:	2300      	movs	r3, #0
 8006348:	b148      	cbz	r0, 800635e <pow+0x52>
 800634a:	4630      	mov	r0, r6
 800634c:	4639      	mov	r1, r7
 800634e:	f7fa fb2b 	bl	80009a8 <__aeabi_dcmpeq>
 8006352:	2800      	cmp	r0, #0
 8006354:	d17b      	bne.n	800644e <pow+0x142>
 8006356:	4620      	mov	r0, r4
 8006358:	4629      	mov	r1, r5
 800635a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800635e:	4640      	mov	r0, r8
 8006360:	4649      	mov	r1, r9
 8006362:	f7fa fb21 	bl	80009a8 <__aeabi_dcmpeq>
 8006366:	b1e0      	cbz	r0, 80063a2 <pow+0x96>
 8006368:	2200      	movs	r2, #0
 800636a:	2300      	movs	r3, #0
 800636c:	4630      	mov	r0, r6
 800636e:	4639      	mov	r1, r7
 8006370:	f7fa fb1a 	bl	80009a8 <__aeabi_dcmpeq>
 8006374:	2800      	cmp	r0, #0
 8006376:	d16a      	bne.n	800644e <pow+0x142>
 8006378:	4630      	mov	r0, r6
 800637a:	4639      	mov	r1, r7
 800637c:	f001 f899 	bl	80074b2 <finite>
 8006380:	2800      	cmp	r0, #0
 8006382:	d0e8      	beq.n	8006356 <pow+0x4a>
 8006384:	2200      	movs	r2, #0
 8006386:	2300      	movs	r3, #0
 8006388:	4630      	mov	r0, r6
 800638a:	4639      	mov	r1, r7
 800638c:	f7fa fb16 	bl	80009bc <__aeabi_dcmplt>
 8006390:	2800      	cmp	r0, #0
 8006392:	d0e0      	beq.n	8006356 <pow+0x4a>
 8006394:	f7fe fc3a 	bl	8004c0c <__errno>
 8006398:	2321      	movs	r3, #33	; 0x21
 800639a:	2400      	movs	r4, #0
 800639c:	6003      	str	r3, [r0, #0]
 800639e:	4d2e      	ldr	r5, [pc, #184]	; (8006458 <pow+0x14c>)
 80063a0:	e7d9      	b.n	8006356 <pow+0x4a>
 80063a2:	4620      	mov	r0, r4
 80063a4:	4629      	mov	r1, r5
 80063a6:	f001 f884 	bl	80074b2 <finite>
 80063aa:	bba8      	cbnz	r0, 8006418 <pow+0x10c>
 80063ac:	4640      	mov	r0, r8
 80063ae:	4649      	mov	r1, r9
 80063b0:	f001 f87f 	bl	80074b2 <finite>
 80063b4:	b380      	cbz	r0, 8006418 <pow+0x10c>
 80063b6:	4630      	mov	r0, r6
 80063b8:	4639      	mov	r1, r7
 80063ba:	f001 f87a 	bl	80074b2 <finite>
 80063be:	b358      	cbz	r0, 8006418 <pow+0x10c>
 80063c0:	4622      	mov	r2, r4
 80063c2:	462b      	mov	r3, r5
 80063c4:	4620      	mov	r0, r4
 80063c6:	4629      	mov	r1, r5
 80063c8:	f7fa fb20 	bl	8000a0c <__aeabi_dcmpun>
 80063cc:	b160      	cbz	r0, 80063e8 <pow+0xdc>
 80063ce:	f7fe fc1d 	bl	8004c0c <__errno>
 80063d2:	2321      	movs	r3, #33	; 0x21
 80063d4:	2200      	movs	r2, #0
 80063d6:	6003      	str	r3, [r0, #0]
 80063d8:	2300      	movs	r3, #0
 80063da:	4610      	mov	r0, r2
 80063dc:	4619      	mov	r1, r3
 80063de:	f7fa f9a5 	bl	800072c <__aeabi_ddiv>
 80063e2:	4604      	mov	r4, r0
 80063e4:	460d      	mov	r5, r1
 80063e6:	e7b6      	b.n	8006356 <pow+0x4a>
 80063e8:	f7fe fc10 	bl	8004c0c <__errno>
 80063ec:	2322      	movs	r3, #34	; 0x22
 80063ee:	2200      	movs	r2, #0
 80063f0:	6003      	str	r3, [r0, #0]
 80063f2:	4649      	mov	r1, r9
 80063f4:	2300      	movs	r3, #0
 80063f6:	4640      	mov	r0, r8
 80063f8:	f7fa fae0 	bl	80009bc <__aeabi_dcmplt>
 80063fc:	2400      	movs	r4, #0
 80063fe:	b148      	cbz	r0, 8006414 <pow+0x108>
 8006400:	4630      	mov	r0, r6
 8006402:	4639      	mov	r1, r7
 8006404:	f001 f862 	bl	80074cc <rint>
 8006408:	4632      	mov	r2, r6
 800640a:	463b      	mov	r3, r7
 800640c:	f7fa facc 	bl	80009a8 <__aeabi_dcmpeq>
 8006410:	2800      	cmp	r0, #0
 8006412:	d0c4      	beq.n	800639e <pow+0x92>
 8006414:	4d11      	ldr	r5, [pc, #68]	; (800645c <pow+0x150>)
 8006416:	e79e      	b.n	8006356 <pow+0x4a>
 8006418:	2200      	movs	r2, #0
 800641a:	2300      	movs	r3, #0
 800641c:	4620      	mov	r0, r4
 800641e:	4629      	mov	r1, r5
 8006420:	f7fa fac2 	bl	80009a8 <__aeabi_dcmpeq>
 8006424:	2800      	cmp	r0, #0
 8006426:	d096      	beq.n	8006356 <pow+0x4a>
 8006428:	4640      	mov	r0, r8
 800642a:	4649      	mov	r1, r9
 800642c:	f001 f841 	bl	80074b2 <finite>
 8006430:	2800      	cmp	r0, #0
 8006432:	d090      	beq.n	8006356 <pow+0x4a>
 8006434:	4630      	mov	r0, r6
 8006436:	4639      	mov	r1, r7
 8006438:	f001 f83b 	bl	80074b2 <finite>
 800643c:	2800      	cmp	r0, #0
 800643e:	d08a      	beq.n	8006356 <pow+0x4a>
 8006440:	f7fe fbe4 	bl	8004c0c <__errno>
 8006444:	2322      	movs	r3, #34	; 0x22
 8006446:	2400      	movs	r4, #0
 8006448:	2500      	movs	r5, #0
 800644a:	6003      	str	r3, [r0, #0]
 800644c:	e783      	b.n	8006356 <pow+0x4a>
 800644e:	2400      	movs	r4, #0
 8006450:	4d03      	ldr	r5, [pc, #12]	; (8006460 <pow+0x154>)
 8006452:	e780      	b.n	8006356 <pow+0x4a>
 8006454:	20000090 	.word	0x20000090
 8006458:	fff00000 	.word	0xfff00000
 800645c:	7ff00000 	.word	0x7ff00000
 8006460:	3ff00000 	.word	0x3ff00000
 8006464:	00000000 	.word	0x00000000

08006468 <__ieee754_atan2>:
 8006468:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800646c:	4692      	mov	sl, r2
 800646e:	4699      	mov	r9, r3
 8006470:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006474:	461f      	mov	r7, r3
 8006476:	f1ca 0300 	rsb	r3, sl, #0
 800647a:	f8df e18c 	ldr.w	lr, [pc, #396]	; 8006608 <__ieee754_atan2+0x1a0>
 800647e:	ea43 030a 	orr.w	r3, r3, sl
 8006482:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8006486:	4573      	cmp	r3, lr
 8006488:	4604      	mov	r4, r0
 800648a:	460d      	mov	r5, r1
 800648c:	d808      	bhi.n	80064a0 <__ieee754_atan2+0x38>
 800648e:	4246      	negs	r6, r0
 8006490:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006494:	4306      	orrs	r6, r0
 8006496:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800649a:	4576      	cmp	r6, lr
 800649c:	468c      	mov	ip, r1
 800649e:	d908      	bls.n	80064b2 <__ieee754_atan2+0x4a>
 80064a0:	4652      	mov	r2, sl
 80064a2:	464b      	mov	r3, r9
 80064a4:	4620      	mov	r0, r4
 80064a6:	4629      	mov	r1, r5
 80064a8:	f7f9 fe60 	bl	800016c <__adddf3>
 80064ac:	4604      	mov	r4, r0
 80064ae:	460d      	mov	r5, r1
 80064b0:	e019      	b.n	80064e6 <__ieee754_atan2+0x7e>
 80064b2:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 80064b6:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 80064ba:	ea56 060a 	orrs.w	r6, r6, sl
 80064be:	d103      	bne.n	80064c8 <__ieee754_atan2+0x60>
 80064c0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c4:	f000 be68 	b.w	8007198 <atan>
 80064c8:	17be      	asrs	r6, r7, #30
 80064ca:	f006 0602 	and.w	r6, r6, #2
 80064ce:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80064d2:	ea53 0100 	orrs.w	r1, r3, r0
 80064d6:	d10a      	bne.n	80064ee <__ieee754_atan2+0x86>
 80064d8:	2e02      	cmp	r6, #2
 80064da:	d067      	beq.n	80065ac <__ieee754_atan2+0x144>
 80064dc:	2e03      	cmp	r6, #3
 80064de:	d102      	bne.n	80064e6 <__ieee754_atan2+0x7e>
 80064e0:	a53b      	add	r5, pc, #236	; (adr r5, 80065d0 <__ieee754_atan2+0x168>)
 80064e2:	e9d5 4500 	ldrd	r4, r5, [r5]
 80064e6:	4620      	mov	r0, r4
 80064e8:	4629      	mov	r1, r5
 80064ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ee:	ea52 010a 	orrs.w	r1, r2, sl
 80064f2:	d106      	bne.n	8006502 <__ieee754_atan2+0x9a>
 80064f4:	f1bc 0f00 	cmp.w	ip, #0
 80064f8:	da63      	bge.n	80065c2 <__ieee754_atan2+0x15a>
 80064fa:	a537      	add	r5, pc, #220	; (adr r5, 80065d8 <__ieee754_atan2+0x170>)
 80064fc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006500:	e7f1      	b.n	80064e6 <__ieee754_atan2+0x7e>
 8006502:	4572      	cmp	r2, lr
 8006504:	d10f      	bne.n	8006526 <__ieee754_atan2+0xbe>
 8006506:	4293      	cmp	r3, r2
 8006508:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 800650c:	d107      	bne.n	800651e <__ieee754_atan2+0xb6>
 800650e:	2e02      	cmp	r6, #2
 8006510:	d850      	bhi.n	80065b4 <__ieee754_atan2+0x14c>
 8006512:	4b3b      	ldr	r3, [pc, #236]	; (8006600 <__ieee754_atan2+0x198>)
 8006514:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006518:	e9d6 4500 	ldrd	r4, r5, [r6]
 800651c:	e7e3      	b.n	80064e6 <__ieee754_atan2+0x7e>
 800651e:	2e02      	cmp	r6, #2
 8006520:	d84c      	bhi.n	80065bc <__ieee754_atan2+0x154>
 8006522:	4b38      	ldr	r3, [pc, #224]	; (8006604 <__ieee754_atan2+0x19c>)
 8006524:	e7f6      	b.n	8006514 <__ieee754_atan2+0xac>
 8006526:	4573      	cmp	r3, lr
 8006528:	d0e4      	beq.n	80064f4 <__ieee754_atan2+0x8c>
 800652a:	1a9b      	subs	r3, r3, r2
 800652c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8006530:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006534:	da20      	bge.n	8006578 <__ieee754_atan2+0x110>
 8006536:	2f00      	cmp	r7, #0
 8006538:	da01      	bge.n	800653e <__ieee754_atan2+0xd6>
 800653a:	323c      	adds	r2, #60	; 0x3c
 800653c:	db20      	blt.n	8006580 <__ieee754_atan2+0x118>
 800653e:	4652      	mov	r2, sl
 8006540:	464b      	mov	r3, r9
 8006542:	4620      	mov	r0, r4
 8006544:	4629      	mov	r1, r5
 8006546:	f7fa f8f1 	bl	800072c <__aeabi_ddiv>
 800654a:	f000 ffaf 	bl	80074ac <fabs>
 800654e:	f000 fe23 	bl	8007198 <atan>
 8006552:	4604      	mov	r4, r0
 8006554:	460d      	mov	r5, r1
 8006556:	2e01      	cmp	r6, #1
 8006558:	d015      	beq.n	8006586 <__ieee754_atan2+0x11e>
 800655a:	2e02      	cmp	r6, #2
 800655c:	d017      	beq.n	800658e <__ieee754_atan2+0x126>
 800655e:	2e00      	cmp	r6, #0
 8006560:	d0c1      	beq.n	80064e6 <__ieee754_atan2+0x7e>
 8006562:	a31f      	add	r3, pc, #124	; (adr r3, 80065e0 <__ieee754_atan2+0x178>)
 8006564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006568:	4620      	mov	r0, r4
 800656a:	4629      	mov	r1, r5
 800656c:	f7f9 fdfc 	bl	8000168 <__aeabi_dsub>
 8006570:	a31d      	add	r3, pc, #116	; (adr r3, 80065e8 <__ieee754_atan2+0x180>)
 8006572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006576:	e016      	b.n	80065a6 <__ieee754_atan2+0x13e>
 8006578:	a51d      	add	r5, pc, #116	; (adr r5, 80065f0 <__ieee754_atan2+0x188>)
 800657a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800657e:	e7ea      	b.n	8006556 <__ieee754_atan2+0xee>
 8006580:	2400      	movs	r4, #0
 8006582:	2500      	movs	r5, #0
 8006584:	e7e7      	b.n	8006556 <__ieee754_atan2+0xee>
 8006586:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800658a:	461d      	mov	r5, r3
 800658c:	e7ab      	b.n	80064e6 <__ieee754_atan2+0x7e>
 800658e:	a314      	add	r3, pc, #80	; (adr r3, 80065e0 <__ieee754_atan2+0x178>)
 8006590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006594:	4620      	mov	r0, r4
 8006596:	4629      	mov	r1, r5
 8006598:	f7f9 fde6 	bl	8000168 <__aeabi_dsub>
 800659c:	4602      	mov	r2, r0
 800659e:	460b      	mov	r3, r1
 80065a0:	a111      	add	r1, pc, #68	; (adr r1, 80065e8 <__ieee754_atan2+0x180>)
 80065a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065a6:	f7f9 fddf 	bl	8000168 <__aeabi_dsub>
 80065aa:	e77f      	b.n	80064ac <__ieee754_atan2+0x44>
 80065ac:	a50e      	add	r5, pc, #56	; (adr r5, 80065e8 <__ieee754_atan2+0x180>)
 80065ae:	e9d5 4500 	ldrd	r4, r5, [r5]
 80065b2:	e798      	b.n	80064e6 <__ieee754_atan2+0x7e>
 80065b4:	a510      	add	r5, pc, #64	; (adr r5, 80065f8 <__ieee754_atan2+0x190>)
 80065b6:	e9d5 4500 	ldrd	r4, r5, [r5]
 80065ba:	e794      	b.n	80064e6 <__ieee754_atan2+0x7e>
 80065bc:	2400      	movs	r4, #0
 80065be:	2500      	movs	r5, #0
 80065c0:	e791      	b.n	80064e6 <__ieee754_atan2+0x7e>
 80065c2:	a50b      	add	r5, pc, #44	; (adr r5, 80065f0 <__ieee754_atan2+0x188>)
 80065c4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80065c8:	e78d      	b.n	80064e6 <__ieee754_atan2+0x7e>
 80065ca:	bf00      	nop
 80065cc:	f3af 8000 	nop.w
 80065d0:	54442d18 	.word	0x54442d18
 80065d4:	c00921fb 	.word	0xc00921fb
 80065d8:	54442d18 	.word	0x54442d18
 80065dc:	bff921fb 	.word	0xbff921fb
 80065e0:	33145c07 	.word	0x33145c07
 80065e4:	3ca1a626 	.word	0x3ca1a626
 80065e8:	54442d18 	.word	0x54442d18
 80065ec:	400921fb 	.word	0x400921fb
 80065f0:	54442d18 	.word	0x54442d18
 80065f4:	3ff921fb 	.word	0x3ff921fb
 80065f8:	54442d18 	.word	0x54442d18
 80065fc:	3fe921fb 	.word	0x3fe921fb
 8006600:	08007ad0 	.word	0x08007ad0
 8006604:	08007ae8 	.word	0x08007ae8
 8006608:	7ff00000 	.word	0x7ff00000
 800660c:	00000000 	.word	0x00000000

08006610 <__ieee754_pow>:
 8006610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006614:	b093      	sub	sp, #76	; 0x4c
 8006616:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800661a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800661e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8006622:	ea55 0302 	orrs.w	r3, r5, r2
 8006626:	4607      	mov	r7, r0
 8006628:	4688      	mov	r8, r1
 800662a:	f000 84bf 	beq.w	8006fac <__ieee754_pow+0x99c>
 800662e:	4b7e      	ldr	r3, [pc, #504]	; (8006828 <__ieee754_pow+0x218>)
 8006630:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8006634:	429c      	cmp	r4, r3
 8006636:	4689      	mov	r9, r1
 8006638:	4682      	mov	sl, r0
 800663a:	dc09      	bgt.n	8006650 <__ieee754_pow+0x40>
 800663c:	d103      	bne.n	8006646 <__ieee754_pow+0x36>
 800663e:	b978      	cbnz	r0, 8006660 <__ieee754_pow+0x50>
 8006640:	42a5      	cmp	r5, r4
 8006642:	dd02      	ble.n	800664a <__ieee754_pow+0x3a>
 8006644:	e00c      	b.n	8006660 <__ieee754_pow+0x50>
 8006646:	429d      	cmp	r5, r3
 8006648:	dc02      	bgt.n	8006650 <__ieee754_pow+0x40>
 800664a:	429d      	cmp	r5, r3
 800664c:	d10e      	bne.n	800666c <__ieee754_pow+0x5c>
 800664e:	b16a      	cbz	r2, 800666c <__ieee754_pow+0x5c>
 8006650:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006654:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006658:	ea54 030a 	orrs.w	r3, r4, sl
 800665c:	f000 84a6 	beq.w	8006fac <__ieee754_pow+0x99c>
 8006660:	4872      	ldr	r0, [pc, #456]	; (800682c <__ieee754_pow+0x21c>)
 8006662:	b013      	add	sp, #76	; 0x4c
 8006664:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006668:	f000 bf2a 	b.w	80074c0 <nan>
 800666c:	f1b9 0f00 	cmp.w	r9, #0
 8006670:	da39      	bge.n	80066e6 <__ieee754_pow+0xd6>
 8006672:	4b6f      	ldr	r3, [pc, #444]	; (8006830 <__ieee754_pow+0x220>)
 8006674:	429d      	cmp	r5, r3
 8006676:	dc54      	bgt.n	8006722 <__ieee754_pow+0x112>
 8006678:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800667c:	429d      	cmp	r5, r3
 800667e:	f340 84a6 	ble.w	8006fce <__ieee754_pow+0x9be>
 8006682:	152b      	asrs	r3, r5, #20
 8006684:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006688:	2b14      	cmp	r3, #20
 800668a:	dd0f      	ble.n	80066ac <__ieee754_pow+0x9c>
 800668c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006690:	fa22 f103 	lsr.w	r1, r2, r3
 8006694:	fa01 f303 	lsl.w	r3, r1, r3
 8006698:	4293      	cmp	r3, r2
 800669a:	f040 8498 	bne.w	8006fce <__ieee754_pow+0x9be>
 800669e:	f001 0101 	and.w	r1, r1, #1
 80066a2:	f1c1 0302 	rsb	r3, r1, #2
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	b182      	cbz	r2, 80066cc <__ieee754_pow+0xbc>
 80066aa:	e05e      	b.n	800676a <__ieee754_pow+0x15a>
 80066ac:	2a00      	cmp	r2, #0
 80066ae:	d15a      	bne.n	8006766 <__ieee754_pow+0x156>
 80066b0:	f1c3 0314 	rsb	r3, r3, #20
 80066b4:	fa45 f103 	asr.w	r1, r5, r3
 80066b8:	fa01 f303 	lsl.w	r3, r1, r3
 80066bc:	42ab      	cmp	r3, r5
 80066be:	f040 8483 	bne.w	8006fc8 <__ieee754_pow+0x9b8>
 80066c2:	f001 0101 	and.w	r1, r1, #1
 80066c6:	f1c1 0302 	rsb	r3, r1, #2
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	4b59      	ldr	r3, [pc, #356]	; (8006834 <__ieee754_pow+0x224>)
 80066ce:	429d      	cmp	r5, r3
 80066d0:	d130      	bne.n	8006734 <__ieee754_pow+0x124>
 80066d2:	2e00      	cmp	r6, #0
 80066d4:	f280 8474 	bge.w	8006fc0 <__ieee754_pow+0x9b0>
 80066d8:	463a      	mov	r2, r7
 80066da:	4643      	mov	r3, r8
 80066dc:	2000      	movs	r0, #0
 80066de:	4955      	ldr	r1, [pc, #340]	; (8006834 <__ieee754_pow+0x224>)
 80066e0:	f7fa f824 	bl	800072c <__aeabi_ddiv>
 80066e4:	e02f      	b.n	8006746 <__ieee754_pow+0x136>
 80066e6:	2300      	movs	r3, #0
 80066e8:	9300      	str	r3, [sp, #0]
 80066ea:	2a00      	cmp	r2, #0
 80066ec:	d13d      	bne.n	800676a <__ieee754_pow+0x15a>
 80066ee:	4b4e      	ldr	r3, [pc, #312]	; (8006828 <__ieee754_pow+0x218>)
 80066f0:	429d      	cmp	r5, r3
 80066f2:	d1eb      	bne.n	80066cc <__ieee754_pow+0xbc>
 80066f4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80066f8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80066fc:	ea53 030a 	orrs.w	r3, r3, sl
 8006700:	f000 8454 	beq.w	8006fac <__ieee754_pow+0x99c>
 8006704:	4b4c      	ldr	r3, [pc, #304]	; (8006838 <__ieee754_pow+0x228>)
 8006706:	429c      	cmp	r4, r3
 8006708:	dd0d      	ble.n	8006726 <__ieee754_pow+0x116>
 800670a:	2e00      	cmp	r6, #0
 800670c:	f280 8454 	bge.w	8006fb8 <__ieee754_pow+0x9a8>
 8006710:	f04f 0b00 	mov.w	fp, #0
 8006714:	f04f 0c00 	mov.w	ip, #0
 8006718:	4658      	mov	r0, fp
 800671a:	4661      	mov	r1, ip
 800671c:	b013      	add	sp, #76	; 0x4c
 800671e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006722:	2302      	movs	r3, #2
 8006724:	e7e0      	b.n	80066e8 <__ieee754_pow+0xd8>
 8006726:	2e00      	cmp	r6, #0
 8006728:	daf2      	bge.n	8006710 <__ieee754_pow+0x100>
 800672a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800672e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8006732:	e7f1      	b.n	8006718 <__ieee754_pow+0x108>
 8006734:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8006738:	d108      	bne.n	800674c <__ieee754_pow+0x13c>
 800673a:	463a      	mov	r2, r7
 800673c:	4643      	mov	r3, r8
 800673e:	4638      	mov	r0, r7
 8006740:	4641      	mov	r1, r8
 8006742:	f7f9 fec9 	bl	80004d8 <__aeabi_dmul>
 8006746:	4683      	mov	fp, r0
 8006748:	468c      	mov	ip, r1
 800674a:	e7e5      	b.n	8006718 <__ieee754_pow+0x108>
 800674c:	4b3b      	ldr	r3, [pc, #236]	; (800683c <__ieee754_pow+0x22c>)
 800674e:	429e      	cmp	r6, r3
 8006750:	d10b      	bne.n	800676a <__ieee754_pow+0x15a>
 8006752:	f1b9 0f00 	cmp.w	r9, #0
 8006756:	db08      	blt.n	800676a <__ieee754_pow+0x15a>
 8006758:	4638      	mov	r0, r7
 800675a:	4641      	mov	r1, r8
 800675c:	b013      	add	sp, #76	; 0x4c
 800675e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006762:	f000 bc6b 	b.w	800703c <__ieee754_sqrt>
 8006766:	2300      	movs	r3, #0
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	4638      	mov	r0, r7
 800676c:	4641      	mov	r1, r8
 800676e:	f000 fe9d 	bl	80074ac <fabs>
 8006772:	4683      	mov	fp, r0
 8006774:	468c      	mov	ip, r1
 8006776:	f1ba 0f00 	cmp.w	sl, #0
 800677a:	d129      	bne.n	80067d0 <__ieee754_pow+0x1c0>
 800677c:	b124      	cbz	r4, 8006788 <__ieee754_pow+0x178>
 800677e:	4b2d      	ldr	r3, [pc, #180]	; (8006834 <__ieee754_pow+0x224>)
 8006780:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8006784:	429a      	cmp	r2, r3
 8006786:	d123      	bne.n	80067d0 <__ieee754_pow+0x1c0>
 8006788:	2e00      	cmp	r6, #0
 800678a:	da07      	bge.n	800679c <__ieee754_pow+0x18c>
 800678c:	465a      	mov	r2, fp
 800678e:	4663      	mov	r3, ip
 8006790:	2000      	movs	r0, #0
 8006792:	4928      	ldr	r1, [pc, #160]	; (8006834 <__ieee754_pow+0x224>)
 8006794:	f7f9 ffca 	bl	800072c <__aeabi_ddiv>
 8006798:	4683      	mov	fp, r0
 800679a:	468c      	mov	ip, r1
 800679c:	f1b9 0f00 	cmp.w	r9, #0
 80067a0:	daba      	bge.n	8006718 <__ieee754_pow+0x108>
 80067a2:	9b00      	ldr	r3, [sp, #0]
 80067a4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80067a8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80067ac:	4323      	orrs	r3, r4
 80067ae:	d108      	bne.n	80067c2 <__ieee754_pow+0x1b2>
 80067b0:	465a      	mov	r2, fp
 80067b2:	4663      	mov	r3, ip
 80067b4:	4658      	mov	r0, fp
 80067b6:	4661      	mov	r1, ip
 80067b8:	f7f9 fcd6 	bl	8000168 <__aeabi_dsub>
 80067bc:	4602      	mov	r2, r0
 80067be:	460b      	mov	r3, r1
 80067c0:	e78e      	b.n	80066e0 <__ieee754_pow+0xd0>
 80067c2:	9b00      	ldr	r3, [sp, #0]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d1a7      	bne.n	8006718 <__ieee754_pow+0x108>
 80067c8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80067cc:	469c      	mov	ip, r3
 80067ce:	e7a3      	b.n	8006718 <__ieee754_pow+0x108>
 80067d0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 80067d4:	3b01      	subs	r3, #1
 80067d6:	930c      	str	r3, [sp, #48]	; 0x30
 80067d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067da:	9b00      	ldr	r3, [sp, #0]
 80067dc:	4313      	orrs	r3, r2
 80067de:	d104      	bne.n	80067ea <__ieee754_pow+0x1da>
 80067e0:	463a      	mov	r2, r7
 80067e2:	4643      	mov	r3, r8
 80067e4:	4638      	mov	r0, r7
 80067e6:	4641      	mov	r1, r8
 80067e8:	e7e6      	b.n	80067b8 <__ieee754_pow+0x1a8>
 80067ea:	4b15      	ldr	r3, [pc, #84]	; (8006840 <__ieee754_pow+0x230>)
 80067ec:	429d      	cmp	r5, r3
 80067ee:	f340 80f9 	ble.w	80069e4 <__ieee754_pow+0x3d4>
 80067f2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80067f6:	429d      	cmp	r5, r3
 80067f8:	4b0f      	ldr	r3, [pc, #60]	; (8006838 <__ieee754_pow+0x228>)
 80067fa:	dd09      	ble.n	8006810 <__ieee754_pow+0x200>
 80067fc:	429c      	cmp	r4, r3
 80067fe:	dc0c      	bgt.n	800681a <__ieee754_pow+0x20a>
 8006800:	2e00      	cmp	r6, #0
 8006802:	da85      	bge.n	8006710 <__ieee754_pow+0x100>
 8006804:	a306      	add	r3, pc, #24	; (adr r3, 8006820 <__ieee754_pow+0x210>)
 8006806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680a:	4610      	mov	r0, r2
 800680c:	4619      	mov	r1, r3
 800680e:	e798      	b.n	8006742 <__ieee754_pow+0x132>
 8006810:	429c      	cmp	r4, r3
 8006812:	dbf5      	blt.n	8006800 <__ieee754_pow+0x1f0>
 8006814:	4b07      	ldr	r3, [pc, #28]	; (8006834 <__ieee754_pow+0x224>)
 8006816:	429c      	cmp	r4, r3
 8006818:	dd14      	ble.n	8006844 <__ieee754_pow+0x234>
 800681a:	2e00      	cmp	r6, #0
 800681c:	dcf2      	bgt.n	8006804 <__ieee754_pow+0x1f4>
 800681e:	e777      	b.n	8006710 <__ieee754_pow+0x100>
 8006820:	8800759c 	.word	0x8800759c
 8006824:	7e37e43c 	.word	0x7e37e43c
 8006828:	7ff00000 	.word	0x7ff00000
 800682c:	080078bb 	.word	0x080078bb
 8006830:	433fffff 	.word	0x433fffff
 8006834:	3ff00000 	.word	0x3ff00000
 8006838:	3fefffff 	.word	0x3fefffff
 800683c:	3fe00000 	.word	0x3fe00000
 8006840:	41e00000 	.word	0x41e00000
 8006844:	4661      	mov	r1, ip
 8006846:	2200      	movs	r2, #0
 8006848:	4658      	mov	r0, fp
 800684a:	4b61      	ldr	r3, [pc, #388]	; (80069d0 <__ieee754_pow+0x3c0>)
 800684c:	f7f9 fc8c 	bl	8000168 <__aeabi_dsub>
 8006850:	a355      	add	r3, pc, #340	; (adr r3, 80069a8 <__ieee754_pow+0x398>)
 8006852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006856:	4604      	mov	r4, r0
 8006858:	460d      	mov	r5, r1
 800685a:	f7f9 fe3d 	bl	80004d8 <__aeabi_dmul>
 800685e:	a354      	add	r3, pc, #336	; (adr r3, 80069b0 <__ieee754_pow+0x3a0>)
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	4606      	mov	r6, r0
 8006866:	460f      	mov	r7, r1
 8006868:	4620      	mov	r0, r4
 800686a:	4629      	mov	r1, r5
 800686c:	f7f9 fe34 	bl	80004d8 <__aeabi_dmul>
 8006870:	2200      	movs	r2, #0
 8006872:	4682      	mov	sl, r0
 8006874:	468b      	mov	fp, r1
 8006876:	4620      	mov	r0, r4
 8006878:	4629      	mov	r1, r5
 800687a:	4b56      	ldr	r3, [pc, #344]	; (80069d4 <__ieee754_pow+0x3c4>)
 800687c:	f7f9 fe2c 	bl	80004d8 <__aeabi_dmul>
 8006880:	4602      	mov	r2, r0
 8006882:	460b      	mov	r3, r1
 8006884:	a14c      	add	r1, pc, #304	; (adr r1, 80069b8 <__ieee754_pow+0x3a8>)
 8006886:	e9d1 0100 	ldrd	r0, r1, [r1]
 800688a:	f7f9 fc6d 	bl	8000168 <__aeabi_dsub>
 800688e:	4622      	mov	r2, r4
 8006890:	462b      	mov	r3, r5
 8006892:	f7f9 fe21 	bl	80004d8 <__aeabi_dmul>
 8006896:	4602      	mov	r2, r0
 8006898:	460b      	mov	r3, r1
 800689a:	2000      	movs	r0, #0
 800689c:	494e      	ldr	r1, [pc, #312]	; (80069d8 <__ieee754_pow+0x3c8>)
 800689e:	f7f9 fc63 	bl	8000168 <__aeabi_dsub>
 80068a2:	4622      	mov	r2, r4
 80068a4:	462b      	mov	r3, r5
 80068a6:	4680      	mov	r8, r0
 80068a8:	4689      	mov	r9, r1
 80068aa:	4620      	mov	r0, r4
 80068ac:	4629      	mov	r1, r5
 80068ae:	f7f9 fe13 	bl	80004d8 <__aeabi_dmul>
 80068b2:	4602      	mov	r2, r0
 80068b4:	460b      	mov	r3, r1
 80068b6:	4640      	mov	r0, r8
 80068b8:	4649      	mov	r1, r9
 80068ba:	f7f9 fe0d 	bl	80004d8 <__aeabi_dmul>
 80068be:	a340      	add	r3, pc, #256	; (adr r3, 80069c0 <__ieee754_pow+0x3b0>)
 80068c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c4:	f7f9 fe08 	bl	80004d8 <__aeabi_dmul>
 80068c8:	4602      	mov	r2, r0
 80068ca:	460b      	mov	r3, r1
 80068cc:	4650      	mov	r0, sl
 80068ce:	4659      	mov	r1, fp
 80068d0:	f7f9 fc4a 	bl	8000168 <__aeabi_dsub>
 80068d4:	f04f 0a00 	mov.w	sl, #0
 80068d8:	4602      	mov	r2, r0
 80068da:	460b      	mov	r3, r1
 80068dc:	4604      	mov	r4, r0
 80068de:	460d      	mov	r5, r1
 80068e0:	4630      	mov	r0, r6
 80068e2:	4639      	mov	r1, r7
 80068e4:	f7f9 fc42 	bl	800016c <__adddf3>
 80068e8:	4632      	mov	r2, r6
 80068ea:	463b      	mov	r3, r7
 80068ec:	4650      	mov	r0, sl
 80068ee:	468b      	mov	fp, r1
 80068f0:	f7f9 fc3a 	bl	8000168 <__aeabi_dsub>
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	4620      	mov	r0, r4
 80068fa:	4629      	mov	r1, r5
 80068fc:	f7f9 fc34 	bl	8000168 <__aeabi_dsub>
 8006900:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006904:	9b00      	ldr	r3, [sp, #0]
 8006906:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006908:	3b01      	subs	r3, #1
 800690a:	4313      	orrs	r3, r2
 800690c:	f04f 0600 	mov.w	r6, #0
 8006910:	f04f 0200 	mov.w	r2, #0
 8006914:	bf0c      	ite	eq
 8006916:	4b31      	ldreq	r3, [pc, #196]	; (80069dc <__ieee754_pow+0x3cc>)
 8006918:	4b2d      	ldrne	r3, [pc, #180]	; (80069d0 <__ieee754_pow+0x3c0>)
 800691a:	4604      	mov	r4, r0
 800691c:	460d      	mov	r5, r1
 800691e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006922:	e9cd 2300 	strd	r2, r3, [sp]
 8006926:	4632      	mov	r2, r6
 8006928:	463b      	mov	r3, r7
 800692a:	f7f9 fc1d 	bl	8000168 <__aeabi_dsub>
 800692e:	4652      	mov	r2, sl
 8006930:	465b      	mov	r3, fp
 8006932:	f7f9 fdd1 	bl	80004d8 <__aeabi_dmul>
 8006936:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800693a:	4680      	mov	r8, r0
 800693c:	4689      	mov	r9, r1
 800693e:	4620      	mov	r0, r4
 8006940:	4629      	mov	r1, r5
 8006942:	f7f9 fdc9 	bl	80004d8 <__aeabi_dmul>
 8006946:	4602      	mov	r2, r0
 8006948:	460b      	mov	r3, r1
 800694a:	4640      	mov	r0, r8
 800694c:	4649      	mov	r1, r9
 800694e:	f7f9 fc0d 	bl	800016c <__adddf3>
 8006952:	4632      	mov	r2, r6
 8006954:	463b      	mov	r3, r7
 8006956:	4680      	mov	r8, r0
 8006958:	4689      	mov	r9, r1
 800695a:	4650      	mov	r0, sl
 800695c:	4659      	mov	r1, fp
 800695e:	f7f9 fdbb 	bl	80004d8 <__aeabi_dmul>
 8006962:	4604      	mov	r4, r0
 8006964:	460d      	mov	r5, r1
 8006966:	460b      	mov	r3, r1
 8006968:	4602      	mov	r2, r0
 800696a:	4649      	mov	r1, r9
 800696c:	4640      	mov	r0, r8
 800696e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006972:	f7f9 fbfb 	bl	800016c <__adddf3>
 8006976:	4b1a      	ldr	r3, [pc, #104]	; (80069e0 <__ieee754_pow+0x3d0>)
 8006978:	4682      	mov	sl, r0
 800697a:	4299      	cmp	r1, r3
 800697c:	460f      	mov	r7, r1
 800697e:	460e      	mov	r6, r1
 8006980:	f340 82ed 	ble.w	8006f5e <__ieee754_pow+0x94e>
 8006984:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006988:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800698c:	4303      	orrs	r3, r0
 800698e:	f000 81e7 	beq.w	8006d60 <__ieee754_pow+0x750>
 8006992:	a30d      	add	r3, pc, #52	; (adr r3, 80069c8 <__ieee754_pow+0x3b8>)
 8006994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006998:	e9dd 0100 	ldrd	r0, r1, [sp]
 800699c:	f7f9 fd9c 	bl	80004d8 <__aeabi_dmul>
 80069a0:	a309      	add	r3, pc, #36	; (adr r3, 80069c8 <__ieee754_pow+0x3b8>)
 80069a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a6:	e6cc      	b.n	8006742 <__ieee754_pow+0x132>
 80069a8:	60000000 	.word	0x60000000
 80069ac:	3ff71547 	.word	0x3ff71547
 80069b0:	f85ddf44 	.word	0xf85ddf44
 80069b4:	3e54ae0b 	.word	0x3e54ae0b
 80069b8:	55555555 	.word	0x55555555
 80069bc:	3fd55555 	.word	0x3fd55555
 80069c0:	652b82fe 	.word	0x652b82fe
 80069c4:	3ff71547 	.word	0x3ff71547
 80069c8:	8800759c 	.word	0x8800759c
 80069cc:	7e37e43c 	.word	0x7e37e43c
 80069d0:	3ff00000 	.word	0x3ff00000
 80069d4:	3fd00000 	.word	0x3fd00000
 80069d8:	3fe00000 	.word	0x3fe00000
 80069dc:	bff00000 	.word	0xbff00000
 80069e0:	408fffff 	.word	0x408fffff
 80069e4:	4bd4      	ldr	r3, [pc, #848]	; (8006d38 <__ieee754_pow+0x728>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	ea09 0303 	and.w	r3, r9, r3
 80069ec:	b943      	cbnz	r3, 8006a00 <__ieee754_pow+0x3f0>
 80069ee:	4658      	mov	r0, fp
 80069f0:	4661      	mov	r1, ip
 80069f2:	4bd2      	ldr	r3, [pc, #840]	; (8006d3c <__ieee754_pow+0x72c>)
 80069f4:	f7f9 fd70 	bl	80004d8 <__aeabi_dmul>
 80069f8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80069fc:	4683      	mov	fp, r0
 80069fe:	460c      	mov	r4, r1
 8006a00:	1523      	asrs	r3, r4, #20
 8006a02:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006a06:	4413      	add	r3, r2
 8006a08:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a0a:	4bcd      	ldr	r3, [pc, #820]	; (8006d40 <__ieee754_pow+0x730>)
 8006a0c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8006a10:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8006a14:	429c      	cmp	r4, r3
 8006a16:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006a1a:	dd08      	ble.n	8006a2e <__ieee754_pow+0x41e>
 8006a1c:	4bc9      	ldr	r3, [pc, #804]	; (8006d44 <__ieee754_pow+0x734>)
 8006a1e:	429c      	cmp	r4, r3
 8006a20:	f340 819c 	ble.w	8006d5c <__ieee754_pow+0x74c>
 8006a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a26:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a2e:	2600      	movs	r6, #0
 8006a30:	00f3      	lsls	r3, r6, #3
 8006a32:	930d      	str	r3, [sp, #52]	; 0x34
 8006a34:	4bc4      	ldr	r3, [pc, #784]	; (8006d48 <__ieee754_pow+0x738>)
 8006a36:	4658      	mov	r0, fp
 8006a38:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006a3c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006a40:	4629      	mov	r1, r5
 8006a42:	461a      	mov	r2, r3
 8006a44:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8006a48:	4623      	mov	r3, r4
 8006a4a:	f7f9 fb8d 	bl	8000168 <__aeabi_dsub>
 8006a4e:	46da      	mov	sl, fp
 8006a50:	462b      	mov	r3, r5
 8006a52:	4652      	mov	r2, sl
 8006a54:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8006a58:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006a5c:	f7f9 fb86 	bl	800016c <__adddf3>
 8006a60:	4602      	mov	r2, r0
 8006a62:	460b      	mov	r3, r1
 8006a64:	2000      	movs	r0, #0
 8006a66:	49b9      	ldr	r1, [pc, #740]	; (8006d4c <__ieee754_pow+0x73c>)
 8006a68:	f7f9 fe60 	bl	800072c <__aeabi_ddiv>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	460b      	mov	r3, r1
 8006a70:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a74:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006a78:	f7f9 fd2e 	bl	80004d8 <__aeabi_dmul>
 8006a7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006a80:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8006a84:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	46ab      	mov	fp, r5
 8006a8e:	106d      	asrs	r5, r5, #1
 8006a90:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006a94:	9304      	str	r3, [sp, #16]
 8006a96:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006a9a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006a9e:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8006aa2:	4640      	mov	r0, r8
 8006aa4:	4649      	mov	r1, r9
 8006aa6:	4614      	mov	r4, r2
 8006aa8:	461d      	mov	r5, r3
 8006aaa:	f7f9 fd15 	bl	80004d8 <__aeabi_dmul>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006ab6:	f7f9 fb57 	bl	8000168 <__aeabi_dsub>
 8006aba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006abe:	4606      	mov	r6, r0
 8006ac0:	460f      	mov	r7, r1
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	f7f9 fb4f 	bl	8000168 <__aeabi_dsub>
 8006aca:	4602      	mov	r2, r0
 8006acc:	460b      	mov	r3, r1
 8006ace:	4650      	mov	r0, sl
 8006ad0:	4659      	mov	r1, fp
 8006ad2:	f7f9 fb49 	bl	8000168 <__aeabi_dsub>
 8006ad6:	4642      	mov	r2, r8
 8006ad8:	464b      	mov	r3, r9
 8006ada:	f7f9 fcfd 	bl	80004d8 <__aeabi_dmul>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	4639      	mov	r1, r7
 8006ae6:	f7f9 fb3f 	bl	8000168 <__aeabi_dsub>
 8006aea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006aee:	f7f9 fcf3 	bl	80004d8 <__aeabi_dmul>
 8006af2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006af6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006afa:	4610      	mov	r0, r2
 8006afc:	4619      	mov	r1, r3
 8006afe:	f7f9 fceb 	bl	80004d8 <__aeabi_dmul>
 8006b02:	a37b      	add	r3, pc, #492	; (adr r3, 8006cf0 <__ieee754_pow+0x6e0>)
 8006b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b08:	4604      	mov	r4, r0
 8006b0a:	460d      	mov	r5, r1
 8006b0c:	f7f9 fce4 	bl	80004d8 <__aeabi_dmul>
 8006b10:	a379      	add	r3, pc, #484	; (adr r3, 8006cf8 <__ieee754_pow+0x6e8>)
 8006b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b16:	f7f9 fb29 	bl	800016c <__adddf3>
 8006b1a:	4622      	mov	r2, r4
 8006b1c:	462b      	mov	r3, r5
 8006b1e:	f7f9 fcdb 	bl	80004d8 <__aeabi_dmul>
 8006b22:	a377      	add	r3, pc, #476	; (adr r3, 8006d00 <__ieee754_pow+0x6f0>)
 8006b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b28:	f7f9 fb20 	bl	800016c <__adddf3>
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	462b      	mov	r3, r5
 8006b30:	f7f9 fcd2 	bl	80004d8 <__aeabi_dmul>
 8006b34:	a374      	add	r3, pc, #464	; (adr r3, 8006d08 <__ieee754_pow+0x6f8>)
 8006b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3a:	f7f9 fb17 	bl	800016c <__adddf3>
 8006b3e:	4622      	mov	r2, r4
 8006b40:	462b      	mov	r3, r5
 8006b42:	f7f9 fcc9 	bl	80004d8 <__aeabi_dmul>
 8006b46:	a372      	add	r3, pc, #456	; (adr r3, 8006d10 <__ieee754_pow+0x700>)
 8006b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4c:	f7f9 fb0e 	bl	800016c <__adddf3>
 8006b50:	4622      	mov	r2, r4
 8006b52:	462b      	mov	r3, r5
 8006b54:	f7f9 fcc0 	bl	80004d8 <__aeabi_dmul>
 8006b58:	a36f      	add	r3, pc, #444	; (adr r3, 8006d18 <__ieee754_pow+0x708>)
 8006b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5e:	f7f9 fb05 	bl	800016c <__adddf3>
 8006b62:	4622      	mov	r2, r4
 8006b64:	4606      	mov	r6, r0
 8006b66:	460f      	mov	r7, r1
 8006b68:	462b      	mov	r3, r5
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	4629      	mov	r1, r5
 8006b6e:	f7f9 fcb3 	bl	80004d8 <__aeabi_dmul>
 8006b72:	4602      	mov	r2, r0
 8006b74:	460b      	mov	r3, r1
 8006b76:	4630      	mov	r0, r6
 8006b78:	4639      	mov	r1, r7
 8006b7a:	f7f9 fcad 	bl	80004d8 <__aeabi_dmul>
 8006b7e:	4604      	mov	r4, r0
 8006b80:	460d      	mov	r5, r1
 8006b82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b86:	4642      	mov	r2, r8
 8006b88:	464b      	mov	r3, r9
 8006b8a:	f7f9 faef 	bl	800016c <__adddf3>
 8006b8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b92:	f7f9 fca1 	bl	80004d8 <__aeabi_dmul>
 8006b96:	4622      	mov	r2, r4
 8006b98:	462b      	mov	r3, r5
 8006b9a:	f7f9 fae7 	bl	800016c <__adddf3>
 8006b9e:	4642      	mov	r2, r8
 8006ba0:	4606      	mov	r6, r0
 8006ba2:	460f      	mov	r7, r1
 8006ba4:	464b      	mov	r3, r9
 8006ba6:	4640      	mov	r0, r8
 8006ba8:	4649      	mov	r1, r9
 8006baa:	f7f9 fc95 	bl	80004d8 <__aeabi_dmul>
 8006bae:	2200      	movs	r2, #0
 8006bb0:	4b67      	ldr	r3, [pc, #412]	; (8006d50 <__ieee754_pow+0x740>)
 8006bb2:	4682      	mov	sl, r0
 8006bb4:	468b      	mov	fp, r1
 8006bb6:	f7f9 fad9 	bl	800016c <__adddf3>
 8006bba:	4632      	mov	r2, r6
 8006bbc:	463b      	mov	r3, r7
 8006bbe:	f7f9 fad5 	bl	800016c <__adddf3>
 8006bc2:	9c04      	ldr	r4, [sp, #16]
 8006bc4:	460d      	mov	r5, r1
 8006bc6:	4622      	mov	r2, r4
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4640      	mov	r0, r8
 8006bcc:	4649      	mov	r1, r9
 8006bce:	f7f9 fc83 	bl	80004d8 <__aeabi_dmul>
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	4680      	mov	r8, r0
 8006bd6:	4689      	mov	r9, r1
 8006bd8:	4620      	mov	r0, r4
 8006bda:	4629      	mov	r1, r5
 8006bdc:	4b5c      	ldr	r3, [pc, #368]	; (8006d50 <__ieee754_pow+0x740>)
 8006bde:	f7f9 fac3 	bl	8000168 <__aeabi_dsub>
 8006be2:	4652      	mov	r2, sl
 8006be4:	465b      	mov	r3, fp
 8006be6:	f7f9 fabf 	bl	8000168 <__aeabi_dsub>
 8006bea:	4602      	mov	r2, r0
 8006bec:	460b      	mov	r3, r1
 8006bee:	4630      	mov	r0, r6
 8006bf0:	4639      	mov	r1, r7
 8006bf2:	f7f9 fab9 	bl	8000168 <__aeabi_dsub>
 8006bf6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006bfa:	f7f9 fc6d 	bl	80004d8 <__aeabi_dmul>
 8006bfe:	4622      	mov	r2, r4
 8006c00:	4606      	mov	r6, r0
 8006c02:	460f      	mov	r7, r1
 8006c04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c08:	462b      	mov	r3, r5
 8006c0a:	f7f9 fc65 	bl	80004d8 <__aeabi_dmul>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	460b      	mov	r3, r1
 8006c12:	4630      	mov	r0, r6
 8006c14:	4639      	mov	r1, r7
 8006c16:	f7f9 faa9 	bl	800016c <__adddf3>
 8006c1a:	4606      	mov	r6, r0
 8006c1c:	460f      	mov	r7, r1
 8006c1e:	4602      	mov	r2, r0
 8006c20:	460b      	mov	r3, r1
 8006c22:	4640      	mov	r0, r8
 8006c24:	4649      	mov	r1, r9
 8006c26:	f7f9 faa1 	bl	800016c <__adddf3>
 8006c2a:	a33d      	add	r3, pc, #244	; (adr r3, 8006d20 <__ieee754_pow+0x710>)
 8006c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c30:	9c04      	ldr	r4, [sp, #16]
 8006c32:	460d      	mov	r5, r1
 8006c34:	4620      	mov	r0, r4
 8006c36:	f7f9 fc4f 	bl	80004d8 <__aeabi_dmul>
 8006c3a:	4642      	mov	r2, r8
 8006c3c:	464b      	mov	r3, r9
 8006c3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c42:	4620      	mov	r0, r4
 8006c44:	4629      	mov	r1, r5
 8006c46:	f7f9 fa8f 	bl	8000168 <__aeabi_dsub>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	4630      	mov	r0, r6
 8006c50:	4639      	mov	r1, r7
 8006c52:	f7f9 fa89 	bl	8000168 <__aeabi_dsub>
 8006c56:	a334      	add	r3, pc, #208	; (adr r3, 8006d28 <__ieee754_pow+0x718>)
 8006c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5c:	f7f9 fc3c 	bl	80004d8 <__aeabi_dmul>
 8006c60:	a333      	add	r3, pc, #204	; (adr r3, 8006d30 <__ieee754_pow+0x720>)
 8006c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c66:	4606      	mov	r6, r0
 8006c68:	460f      	mov	r7, r1
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	4629      	mov	r1, r5
 8006c6e:	f7f9 fc33 	bl	80004d8 <__aeabi_dmul>
 8006c72:	4602      	mov	r2, r0
 8006c74:	460b      	mov	r3, r1
 8006c76:	4630      	mov	r0, r6
 8006c78:	4639      	mov	r1, r7
 8006c7a:	f7f9 fa77 	bl	800016c <__adddf3>
 8006c7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c80:	4b34      	ldr	r3, [pc, #208]	; (8006d54 <__ieee754_pow+0x744>)
 8006c82:	4413      	add	r3, r2
 8006c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c88:	f7f9 fa70 	bl	800016c <__adddf3>
 8006c8c:	4680      	mov	r8, r0
 8006c8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006c90:	4689      	mov	r9, r1
 8006c92:	f7f9 fbb7 	bl	8000404 <__aeabi_i2d>
 8006c96:	4604      	mov	r4, r0
 8006c98:	460d      	mov	r5, r1
 8006c9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c9c:	4b2e      	ldr	r3, [pc, #184]	; (8006d58 <__ieee754_pow+0x748>)
 8006c9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ca2:	4413      	add	r3, r2
 8006ca4:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006ca8:	4642      	mov	r2, r8
 8006caa:	464b      	mov	r3, r9
 8006cac:	f7f9 fa5e 	bl	800016c <__adddf3>
 8006cb0:	4632      	mov	r2, r6
 8006cb2:	463b      	mov	r3, r7
 8006cb4:	f7f9 fa5a 	bl	800016c <__adddf3>
 8006cb8:	4622      	mov	r2, r4
 8006cba:	462b      	mov	r3, r5
 8006cbc:	f7f9 fa56 	bl	800016c <__adddf3>
 8006cc0:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006cc4:	4622      	mov	r2, r4
 8006cc6:	462b      	mov	r3, r5
 8006cc8:	4650      	mov	r0, sl
 8006cca:	468b      	mov	fp, r1
 8006ccc:	f7f9 fa4c 	bl	8000168 <__aeabi_dsub>
 8006cd0:	4632      	mov	r2, r6
 8006cd2:	463b      	mov	r3, r7
 8006cd4:	f7f9 fa48 	bl	8000168 <__aeabi_dsub>
 8006cd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cdc:	f7f9 fa44 	bl	8000168 <__aeabi_dsub>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	4640      	mov	r0, r8
 8006ce6:	4649      	mov	r1, r9
 8006ce8:	e608      	b.n	80068fc <__ieee754_pow+0x2ec>
 8006cea:	bf00      	nop
 8006cec:	f3af 8000 	nop.w
 8006cf0:	4a454eef 	.word	0x4a454eef
 8006cf4:	3fca7e28 	.word	0x3fca7e28
 8006cf8:	93c9db65 	.word	0x93c9db65
 8006cfc:	3fcd864a 	.word	0x3fcd864a
 8006d00:	a91d4101 	.word	0xa91d4101
 8006d04:	3fd17460 	.word	0x3fd17460
 8006d08:	518f264d 	.word	0x518f264d
 8006d0c:	3fd55555 	.word	0x3fd55555
 8006d10:	db6fabff 	.word	0xdb6fabff
 8006d14:	3fdb6db6 	.word	0x3fdb6db6
 8006d18:	33333303 	.word	0x33333303
 8006d1c:	3fe33333 	.word	0x3fe33333
 8006d20:	e0000000 	.word	0xe0000000
 8006d24:	3feec709 	.word	0x3feec709
 8006d28:	dc3a03fd 	.word	0xdc3a03fd
 8006d2c:	3feec709 	.word	0x3feec709
 8006d30:	145b01f5 	.word	0x145b01f5
 8006d34:	be3e2fe0 	.word	0xbe3e2fe0
 8006d38:	7ff00000 	.word	0x7ff00000
 8006d3c:	43400000 	.word	0x43400000
 8006d40:	0003988e 	.word	0x0003988e
 8006d44:	000bb679 	.word	0x000bb679
 8006d48:	08007b00 	.word	0x08007b00
 8006d4c:	3ff00000 	.word	0x3ff00000
 8006d50:	40080000 	.word	0x40080000
 8006d54:	08007b20 	.word	0x08007b20
 8006d58:	08007b10 	.word	0x08007b10
 8006d5c:	2601      	movs	r6, #1
 8006d5e:	e667      	b.n	8006a30 <__ieee754_pow+0x420>
 8006d60:	a39d      	add	r3, pc, #628	; (adr r3, 8006fd8 <__ieee754_pow+0x9c8>)
 8006d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d66:	4640      	mov	r0, r8
 8006d68:	4649      	mov	r1, r9
 8006d6a:	f7f9 f9ff 	bl	800016c <__adddf3>
 8006d6e:	4622      	mov	r2, r4
 8006d70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d74:	462b      	mov	r3, r5
 8006d76:	4650      	mov	r0, sl
 8006d78:	4639      	mov	r1, r7
 8006d7a:	f7f9 f9f5 	bl	8000168 <__aeabi_dsub>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d86:	f7f9 fe37 	bl	80009f8 <__aeabi_dcmpgt>
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	f47f ae01 	bne.w	8006992 <__ieee754_pow+0x382>
 8006d90:	4aa5      	ldr	r2, [pc, #660]	; (8007028 <__ieee754_pow+0xa18>)
 8006d92:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8006d96:	4293      	cmp	r3, r2
 8006d98:	f340 8103 	ble.w	8006fa2 <__ieee754_pow+0x992>
 8006d9c:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006da0:	2000      	movs	r0, #0
 8006da2:	151b      	asrs	r3, r3, #20
 8006da4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006da8:	fa4a f303 	asr.w	r3, sl, r3
 8006dac:	4433      	add	r3, r6
 8006dae:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006db2:	4f9e      	ldr	r7, [pc, #632]	; (800702c <__ieee754_pow+0xa1c>)
 8006db4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006db8:	4117      	asrs	r7, r2
 8006dba:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8006dbe:	ea23 0107 	bic.w	r1, r3, r7
 8006dc2:	f1c2 0214 	rsb	r2, r2, #20
 8006dc6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8006dca:	460b      	mov	r3, r1
 8006dcc:	fa4a fa02 	asr.w	sl, sl, r2
 8006dd0:	2e00      	cmp	r6, #0
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	4629      	mov	r1, r5
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	bfb8      	it	lt
 8006dda:	f1ca 0a00 	rsblt	sl, sl, #0
 8006dde:	f7f9 f9c3 	bl	8000168 <__aeabi_dsub>
 8006de2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006de6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dea:	2400      	movs	r4, #0
 8006dec:	4642      	mov	r2, r8
 8006dee:	464b      	mov	r3, r9
 8006df0:	f7f9 f9bc 	bl	800016c <__adddf3>
 8006df4:	a37a      	add	r3, pc, #488	; (adr r3, 8006fe0 <__ieee754_pow+0x9d0>)
 8006df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	460d      	mov	r5, r1
 8006dfe:	f7f9 fb6b 	bl	80004d8 <__aeabi_dmul>
 8006e02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e06:	4606      	mov	r6, r0
 8006e08:	460f      	mov	r7, r1
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	4629      	mov	r1, r5
 8006e0e:	f7f9 f9ab 	bl	8000168 <__aeabi_dsub>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	4640      	mov	r0, r8
 8006e18:	4649      	mov	r1, r9
 8006e1a:	f7f9 f9a5 	bl	8000168 <__aeabi_dsub>
 8006e1e:	a372      	add	r3, pc, #456	; (adr r3, 8006fe8 <__ieee754_pow+0x9d8>)
 8006e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e24:	f7f9 fb58 	bl	80004d8 <__aeabi_dmul>
 8006e28:	a371      	add	r3, pc, #452	; (adr r3, 8006ff0 <__ieee754_pow+0x9e0>)
 8006e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2e:	4680      	mov	r8, r0
 8006e30:	4689      	mov	r9, r1
 8006e32:	4620      	mov	r0, r4
 8006e34:	4629      	mov	r1, r5
 8006e36:	f7f9 fb4f 	bl	80004d8 <__aeabi_dmul>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	4640      	mov	r0, r8
 8006e40:	4649      	mov	r1, r9
 8006e42:	f7f9 f993 	bl	800016c <__adddf3>
 8006e46:	4604      	mov	r4, r0
 8006e48:	460d      	mov	r5, r1
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	4630      	mov	r0, r6
 8006e50:	4639      	mov	r1, r7
 8006e52:	f7f9 f98b 	bl	800016c <__adddf3>
 8006e56:	4632      	mov	r2, r6
 8006e58:	463b      	mov	r3, r7
 8006e5a:	4680      	mov	r8, r0
 8006e5c:	4689      	mov	r9, r1
 8006e5e:	f7f9 f983 	bl	8000168 <__aeabi_dsub>
 8006e62:	4602      	mov	r2, r0
 8006e64:	460b      	mov	r3, r1
 8006e66:	4620      	mov	r0, r4
 8006e68:	4629      	mov	r1, r5
 8006e6a:	f7f9 f97d 	bl	8000168 <__aeabi_dsub>
 8006e6e:	4642      	mov	r2, r8
 8006e70:	4606      	mov	r6, r0
 8006e72:	460f      	mov	r7, r1
 8006e74:	464b      	mov	r3, r9
 8006e76:	4640      	mov	r0, r8
 8006e78:	4649      	mov	r1, r9
 8006e7a:	f7f9 fb2d 	bl	80004d8 <__aeabi_dmul>
 8006e7e:	a35e      	add	r3, pc, #376	; (adr r3, 8006ff8 <__ieee754_pow+0x9e8>)
 8006e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e84:	4604      	mov	r4, r0
 8006e86:	460d      	mov	r5, r1
 8006e88:	f7f9 fb26 	bl	80004d8 <__aeabi_dmul>
 8006e8c:	a35c      	add	r3, pc, #368	; (adr r3, 8007000 <__ieee754_pow+0x9f0>)
 8006e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e92:	f7f9 f969 	bl	8000168 <__aeabi_dsub>
 8006e96:	4622      	mov	r2, r4
 8006e98:	462b      	mov	r3, r5
 8006e9a:	f7f9 fb1d 	bl	80004d8 <__aeabi_dmul>
 8006e9e:	a35a      	add	r3, pc, #360	; (adr r3, 8007008 <__ieee754_pow+0x9f8>)
 8006ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea4:	f7f9 f962 	bl	800016c <__adddf3>
 8006ea8:	4622      	mov	r2, r4
 8006eaa:	462b      	mov	r3, r5
 8006eac:	f7f9 fb14 	bl	80004d8 <__aeabi_dmul>
 8006eb0:	a357      	add	r3, pc, #348	; (adr r3, 8007010 <__ieee754_pow+0xa00>)
 8006eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb6:	f7f9 f957 	bl	8000168 <__aeabi_dsub>
 8006eba:	4622      	mov	r2, r4
 8006ebc:	462b      	mov	r3, r5
 8006ebe:	f7f9 fb0b 	bl	80004d8 <__aeabi_dmul>
 8006ec2:	a355      	add	r3, pc, #340	; (adr r3, 8007018 <__ieee754_pow+0xa08>)
 8006ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec8:	f7f9 f950 	bl	800016c <__adddf3>
 8006ecc:	4622      	mov	r2, r4
 8006ece:	462b      	mov	r3, r5
 8006ed0:	f7f9 fb02 	bl	80004d8 <__aeabi_dmul>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	4640      	mov	r0, r8
 8006eda:	4649      	mov	r1, r9
 8006edc:	f7f9 f944 	bl	8000168 <__aeabi_dsub>
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	460d      	mov	r5, r1
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	4640      	mov	r0, r8
 8006eea:	4649      	mov	r1, r9
 8006eec:	f7f9 faf4 	bl	80004d8 <__aeabi_dmul>
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ef6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006efa:	4620      	mov	r0, r4
 8006efc:	4629      	mov	r1, r5
 8006efe:	f7f9 f933 	bl	8000168 <__aeabi_dsub>
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f0a:	f7f9 fc0f 	bl	800072c <__aeabi_ddiv>
 8006f0e:	4632      	mov	r2, r6
 8006f10:	4604      	mov	r4, r0
 8006f12:	460d      	mov	r5, r1
 8006f14:	463b      	mov	r3, r7
 8006f16:	4640      	mov	r0, r8
 8006f18:	4649      	mov	r1, r9
 8006f1a:	f7f9 fadd 	bl	80004d8 <__aeabi_dmul>
 8006f1e:	4632      	mov	r2, r6
 8006f20:	463b      	mov	r3, r7
 8006f22:	f7f9 f923 	bl	800016c <__adddf3>
 8006f26:	4602      	mov	r2, r0
 8006f28:	460b      	mov	r3, r1
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	f7f9 f91b 	bl	8000168 <__aeabi_dsub>
 8006f32:	4642      	mov	r2, r8
 8006f34:	464b      	mov	r3, r9
 8006f36:	f7f9 f917 	bl	8000168 <__aeabi_dsub>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	460b      	mov	r3, r1
 8006f3e:	2000      	movs	r0, #0
 8006f40:	493b      	ldr	r1, [pc, #236]	; (8007030 <__ieee754_pow+0xa20>)
 8006f42:	f7f9 f911 	bl	8000168 <__aeabi_dsub>
 8006f46:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8006f4a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006f4e:	da2b      	bge.n	8006fa8 <__ieee754_pow+0x998>
 8006f50:	4652      	mov	r2, sl
 8006f52:	f000 fb45 	bl	80075e0 <scalbn>
 8006f56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f5a:	f7ff bbf2 	b.w	8006742 <__ieee754_pow+0x132>
 8006f5e:	4b35      	ldr	r3, [pc, #212]	; (8007034 <__ieee754_pow+0xa24>)
 8006f60:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8006f64:	429f      	cmp	r7, r3
 8006f66:	f77f af13 	ble.w	8006d90 <__ieee754_pow+0x780>
 8006f6a:	4b33      	ldr	r3, [pc, #204]	; (8007038 <__ieee754_pow+0xa28>)
 8006f6c:	440b      	add	r3, r1
 8006f6e:	4303      	orrs	r3, r0
 8006f70:	d00b      	beq.n	8006f8a <__ieee754_pow+0x97a>
 8006f72:	a32b      	add	r3, pc, #172	; (adr r3, 8007020 <__ieee754_pow+0xa10>)
 8006f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f7c:	f7f9 faac 	bl	80004d8 <__aeabi_dmul>
 8006f80:	a327      	add	r3, pc, #156	; (adr r3, 8007020 <__ieee754_pow+0xa10>)
 8006f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f86:	f7ff bbdc 	b.w	8006742 <__ieee754_pow+0x132>
 8006f8a:	4622      	mov	r2, r4
 8006f8c:	462b      	mov	r3, r5
 8006f8e:	f7f9 f8eb 	bl	8000168 <__aeabi_dsub>
 8006f92:	4642      	mov	r2, r8
 8006f94:	464b      	mov	r3, r9
 8006f96:	f7f9 fd25 	bl	80009e4 <__aeabi_dcmpge>
 8006f9a:	2800      	cmp	r0, #0
 8006f9c:	f43f aef8 	beq.w	8006d90 <__ieee754_pow+0x780>
 8006fa0:	e7e7      	b.n	8006f72 <__ieee754_pow+0x962>
 8006fa2:	f04f 0a00 	mov.w	sl, #0
 8006fa6:	e71e      	b.n	8006de6 <__ieee754_pow+0x7d6>
 8006fa8:	4621      	mov	r1, r4
 8006faa:	e7d4      	b.n	8006f56 <__ieee754_pow+0x946>
 8006fac:	f04f 0b00 	mov.w	fp, #0
 8006fb0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007030 <__ieee754_pow+0xa20>
 8006fb4:	f7ff bbb0 	b.w	8006718 <__ieee754_pow+0x108>
 8006fb8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8006fbc:	f7ff bbac 	b.w	8006718 <__ieee754_pow+0x108>
 8006fc0:	4638      	mov	r0, r7
 8006fc2:	4641      	mov	r1, r8
 8006fc4:	f7ff bbbf 	b.w	8006746 <__ieee754_pow+0x136>
 8006fc8:	9200      	str	r2, [sp, #0]
 8006fca:	f7ff bb7f 	b.w	80066cc <__ieee754_pow+0xbc>
 8006fce:	2300      	movs	r3, #0
 8006fd0:	f7ff bb69 	b.w	80066a6 <__ieee754_pow+0x96>
 8006fd4:	f3af 8000 	nop.w
 8006fd8:	652b82fe 	.word	0x652b82fe
 8006fdc:	3c971547 	.word	0x3c971547
 8006fe0:	00000000 	.word	0x00000000
 8006fe4:	3fe62e43 	.word	0x3fe62e43
 8006fe8:	fefa39ef 	.word	0xfefa39ef
 8006fec:	3fe62e42 	.word	0x3fe62e42
 8006ff0:	0ca86c39 	.word	0x0ca86c39
 8006ff4:	be205c61 	.word	0xbe205c61
 8006ff8:	72bea4d0 	.word	0x72bea4d0
 8006ffc:	3e663769 	.word	0x3e663769
 8007000:	c5d26bf1 	.word	0xc5d26bf1
 8007004:	3ebbbd41 	.word	0x3ebbbd41
 8007008:	af25de2c 	.word	0xaf25de2c
 800700c:	3f11566a 	.word	0x3f11566a
 8007010:	16bebd93 	.word	0x16bebd93
 8007014:	3f66c16c 	.word	0x3f66c16c
 8007018:	5555553e 	.word	0x5555553e
 800701c:	3fc55555 	.word	0x3fc55555
 8007020:	c2f8f359 	.word	0xc2f8f359
 8007024:	01a56e1f 	.word	0x01a56e1f
 8007028:	3fe00000 	.word	0x3fe00000
 800702c:	000fffff 	.word	0x000fffff
 8007030:	3ff00000 	.word	0x3ff00000
 8007034:	4090cbff 	.word	0x4090cbff
 8007038:	3f6f3400 	.word	0x3f6f3400

0800703c <__ieee754_sqrt>:
 800703c:	f8df c150 	ldr.w	ip, [pc, #336]	; 8007190 <__ieee754_sqrt+0x154>
 8007040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007044:	ea3c 0c01 	bics.w	ip, ip, r1
 8007048:	460b      	mov	r3, r1
 800704a:	4606      	mov	r6, r0
 800704c:	460d      	mov	r5, r1
 800704e:	460a      	mov	r2, r1
 8007050:	4607      	mov	r7, r0
 8007052:	4604      	mov	r4, r0
 8007054:	d10e      	bne.n	8007074 <__ieee754_sqrt+0x38>
 8007056:	4602      	mov	r2, r0
 8007058:	f7f9 fa3e 	bl	80004d8 <__aeabi_dmul>
 800705c:	4602      	mov	r2, r0
 800705e:	460b      	mov	r3, r1
 8007060:	4630      	mov	r0, r6
 8007062:	4629      	mov	r1, r5
 8007064:	f7f9 f882 	bl	800016c <__adddf3>
 8007068:	4606      	mov	r6, r0
 800706a:	460d      	mov	r5, r1
 800706c:	4630      	mov	r0, r6
 800706e:	4629      	mov	r1, r5
 8007070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007074:	2900      	cmp	r1, #0
 8007076:	dc0d      	bgt.n	8007094 <__ieee754_sqrt+0x58>
 8007078:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800707c:	ea5c 0707 	orrs.w	r7, ip, r7
 8007080:	d0f4      	beq.n	800706c <__ieee754_sqrt+0x30>
 8007082:	b139      	cbz	r1, 8007094 <__ieee754_sqrt+0x58>
 8007084:	4602      	mov	r2, r0
 8007086:	f7f9 f86f 	bl	8000168 <__aeabi_dsub>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	f7f9 fb4d 	bl	800072c <__aeabi_ddiv>
 8007092:	e7e9      	b.n	8007068 <__ieee754_sqrt+0x2c>
 8007094:	1512      	asrs	r2, r2, #20
 8007096:	d074      	beq.n	8007182 <__ieee754_sqrt+0x146>
 8007098:	2000      	movs	r0, #0
 800709a:	07d5      	lsls	r5, r2, #31
 800709c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070a0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 80070a4:	bf5e      	ittt	pl
 80070a6:	0fe3      	lsrpl	r3, r4, #31
 80070a8:	0064      	lslpl	r4, r4, #1
 80070aa:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 80070ae:	0fe3      	lsrs	r3, r4, #31
 80070b0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80070b4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 80070b8:	2516      	movs	r5, #22
 80070ba:	4601      	mov	r1, r0
 80070bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80070c0:	1076      	asrs	r6, r6, #1
 80070c2:	0064      	lsls	r4, r4, #1
 80070c4:	188f      	adds	r7, r1, r2
 80070c6:	429f      	cmp	r7, r3
 80070c8:	bfde      	ittt	le
 80070ca:	1bdb      	suble	r3, r3, r7
 80070cc:	18b9      	addle	r1, r7, r2
 80070ce:	1880      	addle	r0, r0, r2
 80070d0:	005b      	lsls	r3, r3, #1
 80070d2:	3d01      	subs	r5, #1
 80070d4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80070d8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80070dc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80070e0:	d1f0      	bne.n	80070c4 <__ieee754_sqrt+0x88>
 80070e2:	462a      	mov	r2, r5
 80070e4:	f04f 0e20 	mov.w	lr, #32
 80070e8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80070ec:	428b      	cmp	r3, r1
 80070ee:	eb07 0c05 	add.w	ip, r7, r5
 80070f2:	dc02      	bgt.n	80070fa <__ieee754_sqrt+0xbe>
 80070f4:	d113      	bne.n	800711e <__ieee754_sqrt+0xe2>
 80070f6:	45a4      	cmp	ip, r4
 80070f8:	d811      	bhi.n	800711e <__ieee754_sqrt+0xe2>
 80070fa:	f1bc 0f00 	cmp.w	ip, #0
 80070fe:	eb0c 0507 	add.w	r5, ip, r7
 8007102:	da43      	bge.n	800718c <__ieee754_sqrt+0x150>
 8007104:	2d00      	cmp	r5, #0
 8007106:	db41      	blt.n	800718c <__ieee754_sqrt+0x150>
 8007108:	f101 0801 	add.w	r8, r1, #1
 800710c:	1a5b      	subs	r3, r3, r1
 800710e:	4641      	mov	r1, r8
 8007110:	45a4      	cmp	ip, r4
 8007112:	bf88      	it	hi
 8007114:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 8007118:	eba4 040c 	sub.w	r4, r4, ip
 800711c:	443a      	add	r2, r7
 800711e:	005b      	lsls	r3, r3, #1
 8007120:	f1be 0e01 	subs.w	lr, lr, #1
 8007124:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8007128:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800712c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8007130:	d1dc      	bne.n	80070ec <__ieee754_sqrt+0xb0>
 8007132:	4323      	orrs	r3, r4
 8007134:	d006      	beq.n	8007144 <__ieee754_sqrt+0x108>
 8007136:	1c54      	adds	r4, r2, #1
 8007138:	bf0b      	itete	eq
 800713a:	4672      	moveq	r2, lr
 800713c:	3201      	addne	r2, #1
 800713e:	3001      	addeq	r0, #1
 8007140:	f022 0201 	bicne.w	r2, r2, #1
 8007144:	1043      	asrs	r3, r0, #1
 8007146:	07c1      	lsls	r1, r0, #31
 8007148:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800714c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007150:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007154:	bf48      	it	mi
 8007156:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800715a:	4610      	mov	r0, r2
 800715c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8007160:	e782      	b.n	8007068 <__ieee754_sqrt+0x2c>
 8007162:	0ae3      	lsrs	r3, r4, #11
 8007164:	3915      	subs	r1, #21
 8007166:	0564      	lsls	r4, r4, #21
 8007168:	2b00      	cmp	r3, #0
 800716a:	d0fa      	beq.n	8007162 <__ieee754_sqrt+0x126>
 800716c:	02de      	lsls	r6, r3, #11
 800716e:	d50a      	bpl.n	8007186 <__ieee754_sqrt+0x14a>
 8007170:	f1c2 0020 	rsb	r0, r2, #32
 8007174:	fa24 f000 	lsr.w	r0, r4, r0
 8007178:	1e55      	subs	r5, r2, #1
 800717a:	4094      	lsls	r4, r2
 800717c:	4303      	orrs	r3, r0
 800717e:	1b4a      	subs	r2, r1, r5
 8007180:	e78a      	b.n	8007098 <__ieee754_sqrt+0x5c>
 8007182:	4611      	mov	r1, r2
 8007184:	e7f0      	b.n	8007168 <__ieee754_sqrt+0x12c>
 8007186:	005b      	lsls	r3, r3, #1
 8007188:	3201      	adds	r2, #1
 800718a:	e7ef      	b.n	800716c <__ieee754_sqrt+0x130>
 800718c:	4688      	mov	r8, r1
 800718e:	e7bd      	b.n	800710c <__ieee754_sqrt+0xd0>
 8007190:	7ff00000 	.word	0x7ff00000
 8007194:	00000000 	.word	0x00000000

08007198 <atan>:
 8007198:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800719c:	4bb6      	ldr	r3, [pc, #728]	; (8007478 <atan+0x2e0>)
 800719e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80071a2:	429e      	cmp	r6, r3
 80071a4:	4604      	mov	r4, r0
 80071a6:	460d      	mov	r5, r1
 80071a8:	468b      	mov	fp, r1
 80071aa:	dd17      	ble.n	80071dc <atan+0x44>
 80071ac:	4bb3      	ldr	r3, [pc, #716]	; (800747c <atan+0x2e4>)
 80071ae:	429e      	cmp	r6, r3
 80071b0:	dc01      	bgt.n	80071b6 <atan+0x1e>
 80071b2:	d109      	bne.n	80071c8 <atan+0x30>
 80071b4:	b140      	cbz	r0, 80071c8 <atan+0x30>
 80071b6:	4622      	mov	r2, r4
 80071b8:	462b      	mov	r3, r5
 80071ba:	4620      	mov	r0, r4
 80071bc:	4629      	mov	r1, r5
 80071be:	f7f8 ffd5 	bl	800016c <__adddf3>
 80071c2:	4604      	mov	r4, r0
 80071c4:	460d      	mov	r5, r1
 80071c6:	e005      	b.n	80071d4 <atan+0x3c>
 80071c8:	f1bb 0f00 	cmp.w	fp, #0
 80071cc:	4cac      	ldr	r4, [pc, #688]	; (8007480 <atan+0x2e8>)
 80071ce:	f300 8121 	bgt.w	8007414 <atan+0x27c>
 80071d2:	4dac      	ldr	r5, [pc, #688]	; (8007484 <atan+0x2ec>)
 80071d4:	4620      	mov	r0, r4
 80071d6:	4629      	mov	r1, r5
 80071d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071dc:	4baa      	ldr	r3, [pc, #680]	; (8007488 <atan+0x2f0>)
 80071de:	429e      	cmp	r6, r3
 80071e0:	dc11      	bgt.n	8007206 <atan+0x6e>
 80071e2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80071e6:	429e      	cmp	r6, r3
 80071e8:	dc0a      	bgt.n	8007200 <atan+0x68>
 80071ea:	a38b      	add	r3, pc, #556	; (adr r3, 8007418 <atan+0x280>)
 80071ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071f0:	f7f8 ffbc 	bl	800016c <__adddf3>
 80071f4:	2200      	movs	r2, #0
 80071f6:	4ba5      	ldr	r3, [pc, #660]	; (800748c <atan+0x2f4>)
 80071f8:	f7f9 fbfe 	bl	80009f8 <__aeabi_dcmpgt>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	d1e9      	bne.n	80071d4 <atan+0x3c>
 8007200:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007204:	e027      	b.n	8007256 <atan+0xbe>
 8007206:	f000 f951 	bl	80074ac <fabs>
 800720a:	4ba1      	ldr	r3, [pc, #644]	; (8007490 <atan+0x2f8>)
 800720c:	4604      	mov	r4, r0
 800720e:	429e      	cmp	r6, r3
 8007210:	460d      	mov	r5, r1
 8007212:	f300 80b8 	bgt.w	8007386 <atan+0x1ee>
 8007216:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800721a:	429e      	cmp	r6, r3
 800721c:	f300 809c 	bgt.w	8007358 <atan+0x1c0>
 8007220:	4602      	mov	r2, r0
 8007222:	460b      	mov	r3, r1
 8007224:	f7f8 ffa2 	bl	800016c <__adddf3>
 8007228:	2200      	movs	r2, #0
 800722a:	4b98      	ldr	r3, [pc, #608]	; (800748c <atan+0x2f4>)
 800722c:	f7f8 ff9c 	bl	8000168 <__aeabi_dsub>
 8007230:	2200      	movs	r2, #0
 8007232:	4606      	mov	r6, r0
 8007234:	460f      	mov	r7, r1
 8007236:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800723a:	4620      	mov	r0, r4
 800723c:	4629      	mov	r1, r5
 800723e:	f7f8 ff95 	bl	800016c <__adddf3>
 8007242:	4602      	mov	r2, r0
 8007244:	460b      	mov	r3, r1
 8007246:	4630      	mov	r0, r6
 8007248:	4639      	mov	r1, r7
 800724a:	f7f9 fa6f 	bl	800072c <__aeabi_ddiv>
 800724e:	f04f 0a00 	mov.w	sl, #0
 8007252:	4604      	mov	r4, r0
 8007254:	460d      	mov	r5, r1
 8007256:	4622      	mov	r2, r4
 8007258:	462b      	mov	r3, r5
 800725a:	4620      	mov	r0, r4
 800725c:	4629      	mov	r1, r5
 800725e:	f7f9 f93b 	bl	80004d8 <__aeabi_dmul>
 8007262:	4602      	mov	r2, r0
 8007264:	460b      	mov	r3, r1
 8007266:	4680      	mov	r8, r0
 8007268:	4689      	mov	r9, r1
 800726a:	f7f9 f935 	bl	80004d8 <__aeabi_dmul>
 800726e:	a36c      	add	r3, pc, #432	; (adr r3, 8007420 <atan+0x288>)
 8007270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007274:	4606      	mov	r6, r0
 8007276:	460f      	mov	r7, r1
 8007278:	f7f9 f92e 	bl	80004d8 <__aeabi_dmul>
 800727c:	a36a      	add	r3, pc, #424	; (adr r3, 8007428 <atan+0x290>)
 800727e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007282:	f7f8 ff73 	bl	800016c <__adddf3>
 8007286:	4632      	mov	r2, r6
 8007288:	463b      	mov	r3, r7
 800728a:	f7f9 f925 	bl	80004d8 <__aeabi_dmul>
 800728e:	a368      	add	r3, pc, #416	; (adr r3, 8007430 <atan+0x298>)
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	f7f8 ff6a 	bl	800016c <__adddf3>
 8007298:	4632      	mov	r2, r6
 800729a:	463b      	mov	r3, r7
 800729c:	f7f9 f91c 	bl	80004d8 <__aeabi_dmul>
 80072a0:	a365      	add	r3, pc, #404	; (adr r3, 8007438 <atan+0x2a0>)
 80072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a6:	f7f8 ff61 	bl	800016c <__adddf3>
 80072aa:	4632      	mov	r2, r6
 80072ac:	463b      	mov	r3, r7
 80072ae:	f7f9 f913 	bl	80004d8 <__aeabi_dmul>
 80072b2:	a363      	add	r3, pc, #396	; (adr r3, 8007440 <atan+0x2a8>)
 80072b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b8:	f7f8 ff58 	bl	800016c <__adddf3>
 80072bc:	4632      	mov	r2, r6
 80072be:	463b      	mov	r3, r7
 80072c0:	f7f9 f90a 	bl	80004d8 <__aeabi_dmul>
 80072c4:	a360      	add	r3, pc, #384	; (adr r3, 8007448 <atan+0x2b0>)
 80072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ca:	f7f8 ff4f 	bl	800016c <__adddf3>
 80072ce:	4642      	mov	r2, r8
 80072d0:	464b      	mov	r3, r9
 80072d2:	f7f9 f901 	bl	80004d8 <__aeabi_dmul>
 80072d6:	a35e      	add	r3, pc, #376	; (adr r3, 8007450 <atan+0x2b8>)
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	4680      	mov	r8, r0
 80072de:	4689      	mov	r9, r1
 80072e0:	4630      	mov	r0, r6
 80072e2:	4639      	mov	r1, r7
 80072e4:	f7f9 f8f8 	bl	80004d8 <__aeabi_dmul>
 80072e8:	a35b      	add	r3, pc, #364	; (adr r3, 8007458 <atan+0x2c0>)
 80072ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ee:	f7f8 ff3b 	bl	8000168 <__aeabi_dsub>
 80072f2:	4632      	mov	r2, r6
 80072f4:	463b      	mov	r3, r7
 80072f6:	f7f9 f8ef 	bl	80004d8 <__aeabi_dmul>
 80072fa:	a359      	add	r3, pc, #356	; (adr r3, 8007460 <atan+0x2c8>)
 80072fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007300:	f7f8 ff32 	bl	8000168 <__aeabi_dsub>
 8007304:	4632      	mov	r2, r6
 8007306:	463b      	mov	r3, r7
 8007308:	f7f9 f8e6 	bl	80004d8 <__aeabi_dmul>
 800730c:	a356      	add	r3, pc, #344	; (adr r3, 8007468 <atan+0x2d0>)
 800730e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007312:	f7f8 ff29 	bl	8000168 <__aeabi_dsub>
 8007316:	4632      	mov	r2, r6
 8007318:	463b      	mov	r3, r7
 800731a:	f7f9 f8dd 	bl	80004d8 <__aeabi_dmul>
 800731e:	a354      	add	r3, pc, #336	; (adr r3, 8007470 <atan+0x2d8>)
 8007320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007324:	f7f8 ff20 	bl	8000168 <__aeabi_dsub>
 8007328:	4632      	mov	r2, r6
 800732a:	463b      	mov	r3, r7
 800732c:	f7f9 f8d4 	bl	80004d8 <__aeabi_dmul>
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	4640      	mov	r0, r8
 8007336:	4649      	mov	r1, r9
 8007338:	f7f8 ff18 	bl	800016c <__adddf3>
 800733c:	4622      	mov	r2, r4
 800733e:	462b      	mov	r3, r5
 8007340:	f7f9 f8ca 	bl	80004d8 <__aeabi_dmul>
 8007344:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8007348:	4602      	mov	r2, r0
 800734a:	460b      	mov	r3, r1
 800734c:	d144      	bne.n	80073d8 <atan+0x240>
 800734e:	4620      	mov	r0, r4
 8007350:	4629      	mov	r1, r5
 8007352:	f7f8 ff09 	bl	8000168 <__aeabi_dsub>
 8007356:	e734      	b.n	80071c2 <atan+0x2a>
 8007358:	2200      	movs	r2, #0
 800735a:	4b4c      	ldr	r3, [pc, #304]	; (800748c <atan+0x2f4>)
 800735c:	f7f8 ff04 	bl	8000168 <__aeabi_dsub>
 8007360:	2200      	movs	r2, #0
 8007362:	4606      	mov	r6, r0
 8007364:	460f      	mov	r7, r1
 8007366:	4620      	mov	r0, r4
 8007368:	4629      	mov	r1, r5
 800736a:	4b48      	ldr	r3, [pc, #288]	; (800748c <atan+0x2f4>)
 800736c:	f7f8 fefe 	bl	800016c <__adddf3>
 8007370:	4602      	mov	r2, r0
 8007372:	460b      	mov	r3, r1
 8007374:	4630      	mov	r0, r6
 8007376:	4639      	mov	r1, r7
 8007378:	f7f9 f9d8 	bl	800072c <__aeabi_ddiv>
 800737c:	f04f 0a01 	mov.w	sl, #1
 8007380:	4604      	mov	r4, r0
 8007382:	460d      	mov	r5, r1
 8007384:	e767      	b.n	8007256 <atan+0xbe>
 8007386:	4b43      	ldr	r3, [pc, #268]	; (8007494 <atan+0x2fc>)
 8007388:	429e      	cmp	r6, r3
 800738a:	da1a      	bge.n	80073c2 <atan+0x22a>
 800738c:	2200      	movs	r2, #0
 800738e:	4b42      	ldr	r3, [pc, #264]	; (8007498 <atan+0x300>)
 8007390:	f7f8 feea 	bl	8000168 <__aeabi_dsub>
 8007394:	2200      	movs	r2, #0
 8007396:	4606      	mov	r6, r0
 8007398:	460f      	mov	r7, r1
 800739a:	4620      	mov	r0, r4
 800739c:	4629      	mov	r1, r5
 800739e:	4b3e      	ldr	r3, [pc, #248]	; (8007498 <atan+0x300>)
 80073a0:	f7f9 f89a 	bl	80004d8 <__aeabi_dmul>
 80073a4:	2200      	movs	r2, #0
 80073a6:	4b39      	ldr	r3, [pc, #228]	; (800748c <atan+0x2f4>)
 80073a8:	f7f8 fee0 	bl	800016c <__adddf3>
 80073ac:	4602      	mov	r2, r0
 80073ae:	460b      	mov	r3, r1
 80073b0:	4630      	mov	r0, r6
 80073b2:	4639      	mov	r1, r7
 80073b4:	f7f9 f9ba 	bl	800072c <__aeabi_ddiv>
 80073b8:	f04f 0a02 	mov.w	sl, #2
 80073bc:	4604      	mov	r4, r0
 80073be:	460d      	mov	r5, r1
 80073c0:	e749      	b.n	8007256 <atan+0xbe>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	2000      	movs	r0, #0
 80073c8:	4934      	ldr	r1, [pc, #208]	; (800749c <atan+0x304>)
 80073ca:	f7f9 f9af 	bl	800072c <__aeabi_ddiv>
 80073ce:	f04f 0a03 	mov.w	sl, #3
 80073d2:	4604      	mov	r4, r0
 80073d4:	460d      	mov	r5, r1
 80073d6:	e73e      	b.n	8007256 <atan+0xbe>
 80073d8:	4b31      	ldr	r3, [pc, #196]	; (80074a0 <atan+0x308>)
 80073da:	4e32      	ldr	r6, [pc, #200]	; (80074a4 <atan+0x30c>)
 80073dc:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80073e0:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80073e4:	e9da 2300 	ldrd	r2, r3, [sl]
 80073e8:	f7f8 febe 	bl	8000168 <__aeabi_dsub>
 80073ec:	4622      	mov	r2, r4
 80073ee:	462b      	mov	r3, r5
 80073f0:	f7f8 feba 	bl	8000168 <__aeabi_dsub>
 80073f4:	4602      	mov	r2, r0
 80073f6:	460b      	mov	r3, r1
 80073f8:	e9d6 0100 	ldrd	r0, r1, [r6]
 80073fc:	f7f8 feb4 	bl	8000168 <__aeabi_dsub>
 8007400:	f1bb 0f00 	cmp.w	fp, #0
 8007404:	4604      	mov	r4, r0
 8007406:	460d      	mov	r5, r1
 8007408:	f6bf aee4 	bge.w	80071d4 <atan+0x3c>
 800740c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007410:	461d      	mov	r5, r3
 8007412:	e6df      	b.n	80071d4 <atan+0x3c>
 8007414:	4d24      	ldr	r5, [pc, #144]	; (80074a8 <atan+0x310>)
 8007416:	e6dd      	b.n	80071d4 <atan+0x3c>
 8007418:	8800759c 	.word	0x8800759c
 800741c:	7e37e43c 	.word	0x7e37e43c
 8007420:	e322da11 	.word	0xe322da11
 8007424:	3f90ad3a 	.word	0x3f90ad3a
 8007428:	24760deb 	.word	0x24760deb
 800742c:	3fa97b4b 	.word	0x3fa97b4b
 8007430:	a0d03d51 	.word	0xa0d03d51
 8007434:	3fb10d66 	.word	0x3fb10d66
 8007438:	c54c206e 	.word	0xc54c206e
 800743c:	3fb745cd 	.word	0x3fb745cd
 8007440:	920083ff 	.word	0x920083ff
 8007444:	3fc24924 	.word	0x3fc24924
 8007448:	5555550d 	.word	0x5555550d
 800744c:	3fd55555 	.word	0x3fd55555
 8007450:	2c6a6c2f 	.word	0x2c6a6c2f
 8007454:	bfa2b444 	.word	0xbfa2b444
 8007458:	52defd9a 	.word	0x52defd9a
 800745c:	3fadde2d 	.word	0x3fadde2d
 8007460:	af749a6d 	.word	0xaf749a6d
 8007464:	3fb3b0f2 	.word	0x3fb3b0f2
 8007468:	fe231671 	.word	0xfe231671
 800746c:	3fbc71c6 	.word	0x3fbc71c6
 8007470:	9998ebc4 	.word	0x9998ebc4
 8007474:	3fc99999 	.word	0x3fc99999
 8007478:	440fffff 	.word	0x440fffff
 800747c:	7ff00000 	.word	0x7ff00000
 8007480:	54442d18 	.word	0x54442d18
 8007484:	bff921fb 	.word	0xbff921fb
 8007488:	3fdbffff 	.word	0x3fdbffff
 800748c:	3ff00000 	.word	0x3ff00000
 8007490:	3ff2ffff 	.word	0x3ff2ffff
 8007494:	40038000 	.word	0x40038000
 8007498:	3ff80000 	.word	0x3ff80000
 800749c:	bff00000 	.word	0xbff00000
 80074a0:	08007b50 	.word	0x08007b50
 80074a4:	08007b30 	.word	0x08007b30
 80074a8:	3ff921fb 	.word	0x3ff921fb

080074ac <fabs>:
 80074ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80074b0:	4770      	bx	lr

080074b2 <finite>:
 80074b2:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80074b6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80074ba:	0fc0      	lsrs	r0, r0, #31
 80074bc:	4770      	bx	lr
	...

080074c0 <nan>:
 80074c0:	2000      	movs	r0, #0
 80074c2:	4901      	ldr	r1, [pc, #4]	; (80074c8 <nan+0x8>)
 80074c4:	4770      	bx	lr
 80074c6:	bf00      	nop
 80074c8:	7ff80000 	.word	0x7ff80000

080074cc <rint>:
 80074cc:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 80074d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074d2:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 80074d6:	2f13      	cmp	r7, #19
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	460c      	mov	r4, r1
 80074de:	4605      	mov	r5, r0
 80074e0:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 80074e4:	dc59      	bgt.n	800759a <rint+0xce>
 80074e6:	2f00      	cmp	r7, #0
 80074e8:	da2a      	bge.n	8007540 <rint+0x74>
 80074ea:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80074ee:	4301      	orrs	r1, r0
 80074f0:	d022      	beq.n	8007538 <rint+0x6c>
 80074f2:	f3c3 0113 	ubfx	r1, r3, #0, #20
 80074f6:	4301      	orrs	r1, r0
 80074f8:	424d      	negs	r5, r1
 80074fa:	430d      	orrs	r5, r1
 80074fc:	4936      	ldr	r1, [pc, #216]	; (80075d8 <rint+0x10c>)
 80074fe:	0c5c      	lsrs	r4, r3, #17
 8007500:	0b2d      	lsrs	r5, r5, #12
 8007502:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8007506:	0464      	lsls	r4, r4, #17
 8007508:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800750c:	ea45 0304 	orr.w	r3, r5, r4
 8007510:	e9d1 4500 	ldrd	r4, r5, [r1]
 8007514:	4620      	mov	r0, r4
 8007516:	4629      	mov	r1, r5
 8007518:	f7f8 fe28 	bl	800016c <__adddf3>
 800751c:	e9cd 0100 	strd	r0, r1, [sp]
 8007520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007524:	462b      	mov	r3, r5
 8007526:	4622      	mov	r2, r4
 8007528:	f7f8 fe1e 	bl	8000168 <__aeabi_dsub>
 800752c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007530:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8007534:	4602      	mov	r2, r0
 8007536:	460b      	mov	r3, r1
 8007538:	4610      	mov	r0, r2
 800753a:	4619      	mov	r1, r3
 800753c:	b003      	add	sp, #12
 800753e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007540:	4926      	ldr	r1, [pc, #152]	; (80075dc <rint+0x110>)
 8007542:	4139      	asrs	r1, r7
 8007544:	ea03 0001 	and.w	r0, r3, r1
 8007548:	4310      	orrs	r0, r2
 800754a:	d0f5      	beq.n	8007538 <rint+0x6c>
 800754c:	084b      	lsrs	r3, r1, #1
 800754e:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8007552:	ea52 0501 	orrs.w	r5, r2, r1
 8007556:	d00c      	beq.n	8007572 <rint+0xa6>
 8007558:	ea24 0303 	bic.w	r3, r4, r3
 800755c:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8007560:	2f13      	cmp	r7, #19
 8007562:	bf0c      	ite	eq
 8007564:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8007568:	2500      	movne	r5, #0
 800756a:	fa44 f707 	asr.w	r7, r4, r7
 800756e:	ea43 0407 	orr.w	r4, r3, r7
 8007572:	4919      	ldr	r1, [pc, #100]	; (80075d8 <rint+0x10c>)
 8007574:	4623      	mov	r3, r4
 8007576:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800757a:	462a      	mov	r2, r5
 800757c:	e9d6 4500 	ldrd	r4, r5, [r6]
 8007580:	4620      	mov	r0, r4
 8007582:	4629      	mov	r1, r5
 8007584:	f7f8 fdf2 	bl	800016c <__adddf3>
 8007588:	e9cd 0100 	strd	r0, r1, [sp]
 800758c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007590:	4622      	mov	r2, r4
 8007592:	462b      	mov	r3, r5
 8007594:	f7f8 fde8 	bl	8000168 <__aeabi_dsub>
 8007598:	e7cc      	b.n	8007534 <rint+0x68>
 800759a:	2f33      	cmp	r7, #51	; 0x33
 800759c:	dd05      	ble.n	80075aa <rint+0xde>
 800759e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80075a2:	d1c9      	bne.n	8007538 <rint+0x6c>
 80075a4:	f7f8 fde2 	bl	800016c <__adddf3>
 80075a8:	e7c4      	b.n	8007534 <rint+0x68>
 80075aa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80075ae:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 80075b2:	fa21 f10c 	lsr.w	r1, r1, ip
 80075b6:	4208      	tst	r0, r1
 80075b8:	d0be      	beq.n	8007538 <rint+0x6c>
 80075ba:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 80075be:	bf18      	it	ne
 80075c0:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80075c4:	ea4f 0351 	mov.w	r3, r1, lsr #1
 80075c8:	bf1e      	ittt	ne
 80075ca:	ea20 0303 	bicne.w	r3, r0, r3
 80075ce:	fa45 fc0c 	asrne.w	ip, r5, ip
 80075d2:	ea43 050c 	orrne.w	r5, r3, ip
 80075d6:	e7cc      	b.n	8007572 <rint+0xa6>
 80075d8:	08007b70 	.word	0x08007b70
 80075dc:	000fffff 	.word	0x000fffff

080075e0 <scalbn>:
 80075e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 80075e6:	4604      	mov	r4, r0
 80075e8:	460d      	mov	r5, r1
 80075ea:	4617      	mov	r7, r2
 80075ec:	460b      	mov	r3, r1
 80075ee:	b996      	cbnz	r6, 8007616 <scalbn+0x36>
 80075f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80075f4:	4303      	orrs	r3, r0
 80075f6:	d039      	beq.n	800766c <scalbn+0x8c>
 80075f8:	4b35      	ldr	r3, [pc, #212]	; (80076d0 <scalbn+0xf0>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	f7f8 ff6c 	bl	80004d8 <__aeabi_dmul>
 8007600:	4b34      	ldr	r3, [pc, #208]	; (80076d4 <scalbn+0xf4>)
 8007602:	4604      	mov	r4, r0
 8007604:	429f      	cmp	r7, r3
 8007606:	460d      	mov	r5, r1
 8007608:	da0f      	bge.n	800762a <scalbn+0x4a>
 800760a:	a32d      	add	r3, pc, #180	; (adr r3, 80076c0 <scalbn+0xe0>)
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	f7f8 ff62 	bl	80004d8 <__aeabi_dmul>
 8007614:	e006      	b.n	8007624 <scalbn+0x44>
 8007616:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800761a:	4296      	cmp	r6, r2
 800761c:	d10a      	bne.n	8007634 <scalbn+0x54>
 800761e:	4602      	mov	r2, r0
 8007620:	f7f8 fda4 	bl	800016c <__adddf3>
 8007624:	4604      	mov	r4, r0
 8007626:	460d      	mov	r5, r1
 8007628:	e020      	b.n	800766c <scalbn+0x8c>
 800762a:	460b      	mov	r3, r1
 800762c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007630:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8007634:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8007638:	19b9      	adds	r1, r7, r6
 800763a:	4291      	cmp	r1, r2
 800763c:	dd0e      	ble.n	800765c <scalbn+0x7c>
 800763e:	a322      	add	r3, pc, #136	; (adr r3, 80076c8 <scalbn+0xe8>)
 8007640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007644:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8007648:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800764c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8007650:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8007654:	4820      	ldr	r0, [pc, #128]	; (80076d8 <scalbn+0xf8>)
 8007656:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800765a:	e7d9      	b.n	8007610 <scalbn+0x30>
 800765c:	2900      	cmp	r1, #0
 800765e:	dd08      	ble.n	8007672 <scalbn+0x92>
 8007660:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007664:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007668:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800766c:	4620      	mov	r0, r4
 800766e:	4629      	mov	r1, r5
 8007670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007672:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8007676:	da16      	bge.n	80076a6 <scalbn+0xc6>
 8007678:	f24c 3350 	movw	r3, #50000	; 0xc350
 800767c:	429f      	cmp	r7, r3
 800767e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8007682:	dd08      	ble.n	8007696 <scalbn+0xb6>
 8007684:	4c15      	ldr	r4, [pc, #84]	; (80076dc <scalbn+0xfc>)
 8007686:	4814      	ldr	r0, [pc, #80]	; (80076d8 <scalbn+0xf8>)
 8007688:	f363 74df 	bfi	r4, r3, #31, #1
 800768c:	a30e      	add	r3, pc, #56	; (adr r3, 80076c8 <scalbn+0xe8>)
 800768e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007692:	4621      	mov	r1, r4
 8007694:	e7bc      	b.n	8007610 <scalbn+0x30>
 8007696:	4c12      	ldr	r4, [pc, #72]	; (80076e0 <scalbn+0x100>)
 8007698:	4812      	ldr	r0, [pc, #72]	; (80076e4 <scalbn+0x104>)
 800769a:	f363 74df 	bfi	r4, r3, #31, #1
 800769e:	a308      	add	r3, pc, #32	; (adr r3, 80076c0 <scalbn+0xe0>)
 80076a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a4:	e7f5      	b.n	8007692 <scalbn+0xb2>
 80076a6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80076aa:	3136      	adds	r1, #54	; 0x36
 80076ac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80076b0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80076b4:	4620      	mov	r0, r4
 80076b6:	4629      	mov	r1, r5
 80076b8:	2200      	movs	r2, #0
 80076ba:	4b0b      	ldr	r3, [pc, #44]	; (80076e8 <scalbn+0x108>)
 80076bc:	e7a8      	b.n	8007610 <scalbn+0x30>
 80076be:	bf00      	nop
 80076c0:	c2f8f359 	.word	0xc2f8f359
 80076c4:	01a56e1f 	.word	0x01a56e1f
 80076c8:	8800759c 	.word	0x8800759c
 80076cc:	7e37e43c 	.word	0x7e37e43c
 80076d0:	43500000 	.word	0x43500000
 80076d4:	ffff3cb0 	.word	0xffff3cb0
 80076d8:	8800759c 	.word	0x8800759c
 80076dc:	7e37e43c 	.word	0x7e37e43c
 80076e0:	01a56e1f 	.word	0x01a56e1f
 80076e4:	c2f8f359 	.word	0xc2f8f359
 80076e8:	3c900000 	.word	0x3c900000

080076ec <_init>:
 80076ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ee:	bf00      	nop
 80076f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076f2:	bc08      	pop	{r3}
 80076f4:	469e      	mov	lr, r3
 80076f6:	4770      	bx	lr

080076f8 <_fini>:
 80076f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fa:	bf00      	nop
 80076fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076fe:	bc08      	pop	{r3}
 8007700:	469e      	mov	lr, r3
 8007702:	4770      	bx	lr
