Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto a09fe1573f9e4b728d4be0bb7bd227ed --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Register_file_tb_behav xil_defaultlib.Register_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steven/Desktop/Lectures/3-2/DigitalSystem/Lab02/Lab02.srcs/sources_1/imports/Downloads/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/Lectures/3-2/DigitalSystem/Lab02/Lab02.srcs/sources_1/imports/Downloads/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Register_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Register_file_tb_behav
