<!--
Devices using this peripheral: 
      MK10D10
      MK10DZ10
      MK10F12
      MK20D10
      MK20DZ10
      MK20F12
      MK21F12
      MK22F12
      MK24F12
      MK30D10
      MK30DZ10
      MK40D10
      MK40DZ10
      MK50D10
      MK50DZ10
      MK51D10
      MK51DZ10
      MK52D10
      MK52DZ10
      MK53D10
      MK53DZ10
      MK60D10
      MK60DZ10
      MK60F12
      MK60F15
      MK61F12
      MK61F15
      MK63F12
      MK64F12
      MK70F12
      MK70F15
-->
      <peripheral>
         <?sourceFile "ETB_0" ?>
         <name>ETB</name>
         <description>Embedded Trace Buffer</description>
         <prependToName>ETB</prependToName>
         <baseAddress>0xE0042000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x4</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xC</offset>
            <size>0x1C</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x300</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xEE0</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xEE8</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xEF0</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xEF4</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xF00</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFA0</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFB0</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFB4</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFC8</offset>
            <size>0x38</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>RDP</name>
               <description>RAM Depth Register</description>
               <addressOffset>0x4</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>RDP</name>
                     <description>RAM Depth Register. Defines the depth, in words, of the trace RAM. This value is configurable in the RTL, but fixed at synthesis. Supported depth in powers of 2 only. \n
Reset value = Ram Depth that is given by a Verilog tick define</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>STS</name>
               <description>Status Register</description>
               <addressOffset>0xC</addressOffset>
               <access>read-only</access>
               <resetValue>0x1000</resetValue>
               <fields>
                  <field>
                     <name>Full</name>
                     <description>RAM Full. The flag indicates when the RAM write pointer has wrapped around</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>Triggered</name>
                     <description>The Triggered bit is set when a trigger has been observed. This does not indicate that a trigger has been embedded in the trace data by the formatter, but is determined by the programming of the Formatter and Flush Control Register</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>AcqComp</name>
                     <description>Acquisition complete</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FtEmpty</name>
                     <description>Formatter pipeline empty. All data stored to RAM</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>RRD</name>
               <description>RAM Read Data Register</description>
               <addressOffset>0x10</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>RRD</name>
                     <description>RAM Read Data. Data read from the ETB Trace RAM</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>RRP</name>
               <description>RAM Read Pointer Register</description>
               <addressOffset>0x14</addressOffset>
               <fields>
                  <field>
                     <name>RRP</name>
                     <description>RAM Read Pointer. Sets the read pointer used to read entries from the Trace RAM over the APB interface</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>RWP</name>
               <description>RAM Write Pointer Register</description>
               <addressOffset>0x18</addressOffset>
               <fields>
                  <field>
                     <name>RWP</name>
                     <description>RAM Write Pointer. Sets the write pointer used to write entries from the CoreSight bus into the Trace RAM</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>TRG</name>
               <description>Trigger Counter Register</description>
               <addressOffset>0x1C</addressOffset>
               <fields>
                  <field>
                     <name>TRG</name>
                     <description>Trigger Counter Register</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>CTL</name>
               <description>Control Register</description>
               <addressOffset>0x20</addressOffset>
               <fields>
                  <field>
                     <name>TraceCaptEn</name>
                     <description>ETB Trace Capture Enable</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>disable trace capture</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>enable trace capture</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>RWD</name>
               <description>RAM Write Data Register</description>
               <addressOffset>0x24</addressOffset>
               <fields>
                  <field>
                     <name>RWD</name>
                     <description>Data written to the ETB Trace RAM</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>FFSR</name>
               <description>Formatter and Flush Status Register</description>
               <addressOffset>0x300</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>FlInProg</name>
                     <description>Flush In Progress. This is an indication of the current state of AFVALIDS</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FtStopped</name>
                     <description>Formatter stopped. The formatter has received a stop request signal and all trace data and post-amble has been output. Any more trace data on the ATB interface is ignored and ATREADYS goes HIGH</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>FFCR</name>
               <description>Formatter and Flush Control Register</description>
               <addressOffset>0x304</addressOffset>
               <resetValue>0x20000</resetValue>
               <fields>
                  <field>
                     <name>EnFTC</name>
                     <description>Enable Formatting. Do not embed Triggers into the formatted stream. Trace disable cycles and triggers are indicated by TRACECTL, where fitted. Can only be changed when FtStopped is HIGH. This bit is clear on reset</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>EnFCont</name>
                     <description>Continuous Formatting. Continuous mode in the ETB corresponds to normal mode with the embedding of triggers. Can only be changed when FtStopped is HIGH. This bit is clear on reset</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FOnFlIn</name>
                     <description>Generate flush using the FLUSHIN interface. Set this bit to enable use of the FLUSHIN connection. \n
This bit is clear on reset</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FOnTrig</name>
                     <description>Generate flush using Trigger event. Set this bit to cause a flush of data in the system when a Trigger Event occurs. This bit is clear on reset</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FOnMan</name>
                     <description>Manually generate a flush of the system. Setting this bit causes a flush to be generated. This is cleared when this flush has been serviced. This bit is clear on reset</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TrigIn</name>
                     <description>Indicate a trigger on TRIGIN being asserted</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TrigEvt</name>
                     <description>Indicate a trigger on a Trigger Event</description>
                     <bitOffset>9</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TrigFl</name>
                     <description>Indicate a trigger on Flush completion (AFREADYS being returned)</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>StopFl</name>
                     <description>Stop the formatter when a flush has completed (return of AFREADYS). This forces the FIFO to drain off any part-completed packets. Setting this bit enables this function but this is clear on reset (disabled)</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>StopTrig</name>
                     <description>Stop the formatter when a Trigger Event has been observed. Reset to disabled (zero)</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITMISCOP0</name>
               <description>Integration Register, ITMISCOP0</description>
               <addressOffset>0xEE0</addressOffset>
               <access>write-only</access>
               <fields>
                  <field>
                     <name>ACQCOMP</name>
                     <description>Set the value of ACQCOMP</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FULL</name>
                     <description>Set the value of FULL</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITTRFLINACK</name>
               <description>Integration Register, ITTRFLINACK</description>
               <addressOffset>0xEE4</addressOffset>
               <access>write-only</access>
               <fields>
                  <field>
                     <name>TRIGINACK</name>
                     <description>Set the value of TRIGINACK</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FLUSHINACK</name>
                     <description>Set the value of FLUSHINACK</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITTRFLIN</name>
               <description>Integration Register, ITTRFLIN</description>
               <addressOffset>0xEE8</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>TRIGIN</name>
                     <description>Read the value of TRIGIN</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FLUSHIN</name>
                     <description>Read the value of FLUSHIN</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITATBDATA0</name>
               <description>Integration Register, ITATBDATA0</description>
               <addressOffset>0xEEC</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>ATDATA0</name>
                     <description>Read the value of ATDATAS[0]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ATDATA7</name>
                     <description>Read the value of ATDATAS[7]</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ATDATA15</name>
                     <description>Read the value of ATDATAS[15]</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ATDATA23</name>
                     <description>Read the value of ATDATAS[23]</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ATDATA31</name>
                     <description>Read the value of ATDATAS[31]</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITATBCTR2</name>
               <description>Integration Register, ITATBCTR2</description>
               <addressOffset>0xEF0</addressOffset>
               <access>write-only</access>
               <fields>
                  <field>
                     <name>ATREADYS</name>
                     <description>Set the value of ATREADYS</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>AFVALIDS</name>
                     <description>Set the value of AFVALIDS</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITATBCTR1</name>
               <description>Integration Register, ITATBCTR1</description>
               <addressOffset>0xEF4</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>ATID</name>
                     <description>Read the value of ATIDS</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITATBCTR0</name>
               <description>Integration Register, ITATBCTR0</description>
               <addressOffset>0xEF8</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>ATVALID</name>
                     <description>Read the value of ATVALIDS</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>AFREADY</name>
                     <description>Read the value of AFREADYS</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ATBYTES</name>
                     <description>Read the value of ATBYTESS</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>ITCTRL</name>
               <description>Integration Mode Control Register</description>
               <addressOffset>0xF00</addressOffset>
               <fields>
                  <field>
                     <name>IntegrationMode</name>
                     <description>Integration mode. When set, the component enters integration mode, enabling topology detection or integration testing to be performed. At reset the component must enter functional mode. If no integration functionality is implemented, this bit must read as zero</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CLAIMSET</name>
               <description>Claim Tag Set Register</description>
               <addressOffset>0xFA0</addressOffset>
               <resetValue>0xF</resetValue>
               <fields>
                  <field>
                     <name>CLAIMSET</name>
                     <description>A bit programmable register bank which sets the Claim Tag Value</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CLAIMCLR</name>
               <description>Claim Tag Clear Register</description>
               <addressOffset>0xFA4</addressOffset>
               <fields>
                  <field>
                     <name>CLAIMCLR</name>
                     <description>A bit programmable register bank that is zero at reset</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>LAR</name>
               <description>Lock Access Register</description>
               <addressOffset>0xFB0</addressOffset>
               <access>write-only</access>
               <fields>
                  <field>
                     <name>WriteAccessCode</name>
                     <description>Write Access Code. A write of 0xC5ACCE55 enables further write access to this device. An invalid write will have the affect of removing write access</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>LSR</name>
               <description>Lock Status Register</description>
               <addressOffset>0xFB4</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>IMP</name>
                     <description>Lock mechanism is implemented. When PADDRDBG31 is HIGH, the Lock Status Register reads as 0x0 indicating that no lock exists. When PADDRDBG31 is LOW, the Lock Status Register reads as 0x3 from reset. This indicates a 32-bit lock access mechanism is present and is locked</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>STATUS</name>
                     <description>Lock Status. This bit is HIGH when the device is locked, and LOW when unlocked</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Access permitted</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Write access to the component is blocked. All writes to control registers are ignored. Reads are permitted</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>s8BIT</name>
                     <description>Access Lock Register size. This bit reads 0 to indicate 32-bit register is present</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>AUTHSTATUS</name>
               <description>Authentication Status Register</description>
               <addressOffset>0xFB8</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>AuthenticationStatus</name>
                     <description>Authentication Status. Reports the required security level. This is set to 0x00 for functionality not implemented</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DEVID</name>
               <description>Device ID Register</description>
               <addressOffset>0xFC8</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>HLIM</name>
                     <description>Hidden Level of Input Multiplexing. \n
When non-zero this value indicates the type/number of ATB multiplexing present on the input to the ATB. \n
Currently only 0x00 is supported (no multiplexing present). This value is used to assist topology detection of the ATB structure</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
                  <field>
                     <name>Sync</name>
                     <description>Indicates that the ETB RAM operates synchronously to ATCLK</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DEVTYPE</name>
               <description>Device Type Identifier Register</description>
               <addressOffset>0xFCC</addressOffset>
               <access>read-only</access>
               <resetValue>0x21</resetValue>
               <fields>
                  <field>
                     <name>DevTypeID</name>
                     <description>Device Type Identifier 0x21 indicates this device is a trace sink and specifically an ETB</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PIDR4</name>
               <description>Peripheral Identification Register 4</description>
               <addressOffset>0xFD0</addressOffset>
               <access>read-only</access>
               <resetValue>0x4</resetValue>
               <fields>
                  <field>
                     <name>JEP106</name>
                     <description>JEP106 continuation code</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>c4KB</name>
                     <description>4KB Count</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PIDR5</name>
               <description>Peripheral Identification Register 5</description>
               <addressOffset>0xFD4</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PIDR6</name>
               <description>Peripheral Identification Register 6</description>
               <addressOffset>0xFD8</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PIDR7</name>
               <description>Peripheral Identification Register 7</description>
               <addressOffset>0xFDC</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PIDR0</name>
               <description>Peripheral Identification Register 0</description>
               <addressOffset>0xFE0</addressOffset>
               <access>read-only</access>
               <resetValue>0x7</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [7:0]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PIDR1</name>
               <description>Peripheral Identification Register 1</description>
               <addressOffset>0xFE4</addressOffset>
               <access>read-only</access>
               <resetValue>0xB9</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [11:8]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [3:0]</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PIDR2</name>
               <description>Peripheral Identification Register 2</description>
               <addressOffset>0xFE8</addressOffset>
               <access>read-only</access>
               <resetValue>0x3B</resetValue>
               <fields>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [6:4]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>Revision</name>
                     <description>Revision</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PIDR3</name>
               <description>Peripheral Identification Register 3</description>
               <addressOffset>0xFEC</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>CustomerModified</name>
                     <description>Customer Modified</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>RevAnd</name>
                     <description>RevAnd</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CIDR0</name>
               <description>Component Identification Register 0</description>
               <addressOffset>0xFF0</addressOffset>
               <access>read-only</access>
               <resetValue>0xD</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CIDR1</name>
               <description>Component Identification Register 1</description>
               <addressOffset>0xFF4</addressOffset>
               <access>read-only</access>
               <resetValue>0x90</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ComponentClass</name>
                     <description>Component class</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>ROM table</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1001</name>
                           <description>CoreSight component</description>
                           <value>0b1001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>PrimeCell of system component with no standardized register layout, for backward compatibility</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>CIDR2</name>
               <description>Component Identification Register 2</description>
               <addressOffset>0xFF8</addressOffset>
               <access>read-only</access>
               <resetValue>0x5</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CIDR3</name>
               <description>Component Identification Register 3</description>
               <addressOffset>0xFFC</addressOffset>
               <access>read-only</access>
               <resetValue>0xB1</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
